<html><body><samp><pre>
<!@TC:1692818983>
#Build: Synplify Pro (R) S-2021.09M, Build 223R, Feb 23 2022
#install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-TDPVUTD

# Wed Aug 23 21:29:43 2023

#Implementation: identify_debug

$ Running Identify Instrumentor. See log file:
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_identify_compile.log:@N::@XP_MSG">Top_identify_compile.log</a><!@TM:1692818998> | 
#Wed Aug 23 21:29:43 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1692818998> | Running in 64-bit mode 
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd changed - recompiling
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1692818998> | Running in 64-bit mode 
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd:6:7:6:29:@N::@XP_MSG">ftdi_to_fifo_interface.vhd(6)</a><!@TM:1692818998> | Top entity is set to ftdi_to_fifo_interface.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'. 
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)


Process completed successfully.
# Wed Aug 23 21:29:44 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1692818998> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1692818998> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:20:6:20:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(20)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:60:6:60:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(60)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:87:6:87:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(87)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:117:6:117:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(117)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:167:6:167:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(167)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:212:6:212:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(212)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:231:6:231:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(231)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:280:6:280:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(280)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:334:6:334:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(334)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:656:14:656:15:@W:CG100:@XP_MSG">polarfire_syn_comps.v(656)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:760:6:760:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(760)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:794:6:794:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(794)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1058:6:1058:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1058)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1368:6:1368:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1368)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1395:6:1395:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1395)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1440:6:1440:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1440)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1473:6:1473:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1473)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1491:6:1491:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1491)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1517:6:1517:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1517)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1558:6:1558:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1558)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1580:6:1580:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1580)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1598:6:1598:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1598)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1615:6:1615:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1615)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1634:6:1634:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1634)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1651:6:1651:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1651)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1680:6:1680:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1680)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1711:6:1711:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1711)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1801:6:1801:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1801)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2025:6:2025:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2025)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2186:6:2186:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2186)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2202:6:2202:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2202)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2218:6:2218:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2218)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2234:6:2234:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2234)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2266:6:2266:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2266)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2647:6:2647:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2647)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3660:6:3660:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3660)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3731:6:3731:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3731)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3860:6:3860:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3860)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3878:6:3878:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3878)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3895:6:3895:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3895)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3910:6:3910:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3910)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3925:6:3925:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3925)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3952:6:3952:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3952)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4064:6:4064:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4064)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4095:6:4095:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4095)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4141:6:4141:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4141)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4251:6:4251:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4251)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4435:6:4435:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4435)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4476:6:4476:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4476)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4502:6:4502:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4502)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4519:6:4519:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4519)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4596:6:4596:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4596)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5360:6:5360:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5360)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6170:6:6170:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6170)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6279:6:6279:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6279)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6317:6:6317:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6317)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6390:6:6390:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6390)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:7279:6:7279:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7279)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:8336:6:8336:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8336)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:9295:6:9295:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9295)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10031:6:10031:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10031)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10746:6:10746:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10746)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10780:6:10780:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10780)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10816:6:10816:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10816)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10863:6:10863:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10863)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10897:6:10897:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10897)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:11763:6:11763:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11763)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12806:6:12806:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12806)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12818:26:12818:27:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12818)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12829:6:12829:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12829)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12842:6:12842:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12842)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12848:0:12848:9:@W:CS141:@XP_MSG">polarfire_syn_comps.v(12848)</a><!@TM:1692818998> | Unrecognized synthesis directive history. Verify the correct directive name.</font>
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v:51:0:51:9:@W:CS141:@XP_MSG">fifo_256x8_54sxa.v(51)</a><!@TM:1692818998> | Unrecognized synthesis directive name. Verify the correct directive name.</font>
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Process completed successfully.
# Wed Aug 23 21:29:44 2023

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1692818998> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:20:6:20:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(20)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:60:6:60:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(60)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:87:6:87:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(87)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:117:6:117:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(117)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:167:6:167:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(167)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:212:6:212:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(212)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:231:6:231:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(231)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:280:6:280:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(280)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:334:6:334:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(334)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:656:14:656:15:@W:CG100:@XP_MSG">polarfire_syn_comps.v(656)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:760:6:760:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(760)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:794:6:794:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(794)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1058:6:1058:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1058)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1368:6:1368:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1368)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1395:6:1395:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1395)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1440:6:1440:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1440)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1473:6:1473:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1473)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1491:6:1491:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1491)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1517:6:1517:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1517)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1558:6:1558:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1558)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1580:6:1580:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1580)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1598:6:1598:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1598)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1615:6:1615:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1615)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1634:6:1634:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1634)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1651:6:1651:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1651)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1680:6:1680:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1680)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1711:6:1711:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1711)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1801:6:1801:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1801)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2025:6:2025:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2025)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2186:6:2186:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2186)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2202:6:2202:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2202)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2218:6:2218:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2218)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2234:6:2234:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2234)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2266:6:2266:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2266)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2647:6:2647:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2647)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3660:6:3660:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3660)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3731:6:3731:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3731)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3860:6:3860:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3860)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3878:6:3878:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3878)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3895:6:3895:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3895)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3910:6:3910:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3910)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3925:6:3925:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3925)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3952:6:3952:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3952)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4064:6:4064:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4064)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4095:6:4095:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4095)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4141:6:4141:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4141)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4251:6:4251:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4251)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4435:6:4435:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4435)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4476:6:4476:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4476)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4502:6:4502:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4502)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4519:6:4519:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4519)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4596:6:4596:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4596)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5360:6:5360:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5360)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6170:6:6170:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6170)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6279:6:6279:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6279)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6317:6:6317:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6317)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6390:6:6390:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6390)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:7279:6:7279:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7279)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:8336:6:8336:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8336)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:9295:6:9295:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9295)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10031:6:10031:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10031)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10746:6:10746:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10746)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10780:6:10780:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10780)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10816:6:10816:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10816)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10863:6:10863:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10863)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10897:6:10897:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10897)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:11763:6:11763:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11763)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12806:6:12806:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12806)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12818:26:12818:27:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12818)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12829:6:12829:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12829)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12842:6:12842:7:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12842)</a><!@TM:1692818998> | User defined pragma syn_black_box detected</font>

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12848:0:12848:9:@W:CS141:@XP_MSG">polarfire_syn_comps.v(12848)</a><!@TM:1692818998> | Unrecognized synthesis directive history. Verify the correct directive name.</font>
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v:51:0:51:9:@W:CS141:@XP_MSG">fifo_256x8_54sxa.v(51)</a><!@TM:1692818998> | Unrecognized synthesis directive name. Verify the correct directive name.</font>
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692818998> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692818998> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v:21:7:21:53:@N:CG364:@XP_MSG">corereset_pf.v(21)</a><!@TM:1692818998> | Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v:21:7:21:22:@N:CG364:@XP_MSG">CORERESET_PF_C0.v(21)</a><!@TM:1692818998> | Synthesizing module CORERESET_PF_C0 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1692818998> | Synthesizing module CLKINT in library work.
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3694:7:3694:10:@N:CG364:@XP_MSG">polarfire_syn_comps.v(3694)</a><!@TM:1692818998> | Synthesizing module PLL in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1692818998> | Synthesizing module VCC in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1692818998> | Synthesizing module GND in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(5)</a><!@TM:1692818998> | Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v:263:7:263:16:@N:CG364:@XP_MSG">PF_CCC_C0.v(263)</a><!@TM:1692818998> | Synthesizing module PF_CCC_C0 in library work.
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1702:7:1702:11:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1702)</a><!@TM:1692818998> | Synthesizing module INIT in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:5:7:5:62:@N:CG364:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(5)</a><!@TM:1692818998> | Synthesizing module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v:83:7:83:25:@N:CG364:@XP_MSG">PF_INIT_MONITOR_C0.v(83)</a><!@TM:1692818998> | Synthesizing module PF_INIT_MONITOR_C0 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2199:7:2199:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(2199)</a><!@TM:1692818998> | Synthesizing module OSC_RC160MHZ in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v(5)</a><!@TM:1692818998> | Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v:27:7:27:16:@N:CG364:@XP_MSG">PF_OSC_C0.v(27)</a><!@TM:1692818998> | Synthesizing module PF_OSC_C0 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:9:7:9:18:@N:CG364:@XP_MSG">Clock_Reset.v(9)</a><!@TM:1692818998> | Synthesizing module Clock_Reset in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:124:13:124:27:@N:CG794:@XP_MSG">Clock_Reset.v(124)</a><!@TM:1692818998> | Using module Synchronizer from library work
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire almostfulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire almostfulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire neg_reset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire re_top_p, as it has the load but no drivers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:578:7:578:14:@N:CG364:@XP_MSG">acg5.v(578)</a><!@TM:1692818998> | Synthesizing module RAM1K20 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v(5)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_LSRAM_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(4)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire EMPTY2, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_w, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C1.v(49)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C1 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire almostfulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire almostfulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire neg_reset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire re_top_p, as it has the load but no drivers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v(5)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_LSRAM_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(4)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire EMPTY2, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_w, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C3.v(49)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C3 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:9:7:9:14:@N:CG364:@XP_MSG">SPI_LMX.v(9)</a><!@TM:1692818998> | Synthesizing module SPI_LMX in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:96:0:96:15:@N:CG794:@XP_MSG">SPI_LMX.v(96)</a><!@TM:1692818998> | Using module SPI_interface from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:117:0:117:12:@N:CG794:@XP_MSG">SPI_LMX.v(117)</a><!@TM:1692818998> | Using module spi_master from library work
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:9:7:9:16:@N:CG364:@XP_MSG">Controler.v(9)</a><!@TM:1692818998> | Synthesizing module Controler in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:492:8:492:17:@N:CG794:@XP_MSG">Controler.v(492)</a><!@TM:1692818998> | Using module ADI_SPI from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:528:15:528:31:@N:CG794:@XP_MSG">Controler.v(528)</a><!@TM:1692818998> | Using module Answer_Encoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:553:16:553:33:@N:CG794:@XP_MSG">Controler.v(553)</a><!@TM:1692818998> | Using module Command_Decoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:614:22:614:45:@N:CG794:@XP_MSG">Controler.v(614)</a><!@TM:1692818998> | Using module Communication_ANW_MUX from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:635:22:635:45:@N:CG794:@XP_MSG">Controler.v(635)</a><!@TM:1692818998> | Using module Communication_CMD_MUX from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:684:15:684:31:@N:CG794:@XP_MSG">Controler.v(684)</a><!@TM:1692818998> | Using module gpio_controler from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:701:10:701:21:@N:CG794:@XP_MSG">Controler.v(701)</a><!@TM:1692818998> | Using module REGISTERS from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:716:16:716:33:@N:CG794:@XP_MSG">Controler.v(716)</a><!@TM:1692818998> | Using module Reset_Controler from library work
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:57:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:28:7:28:49:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000100000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000100000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1692818998> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v(5)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_LSRAM_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(4)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire EMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_w, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C10.v(49)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C10 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v:5:7:5:44:@N:CG364:@XP_MSG">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v(5)</a><!@TM:1692818998> | Synthesizing module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v:75:7:75:19:@N:CG364:@XP_MSG">PF_DPSRAM_C7.v(75)</a><!@TM:1692818998> | Synthesizing module PF_DPSRAM_C7 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v:5:7:5:70:@N:CG364:@XP_MSG">PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v(5)</a><!@TM:1692818998> | Synthesizing module PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v:75:7:75:32:@N:CG364:@XP_MSG">PF_DPSRAM_C8_Event_Status.v(75)</a><!@TM:1692818998> | Synthesizing module PF_DPSRAM_C8_Event_Status in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v:9:7:9:27:@N:CG364:@XP_MSG">Event_Info_RAM_Block.v(9)</a><!@TM:1692818998> | Synthesizing module Event_Info_RAM_Block in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000010000
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010000
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire neg_reset, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010000
	RWIDTH=32'b00000000000000000000000000010000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v(5)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(4)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_w, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C4.v(49)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C4 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v:9:7:9:22:@N:CG364:@XP_MSG">Input_Data_Part.v(9)</a><!@TM:1692818998> | Synthesizing module Input_Data_Part in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v:180:0:180:14:@N:CG794:@XP_MSG">Input_Data_Part.v(180)</a><!@TM:1692818998> | Using module Trigger_Unit from library work
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:199:7:199:10:@N:CG364:@XP_MSG">acg5.v(199)</a><!@TM:1692818998> | Synthesizing module OR4 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:223:7:223:10:@N:CG364:@XP_MSG">acg5.v(223)</a><!@TM:1692818998> | Synthesizing module INV in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v:5:7:5:44:@N:CG364:@XP_MSG">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v(5)</a><!@TM:1692818998> | Synthesizing module PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v:75:7:75:19:@N:CG364:@XP_MSG">PF_DPSRAM_C5.v(75)</a><!@TM:1692818998> | Synthesizing module PF_DPSRAM_C5 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:9:7:9:23:@N:CG364:@XP_MSG">Sample_RAM_Block.v(9)</a><!@TM:1692818998> | Synthesizing module Sample_RAM_Block in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:207:25:207:51:@N:CG794:@XP_MSG">Sample_RAM_Block.v(207)</a><!@TM:1692818998> | Using module Sample_RAM_Block_Decoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:215:21:215:43:@N:CG794:@XP_MSG">Sample_RAM_Block.v(215)</a><!@TM:1692818998> | Using module Sample_RAM_Block_MUX from library work
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000010010
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010010
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire neg_reset, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010010
	RWIDTH=32'b00000000000000000000000000010010
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v(5)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_LSRAM_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(4)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_w, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C5.v(49)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C5 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:9:7:9:23:@N:CG364:@XP_MSG">Trigger_Top_Part.v(9)</a><!@TM:1692818998> | Synthesizing module Trigger_Top_Part in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:137:16:137:33:@N:CG794:@XP_MSG">Trigger_Top_Part.v(137)</a><!@TM:1692818998> | Using module Trigger_Control from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:158:13:158:27:@N:CG794:@XP_MSG">Trigger_Top_Part.v(158)</a><!@TM:1692818998> | Using module Trigger_Main from library work
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:9:7:9:17:@N:CG364:@XP_MSG">Data_Block.v(9)</a><!@TM:1692818998> | Synthesizing module Data_Block in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:185:22:185:45:@N:CG794:@XP_MSG">Data_Block.v(185)</a><!@TM:1692818998> | Using module Communication_Builder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:253:13:253:27:@N:CG794:@XP_MSG">Data_Block.v(253)</a><!@TM:1692818998> | Using module FIFOs_Reader from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:361:15:361:31:@N:CG794:@XP_MSG">Data_Block.v(361)</a><!@TM:1692818998> | Using module Test_Generator from library work
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:357:7:357:17:@N:CG364:@XP_MSG">acg5.v(357)</a><!@TM:1692818998> | Synthesizing module INBUF_DIFF in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:403:7:403:18:@N:CG364:@XP_MSG">acg5.v(403)</a><!@TM:1692818998> | Synthesizing module OUTBUF_DIFF in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1692818998> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v(5)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(4)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_sync_w, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C0.v(49)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C0 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000100000000
	WDEPTH=32'b00000000000000000000000100000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001000
	RMSB_DEPTH=32'b00000000000000000000000000001000
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001000
	FULL_WRITE_DEPTH=32'b00000000000000000000000100000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001000
	FULL_READ_DEPTH=32'b00000000000000000000000100000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire neg_reset, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire reset_rclk, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v(5)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_LSRAM_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(4)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001000
	WDEPTH=32'b00000000000000000000000000001000
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG360:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_identify_db_generator.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C6.v(49)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C6 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v:38:7:38:42:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1692818998> | Synthesizing module COREUART_C0_COREUART_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:31:7:31:41:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1692818998> | Synthesizing module COREUART_C0_COREUART_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG1340:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG1340:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:356:21:356:30:@N:CG179:@XP_MSG">Tx_async.v(356)</a><!@TM:1692818998> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:30:7:30:41:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1692818998> | Synthesizing module COREUART_C0_COREUART_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:254:23:254:36:@N:CG179:@XP_MSG">Rx_async.v(254)</a><!@TM:1692818998> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:280:18:280:26:@N:CG179:@XP_MSG">Rx_async.v(280)</a><!@TM:1692818998> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:31:7:31:41:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1692818998> | Synthesizing module COREUART_C0_COREUART_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:390:22:390:34:@N:CG179:@XP_MSG">CoreUART.v(390)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object data_ready is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v:26:7:26:18:@N:CG364:@XP_MSG">COREUART_C0.v(26)</a><!@TM:1692818998> | Synthesizing module COREUART_C0 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:133:7:133:10:@N:CG364:@XP_MSG">acg5.v(133)</a><!@TM:1692818998> | Synthesizing module OR2 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:9:7:9:20:@N:CG364:@XP_MSG">UART_Protocol.v(9)</a><!@TM:1692818998> | Synthesizing module UART_Protocol in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:133:26:133:53:@N:CG794:@XP_MSG">UART_Protocol.v(133)</a><!@TM:1692818998> | Using module Communication_TX_Arbiter2 from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:234:0:234:5:@N:CG794:@XP_MSG">UART_Protocol.v(234)</a><!@TM:1692818998> | Using module mko from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:253:17:253:35:@N:CG794:@XP_MSG">UART_Protocol.v(253)</a><!@TM:1692818998> | Using module UART_RX_Protocol from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:269:17:269:35:@N:CG794:@XP_MSG">UART_Protocol.v(269)</a><!@TM:1692818998> | Using module UART_TX_Protocol from library work
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1692818998> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v(5)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_LSRAM_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(4)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C7.v(49)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C7 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1692818998> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v(5)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_LSRAM_top in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(4)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C8.v(49)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C8 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG168:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:54:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692818998> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_identify_db_generator.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692818998> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG184:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:760:0:760:9:@W:CG133:@XP_MSG">Top.v(760)</a><!@TM:1692818998> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:243:21:243:43:@N:CG794:@XP_MSG">USB_3_Protocol.v(243)</a><!@TM:1692818998> | Using module ft601_fifo_interface from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:265:23:265:47:@N:CG794:@XP_MSG">USB_3_Protocol.v(265)</a><!@TM:1692818998> | Using module ftdi_to_fifo_interface from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:497:21:497:43:@N:CG794:@XP_MSG">Top.v(497)</a><!@TM:1692818998> | Using module Communication_Switch from library work

At c_ver Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 181MB peak: 181MB)


Process completed successfully.
# Wed Aug 23 21:29:52 2023

###########################################################]
###########################################################[
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd:4:7:4:19:@N::@XP_MSG">Synchronizer.vhd(4)</a><!@TM:1692818998> | Top entity is set to Synchronizer.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'. 
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692818998> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:6:7:6:27:@N:CD630:@XP_MSG">Communication_Switch.vhd(6)</a><!@TM:1692818998> | Synthesizing work.communication_switch.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:174:12:174:26:@N:CD604:@XP_MSG">Communication_Switch.vhd(174)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:59:11:59:21:@W:CD638:@XP_MSG">Communication_Switch.vhd(59)</a><!@TM:1692818998> | Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.communication_switch.rtl
Running optimization stage 1 on Communication_Switch .......
Finished optimization stage 1 on Communication_Switch (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd:6:7:6:29:@N:CD630:@XP_MSG">ftdi_to_fifo_interface.vhd(6)</a><!@TM:1692818998> | Synthesizing work.ftdi_to_fifo_interface.rtl.
Post processing for work.ftdi_to_fifo_interface.rtl
Running optimization stage 1 on ftdi_to_fifo_interface .......
Finished optimization stage 1 on ftdi_to_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:6:7:6:27:@N:CD630:@XP_MSG">ft601_fifo_interface.vhd(6)</a><!@TM:1692818998> | Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:481:4:481:18:@N:CD604:@XP_MSG">ft601_fifo_interface.vhd(481)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.ft601_fifo_interface.rtl_ft601_fifo_interface
Running optimization stage 1 on ft601_fifo_interface .......
Finished optimization stage 1 on ft601_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:7:7:7:23:@N:CD630:@XP_MSG">UART_TX_Protocol.vhd(7)</a><!@TM:1692818998> | Synthesizing work.uart_tx_protocol.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:269:12:269:26:@N:CD604:@XP_MSG">UART_TX_Protocol.vhd(269)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.uart_tx_protocol.rtl
Running optimization stage 1 on UART_TX_Protocol .......
Finished optimization stage 1 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:6:7:6:23:@N:CD630:@XP_MSG">UART_RX_Protocol.vhd(6)</a><!@TM:1692818998> | Synthesizing work.uart_rx_protocol.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:323:12:323:26:@N:CD604:@XP_MSG">UART_RX_Protocol.vhd(323)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:481:16:481:30:@N:CD604:@XP_MSG">UART_RX_Protocol.vhd(481)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.uart_rx_protocol.rtl
Running optimization stage 1 on UART_RX_Protocol .......
Finished optimization stage 1 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: : <!@TM:1692818998> | Setting default value for generic time_period to 330000; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:6:7:6:10:@N:CD630:@XP_MSG">mko.vhd(6)</a><!@TM:1692818998> | Synthesizing work.mko.rtl.
Post processing for work.mko.rtl
Running optimization stage 1 on work_mko_rtl_330000_1_Time_Period .......
Finished optimization stage 1 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:6:7:6:32:@N:CD630:@XP_MSG">Communication_TX_Arbiter2.vhd(6)</a><!@TM:1692818998> | Synthesizing work.communication_tx_arbiter2.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:151:12:151:26:@N:CD604:@XP_MSG">Communication_TX_Arbiter2.vhd(151)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.communication_tx_arbiter2.rtl
Running optimization stage 1 on Communication_TX_Arbiter2 .......
Finished optimization stage 1 on Communication_TX_Arbiter2 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd:6:7:6:21:@N:CD630:@XP_MSG">Test_Generator.vhd(6)</a><!@TM:1692818998> | Synthesizing work.test_generator.rtl.
Post processing for work.test_generator.rtl
Running optimization stage 1 on Test_Generator .......
Finished optimization stage 1 on Test_Generator (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:6:7:6:19:@N:CD630:@XP_MSG">FIFOs_Reader.vhd(6)</a><!@TM:1692818998> | Synthesizing work.fifos_reader.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:372:12:372:26:@N:CD604:@XP_MSG">FIFOs_Reader.vhd(372)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:464:12:464:26:@N:CD604:@XP_MSG">FIFOs_Reader.vhd(464)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.fifos_reader.rtl
Running optimization stage 1 on FIFOs_Reader .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:48:8:48:18:@W:CL240:@XP_MSG">FIFOs_Reader.vhd(48)</a><!@TM:1692818998> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:8:7:8:28:@N:CD630:@XP_MSG">Communication_Builder.vhd(8)</a><!@TM:1692818998> | Synthesizing work.communication_builder.rtl.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:793:16:793:45:@N:CD364:@XP_MSG">Communication_Builder.vhd(793)</a><!@TM:1692818998> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:794:16:794:43:@N:CD364:@XP_MSG">Communication_Builder.vhd(794)</a><!@TM:1692818998> | Removing redundant assignment.
Post processing for work.communication_builder.rtl
Running optimization stage 1 on Communication_Builder .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:36:8:36:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(36)</a><!@TM:1692818998> | Signal Diag_3 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:35:8:35:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(35)</a><!@TM:1692818998> | Signal Diag_2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:34:8:34:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(34)</a><!@TM:1692818998> | Signal Diag_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:33:8:33:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(33)</a><!@TM:1692818998> | Signal Diag_0 is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Communication_Builder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:6:7:6:19:@N:CD630:@XP_MSG">Trigger_Main.vhd(6)</a><!@TM:1692818998> | Synthesizing work.trigger_main.rtl.
Post processing for work.trigger_main.rtl
Running optimization stage 1 on Trigger_Main .......
Finished optimization stage 1 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:9:7:9:22:@N:CD630:@XP_MSG">Trigger_Control.vhd(9)</a><!@TM:1692818998> | Synthesizing work.trigger_control.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:195:12:195:26:@N:CD604:@XP_MSG">Trigger_Control.vhd(195)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.trigger_control.rtl
Running optimization stage 1 on Trigger_Control .......
Finished optimization stage 1 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd:6:7:6:27:@N:CD630:@XP_MSG">Sample_RAM_Block_MUX.vhd(6)</a><!@TM:1692818998> | Synthesizing work.sample_ram_block_mux.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd:91:12:91:26:@N:CD604:@XP_MSG">Sample_RAM_Block_MUX.vhd(91)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_mux.rtl
Running optimization stage 1 on Sample_RAM_Block_MUX .......
Finished optimization stage 1 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd:6:7:6:31:@N:CD630:@XP_MSG">Sample_RAM_Block_Decoder.vhd(6)</a><!@TM:1692818998> | Synthesizing work.sample_ram_block_decoder.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd:74:12:74:26:@N:CD604:@XP_MSG">Sample_RAM_Block_Decoder.vhd(74)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_decoder.rtl
Running optimization stage 1 on Sample_RAM_Block_Decoder .......
Finished optimization stage 1 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N: : <!@TM:1692818998> | Setting default value for generic g_num_of_trg_units to 8; 
@N: : <!@TM:1692818998> | Setting default value for generic g_order_vector_length to 3; 
@N: : <!@TM:1692818998> | Setting default value for generic g_data_length to 12; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:6:7:6:19:@N:CD630:@XP_MSG">Trigger_Unit.vhd(6)</a><!@TM:1692818998> | Synthesizing work.trigger_unit.rtl.
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:128:19:128:59:@W:CD749:@XP_MSG">Trigger_Unit.vhd(128)</a><!@TM:1692818998> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:131:23:131:63:@W:CD749:@XP_MSG">Trigger_Unit.vhd(131)</a><!@TM:1692818998> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:134:22:134:62:@W:CD749:@XP_MSG">Trigger_Unit.vhd(134)</a><!@TM:1692818998> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:144:19:144:59:@W:CD749:@XP_MSG">Trigger_Unit.vhd(144)</a><!@TM:1692818998> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:147:23:147:63:@W:CD749:@XP_MSG">Trigger_Unit.vhd(147)</a><!@TM:1692818998> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:150:22:150:62:@W:CD749:@XP_MSG">Trigger_Unit.vhd(150)</a><!@TM:1692818998> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:160:19:160:59:@W:CD749:@XP_MSG">Trigger_Unit.vhd(160)</a><!@TM:1692818998> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:163:23:163:63:@W:CD749:@XP_MSG">Trigger_Unit.vhd(163)</a><!@TM:1692818998> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:166:22:166:62:@W:CD749:@XP_MSG">Trigger_Unit.vhd(166)</a><!@TM:1692818998> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
Post processing for work.trigger_unit.rtl
Running optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
Finished optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:6:7:6:22:@N:CD630:@XP_MSG">Reset_Controler.vhd(6)</a><!@TM:1692818998> | Synthesizing work.reset_controler.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:206:12:206:26:@N:CD604:@XP_MSG">Reset_Controler.vhd(206)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:75:11:75:32:@W:CD638:@XP_MSG">Reset_Controler.vhd(75)</a><!@TM:1692818998> | Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.reset_controler.rtl
Running optimization stage 1 on Reset_Controler .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:30:8:30:18:@W:CL240:@XP_MSG">Reset_Controler.vhd(30)</a><!@TM:1692818998> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Reset_Controler (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:6:7:6:16:@N:CD630:@XP_MSG">REGISTERS.vhd(6)</a><!@TM:1692818998> | Synthesizing work.registers.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:133:12:133:26:@N:CD604:@XP_MSG">REGISTERS.vhd(133)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.registers.rtl
Running optimization stage 1 on REGISTERS .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:19:8:19:18:@W:CL240:@XP_MSG">REGISTERS.vhd(19)</a><!@TM:1692818998> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:6:7:6:21:@N:CD630:@XP_MSG">gpio_controler.vhd(6)</a><!@TM:1692818998> | Synthesizing work.gpio_controler.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:183:12:183:26:@N:CD604:@XP_MSG">gpio_controler.vhd(183)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.gpio_controler.rtl
Running optimization stage 1 on gpio_controler .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:22:8:22:18:@W:CL240:@XP_MSG">gpio_controler.vhd(22)</a><!@TM:1692818998> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on gpio_controler (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:5:7:5:28:@N:CD630:@XP_MSG">Communication_CMD_MUX.vhd(5)</a><!@TM:1692818998> | Synthesizing work.communication_cmd_mux.rtl.
Post processing for work.communication_cmd_mux.rtl
Running optimization stage 1 on Communication_CMD_MUX .......
Finished optimization stage 1 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:5:7:5:28:@N:CD630:@XP_MSG">Communication_ANW_MUX.vhd(5)</a><!@TM:1692818998> | Synthesizing work.communication_anw_mux.rtl.
Post processing for work.communication_anw_mux.rtl
Running optimization stage 1 on Communication_ANW_MUX .......
Finished optimization stage 1 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:8:7:8:22:@N:CD630:@XP_MSG">Command_Decoder.vhd(8)</a><!@TM:1692818998> | Synthesizing work.command_decoder.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:380:12:380:26:@N:CD604:@XP_MSG">Command_Decoder.vhd(380)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
Post processing for work.command_decoder.rtl
Running optimization stage 1 on Command_Decoder .......
Finished optimization stage 1 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:9:7:9:21:@N:CD630:@XP_MSG">Answer_Encoder.vhd(9)</a><!@TM:1692818998> | Synthesizing work.answer_encoder.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:189:12:189:26:@N:CD604:@XP_MSG">Answer_Encoder.vhd(189)</a><!@TM:1692818998> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:263:46:263:57:@W:CD434:@XP_MSG">Answer_Encoder.vhd(263)</a><!@TM:1692818998> | Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:263:4:263:11:@W:CG296:@XP_MSG">Answer_Encoder.vhd(263)</a><!@TM:1692818998> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:335:49:335:62:@W:CG290:@XP_MSG">Answer_Encoder.vhd(335)</a><!@TM:1692818998> | Referenced variable comsw_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:328:49:328:61:@W:CG290:@XP_MSG">Answer_Encoder.vhd(328)</a><!@TM:1692818998> | Referenced variable gpio_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:314:49:314:64:@W:CG290:@XP_MSG">Answer_Encoder.vhd(314)</a><!@TM:1692818998> | Referenced variable lmx2spi_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:307:49:307:64:@W:CG290:@XP_MSG">Answer_Encoder.vhd(307)</a><!@TM:1692818998> | Referenced variable lmx1spi_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:300:67:300:81:@W:CG290:@XP_MSG">Answer_Encoder.vhd(300)</a><!@TM:1692818998> | Referenced variable hmcspi_rx_data is not in sensitivity list.</font>
Post processing for work.answer_encoder.rtl
Running optimization stage 1 on Answer_Encoder .......
Finished optimization stage 1 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:6:7:6:14:@N:CD630:@XP_MSG">ADI_SPI.vhd(6)</a><!@TM:1692818998> | Synthesizing work.adi_spi.rtl.
Post processing for work.adi_spi.rtl
Running optimization stage 1 on ADI_SPI .......
Finished optimization stage 1 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: : <!@TM:1692818998> | Setting default value for generic data_length to 24; 
@N: : <!@TM:1692818998> | Setting default value for generic divider to 5; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:6:7:6:17:@N:CD630:@XP_MSG">spi_master.vhd(6)</a><!@TM:1692818998> | Synthesizing work.spi_master.behavioural.
Post processing for work.spi_master.behavioural
Running optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider .......
Finished optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: : <!@TM:1692818998> | Setting default value for generic addr_width to 7; 
@N: : <!@TM:1692818998> | Setting default value for generic data_width to 16; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd:6:7:6:20:@N:CD630:@XP_MSG">SPI_interface.vhd(6)</a><!@TM:1692818998> | Synthesizing work.spi_interface.rtl.
Post processing for work.spi_interface.rtl
Running optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width .......
Finished optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd:4:7:4:19:@N:CD630:@XP_MSG">Synchronizer.vhd(4)</a><!@TM:1692818998> | Synthesizing work.synchronizer.arch.
Post processing for work.synchronizer.arch
Running optimization stage 1 on Synchronizer .......
Finished optimization stage 1 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 103MB peak: 104MB)


Process completed successfully.
# Wed Aug 23 21:29:56 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 78MB peak: 78MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime

Process completed successfully.
# Wed Aug 23 21:29:58 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1692818983>
Running in restricted mode: identify_job

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Identify (R) Instrumentor
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug

Arguments:   -product identify_instrumentor -tsl IptIOwdd -af _CMD_IDENTIFY_COMPILE.CML
ProductType: identify_instrumentor




*** Integrated Instrumentor ***
Added instrumentation 'synthesis' to the project
Added instrumentation 'identify_debug' to the project
. has been added to search path.
Loading instrumentation 'identify_debug'
Source IDC file C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/synthesis/identify_debug/identify.idc
Setting IICE sampler (data compression) to 1 for IICE named 'FTDI'
Setting IICE sampler (sampledepth) to 512 for IICE named 'FTDI'
Setting IICE sample clock to '/USB_3_Protocol_0/ft601_fifo_interface_0/ftdi_clk' for IICE named 'FTDI'
Setting IICE sampler (data compression) to 1 for IICE named 'IICE'
Setting IICE sampler (sampledepth) to 512 for IICE named 'IICE'
Setting IICE sample clock to '/USB_3_Protocol_0/ft601_fifo_interface_0/ftdi_clk' for IICE named 'IICE'
Instrumenting design `Top' in directory C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug
Current instrumentation information: 	IICE=FTDI 
		FPGA=regular 
		Total instrumentation in bits: Sample Only 32, Trigger Only 0, Sample and trigger 12
		Group wise instrumentation in bits: 
					Group NM:Sample Only 32, Sample and trigger 12
		Maximum sample clock frequency is same as maximum user clock frequency (as reported by P&R)
	IICE=IICE 
		FPGA=regular 
		Total instrumentation in bits: Sample Only 12, Trigger Only 0, Sample and trigger 174
		Group wise instrumentation in bits: 
					Group NM:Sample Only 12, Sample and trigger 174
		Maximum sample clock frequency is same as maximum user clock frequency (as reported by P&R)
exit status=0
Unloading current instrumentation 'identify_debug'

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1692818983>

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=compilerReport4></a>Synopsys HDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1692819050> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=compilerReport5></a>Synopsys VHDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1692819050> | Running in 64-bit mode 
@N: : <!@TM:1692819050> | :Reading compiler constraint file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.cdc 
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd:6:7:6:29:@N::@XP_MSG">ftdi_to_fifo_interface.vhd(6)</a><!@TM:1692819050> | Top entity is set to ftdi_to_fifo_interface.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1692819050> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.cdc changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 96MB)


Process completed successfully.
# Wed Aug 23 21:30:00 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=compilerReport6></a>Synopsys Verilog Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1692819050> | Running in 64-bit mode 
@N: : <!@TM:1692819050> | :Reading compiler constraint file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.cdc 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1692819050> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4252:13:4252:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4252)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4436:13:4436:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4436)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4477:13:4477:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4477)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4503:13:4503:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4503)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4520:13:4520:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4520)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4597:13:4597:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4597)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5361:13:5361:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5361)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6171:13:6171:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6171)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6280:13:6280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6280)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6318:13:6318:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6318)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6391:13:6391:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6391)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:7280:13:7280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7280)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:8337:13:8337:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8337)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:9296:13:9296:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9296)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10032:13:10032:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10032)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10747:13:10747:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10747)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10781:13:10781:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10781)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10817:13:10817:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10817)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10864:13:10864:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10864)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10898:13:10898:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10898)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:11764:13:11764:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11764)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12807:13:12807:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12807)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12819:15:12819:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12819)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12830:13:12830:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12830)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12843)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Process completed successfully.
# Wed Aug 23 21:30:01 2023

###########################################################]
###########################################################[
@N: : <!@TM:1692819050> | :Reading compiler constraint file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.cdc 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1692819050> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4252:13:4252:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4252)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4436:13:4436:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4436)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4477:13:4477:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4477)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4503:13:4503:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4503)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4520:13:4520:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4520)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4597:13:4597:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4597)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5361:13:5361:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5361)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6171:13:6171:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6171)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6280:13:6280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6280)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6318:13:6318:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6318)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6391:13:6391:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6391)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:7280:13:7280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7280)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:8337:13:8337:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8337)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:9296:13:9296:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9296)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10032:13:10032:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10032)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10747:13:10747:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10747)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10781:13:10781:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10781)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10817:13:10817:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10817)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10864:13:10864:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10864)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10898:13:10898:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10898)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:11764:13:11764:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11764)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12807:13:12807:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12807)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12819:15:12819:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12819)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12830:13:12830:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12830)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12843)</a><!@TM:1692819050> | User defined pragma syn_black_box detected</font>

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1692819050> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1692819050> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\_verilog_hintfile changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.cdc changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v:21:7:21:53:@N:CG364:@XP_MSG">corereset_pf.v(21)</a><!@TM:1692819050> | Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v:21:7:21:22:@N:CG364:@XP_MSG">CORERESET_PF_C0.v(21)</a><!@TM:1692819050> | Synthesizing module CORERESET_PF_C0 in library work.
Running optimization stage 1 on CORERESET_PF_C0 .......
Finished optimization stage 1 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1692819050> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:41:12:41:22:@W:CG168:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41)</a><!@TM:1692819050> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3694:7:3694:10:@N:CG364:@XP_MSG">polarfire_syn_comps.v(3694)</a><!@TM:1692819050> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1692819050> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1692819050> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(5)</a><!@TM:1692819050> | Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v:263:7:263:16:@N:CG364:@XP_MSG">PF_CCC_C0.v(263)</a><!@TM:1692819050> | Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1692819050> | Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1692819050> | Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1692819050> | Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1692819050> | Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1692819050> | Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1702:7:1702:11:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1702)</a><!@TM:1692819050> | Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:5:7:5:62:@N:CG364:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(5)</a><!@TM:1692819050> | Synthesizing module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v:83:7:83:25:@N:CG364:@XP_MSG">PF_INIT_MONITOR_C0.v(83)</a><!@TM:1692819050> | Synthesizing module PF_INIT_MONITOR_C0 in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2199:7:2199:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(2199)</a><!@TM:1692819050> | Synthesizing module OSC_RC160MHZ in library work.
Running optimization stage 1 on OSC_RC160MHZ .......
Finished optimization stage 1 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v(5)</a><!@TM:1692819050> | Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
Running optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v:27:7:27:16:@N:CG364:@XP_MSG">PF_OSC_C0.v(27)</a><!@TM:1692819050> | Synthesizing module PF_OSC_C0 in library work.
Running optimization stage 1 on PF_OSC_C0 .......
Finished optimization stage 1 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:9:7:9:18:@N:CG364:@XP_MSG">Clock_Reset.v(9)</a><!@TM:1692819050> | Synthesizing module Clock_Reset in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:124:13:124:27:@N:CG794:@XP_MSG">Clock_Reset.v(124)</a><!@TM:1692819050> | Using module Synchronizer from library work
Running optimization stage 1 on Clock_Reset .......
Finished optimization stage 1 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1692819050> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:170:29:170:47:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(170)</a><!@TM:1692819050> | Removing wire almostfulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:171:29:171:49:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(171)</a><!@TM:1692819050> | Removing wire almostfulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:172:29:172:41:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(172)</a><!@TM:1692819050> | Removing wire fulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:173:29:173:43:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(173)</a><!@TM:1692819050> | Removing wire fulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1692819050> | Removing wire neg_reset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:182:29:182:37:@W:CG184:@XP_MSG">corefifo_sync_scntr.v(182)</a><!@TM:1692819050> | Removing wire re_top_p, as it has the load but no drivers.</font>
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:392:3:392:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(392)</a><!@TM:1692819050> | Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:379:4:379:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(379)</a><!@TM:1692819050> | Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:339:6:339:12:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(339)</a><!@TM:1692819050> | Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1692819050> | All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1692819050> | All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | All reachable assignments to dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1692819050> | All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1692819050> | All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 134MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:578:7:578:14:@N:CG364:@XP_MSG">acg5.v(578)</a><!@TM:1692819050> | Synthesizing module RAM1K20 in library work.
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v(5)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(4)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CG184:@XP_MSG">COREFIFO.v(215)</a><!@TM:1692819050> | Removing wire EMPTY2, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:216:36:216:43:@W:CG360:@XP_MSG">COREFIFO.v(216)</a><!@TM:1692819050> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:217:36:217:46:@W:CG360:@XP_MSG">COREFIFO.v(217)</a><!@TM:1692819050> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1692819050> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:222:36:222:49:@W:CG360:@XP_MSG">COREFIFO.v(222)</a><!@TM:1692819050> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1692819050> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:228:36:228:42:@W:CG360:@XP_MSG">COREFIFO.v(228)</a><!@TM:1692819050> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1692819050> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:249:36:249:45:@W:CG360:@XP_MSG">COREFIFO.v(249)</a><!@TM:1692819050> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:250:36:250:50:@W:CG360:@XP_MSG">COREFIFO.v(250)</a><!@TM:1692819050> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1692819050> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1692819050> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1692819050> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1692819050> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1692819050> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1692819050> | Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1692819050> | Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1692819050> | Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1068:3:1068:9:@W:CL169:@XP_MSG">COREFIFO.v(1068)</a><!@TM:1692819050> | Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1692819050> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1692819050> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1692819050> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1692819050> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1692819050> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C1.v(49)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C1 in library work.
Running optimization stage 1 on COREFIFO_C1 .......
Finished optimization stage 1 on COREFIFO_C1 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1692819050> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:170:29:170:47:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(170)</a><!@TM:1692819050> | Removing wire almostfulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:171:29:171:49:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(171)</a><!@TM:1692819050> | Removing wire almostfulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:172:29:172:41:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(172)</a><!@TM:1692819050> | Removing wire fulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:173:29:173:43:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(173)</a><!@TM:1692819050> | Removing wire fulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1692819050> | Removing wire neg_reset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:182:29:182:37:@W:CG184:@XP_MSG">corefifo_sync_scntr.v(182)</a><!@TM:1692819050> | Removing wire re_top_p, as it has the load but no drivers.</font>
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:392:3:392:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(392)</a><!@TM:1692819050> | Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:379:4:379:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(379)</a><!@TM:1692819050> | Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:339:6:339:12:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(339)</a><!@TM:1692819050> | Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1692819050> | All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1692819050> | All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | All reachable assignments to dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1692819050> | All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1692819050> | All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v(5)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(4)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CG184:@XP_MSG">COREFIFO.v(215)</a><!@TM:1692819050> | Removing wire EMPTY2, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:216:36:216:43:@W:CG360:@XP_MSG">COREFIFO.v(216)</a><!@TM:1692819050> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:217:36:217:46:@W:CG360:@XP_MSG">COREFIFO.v(217)</a><!@TM:1692819050> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1692819050> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:222:36:222:49:@W:CG360:@XP_MSG">COREFIFO.v(222)</a><!@TM:1692819050> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1692819050> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:228:36:228:42:@W:CG360:@XP_MSG">COREFIFO.v(228)</a><!@TM:1692819050> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1692819050> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:249:36:249:45:@W:CG360:@XP_MSG">COREFIFO.v(249)</a><!@TM:1692819050> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:250:36:250:50:@W:CG360:@XP_MSG">COREFIFO.v(250)</a><!@TM:1692819050> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1692819050> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1692819050> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1692819050> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1692819050> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1692819050> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1692819050> | Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1692819050> | Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1692819050> | Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1068:3:1068:9:@W:CL169:@XP_MSG">COREFIFO.v(1068)</a><!@TM:1692819050> | Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1692819050> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1692819050> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1692819050> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1692819050> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1692819050> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C3.v(49)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C3 in library work.
Running optimization stage 1 on COREFIFO_C3 .......
Finished optimization stage 1 on COREFIFO_C3 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:9:7:9:14:@N:CG364:@XP_MSG">SPI_LMX.v(9)</a><!@TM:1692819050> | Synthesizing module SPI_LMX in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:96:0:96:15:@N:CG794:@XP_MSG">SPI_LMX.v(96)</a><!@TM:1692819050> | Using module SPI_interface from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:117:0:117:12:@N:CG794:@XP_MSG">SPI_LMX.v(117)</a><!@TM:1692819050> | Using module spi_master from library work
Running optimization stage 1 on SPI_LMX .......
Finished optimization stage 1 on SPI_LMX (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:9:7:9:16:@N:CG364:@XP_MSG">Controler.v(9)</a><!@TM:1692819050> | Synthesizing module Controler in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:492:8:492:17:@N:CG794:@XP_MSG">Controler.v(492)</a><!@TM:1692819050> | Using module ADI_SPI from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:528:15:528:31:@N:CG794:@XP_MSG">Controler.v(528)</a><!@TM:1692819050> | Using module Answer_Encoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:553:16:553:33:@N:CG794:@XP_MSG">Controler.v(553)</a><!@TM:1692819050> | Using module Command_Decoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:614:22:614:45:@N:CG794:@XP_MSG">Controler.v(614)</a><!@TM:1692819050> | Using module Communication_ANW_MUX from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:635:22:635:45:@N:CG794:@XP_MSG">Controler.v(635)</a><!@TM:1692819050> | Using module Communication_CMD_MUX from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:684:15:684:31:@N:CG794:@XP_MSG">Controler.v(684)</a><!@TM:1692819050> | Using module gpio_controler from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:701:10:701:21:@N:CG794:@XP_MSG">Controler.v(701)</a><!@TM:1692819050> | Using module REGISTERS from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:716:16:716:33:@N:CG794:@XP_MSG">Controler.v(716)</a><!@TM:1692819050> | Using module Reset_Controler from library work
Running optimization stage 1 on Controler .......
Finished optimization stage 1 on Controler (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 135MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:57:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 135MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:28:7:28:49:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000100000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000100000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1692819050> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1692819050> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:208:34:208:51:@W:CG184:@XP_MSG">corefifo_async.v(208)</a><!@TM:1692819050> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1692819050> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1692819050> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:217:34:217:42:@W:CG184:@XP_MSG">corefifo_async.v(217)</a><!@TM:1692819050> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1692819050> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:562:19:562:40:@W:CL168:@XP_MSG">corefifo_async.v(562)</a><!@TM:1692819050> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:547:16:547:44:@W:CL168:@XP_MSG">corefifo_async.v(547)</a><!@TM:1692819050> | Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Pruning unused register genblk10.empty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:701:12:701:18:@W:CL169:@XP_MSG">corefifo_async.v(701)</a><!@TM:1692819050> | Pruning unused register genblk10.rptr_fwft[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:701:12:701:18:@W:CL169:@XP_MSG">corefifo_async.v(701)</a><!@TM:1692819050> | Pruning unused register genblk10.rptr_gray_fwft[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1692819050> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1692819050> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1692819050> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1692819050> | Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1692819050> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1692819050> | Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:572:3:572:9:@W:CL169:@XP_MSG">corefifo_async.v(572)</a><!@TM:1692819050> | Pruning unused register rptr_bin_sync2_fwft[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL169:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v(5)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(4)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CG360:@XP_MSG">COREFIFO.v(215)</a><!@TM:1692819050> | Removing wire EMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:216:36:216:43:@W:CG360:@XP_MSG">COREFIFO.v(216)</a><!@TM:1692819050> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:217:36:217:46:@W:CG360:@XP_MSG">COREFIFO.v(217)</a><!@TM:1692819050> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1692819050> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:222:36:222:49:@W:CG360:@XP_MSG">COREFIFO.v(222)</a><!@TM:1692819050> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1692819050> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:228:36:228:42:@W:CG360:@XP_MSG">COREFIFO.v(228)</a><!@TM:1692819050> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1692819050> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1692819050> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1692819050> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:249:36:249:45:@W:CG360:@XP_MSG">COREFIFO.v(249)</a><!@TM:1692819050> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:250:36:250:50:@W:CG360:@XP_MSG">COREFIFO.v(250)</a><!@TM:1692819050> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1692819050> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1692819050> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1692819050> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1692819050> | Pruning unused register RDATA_ext_r1[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1692819050> | Pruning unused register RDATA_ext_r[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1692819050> | Pruning unused register RDATA_r2[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1692819050> | Pruning unused register RDATA_r1[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1692819050> | Pruning unused register RDATA_r_pre[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:1068:3:1068:9:@W:CL169:@XP_MSG">COREFIFO.v(1068)</a><!@TM:1692819050> | Pruning unused register fwft_Q_r[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1692819050> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1692819050> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1692819050> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1692819050> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1692819050> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C10.v(49)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C10 in library work.
Running optimization stage 1 on COREFIFO_C10 .......
Finished optimization stage 1 on COREFIFO_C10 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v:5:7:5:44:@N:CG364:@XP_MSG">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v(5)</a><!@TM:1692819050> | Synthesizing module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v:75:7:75:19:@N:CG364:@XP_MSG">PF_DPSRAM_C7.v(75)</a><!@TM:1692819050> | Synthesizing module PF_DPSRAM_C7 in library work.
Running optimization stage 1 on PF_DPSRAM_C7 .......
Finished optimization stage 1 on PF_DPSRAM_C7 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v:5:7:5:70:@N:CG364:@XP_MSG">PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v(5)</a><!@TM:1692819050> | Synthesizing module PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v:75:7:75:32:@N:CG364:@XP_MSG">PF_DPSRAM_C8_Event_Status.v(75)</a><!@TM:1692819050> | Synthesizing module PF_DPSRAM_C8_Event_Status in library work.
Running optimization stage 1 on PF_DPSRAM_C8_Event_Status .......
Finished optimization stage 1 on PF_DPSRAM_C8_Event_Status (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v:9:7:9:27:@N:CG364:@XP_MSG">Event_Info_RAM_Block.v(9)</a><!@TM:1692819050> | Synthesizing module Event_Info_RAM_Block in library work.
Running optimization stage 1 on Event_Info_RAM_Block .......
Finished optimization stage 1 on Event_Info_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1692819050> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000010000
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010000
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1692819050> | Removing wire neg_reset, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1692819050> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:379:4:379:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(379)</a><!@TM:1692819050> | Pruning unused register sc_w[14:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:339:6:339:12:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(339)</a><!@TM:1692819050> | Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819050> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819050> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1692819050> | All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1692819050> | All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010000
	RWIDTH=32'b00000000000000000000000000010000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1692819050> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1692819050> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1692819050> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:366:3:366:9:@W:CL169:@XP_MSG">corefifo_fwft.v(366)</a><!@TM:1692819050> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:252:3:252:9:@W:CL169:@XP_MSG">corefifo_fwft.v(252)</a><!@TM:1692819050> | Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:241:4:241:10:@W:CL169:@XP_MSG">corefifo_fwft.v(241)</a><!@TM:1692819050> | Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1692819050> | Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1692819050> | Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v(5)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(4)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1692819050> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1692819050> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1692819050> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1692819050> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1692819050> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1692819050> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1692819050> | Pruning unused register RDATA_ext_r1[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1692819050> | Pruning unused register RDATA_ext_r[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1692819050> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C4.v(49)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C4 in library work.
Running optimization stage 1 on COREFIFO_C4 .......
Finished optimization stage 1 on COREFIFO_C4 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v:9:7:9:22:@N:CG364:@XP_MSG">Input_Data_Part.v(9)</a><!@TM:1692819050> | Synthesizing module Input_Data_Part in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v:180:0:180:14:@N:CG794:@XP_MSG">Input_Data_Part.v(180)</a><!@TM:1692819050> | Using module Trigger_Unit from library work
Running optimization stage 1 on Input_Data_Part .......
Finished optimization stage 1 on Input_Data_Part (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:199:7:199:10:@N:CG364:@XP_MSG">acg5.v(199)</a><!@TM:1692819050> | Synthesizing module OR4 in library work.
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:223:7:223:10:@N:CG364:@XP_MSG">acg5.v(223)</a><!@TM:1692819050> | Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v:5:7:5:44:@N:CG364:@XP_MSG">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v(5)</a><!@TM:1692819050> | Synthesizing module PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 158MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v:75:7:75:19:@N:CG364:@XP_MSG">PF_DPSRAM_C5.v(75)</a><!@TM:1692819050> | Synthesizing module PF_DPSRAM_C5 in library work.
Running optimization stage 1 on PF_DPSRAM_C5 .......
Finished optimization stage 1 on PF_DPSRAM_C5 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:9:7:9:23:@N:CG364:@XP_MSG">Sample_RAM_Block.v(9)</a><!@TM:1692819050> | Synthesizing module Sample_RAM_Block in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:207:25:207:51:@N:CG794:@XP_MSG">Sample_RAM_Block.v(207)</a><!@TM:1692819050> | Using module Sample_RAM_Block_Decoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:215:21:215:43:@N:CG794:@XP_MSG">Sample_RAM_Block.v(215)</a><!@TM:1692819050> | Using module Sample_RAM_Block_MUX from library work
Running optimization stage 1 on Sample_RAM_Block .......
Finished optimization stage 1 on Sample_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1692819050> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000010010
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010010
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1692819050> | Removing wire neg_reset, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819050> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819050> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1692819050> | All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1692819050> | All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010010
	RWIDTH=32'b00000000000000000000000000010010
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1692819050> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1692819050> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1692819050> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0 .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v(5)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(4)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C5_COREFIFO_C5_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1692819050> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1692819050> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1692819050> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1692819050> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1692819050> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1692819050> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0 .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C5.v(49)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C5 in library work.
Running optimization stage 1 on COREFIFO_C5 .......
Finished optimization stage 1 on COREFIFO_C5 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:9:7:9:23:@N:CG364:@XP_MSG">Trigger_Top_Part.v(9)</a><!@TM:1692819050> | Synthesizing module Trigger_Top_Part in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:137:16:137:33:@N:CG794:@XP_MSG">Trigger_Top_Part.v(137)</a><!@TM:1692819050> | Using module Trigger_Control from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:158:13:158:27:@N:CG794:@XP_MSG">Trigger_Top_Part.v(158)</a><!@TM:1692819050> | Using module Trigger_Main from library work
Running optimization stage 1 on Trigger_Top_Part .......
Finished optimization stage 1 on Trigger_Top_Part (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:9:7:9:17:@N:CG364:@XP_MSG">Data_Block.v(9)</a><!@TM:1692819050> | Synthesizing module Data_Block in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:185:22:185:45:@N:CG794:@XP_MSG">Data_Block.v(185)</a><!@TM:1692819050> | Using module Communication_Builder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:253:13:253:27:@N:CG794:@XP_MSG">Data_Block.v(253)</a><!@TM:1692819050> | Using module FIFOs_Reader from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:361:15:361:31:@N:CG794:@XP_MSG">Data_Block.v(361)</a><!@TM:1692819050> | Using module Test_Generator from library work
Running optimization stage 1 on Data_Block .......
Finished optimization stage 1 on Data_Block (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:357:7:357:17:@N:CG364:@XP_MSG">acg5.v(357)</a><!@TM:1692819050> | Synthesizing module INBUF_DIFF in library work.
Running optimization stage 1 on INBUF_DIFF .......
Finished optimization stage 1 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:403:7:403:18:@N:CG364:@XP_MSG">acg5.v(403)</a><!@TM:1692819050> | Synthesizing module OUTBUF_DIFF in library work.
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1692819050> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1692819050> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1692819050> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1692819050> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1692819050> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:490:19:490:44:@W:CL168:@XP_MSG">corefifo_async.v(490)</a><!@TM:1692819050> | Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:475:16:475:39:@W:CL168:@XP_MSG">corefifo_async.v(475)</a><!@TM:1692819050> | Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1692819050> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1692819050> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1692819050> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v(5)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(4)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1692819050> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1692819050> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1692819050> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1692819050> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1692819050> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1692819050> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1692819050> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1692819050> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C0.v(49)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C0 in library work.
Running optimization stage 1 on COREFIFO_C0 .......
Finished optimization stage 1 on COREFIFO_C0 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000100000000
	WDEPTH=32'b00000000000000000000000100000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001000
	RMSB_DEPTH=32'b00000000000000000000000000001000
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1692819050> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001000
	FULL_WRITE_DEPTH=32'b00000000000000000000000100000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001000
	FULL_READ_DEPTH=32'b00000000000000000000000100000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1692819050> | Removing wire neg_reset, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819050> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819050> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1692819050> | All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1692819050> | All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1692819050> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1692819050> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1692819050> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1692819050> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1692819050> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0 .......
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v(5)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(4)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001000
	WDEPTH=32'b00000000000000000000000000001000
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1692819050> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1692819050> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1692819050> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0 .......
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C6.v(49)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C6 in library work.
Running optimization stage 1 on COREFIFO_C6 .......
Finished optimization stage 1 on COREFIFO_C6 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v:38:7:38:42:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1692819050> | Synthesizing module COREUART_C0_COREUART_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:31:7:31:41:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1692819050> | Synthesizing module COREUART_C0_COREUART_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W:CG1340:@XP_MSG">Tx_async.v(268)</a><!@TM:1692819050> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W:CG1340:@XP_MSG">Tx_async.v(268)</a><!@TM:1692819050> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:356:21:356:30:@N:CG179:@XP_MSG">Tx_async.v(356)</a><!@TM:1692819050> | Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@W:CL190:@XP_MSG">Tx_async.v(119)</a><!@TM:1692819050> | Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:30:7:30:41:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1692819050> | Synthesizing module COREUART_C0_COREUART_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:254:23:254:36:@N:CG179:@XP_MSG">Rx_async.v(254)</a><!@TM:1692819050> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:280:18:280:26:@N:CG179:@XP_MSG">Rx_async.v(280)</a><!@TM:1692819050> | Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL177:@XP_MSG">Rx_async.v(501)</a><!@TM:1692819050> | Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:31:7:31:41:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1692819050> | Synthesizing module COREUART_C0_COREUART_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:390:22:390:34:@N:CG179:@XP_MSG">CoreUART.v(390)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:136:8:136:18:@W:CG133:@XP_MSG">CoreUART.v(136)</a><!@TM:1692819050> | Object data_ready is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v:26:7:26:18:@N:CG364:@XP_MSG">COREUART_C0.v(26)</a><!@TM:1692819050> | Synthesizing module COREUART_C0 in library work.
Running optimization stage 1 on COREUART_C0 .......
Finished optimization stage 1 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:133:7:133:10:@N:CG364:@XP_MSG">acg5.v(133)</a><!@TM:1692819050> | Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:9:7:9:20:@N:CG364:@XP_MSG">UART_Protocol.v(9)</a><!@TM:1692819050> | Synthesizing module UART_Protocol in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:133:26:133:53:@N:CG794:@XP_MSG">UART_Protocol.v(133)</a><!@TM:1692819050> | Using module Communication_TX_Arbiter2 from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:234:0:234:5:@N:CG794:@XP_MSG">UART_Protocol.v(234)</a><!@TM:1692819050> | Using module mko from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:253:17:253:35:@N:CG794:@XP_MSG">UART_Protocol.v(253)</a><!@TM:1692819050> | Using module UART_RX_Protocol from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:269:17:269:35:@N:CG794:@XP_MSG">UART_Protocol.v(269)</a><!@TM:1692819050> | Using module UART_TX_Protocol from library work
Running optimization stage 1 on UART_Protocol .......
Finished optimization stage 1 on UART_Protocol (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 161MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1692819050> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1692819050> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1692819050> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:490:19:490:44:@W:CL168:@XP_MSG">corefifo_async.v(490)</a><!@TM:1692819050> | Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:475:16:475:39:@W:CL168:@XP_MSG">corefifo_async.v(475)</a><!@TM:1692819050> | Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1692819050> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v(5)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(4)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1692819050> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C7.v(49)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C7 in library work.
Running optimization stage 1 on COREFIFO_C7 .......
Finished optimization stage 1 on COREFIFO_C7 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1692819050> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1692819050> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:208:34:208:51:@W:CG184:@XP_MSG">corefifo_async.v(208)</a><!@TM:1692819050> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:217:34:217:42:@W:CG184:@XP_MSG">corefifo_async.v(217)</a><!@TM:1692819050> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1692819050> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:562:19:562:40:@W:CL168:@XP_MSG">corefifo_async.v(562)</a><!@TM:1692819050> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:547:16:547:44:@W:CL168:@XP_MSG">corefifo_async.v(547)</a><!@TM:1692819050> | Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819050> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1692819050> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v(5)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(4)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1692819050> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0 .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C8.v(49)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C8 in library work.
Running optimization stage 1 on COREFIFO_C8 .......
Finished optimization stage 1 on COREFIFO_C8 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1692819050> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:54:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1692819050> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819050> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819050> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1692819050> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1692819050> | All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1692819050> | All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1692819050> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1692819050> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0 .......
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46)</a><!@TM:1692819050> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47)</a><!@TM:1692819050> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48)</a><!@TM:1692819050> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49)</a><!@TM:1692819050> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1692819050> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1692819050> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1692819050> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1692819050> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0 .......
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
Running optimization stage 1 on COREFIFO_C11 .......
Finished optimization stage 1 on COREFIFO_C11 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:243:21:243:43:@N:CG794:@XP_MSG">USB_3_Protocol.v(243)</a><!@TM:1692819050> | Using module ft601_fifo_interface from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:265:23:265:47:@N:CG794:@XP_MSG">USB_3_Protocol.v(265)</a><!@TM:1692819050> | Using module ftdi_to_fifo_interface from library work
Running optimization stage 1 on USB_3_Protocol .......
Finished optimization stage 1 on USB_3_Protocol (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:497:21:497:43:@N:CG794:@XP_MSG">Top.v(497)</a><!@TM:1692819050> | Using module Communication_Switch from library work
Running optimization stage 1 on Top .......
Finished optimization stage 1 on Top (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
Running optimization stage 2 on Top .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:107:14:107:19:@N:CL159:@XP_MSG">Top.v(107)</a><!@TM:1692819050> | Input BTN_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:108:14:108:19:@N:CL159:@XP_MSG">Top.v(108)</a><!@TM:1692819050> | Input BTN_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:109:14:109:19:@N:CL159:@XP_MSG">Top.v(109)</a><!@TM:1692819050> | Input BTN_4 is unused.
Finished optimization stage 2 on Top (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
Running optimization stage 2 on USB_3_Protocol .......
Finished optimization stage 2 on USB_3_Protocol (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
Running optimization stage 2 on COREFIFO_C11 .......
Finished optimization stage 2 on COREFIFO_C11 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44)</a><!@TM:1692819050> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45)</a><!@TM:1692819050> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1692819050> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1692819050> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1692819050> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1692819050> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1692819050> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1692819050> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0 .......
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1692819050> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1692819050> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1692819050> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C8 .......
Finished optimization stage 2 on COREFIFO_C8 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50)</a><!@TM:1692819050> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:121:31:121:37:@N:CL159:@XP_MSG">corefifo_async.v(121)</a><!@TM:1692819050> | Input re_top is unused.
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1692819050> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C7 .......
Finished optimization stage 2 on COREFIFO_C7 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50)</a><!@TM:1692819050> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1692819050> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:83:26:83:29:@N:CL159:@XP_MSG">corefifo_fwft.v(83)</a><!@TM:1692819050> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1692819050> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1692819050> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1692819050> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1692819050> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 166MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0 .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1692819050> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on UART_Protocol .......
Finished optimization stage 2 on UART_Protocol (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on COREUART_C0 .......
Finished optimization stage 2 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@N:CL201:@XP_MSG">Rx_async.v(286)</a><!@TM:1692819050> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@N:CL201:@XP_MSG">Tx_async.v(119)</a><!@TM:1692819050> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:44:11:44:22:@N:CL159:@XP_MSG">Tx_async.v(44)</a><!@TM:1692819050> | Input tx_dout_reg is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:45:6:45:16:@N:CL159:@XP_MSG">Tx_async.v(45)</a><!@TM:1692819050> | Input fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:46:6:46:15:@N:CL159:@XP_MSG">Tx_async.v(46)</a><!@TM:1692819050> | Input fifo_full is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 166MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v:51:15:51:32:@N:CL159:@XP_MSG">Clock_gen.v(51)</a><!@TM:1692819050> | Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 166MB)
Running optimization stage 2 on COREFIFO_C6 .......
Finished optimization stage 2 on COREFIFO_C6 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 166MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44)</a><!@TM:1692819050> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45)</a><!@TM:1692819050> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 166MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 166MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1692819050> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1692819050> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1692819050> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1692819050> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1692819050> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1692819050> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0 .......
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1692819050> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1692819050> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1692819050> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C0 .......
Finished optimization stage 2 on COREFIFO_C0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50)</a><!@TM:1692819050> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1692819050> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:83:26:83:29:@N:CL159:@XP_MSG">corefifo_fwft.v(83)</a><!@TM:1692819050> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1692819050> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1692819050> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1692819050> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1692819050> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1692819050> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on INBUF_DIFF .......
Finished optimization stage 2 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on Data_Block .......
Finished optimization stage 2 on Data_Block (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on Trigger_Top_Part .......
Finished optimization stage 2 on Trigger_Top_Part (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C5 .......
Finished optimization stage 2 on COREFIFO_C5 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44)</a><!@TM:1692819050> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45)</a><!@TM:1692819050> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1692819050> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1692819050> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1692819050> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1692819050> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1692819050> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1692819050> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0 .......
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1692819050> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1692819050> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1692819050> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on Sample_RAM_Block .......
Finished optimization stage 2 on Sample_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_DPSRAM_C5 .......
Finished optimization stage 2 on PF_DPSRAM_C5 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on Input_Data_Part .......
Finished optimization stage 2 on Input_Data_Part (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C4 .......
Finished optimization stage 2 on COREFIFO_C4 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44)</a><!@TM:1692819050> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45)</a><!@TM:1692819050> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1692819050> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1692819050> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1692819050> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1692819050> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1692819050> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1692819050> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0 .......
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1692819050> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1692819050> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1692819050> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on Event_Info_RAM_Block .......
Finished optimization stage 2 on Event_Info_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_DPSRAM_C8_Event_Status .......
Finished optimization stage 2 on PF_DPSRAM_C8_Event_Status (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_DPSRAM_C7 .......
Finished optimization stage 2 on PF_DPSRAM_C7 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C10 .......
Finished optimization stage 2 on COREFIFO_C10 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50)</a><!@TM:1692819050> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:121:31:121:37:@N:CL159:@XP_MSG">corefifo_async.v(121)</a><!@TM:1692819050> | Input re_top is unused.
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1692819050> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on Controler .......
Finished optimization stage 2 on Controler (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on SPI_LMX .......
Finished optimization stage 2 on SPI_LMX (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C3 .......
Finished optimization stage 2 on COREFIFO_C3 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44)</a><!@TM:1692819050> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45)</a><!@TM:1692819050> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:102:29:102:35:@N:CL159:@XP_MSG">corefifo_sync_scntr.v(102)</a><!@TM:1692819050> | Input re_top is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:103:29:103:43:@N:CL159:@XP_MSG">corefifo_sync_scntr.v(103)</a><!@TM:1692819050> | Input empty_top_fwft is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CL156:@XP_MSG">COREFIFO.v(215)</a><!@TM:1692819050> | *Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1692819050> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1692819050> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1692819050> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C1 .......
Finished optimization stage 2 on COREFIFO_C1 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(43)</a><!@TM:1692819050> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(44)</a><!@TM:1692819050> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(45)</a><!@TM:1692819050> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:102:29:102:35:@N:CL159:@XP_MSG">corefifo_sync_scntr.v(102)</a><!@TM:1692819050> | Input re_top is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:103:29:103:43:@N:CL159:@XP_MSG">corefifo_sync_scntr.v(103)</a><!@TM:1692819050> | Input empty_top_fwft is unused.
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CL156:@XP_MSG">COREFIFO.v(215)</a><!@TM:1692819050> | *Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1692819050> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1692819050> | Input RRESET_N is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on Clock_Reset .......
Finished optimization stage 2 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_OSC_C0 .......
Finished optimization stage 2 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on OSC_RC160MHZ .......
Finished optimization stage 2 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on CORERESET_PF_C0 .......
Finished optimization stage 2 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)
Running optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1692819050> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 168MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 167MB peak: 168MB)


Process completed successfully.
# Wed Aug 23 21:30:36 2023

###########################################################]
###########################################################[
@N: : <!@TM:1692819050> | :Reading compiler constraint file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.cdc 
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd:4:7:4:19:@N::@XP_MSG">Synchronizer.vhd(4)</a><!@TM:1692819050> | Top entity is set to Synchronizer.
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.cdc changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd\hyperents.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd\hyperents.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd\hyperents.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1692819050> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1692819050> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:6:7:6:27:@N:CD630:@XP_MSG">Communication_Switch.vhd(6)</a><!@TM:1692819050> | Synthesizing work.communication_switch.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:51:19:51:21:@N:CD231:@XP_MSG">Communication_Switch.vhd(51)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:174:12:174:26:@N:CD604:@XP_MSG">Communication_Switch.vhd(174)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:59:11:59:21:@W:CD638:@XP_MSG">Communication_Switch.vhd(59)</a><!@TM:1692819050> | Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.communication_switch.rtl
Running optimization stage 1 on Communication_Switch .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL190:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Optimizing register bit read_data_frame(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL190:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Optimizing register bit read_data_frame(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL190:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL190:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL190:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL260:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Pruning register bit 14 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL260:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Pruning register bit 12 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL260:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Pruning register bit 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL279:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Pruning register bits 5 to 4 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on Communication_Switch (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd:6:7:6:29:@N:CD630:@XP_MSG">ftdi_to_fifo_interface.vhd(6)</a><!@TM:1692819050> | Synthesizing work.ftdi_to_fifo_interface.rtl.
Post processing for work.ftdi_to_fifo_interface.rtl
Running optimization stage 1 on ftdi_to_fifo_interface .......
Finished optimization stage 1 on ftdi_to_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:6:7:6:27:@N:CD630:@XP_MSG">ft601_fifo_interface.vhd(6)</a><!@TM:1692819050> | Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:35:13:35:15:@N:CD231:@XP_MSG">ft601_fifo_interface.vhd(35)</a><!@TM:1692819050> | Using onehot encoding for type states. For example, enumeration wait_0 is mapped to "100000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:481:4:481:18:@N:CD604:@XP_MSG">ft601_fifo_interface.vhd(481)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:35:13:35:15:@N:CD231:@XP_MSG">ft601_fifo_interface.vhd(35)</a><!@TM:1692819050> | Using onehot encoding for type states. For example, enumeration wait_0 is mapped to "100000000000".
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Post processing for work.ft601_fifo_interface.rtl_ft601_fifo_interface
Running optimization stage 1 on ft601_fifo_interface .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_BE_cl_9(3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_BE_cl_9(2). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_BE_cl_9(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_BE_cl_9(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(31). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(30). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(29). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(28). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(27). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(26). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(25). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(24). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(23). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(22). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(21). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(20). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(19). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(18). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(17). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(16). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(15). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(14). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(13). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(12). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(11). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(10). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(9). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(8). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(7). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(6). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(5). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(4). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(2). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@W:CL169:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Pruning unused register FTDI_DATA_cl_14(0). Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on ft601_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:7:7:7:23:@N:CD630:@XP_MSG">UART_TX_Protocol.vhd(7)</a><!@TM:1692819050> | Synthesizing work.uart_tx_protocol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:29:19:29:21:@N:CD231:@XP_MSG">UART_TX_Protocol.vhd(29)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:269:12:269:26:@N:CD604:@XP_MSG">UART_TX_Protocol.vhd(269)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.uart_tx_protocol.rtl
Running optimization stage 1 on UART_TX_Protocol .......
Finished optimization stage 1 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:6:7:6:23:@N:CD630:@XP_MSG">UART_RX_Protocol.vhd(6)</a><!@TM:1692819050> | Synthesizing work.uart_rx_protocol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:36:19:36:21:@N:CD231:@XP_MSG">UART_RX_Protocol.vhd(36)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:41:26:41:28:@N:CD233:@XP_MSG">UART_RX_Protocol.vhd(41)</a><!@TM:1692819050> | Using sequential encoding for type detect_fsm_state.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:323:12:323:26:@N:CD604:@XP_MSG">UART_RX_Protocol.vhd(323)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:481:16:481:30:@N:CD604:@XP_MSG">UART_RX_Protocol.vhd(481)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.uart_rx_protocol.rtl
Running optimization stage 1 on UART_RX_Protocol .......
Finished optimization stage 1 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: : <!@TM:1692819050> | Setting default value for generic time_period to 330000; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:6:7:6:10:@N:CD630:@XP_MSG">mko.vhd(6)</a><!@TM:1692819050> | Synthesizing work.mko.rtl.
Post processing for work.mko.rtl
Running optimization stage 1 on work_mko_rtl_330000_1_Time_Period .......
Finished optimization stage 1 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:6:7:6:32:@N:CD630:@XP_MSG">Communication_TX_Arbiter2.vhd(6)</a><!@TM:1692819050> | Synthesizing work.communication_tx_arbiter2.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:34:19:34:21:@N:CD231:@XP_MSG">Communication_TX_Arbiter2.vhd(34)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:151:12:151:26:@N:CD604:@XP_MSG">Communication_TX_Arbiter2.vhd(151)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.communication_tx_arbiter2.rtl
Running optimization stage 1 on Communication_TX_Arbiter2 .......
Finished optimization stage 1 on Communication_TX_Arbiter2 (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd:6:7:6:21:@N:CD630:@XP_MSG">Test_Generator.vhd(6)</a><!@TM:1692819050> | Synthesizing work.test_generator.rtl.
Post processing for work.test_generator.rtl
Running optimization stage 1 on Test_Generator .......
Finished optimization stage 1 on Test_Generator (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:6:7:6:19:@N:CD630:@XP_MSG">FIFOs_Reader.vhd(6)</a><!@TM:1692819050> | Synthesizing work.fifos_reader.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:67:19:67:21:@N:CD231:@XP_MSG">FIFOs_Reader.vhd(67)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:372:12:372:26:@N:CD604:@XP_MSG">FIFOs_Reader.vhd(372)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:464:12:464:26:@N:CD604:@XP_MSG">FIFOs_Reader.vhd(464)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.fifos_reader.rtl
Running optimization stage 1 on FIFOs_Reader .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:48:8:48:18:@W:CL240:@XP_MSG">FIFOs_Reader.vhd(48)</a><!@TM:1692819050> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:8:7:8:28:@N:CD630:@XP_MSG">Communication_Builder.vhd(8)</a><!@TM:1692819050> | Synthesizing work.communication_builder.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:57:19:57:21:@N:CD231:@XP_MSG">Communication_Builder.vhd(57)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:793:16:793:45:@N:CD364:@XP_MSG">Communication_Builder.vhd(793)</a><!@TM:1692819050> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:794:16:794:43:@N:CD364:@XP_MSG">Communication_Builder.vhd(794)</a><!@TM:1692819050> | Removing redundant assignment.
Post processing for work.communication_builder.rtl
Running optimization stage 1 on Communication_Builder .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:36:8:36:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(36)</a><!@TM:1692819050> | Signal Diag_3 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:35:8:35:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(35)</a><!@TM:1692819050> | Signal Diag_2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:34:8:34:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(34)</a><!@TM:1692819050> | Signal Diag_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:33:8:33:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(33)</a><!@TM:1692819050> | Signal Diag_0 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:694:4:694:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(694)</a><!@TM:1692819050> | Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:694:4:694:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(694)</a><!@TM:1692819050> | Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:694:4:694:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(694)</a><!@TM:1692819050> | Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:694:4:694:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(694)</a><!@TM:1692819050> | Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:669:4:669:6:@W:CL271:@XP_MSG">Communication_Builder.vhd(669)</a><!@TM:1692819050> | Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on Communication_Builder (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:6:7:6:19:@N:CD630:@XP_MSG">Trigger_Main.vhd(6)</a><!@TM:1692819050> | Synthesizing work.trigger_main.rtl.
Post processing for work.trigger_main.rtl
Running optimization stage 1 on Trigger_Main .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@A:CL282:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Feedback mux created for signal Remaining_Number_Of_Samples[19:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL111:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | All reachable assignments to Event_Reserved_Bit are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1692819050> | Optimizing register bit FIFO_Event_Data(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Optimizing register bit Event_End_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Optimizing register bit Event_End_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Optimizing register bit Event_End_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Optimizing register bit Event_End_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Optimizing register bit Event_Start_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Optimizing register bit Event_Start_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Optimizing register bit Event_Start_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Optimizing register bit Event_Start_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Pruning register bits 6 to 3 of Event_Start_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1692819050> | Pruning register bits 6 to 3 of Event_End_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL260:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1692819050> | Pruning register bit 3 of FIFO_Event_Data(17 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:102:8:102:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(102)</a><!@TM:1692819050> | Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:9:7:9:22:@N:CD630:@XP_MSG">Trigger_Control.vhd(9)</a><!@TM:1692819050> | Synthesizing work.trigger_control.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:47:19:47:21:@N:CD231:@XP_MSG">Trigger_Control.vhd(47)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:195:12:195:26:@N:CD604:@XP_MSG">Trigger_Control.vhd(195)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.trigger_control.rtl
Running optimization stage 1 on Trigger_Control .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:347:8:347:10:@A:CL282:@XP_MSG">Trigger_Control.vhd(347)</a><!@TM:1692819050> | Feedback mux created for signal last_Control_Trigger_Out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:347:8:347:10:@A:CL282:@XP_MSG">Trigger_Control.vhd(347)</a><!@TM:1692819050> | Feedback mux created for signal last_Control_Busy_Out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:391:8:391:10:@W:CL111:@XP_MSG">Trigger_Control.vhd(391)</a><!@TM:1692819050> | All reachable assignments to Control_Abort are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
Finished optimization stage 1 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd:6:7:6:27:@N:CD630:@XP_MSG">Sample_RAM_Block_MUX.vhd(6)</a><!@TM:1692819050> | Synthesizing work.sample_ram_block_mux.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd:91:12:91:26:@N:CD604:@XP_MSG">Sample_RAM_Block_MUX.vhd(91)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_mux.rtl
Running optimization stage 1 on Sample_RAM_Block_MUX .......
Finished optimization stage 1 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd:6:7:6:31:@N:CD630:@XP_MSG">Sample_RAM_Block_Decoder.vhd(6)</a><!@TM:1692819050> | Synthesizing work.sample_ram_block_decoder.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd:74:12:74:26:@N:CD604:@XP_MSG">Sample_RAM_Block_Decoder.vhd(74)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_decoder.rtl
Running optimization stage 1 on Sample_RAM_Block_Decoder .......
Finished optimization stage 1 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
@N: : <!@TM:1692819050> | Setting default value for generic g_num_of_trg_units to 8; 
@N: : <!@TM:1692819050> | Setting default value for generic g_order_vector_length to 3; 
@N: : <!@TM:1692819050> | Setting default value for generic g_data_length to 12; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:6:7:6:19:@N:CD630:@XP_MSG">Trigger_Unit.vhd(6)</a><!@TM:1692819050> | Synthesizing work.trigger_unit.rtl.
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:128:19:128:59:@W:CD749:@XP_MSG">Trigger_Unit.vhd(128)</a><!@TM:1692819050> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:131:23:131:63:@W:CD749:@XP_MSG">Trigger_Unit.vhd(131)</a><!@TM:1692819050> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:134:22:134:62:@W:CD749:@XP_MSG">Trigger_Unit.vhd(134)</a><!@TM:1692819050> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:144:19:144:59:@W:CD749:@XP_MSG">Trigger_Unit.vhd(144)</a><!@TM:1692819050> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:147:23:147:63:@W:CD749:@XP_MSG">Trigger_Unit.vhd(147)</a><!@TM:1692819050> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:150:22:150:62:@W:CD749:@XP_MSG">Trigger_Unit.vhd(150)</a><!@TM:1692819050> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:160:19:160:59:@W:CD749:@XP_MSG">Trigger_Unit.vhd(160)</a><!@TM:1692819050> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:163:23:163:63:@W:CD749:@XP_MSG">Trigger_Unit.vhd(163)</a><!@TM:1692819050> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:166:22:166:62:@W:CD749:@XP_MSG">Trigger_Unit.vhd(166)</a><!@TM:1692819050> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
Post processing for work.trigger_unit.rtl
Running optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
Finished optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 111MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:6:7:6:22:@N:CD630:@XP_MSG">Reset_Controler.vhd(6)</a><!@TM:1692819050> | Synthesizing work.reset_controler.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:69:19:69:21:@N:CD231:@XP_MSG">Reset_Controler.vhd(69)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:206:12:206:26:@N:CD604:@XP_MSG">Reset_Controler.vhd(206)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:75:11:75:32:@W:CD638:@XP_MSG">Reset_Controler.vhd(75)</a><!@TM:1692819050> | Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.reset_controler.rtl
Running optimization stage 1 on Reset_Controler .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:30:8:30:18:@W:CL240:@XP_MSG">Reset_Controler.vhd(30)</a><!@TM:1692819050> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Reset_Controler (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:6:7:6:16:@N:CD630:@XP_MSG">REGISTERS.vhd(6)</a><!@TM:1692819050> | Synthesizing work.registers.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:30:19:30:21:@N:CD231:@XP_MSG">REGISTERS.vhd(30)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:133:12:133:26:@N:CD604:@XP_MSG">REGISTERS.vhd(133)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.registers.rtl
Running optimization stage 1 on REGISTERS .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:19:8:19:18:@W:CL240:@XP_MSG">REGISTERS.vhd(19)</a><!@TM:1692819050> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:28:11:28:17:@N:CL134:@XP_MSG">REGISTERS.vhd(28)</a><!@TM:1692819050> | Found RAM memory, depth=256, width=8
Finished optimization stage 1 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:6:7:6:21:@N:CD630:@XP_MSG">gpio_controler.vhd(6)</a><!@TM:1692819050> | Synthesizing work.gpio_controler.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:52:19:52:21:@N:CD231:@XP_MSG">gpio_controler.vhd(52)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:183:12:183:26:@N:CD604:@XP_MSG">gpio_controler.vhd(183)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.gpio_controler.rtl
Running optimization stage 1 on gpio_controler .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:22:8:22:18:@W:CL240:@XP_MSG">gpio_controler.vhd(22)</a><!@TM:1692819050> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:200:8:200:10:@A:CL282:@XP_MSG">gpio_controler.vhd(200)</a><!@TM:1692819050> | Feedback mux created for signal REG_RF_Counter_OR_Mask[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:389:8:389:10:@A:CL282:@XP_MSG">gpio_controler.vhd(389)</a><!@TM:1692819050> | Feedback mux created for signal TMP_OR_Counter_Input[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on gpio_controler (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:5:7:5:28:@N:CD630:@XP_MSG">Communication_CMD_MUX.vhd(5)</a><!@TM:1692819050> | Synthesizing work.communication_cmd_mux.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:39:19:39:21:@N:CD233:@XP_MSG">Communication_CMD_MUX.vhd(39)</a><!@TM:1692819050> | Using sequential encoding for type fsm_state.
Post processing for work.communication_cmd_mux.rtl
Running optimization stage 1 on Communication_CMD_MUX .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:128:8:128:10:@A:CL282:@XP_MSG">Communication_CMD_MUX.vhd(128)</a><!@TM:1692819050> | Feedback mux created for signal Communication_REQ. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:5:7:5:28:@N:CD630:@XP_MSG">Communication_ANW_MUX.vhd(5)</a><!@TM:1692819050> | Synthesizing work.communication_anw_mux.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:39:19:39:21:@N:CD233:@XP_MSG">Communication_ANW_MUX.vhd(39)</a><!@TM:1692819050> | Using sequential encoding for type fsm_state.
Post processing for work.communication_anw_mux.rtl
Running optimization stage 1 on Communication_ANW_MUX .......
Finished optimization stage 1 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:8:7:8:22:@N:CD630:@XP_MSG">Command_Decoder.vhd(8)</a><!@TM:1692819050> | Synthesizing work.command_decoder.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:104:19:104:21:@N:CD231:@XP_MSG">Command_Decoder.vhd(104)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:380:12:380:26:@N:CD604:@XP_MSG">Command_Decoder.vhd(380)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
Post processing for work.command_decoder.rtl
Running optimization stage 1 on Command_Decoder .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:400:8:400:10:@W:CL169:@XP_MSG">Command_Decoder.vhd(400)</a><!@TM:1692819050> | Pruning unused register cmd_status_comm_4(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:400:8:400:10:@W:CL169:@XP_MSG">Command_Decoder.vhd(400)</a><!@TM:1692819050> | Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:400:8:400:10:@W:CL190:@XP_MSG">Command_Decoder.vhd(400)</a><!@TM:1692819050> | Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:400:8:400:10:@W:CL260:@XP_MSG">Command_Decoder.vhd(400)</a><!@TM:1692819050> | Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:9:7:9:21:@N:CD630:@XP_MSG">Answer_Encoder.vhd(9)</a><!@TM:1692819050> | Synthesizing work.answer_encoder.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:61:19:61:21:@N:CD231:@XP_MSG">Answer_Encoder.vhd(61)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:189:12:189:26:@N:CD604:@XP_MSG">Answer_Encoder.vhd(189)</a><!@TM:1692819050> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:263:46:263:57:@W:CD434:@XP_MSG">Answer_Encoder.vhd(263)</a><!@TM:1692819050> | Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:263:4:263:11:@W:CG296:@XP_MSG">Answer_Encoder.vhd(263)</a><!@TM:1692819050> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:335:49:335:62:@W:CG290:@XP_MSG">Answer_Encoder.vhd(335)</a><!@TM:1692819050> | Referenced variable comsw_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:328:49:328:61:@W:CG290:@XP_MSG">Answer_Encoder.vhd(328)</a><!@TM:1692819050> | Referenced variable gpio_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:314:49:314:64:@W:CG290:@XP_MSG">Answer_Encoder.vhd(314)</a><!@TM:1692819050> | Referenced variable lmx2spi_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:307:49:307:64:@W:CG290:@XP_MSG">Answer_Encoder.vhd(307)</a><!@TM:1692819050> | Referenced variable lmx1spi_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:300:67:300:81:@W:CG290:@XP_MSG">Answer_Encoder.vhd(300)</a><!@TM:1692819050> | Referenced variable hmcspi_rx_data is not in sensitivity list.</font>
Post processing for work.answer_encoder.rtl
Running optimization stage 1 on Answer_Encoder .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:226:8:226:10:@W:CL169:@XP_MSG">Answer_Encoder.vhd(226)</a><!@TM:1692819050> | Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:226:8:226:10:@W:CL190:@XP_MSG">Answer_Encoder.vhd(226)</a><!@TM:1692819050> | Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:226:8:226:10:@W:CL260:@XP_MSG">Answer_Encoder.vhd(226)</a><!@TM:1692819050> | Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:6:7:6:14:@N:CD630:@XP_MSG">ADI_SPI.vhd(6)</a><!@TM:1692819050> | Synthesizing work.adi_spi.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:36:19:36:21:@N:CD231:@XP_MSG">ADI_SPI.vhd(36)</a><!@TM:1692819050> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".
Post processing for work.adi_spi.rtl
Running optimization stage 1 on ADI_SPI .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1692819050> | Feedback mux created for signal wr_addr_buffer[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1692819050> | Feedback mux created for signal tx_data_buffer[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1692819050> | Feedback mux created for signal write_read_buffer. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1692819050> | Feedback mux created for signal rx_data_frame[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 112MB)
@N: : <!@TM:1692819050> | Setting default value for generic data_length to 24; 
@N: : <!@TM:1692819050> | Setting default value for generic divider to 5; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:6:7:6:17:@N:CD630:@XP_MSG">spi_master.vhd(6)</a><!@TM:1692819050> | Synthesizing work.spi_master.behavioural.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:28:11:28:13:@N:CD233:@XP_MSG">spi_master.vhd(28)</a><!@TM:1692819050> | Using sequential encoding for type fsm.
Post processing for work.spi_master.behavioural
Running optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Feedback mux created for signal rxBuffer[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Feedback mux created for signal last_bit[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Feedback mux created for signal INT_sclk. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Feedback mux created for signal clk_toggles[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Feedback mux created for signal txBuffer[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Feedback mux created for signal receive_transmit. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 112MB)
@N: : <!@TM:1692819050> | Setting default value for generic addr_width to 7; 
@N: : <!@TM:1692819050> | Setting default value for generic data_width to 16; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd:6:7:6:20:@N:CD630:@XP_MSG">SPI_interface.vhd(6)</a><!@TM:1692819050> | Synthesizing work.spi_interface.rtl.
Post processing for work.spi_interface.rtl
Running optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width .......
Finished optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd:4:7:4:19:@N:CD630:@XP_MSG">Synchronizer.vhd(4)</a><!@TM:1692819050> | Synthesizing work.synchronizer.arch.
Post processing for work.synchronizer.arch
Running optimization stage 1 on Synchronizer .......
Finished optimization stage 1 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 112MB)
Running optimization stage 2 on Synchronizer .......
Finished optimization stage 2 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 112MB)
Running optimization stage 2 on work_spi_interface_rtl_7_16_1_addr_widthdata_width .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd:29:8:29:14:@W:CL246:@XP_MSG">SPI_interface.vhd(29)</a><!@TM:1692819050> | Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on work_spi_interface_rtl_7_16_1_addr_widthdata_width (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 112MB)
Running optimization stage 2 on work_spi_master_behavioural_24_5_1_data_lengthdivider .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@N:CL189:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Register bit last_bit(5) is always 1.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL279:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL260:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@N:CL201:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL279:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819050> | Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on work_spi_master_behavioural_24_5_1_data_lengthdivider (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 112MB)
Running optimization stage 2 on ADI_SPI .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@N:CL201:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 112MB)
Running optimization stage 2 on Answer_Encoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:104:8:104:10:@N:CL201:@XP_MSG">Answer_Encoder.vhd(104)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 112MB)
Running optimization stage 2 on Command_Decoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:202:8:202:10:@N:CL201:@XP_MSG">Command_Decoder.vhd(202)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
Finished optimization stage 2 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 112MB)
Running optimization stage 2 on Communication_ANW_MUX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:67:8:67:10:@N:CL201:@XP_MSG">Communication_ANW_MUX.vhd(67)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 112MB)
Running optimization stage 2 on Communication_CMD_MUX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:61:8:61:10:@N:CL201:@XP_MSG">Communication_CMD_MUX.vhd(61)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 112MB)
Running optimization stage 2 on gpio_controler .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:100:8:100:10:@N:CL201:@XP_MSG">gpio_controler.vhd(100)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:389:8:389:10:@N:CL201:@XP_MSG">gpio_controler.vhd(389)</a><!@TM:1692819050> | Trying to extract state machine for register TMP_OR_Counter_Input.
Finished optimization stage 2 on gpio_controler (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 112MB)
Running optimization stage 2 on REGISTERS .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:50:8:50:10:@N:CL201:@XP_MSG">REGISTERS.vhd(50)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:15:8:15:18:@W:CL246:@XP_MSG">REGISTERS.vhd(15)</a><!@TM:1692819050> | Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 112MB)
Running optimization stage 2 on Reset_Controler .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:123:8:123:10:@N:CL201:@XP_MSG">Reset_Controler.vhd(123)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Reset_Controler (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 112MB)
Running optimization stage 2 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:78:8:78:10:@N:CL135:@XP_MSG">Trigger_Unit.vhd(78)</a><!@TM:1692819050> | Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:121:8:121:10:@W:CL190:@XP_MSG">Trigger_Unit.vhd(121)</a><!@TM:1692819050> | Optimizing register bit Output_sID_Part(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:121:8:121:10:@W:CL260:@XP_MSG">Trigger_Unit.vhd(121)</a><!@TM:1692819050> | Pruning register bit 2 of Output_sID_Part(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 112MB)
Running optimization stage 2 on Sample_RAM_Block_Decoder .......
Finished optimization stage 2 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 112MB)
Running optimization stage 2 on Sample_RAM_Block_MUX .......
Finished optimization stage 2 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Running optimization stage 2 on Trigger_Control .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:112:8:112:10:@N:CL201:@XP_MSG">Trigger_Control.vhd(112)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 115MB)
Running optimization stage 2 on Trigger_Main .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1692819050> | Pruning register bits 17 to 14 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1692819050> | Pruning register bits 10 to 8 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@N:CL189:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1692819050> | Register bit FIFO_Event_Data(7) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL260:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1692819050> | Pruning register bit 7 of FIFO_Event_Data(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:21:8:21:32:@W:CL246:@XP_MSG">Trigger_Main.vhd(21)</a><!@TM:1692819050> | Input port bits 31 to 20 of control_sample_per_event(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 115MB)
Running optimization stage 2 on Communication_Builder .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:896:4:896:6:@W:CL260:@XP_MSG">Communication_Builder.vhd(896)</a><!@TM:1692819050> | Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:15:8:15:35:@W:CL246:@XP_MSG">Communication_Builder.vhd(15)</a><!@TM:1692819050> | Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1692819050> | Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1692819050> | Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1692819050> | Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1692819050> | Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on Communication_Builder (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on FIFOs_Reader .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:129:8:129:10:@N:CL201:@XP_MSG">FIFOs_Reader.vhd(129)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:13:8:13:25:@W:CL246:@XP_MSG">FIFOs_Reader.vhd(13)</a><!@TM:1692819050> | Input port bits 17 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on Test_Generator .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd:66:8:66:10:@W:CL190:@XP_MSG">Test_Generator.vhd(66)</a><!@TM:1692819050> | Optimizing register bit Test_Counter.Test_Data_0_(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd:66:8:66:10:@W:CL190:@XP_MSG">Test_Generator.vhd(66)</a><!@TM:1692819050> | Optimizing register bit Test_Counter.Test_Data_0_(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd:66:8:66:10:@W:CL190:@XP_MSG">Test_Generator.vhd(66)</a><!@TM:1692819050> | Optimizing register bit Test_Counter.Test_Data_0_(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd:66:8:66:10:@W:CL279:@XP_MSG">Test_Generator.vhd(66)</a><!@TM:1692819050> | Pruning register bits 2 to 0 of Test_Data_0_(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on Test_Generator (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on Communication_TX_Arbiter2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:52:8:52:10:@N:CL201:@XP_MSG">Communication_TX_Arbiter2.vhd(52)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Communication_TX_Arbiter2 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on work_mko_rtl_330000_1_Time_Period .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1692819050> | Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on UART_RX_Protocol .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:422:8:422:10:@N:CL201:@XP_MSG">UART_RX_Protocol.vhd(422)</a><!@TM:1692819050> | Trying to extract state machine for register Detect_state_reg.
Extracted state machine for register Detect_state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:86:8:86:10:@N:CL201:@XP_MSG">UART_RX_Protocol.vhd(86)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
Finished optimization stage 2 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on UART_TX_Protocol .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:58:8:58:10:@N:CL201:@XP_MSG">UART_TX_Protocol.vhd(58)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 13 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:18:8:18:22:@W:CL246:@XP_MSG">UART_TX_Protocol.vhd(18)</a><!@TM:1692819050> | Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_32_ident_ihs_data_buf_b .......
Finished optimization stage 2 on syn_hyper_source_32_ident_ihs_data_buf_b (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_32_ident_ihs_data_buf .......
Finished optimization stage 2 on syn_hyper_source_32_ident_ihs_data_buf (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_12_ident_ihs_actual_state .......
Finished optimization stage 2 on syn_hyper_source_12_ident_ihs_actual_state (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ch_af_rden .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ch_af_rden (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ch_af_empty .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ch_af_empty (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_32_ident_ihs_ch_af_data .......
Finished optimization stage 2 on syn_hyper_source_32_ident_ihs_ch_af_data (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ch_fa_wren .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ch_fa_wren (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ch_fa_almost_full .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ch_fa_almost_full (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_32_ident_ihs_ch_fa_data .......
Finished optimization stage 2 on syn_hyper_source_32_ident_ihs_ch_fa_data (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_4_ident_ihs_ftdi_be .......
Finished optimization stage 2 on syn_hyper_source_4_ident_ihs_ftdi_be (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_nwr .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_nwr (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_ntxe .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_ntxe (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_nrd .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_nrd (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_noe .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_noe (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_32_ident_ihs_ftdi_data .......
Finished optimization stage 2 on syn_hyper_source_32_ident_ihs_ftdi_data (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_nrxf .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_nrxf (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_clk .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_ftdi_clk (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_nreset .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_nreset (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 125MB)
Running optimization stage 2 on ft601_fifo_interface .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_BE_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_BE_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_BE and merging FTDI_BE. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_BE_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_BE and merging FTDI_BE. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_BE and merging FTDI_BE. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:8:36:20:@W:CL177:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1692819050> | Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:57:2:57:4:@N:CL201:@XP_MSG">ft601_fifo_interface.vhd(57)</a><!@TM:1692819050> | Trying to extract state machine for register actual_state.
Extracted state machine for register actual_state
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
Finished optimization stage 2 on ft601_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 125MB)
Running optimization stage 2 on ftdi_to_fifo_interface .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd:13:8:13:15:@W:CL246:@XP_MSG">ftdi_to_fifo_interface.vhd(13)</a><!@TM:1692819050> | Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on ftdi_to_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 125MB)
Running optimization stage 2 on Communication_Switch .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:91:8:91:10:@N:CL201:@XP_MSG">Communication_Switch.vhd(91)</a><!@TM:1692819050> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:194:8:194:10:@W:CL279:@XP_MSG">Communication_Switch.vhd(194)</a><!@TM:1692819050> | Pruning register bits 9 to 7 of read_data_frame(9 downto 6). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:16:8:16:24:@W:CL246:@XP_MSG">Communication_Switch.vhd(16)</a><!@TM:1692819050> | Input port bits 15 to 3 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on Communication_Switch (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 125MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\layer1.rt.csv:@XP_FILE">layer1.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 116MB peak: 125MB)


Process completed successfully.
# Wed Aug 23 21:30:49 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=compilerReport7></a>Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1692819050> | Running in 64-bit mode 
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\layer0.srs changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\Top_comp.linkerlog:@XP_FILE">Top_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 23 21:30:49 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\Top_comp.rt.csv:@XP_FILE">Top_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:49s; Memory used current: 24MB peak: 25MB)

Process took 0h:00m:49s realtime, 0h:00m:49s cputime

Process completed successfully.
# Wed Aug 23 21:30:49 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1692818983>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=compilerReport8></a>Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1692819051> | Running in 64-bit mode 
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\Top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 123MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 23 21:30:51 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1692818983>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1692818983>
# Wed Aug 23 21:30:52 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=mapperReport9></a>Synopsys Generic Technology Pre-mapping, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)

Reading constraint file: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
Reading constraint file: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.sdc
Reading constraint file: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_fsm.sdc
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_scck.rpt:@XP_FILE">Top_scck.rpt</a>
See clock summary report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_scck.rpt"
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:10:0:10:1:@W:BN544:@XP_MSG">synthesis.fdc(10)</a><!@TM:1692819071> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:11:0:11:1:@W:BN544:@XP_MSG">synthesis.fdc(11)</a><!@TM:1692819071> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1692819071> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1692819071> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1692819071> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1692819071> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 162MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 163MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 164MB peak: 164MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 164MB peak: 166MB)

<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1692819071> | User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v:47:8:47:16:@W:BN114:@XP_MSG">pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47)</a><!@TM:1692819071> | Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v:48:8:48:16:@W:BN114:@XP_MSG">pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48)</a><!@TM:1692819071> | Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v:15:8:15:16:@W:BN114:@XP_MSG">pf_osc_c0_pf_osc_c0_0_pf_osc.v(15)</a><!@TM:1692819071> | Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:FX1172:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819071> | User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:FX1172:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819071> | User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:579:8:579:10:@W:FX1172:@XP_MSG">command_decoder.vhd(579)</a><!@TM:1692819071> | User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd:245:8:245:10:@W:FX1172:@XP_MSG">adi_spi.vhd(245)</a><!@TM:1692819071> | User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:158:8:158:10:@W:FX1172:@XP_MSG">trigger_main.vhd(158)</a><!@TM:1692819071> | User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Main_0.Remaining_Number_Of_Samples[19:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd:391:8:391:10:@W:FX1172:@XP_MSG">trigger_control.vhd(391)</a><!@TM:1692819071> | User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd:501:8:501:10:@W:FX1172:@XP_MSG">fifos_reader.vhd(501)</a><!@TM:1692819071> | User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:503:8:503:10:@W:FX1172:@XP_MSG">uart_rx_protocol.vhd(503)</a><!@TM:1692819071> | User-specified initial value defined for instance UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_switch.vhd:194:8:194:10:@W:BN132:@XP_MSG">communication_switch.vhd(194)</a><!@TM:1692819071> | Removing sequential instance Communication_Switch_0.read_data_frame_1[15] because it is equivalent to instance Communication_Switch_0.read_data_frame_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_switch.vhd:194:8:194:10:@W:BN132:@XP_MSG">communication_switch.vhd(194)</a><!@TM:1692819071> | Removing sequential instance Communication_Switch_0.read_data_frame_1[13] because it is equivalent to instance Communication_Switch_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_switch.vhd:194:8:194:10:@W:BN132:@XP_MSG">communication_switch.vhd(194)</a><!@TM:1692819071> | Removing sequential instance Communication_Switch_0.read_data_frame_1[6] because it is equivalent to instance Communication_Switch_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Making connections to hyper_source modules
@N:<a href="@N:MF625:@XP_HELP">MF625</a> : <!@TM:1692819071> | Insert Identify debug core 
*** Launch instrumentor shell: "C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\identify_instrumentor_shell.exe" -srs_gen_hw "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.v" -prj "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\scratchproject.prs" -idb "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.db" -isrs C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\Top_mult.srs -curimpl identify_debug -write_fdc -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.log  -tsl NdrKKjof -fidc C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.idc
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:64:2:64:8:@N:FX1171:@XP_MSG">syn_dics.v(64)</a><!@TM:1692819071> | Found instance b3_ORb[32:1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2546:2:2546:8:@N:FX1171:@XP_MSG">syn_dics.v(2546)</a><!@TM:1692819071> | Found instance b8_FZFFLXYE[8:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2546:2:2546:8:@N:FX1171:@XP_MSG">syn_dics.v(2546)</a><!@TM:1692819071> | Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2588:10:2588:16:@N:FX1171:@XP_MSG">syn_dics.v(2588)</a><!@TM:1692819071> | Found instance genblk9.b7_nYJ_BFM[192:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2864:12:2864:18:@N:FX1171:@XP_MSG">syn_dics.v(2864)</a><!@TM:1692819071> | Found instance genblk4.b8_2S5I_CuY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4781:3:4781:9:@N:FX1171:@XP_MSG">syn_dics.v(4781)</a><!@TM:1692819071> | Found instance genblk4.b10_nYhI3_umjB with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5240:6:5240:12:@N:FX1171:@XP_MSG">syn_dics.v(5240)</a><!@TM:1692819071> | Found instance genblk4.b9_ibScJX_E2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5211:6:5211:12:@N:FX1171:@XP_MSG">syn_dics.v(5211)</a><!@TM:1692819071> | Found instance genblk3.b8_vABZ3qsY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2546:2:2546:8:@N:FX1171:@XP_MSG">syn_dics.v(2546)</a><!@TM:1692819071> | Found instance b8_FZFFLXYE[8:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2546:2:2546:8:@N:FX1171:@XP_MSG">syn_dics.v(2546)</a><!@TM:1692819071> | Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2588:10:2588:16:@N:FX1171:@XP_MSG">syn_dics.v(2588)</a><!@TM:1692819071> | Found instance genblk9.b7_nYJ_BFM[50:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2864:12:2864:18:@N:FX1171:@XP_MSG">syn_dics.v(2864)</a><!@TM:1692819071> | Found instance genblk4.b8_2S5I_CuY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4781:3:4781:9:@N:FX1171:@XP_MSG">syn_dics.v(4781)</a><!@TM:1692819071> | Found instance genblk4.b10_nYhI3_umjB with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5240:6:5240:12:@N:FX1171:@XP_MSG">syn_dics.v(5240)</a><!@TM:1692819071> | Found instance genblk4.b9_ibScJX_E2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5211:6:5211:12:@N:FX1171:@XP_MSG">syn_dics.v(5211)</a><!@TM:1692819071> | Found instance genblk3.b8_vABZ3qsY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4517:3:4517:9:@N:FX1171:@XP_MSG">syn_dics.v(4517)</a><!@TM:1692819071> | Found instance b4_oYh0[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4500:3:4500:9:@N:FX1171:@XP_MSG">syn_dics.v(4500)</a><!@TM:1692819071> | Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4489:3:4489:9:@N:FX1171:@XP_MSG">syn_dics.v(4489)</a><!@TM:1692819071> | Found instance b8_uUT_CqMr[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4517:3:4517:9:@N:FX1171:@XP_MSG">syn_dics.v(4517)</a><!@TM:1692819071> | Found instance b4_oYh0[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4500:3:4500:9:@N:FX1171:@XP_MSG">syn_dics.v(4500)</a><!@TM:1692819071> | Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4489:3:4489:9:@N:FX1171:@XP_MSG">syn_dics.v(4489)</a><!@TM:1692819071> | Found instance b8_uUT_CqMr[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
Reading constraint file: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.fdc

Making connections to hyper_source modules
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7393:28:7393:60:@N:BN397:@XP_MSG">syn_dics.v(7393)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_buf_b_IICE_154, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_data_buf_b to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_data_buf_b
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7386:28:7386:58:@N:BN397:@XP_MSG">syn_dics.v(7386)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_buf_IICE_122, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_data_buf to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_data_buf
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7379:28:7379:60:@N:BN397:@XP_MSG">syn_dics.v(7379)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_actual_state_IICE_0, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_actual_state to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_actual_state
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7372:28:7372:56:@N:BN397:@XP_MSG">syn_dics.v(7372)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_nreset_IICE_121, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_nreset to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_nRESET
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7365:28:7365:58:@N:BN397:@XP_MSG">syn_dics.v(7365)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_nwr_IICE_120, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nwr to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nWR
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7358:28:7358:59:@N:BN397:@XP_MSG">syn_dics.v(7358)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_ntxe_IICE_119, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_ntxe to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nTXE
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7351:28:7351:59:@N:BN397:@XP_MSG">syn_dics.v(7351)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_nrxf_IICE_118, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nrxf to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nRXF
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7344:28:7344:58:@N:BN397:@XP_MSG">syn_dics.v(7344)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_nrd_IICE_117, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nrd to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nRD
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7337:28:7337:58:@N:BN397:@XP_MSG">syn_dics.v(7337)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_noe_IICE_116, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_noe to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_nOE
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7330:28:7330:58:@N:BN397:@XP_MSG">syn_dics.v(7330)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_data_IICE_84, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_data to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_DATA
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7323:28:7323:54:@N:BN397:@XP_MSG">syn_dics.v(7323)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_clk_IICE, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_clk to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_CLK
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7316:28:7316:56:@N:BN397:@XP_MSG">syn_dics.v(7316)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_be_IICE_80, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_be to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_BE
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7309:28:7309:59:@N:BN397:@XP_MSG">syn_dics.v(7309)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_fa_wren_IICE_79, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_wren to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_FA_WREN
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7302:28:7302:59:@N:BN397:@XP_MSG">syn_dics.v(7302)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_fa_data_IICE_47, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_data to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_FA_DATA
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7295:28:7295:66:@N:BN397:@XP_MSG">syn_dics.v(7295)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_fa_almost_full_IICE_46, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_almost_full to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_FA_ALMOST_FULL
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7288:28:7288:59:@N:BN397:@XP_MSG">syn_dics.v(7288)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_af_rden_IICE_45, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_rden to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_AF_RDEN
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7281:28:7281:60:@N:BN397:@XP_MSG">syn_dics.v(7281)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_af_empty_IICE_44, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_empty to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_AF_EMPTY
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7274:28:7274:59:@N:BN397:@XP_MSG">syn_dics.v(7274)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ch_af_data_IICE_12, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_data to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_CH_AF_DATA
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7246:28:7246:61:@N:BN397:@XP_MSG">syn_dics.v(7246)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_actual_state_FTDI_32, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_actual_state to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_actual_state
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7239:28:7239:57:@N:BN397:@XP_MSG">syn_dics.v(7239)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_data_FTDI_0, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_data to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_DATA
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7232:28:7232:54:@N:BN397:@XP_MSG">syn_dics.v(7232)</a><!@TM:1692819071> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_ftdi_clk_FTDI, tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_clk to syn_hyper_source USB_3_Protocol_0.ft601_fifo_interface_0.ident_hs_FTDI_CLK

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 251MB peak: 251MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 251MB peak: 251MB)


Making connections to hyper_source modules
<font color=#A52A2A>@W:<a href="@W:BN311:@XP_HELP">BN311</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:6987:15:6987:148:@W:BN311:@XP_MSG">syn_dics.v(6987)</a><!@TM:1692819071> | Found keepbuf dummy[0:185] (inside module IICE_x), on net driven by tristate. Removing keepbuf to allow tristate push-through</font>
<font color=#A52A2A>@W:<a href="@W:BN311:@XP_HELP">BN311</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5356:14:5356:147:@W:BN311:@XP_MSG">syn_dics.v(5356)</a><!@TM:1692819071> | Found keepbuf dummy[0:43] (inside module FTDI_x), on net driven by tristate. Removing keepbuf to allow tristate push-through</font>

Start optimization across hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 252MB peak: 252MB)

NConnInternalConnection caching in on
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1692819071> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1692819071> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1692819071> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1692819071> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1692819071> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1692819071> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[2] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(47)</a><!@TM:1692819071> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(49)</a><!@TM:1692819071> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(46)</a><!@TM:1692819071> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(48)</a><!@TM:1692819071> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819071> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1692819071> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(47)</a><!@TM:1692819071> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(49)</a><!@TM:1692819071> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(46)</a><!@TM:1692819071> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(48)</a><!@TM:1692819071> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819071> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1692819071> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(47)</a><!@TM:1692819071> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(49)</a><!@TM:1692819071> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819071> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1692819071> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819071> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1692819071> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819071> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1692819071> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819071> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1692819071> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819071> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1692819071> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1692819071> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1692819071> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1692819071> | Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1692819071> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:896:4:896:6:@N:BN362:@XP_MSG">communication_builder.vhd(896)</a><!@TM:1692819071> | Removing sequential instance Communication_Data_Req (in view: work.Communication_Builder(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1692819071> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:212:12:212:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(212)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:387:12:387:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(387)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:262:12:262:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(262)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C4 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:437:12:437:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(437)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C5 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:162:12:162:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(162)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C6 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:187:12:187:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(187)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C7 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:287:12:287:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(287)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C8 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:62:12:62:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(62)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C9 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:87:12:87:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(87)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C10 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:312:12:312:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(312)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C11 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:337:12:337:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(337)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C12 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:112:12:112:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(112)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C13 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:362:12:362:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(362)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C14 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:462:12:462:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(462)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C15 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:237:12:237:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(237)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:37:12:37:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(37)</a><!@TM:1692819071> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:84:8:84:10:@N:BN362:@XP_MSG">trigger_main.vhd(84)</a><!@TM:1692819071> | Removing sequential instance FIFO_Event_Data_1[6:4] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:84:8:84:10:@N:BN362:@XP_MSG">trigger_main.vhd(84)</a><!@TM:1692819071> | Removing sequential instance FIFO_Event_Data_1[13:11] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:158:8:158:10:@N:BN362:@XP_MSG">trigger_main.vhd(158)</a><!@TM:1692819071> | Removing sequential instance Event_End_Aborted (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:158:8:158:10:@N:BN362:@XP_MSG">trigger_main.vhd(158)</a><!@TM:1692819071> | Removing sequential instance Event_Start_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:158:8:158:10:@N:BN362:@XP_MSG">trigger_main.vhd(158)</a><!@TM:1692819071> | Removing sequential instance Event_End_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:382:12:382:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:411:12:411:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(411)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:468:12:468:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(468)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:659:12:659:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(659)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:718:12:718:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(718)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C62 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:772:12:772:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(772)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C45 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:802:12:802:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(802)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C46 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:940:12:940:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(940)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1176:12:1176:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1176)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C63 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1233:12:1233:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1233)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1260:12:1260:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1260)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C15 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1542:12:1542:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1542)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C12 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1596:12:1596:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1596)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1677:12:1677:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1677)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1857:12:1857:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1857)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C13 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1911:12:1911:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1911)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:2247:12:2247:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2247)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:2331:12:2331:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2331)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:2478:12:2478:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2478)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:2775:12:2775:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2775)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3003:12:3003:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3003)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C45 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3033:12:3033:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3033)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C46 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3090:12:3090:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3090)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3339:12:3339:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3339)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3618:12:3618:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3618)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3801:12:3801:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3801)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C31 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3855:12:3855:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3855)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3942:12:3942:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3942)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C29 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4107:12:4107:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4107)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C31 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4233:12:4233:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4233)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C15 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4404:12:4404:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4404)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C29 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4488:12:4488:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4488)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C12 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4542:12:4542:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4542)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C61 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4596:12:4596:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4596)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4623:12:4623:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4623)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4650:12:4650:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4650)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C29 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4858:12:4858:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4858)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C13 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4939:12:4939:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4939)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C62 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:4969:12:4969:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(4969)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:5072:12:5072:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(5072)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C61 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:5154:12:5154:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(5154)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C15 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:5187:12:5187:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(5187)</a><!@TM:1692819071> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C29 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\usb_3_protocol\usb_3_protocol.v:265:23:265:47:@N:BN115:@XP_MSG">usb_3_protocol.v(265)</a><!@TM:1692819071> | Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:MO129:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819071> | Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:MO129:@XP_MSG">spi_master.vhd(49)</a><!@TM:1692819071> | Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.</font>

Finished optimization across hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 252MB peak: 252MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1692819071> | Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1692819071> | Promoting Net FTDI_CLK on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1692819071> | Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1692819071> | Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1692819071> | Promoting Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1692819071> | Promoting Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX on CLKINT  I_2  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1692819071> | Applying syn_allowed_resources blockrams=1 on compile point Controler  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1692819071> | Applying syn_allowed_resources blockrams=952 on top level netlist Top  

Finished netlist restructuring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 267MB peak: 267MB)



<a name=mapperReport10></a>Clock Summary</a>
******************

          Start                                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       FTDI_CLK                                                            100.0 MHz     10.000        declared     default_clkgroup          1681 
                                                                                                                                                      
0 -       ident_coreinst.comm_block_INST.dr2_tck                              1.0 MHz       1000.000      declared     identify_jtag_group1      9    
                                                                                                                                                      
0 -       Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     6.250         declared     default_clkgroup          1    
                                                                                                                                                      
0 -       System                                                              100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     6823 
                                                                                                                                                      
0 -       jtag_interface_x|identify_clk_int_inferred_clock                    100.0 MHz     10.000        inferred     Inferred_clkgroup_0_3     1900 
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     1112 
                                                                                                                                                      
0 -       jtag_interface_x|b9_nv_oQwfYF                                       100.0 MHz     10.000        inferred     Inferred_clkgroup_0_5     276  
                                                                                                                                                      
0 -       jtag_interface_x|b10_8Kz_rKlrtX                                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_4     9    
======================================================================================================================================================



Clock Load Summary
***********************

                                                                    Clock     Source                                                                Clock Pin                                                                                  Non-clock Pin                                     Non-clock Pin                                                
Clock                                                               Load      Pin                                                                   Seq Example                                                                                Seq Example                                       Comb Example                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FTDI_CLK                                                            1681      FTDI_CLK(port)                                                        USB_3_Protocol_0.ft601_fifo_interface_0.FTDI_BE_1[0].C                                     -                                                 I_1.A(CLKINT)                                                
                                                                                                                                                                                                                                                                                                                                                              
ident_coreinst.comm_block_INST.dr2_tck                              9         ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O(BUFG)         ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8:0].C                              -                                                 -                                                            
                                                                                                                                                                                                                                                                                                                                                              
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 1         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                 -                                                 Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)  
                                                                                                                                                                                                                                                                                                                                                              
System                                                              0         -                                                                     -                                                                                          -                                                 -                                                            
                                                                                                                                                                                                                                                                                                                                                              
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     6823      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:5].C                              -                                                 OUTBUF_DIFF_0_0_0.D(OUTBUF_DIFF)                             
                                                                                                                                                                                                                                                                                                                                                              
jtag_interface_x|identify_clk_int_inferred_clock                    1900      ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw.UDRCK(UJTAG)        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[32:1].C                                 -                                                 ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.I(BUFG)
                                                                                                                                                                                                                                                                                                                                                              
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     1112      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)            UART_Protocol_1.mko_0.MKO_OUT.C                                                            -                                                 Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)       
                                                                                                                                                                                                                                                                                                                                                              
jtag_interface_x|b9_nv_oQwfYF                                       276       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3.OUT(and)          ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[185:0].C     ident_coreinst.IICE_INST.b3_SoW.b8_jAA_KlCO.E     ident_coreinst.comm_block_INST.jtagi.I_1.A(CLKINT)           
                                                                                                                                                                                                                                                                                                                                                              
jtag_interface_x|b10_8Kz_rKlrtX                                     9         ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3.OUT(and)        ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0].C                   -                                                 ident_coreinst.comm_block_INST.jtagi.I_2.A(CLKINT)           
==============================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v:58:0:58:6:@W:MT530:@XP_MSG">corereset_pf.v(58)</a><!@TM:1692819071> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 6823 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@W:MT530:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1692819071> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1112 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4517:3:4517:9:@W:MT530:@XP_MSG">syn_dics.v(4517)</a><!@TM:1692819071> | Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 1900 sequential elements including ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b4_oYh0[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:344:6:344:12:@W:MT530:@XP_MSG">syn_dics.v(344)</a><!@TM:1692819071> | Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 9 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5193:6:5193:12:@W:MT530:@XP_MSG">syn_dics.v(5193)</a><!@TM:1692819071> | Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 276 sequential elements including ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[8:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1692819071> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1692819071> | Writing default property annotation file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 244MB peak: 267MB)

Encoding state machine state_reg[0:5] (in view: work.Reset_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.REGISTERS(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.gpio_controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:2] (in view: work.Communication_CMD_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_anw_mux.vhd:67:8:67:10:@N:MO225:@XP_MSG">communication_anw_mux.vhd(67)</a><!@TM:1692819071> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:9] (in view: work.Command_Decoder(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine state_reg[0:4] (in view: work.Answer_Encoder(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:2] (in view: work.work_spi_master_behavioural_24_5_1_data_lengthdivider_0(behavioural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[0:2] (in view: work.work_spi_master_behavioural_24_5_1_data_lengthdivider_1(behavioural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:5] (in view: work.Trigger_Control(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:6] (in view: work.FIFOs_Reader(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1692819071> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_UART_Protocol_UART_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:422:8:422:10:@N:MO225:@XP_MSG">uart_rx_protocol.vhd(422)</a><!@TM:1692819071> | There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:5] (in view: work.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1692819071> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_UART_Protocol_UART_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:422:8:422:10:@N:MO225:@XP_MSG">uart_rx_protocol.vhd(422)</a><!@TM:1692819071> | There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:5] (in view: work.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.Communication_Switch(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 00000000000000
   0001 -> 00000000000011
   0010 -> 00000000000101
   0011 -> 00000000001001
   0100 -> 00000000010001
   0101 -> 00000000100001
   0110 -> 00000001000001
   0111 -> 00000010000001
   1000 -> 00000100000001
   1001 -> 00001000000001
   1010 -> 00010000000001
   1011 -> 00100000000001
   1100 -> 01000000000001
   1101 -> 10000000000001
Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z5_x(verilog))
original code -> new code
   0000 -> 00000000000000
   0001 -> 00000000000011
   0010 -> 00000000000101
   0011 -> 00000000001001
   0100 -> 00000000010001
   0101 -> 00000000100001
   0110 -> 00000001000001
   0111 -> 00000010000001
   1000 -> 00000100000001
   1001 -> 00001000000001
   1010 -> 00010000000001
   1011 -> 00100000000001
   1100 -> 01000000000001
   1101 -> 10000000000001
Encoding state machine state_reg[0:5] (in view: work.Communication_TX_Arbiter2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine actual_state[0:11] (in view: work.ft601_fifo_interface(rtl_ft601_fifo_interface))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:17s; Memory used current: 258MB peak: 267MB)

<font color=#A52A2A>@W: : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.fdc:2:0:2:1:@W::@XP_MSG">syn_dics.fdc(2)</a><!@TM:1692819071> | Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O </font>
<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1692819071> | Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 266MB peak: 267MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 166MB peak: 267MB)

Process took 0h:00m:19s realtime, 0h:00m:18s cputime
# Wed Aug 23 21:31:11 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1692818983>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1692818983>
# Wed Aug 23 21:31:11 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
<a name=mapperReport11></a>Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1692819099> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1692819099> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1692819099> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\controler\controler.v:9:7:9:16:@N:MF104:@XP_MSG">controler.v(9)</a><!@TM:1692819099> | Found compile point of type hard on View view:work.Controler(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v:9:7:9:17:@N:MF104:@XP_MSG">data_block.v(9)</a><!@TM:1692819099> | Found compile point of type hard on View view:work.Data_Block(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:9:7:9:20:@N:MF104:@XP_MSG">uart_protocol.v(9)</a><!@TM:1692819099> | Found compile point of type hard on View view:work.UART_Protocol_UART_Protocol_0(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:9:7:9:20:@N:MF104:@XP_MSG">uart_protocol.v(9)</a><!@TM:1692819099> | Found compile point of type hard on View view:work.UART_Protocol_UART_Protocol_1(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Wed Aug 23 21:31:12 2023
Mapping Top as a separate process
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\controler\controler.v:9:7:9:16:@N:MF107:@XP_MSG">controler.v(9)</a><!@TM:1692819099> | Old database up-to-date, remapping Compile point view:work.Controler(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v:9:7:9:17:@N:MF107:@XP_MSG">data_block.v(9)</a><!@TM:1692819099> | Old database up-to-date, remapping Compile point view:work.Data_Block(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:9:7:9:20:@N:MF107:@XP_MSG">uart_protocol.v(9)</a><!@TM:1692819099> | Old database up-to-date, remapping Compile point view:work.UART_Protocol_UART_Protocol_0(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:9:7:9:20:@N:MF107:@XP_MSG">uart_protocol.v(9)</a><!@TM:1692819099> | Old database up-to-date, remapping Compile point view:work.UART_Protocol_UART_Protocol_1(verilog) unnecessary 
MCP Status: 1 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v:9:7:9:10:@N:MF106:@XP_MSG">top.v(9)</a><!@TM:1692819099> | Mapping Top level view:work.Top(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 203MB peak: 281MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5323:7:5323:21:@N:MO111:@XP_MSG">syn_dics.v(5323)</a><!@TM:1692819099> | Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.FTDI_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5484:22:5484:38:@N:MO111:@XP_MSG">syn_dics.v(5484)</a><!@TM:1692819099> | Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.FTDI_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1692819099> | Tristate driver dummy_t[0] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[0] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1692819099> | Tristate driver dummy_t[1] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[1] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1692819099> | Tristate driver dummy_t[2] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[2] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1692819099> | Tristate driver dummy_t[3] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[3] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1692819099> | Tristate driver dummy_t[4] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[4] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1692819099> | Tristate driver dummy_t[5] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[5] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1692819099> | Tristate driver dummy_t[6] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[6] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1692819099> | Tristate driver dummy_t[7] (in view: VhdlGenLib.FTDI_x(verilog)) on net dummy[7] (in view: VhdlGenLib.FTDI_x(verilog)) has its enable tied to GND. 
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog) (flattening)

Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) (flattening)


Making connections to hyper_source modules

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 209MB peak: 281MB)

Encoding state machine Communication_CMD_MUX_0.state_reg[0:2] (in view: work.Controler(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Communication_ANW_MUX_0.state_reg[0:3] (in view: work.Controler(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_anw_mux.vhd:67:8:67:10:@N:MO225:@XP_MSG">communication_anw_mux.vhd(67)</a><!@TM:1692819099> | There are no possible illegal states for state machine Communication_ANW_MUX_0.state_reg[0:3] (in view: work.Controler(verilog)); safe FSM implementation is not required.
Encoding state machine Trigger_Top_Part_0.Trigger_Control_0.state_reg[0:5] (in view: work.Data_Block(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine Communication_TX_Arbiter2_0.state_reg[0:5] (in view: work.UART_Protocol_UART_Protocol_0(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine Communication_TX_Arbiter2_0.state_reg[0:5] (in view: work.UART_Protocol_UART_Protocol_1(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.Communication_Switch(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_switch.vhd:194:8:194:10:@W:BN132:@XP_MSG">communication_switch.vhd(194)</a><!@TM:1692819099> | Removing instance Communication_Switch_0.read_data_frame_1[3] because it is equivalent to instance Communication_Switch_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 00000000000000
   0001 -> 00000000000011
   0010 -> 00000000000101
   0011 -> 00000000001001
   0100 -> 00000000010001
   0101 -> 00000000100001
   0110 -> 00000001000001
   0111 -> 00000010000001
   1000 -> 00000100000001
   1001 -> 00001000000001
   1010 -> 00010000000001
   1011 -> 00100000000001
   1100 -> 01000000000001
   1101 -> 10000000000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4781:3:4781:9:@N:MO231:@XP_MSG">syn_dics.v(4781)</a><!@TM:1692819099> | Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance genblk4\.b7_nYhI39s[8:0] 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance iclksync_status.b5_uU_cL. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance iclksync_current_state.b5_uU_cL. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b13_nAzGfFM_sLsv3_i[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[6]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[7]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance cntrl_chain.genblk2\.b3_nUT[8]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[6]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[7]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[8]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[9]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[10]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[11]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[12]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[13]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[14]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[15]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[16]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[17]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[18]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[19]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[20]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[21]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[22]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[23]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[24]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[25]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[26]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[27]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[28]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[29]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[30]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[31]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[32]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[33]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[34]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[35]. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:3049:6:3049:12:@N:BN362:@XP_MSG">syn_dics.v(3049)</a><!@TM:1692819099> | Removing sequential instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[2:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2744:4:2744:10:@W:FX107:@XP_MSG">syn_dics.v(2744)</a><!@TM:1692819099> | RAM b3_SoW.b3_SoW[49:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[6]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[7]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[8]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[9]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[10]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[11]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[12]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[13]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[14]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[15]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[16]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[17]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[18]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[19]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[20]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[21]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[22]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[23]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[24]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[25]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[26]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[27]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[28]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[29]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[30]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[31]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[32]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[33]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[34]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[35]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[36]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[37]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[38]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[39]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[40]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[41]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[42]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "1" on instance genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[43]. 
Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z5_x(verilog))
original code -> new code
   0000 -> 00000000000000
   0001 -> 00000000000011
   0010 -> 00000000000101
   0011 -> 00000000001001
   0100 -> 00000000010001
   0101 -> 00000000100001
   0110 -> 00000001000001
   0111 -> 00000010000001
   1000 -> 00000100000001
   1001 -> 00001000000001
   1010 -> 00010000000001
   1011 -> 00100000000001
   1100 -> 01000000000001
   1101 -> 10000000000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4781:3:4781:9:@N:MO231:@XP_MSG">syn_dics.v(4781)</a><!@TM:1692819099> | Found counter in view:VhdlGenLib.b7_OCByLXC_Z5_x(verilog) instance genblk4\.b7_nYhI39s[8:0] 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692819099> | Applying initial value "0" on instance iclksync_status.b5_uU_cL. 

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\Top.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:3049:6:3049:12:@N:BN362:@XP_MSG">syn_dics.v(3049)</a><!@TM:1692819099> | Removing sequential instance genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[2:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:2744:4:2744:10:@W:FX107:@XP_MSG">syn_dics.v(2744)</a><!@TM:1692819099> | RAM b3_SoW.b3_SoW[191:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v:668:12:668:18:@N:MO231:@XP_MSG">corefifo_async.v(668)</a><!@TM:1692819099> | Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0(verilog) instance genblk10\.wptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1692819099> | Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1692819099> | Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_sync_scntr.v:644:3:644:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(644)</a><!@TM:1692819099> | Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_sync_scntr.v:628:3:628:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(628)</a><!@TM:1692819099> | Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[9:0] 
Encoding state machine state_reg[0:5] (in view: work.Communication_TX_Arbiter2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine actual_state[0:11] (in view: work.ft601_fifo_interface(rtl_ft601_fifo_interface))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1692819099> | Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1692819099> | Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1692819099> | Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 217MB peak: 281MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4827:2:4827:8:@N:BN362:@XP_MSG">syn_dics.v(4827)</a><!@TM:1692819099> | Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.FTDI_x(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4827:2:4827:8:@N:BN362:@XP_MSG">syn_dics.v(4827)</a><!@TM:1692819099> | Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.IICE_x(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 230MB peak: 281MB)


Available hyper_sources - for debug and ip models
HyperSrc tag ident_coreinst.FTDI_INST.ident_ihs_IICE_master_clock
HyperSrc tag ident_coreinst.IICE_INST.ident_ihs_IICE_master_clock
HyperSrc tag ident_coreinst.FTDI_INST.Identify_FTDI_trigger_ext
HyperSrc tag ident_coreinst.FTDI_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.IICE_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.IICE_INST.Identify_IICE_trigger_ext
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_data
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_empty
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_af_rden
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_almost_full
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_data
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ch_fa_wren
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_be
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_clk
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_data
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_noe
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nrd
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nrxf
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_ntxe
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_ftdi_nwr
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_actual_state
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_data_buf
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_data_buf_b
HyperSrc tag USB_3_Protocol_0.ft601_fifo_interface_0.ident_ihs_nreset

Making connections to hyper_source modules
<font color=#A52A2A>@W:<a href="@W:BN401:@XP_HELP">BN401</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:212:20:212:45:@W:BN401:@XP_MSG">syn_dics.v(212)</a><!@TM:1692819099> | Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'</font>
Deleting unused hyper source sample_clock_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source sample_clock_hs (in view: VhdlGenLib.FTDI_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.FTDI_x(verilog))
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z7_x(verilog))
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_uireg (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_urstb (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrupd (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrck (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrcap (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrsh (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_utdi (in view: VhdlGenLib.jtag_interface_x(verilog))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7089:2:7089:8:@N:BN362:@XP_MSG">syn_dics.v(7089)</a><!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b13_PSyil9s_FMZ_L (in view: work.Top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5428:2:5428:8:@N:BN362:@XP_MSG">syn_dics.v(5428)</a><!@TM:1692819099> | Removing sequential instance ident_coreinst.FTDI_INST.b13_PSyil9s_FMZ_L (in view: work.Top(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGJm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGA5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGAm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGU5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGUm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQq0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQS0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQe0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQ50.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQp0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQl0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQV0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQd0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQn0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGQm0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGq5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGql.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGqm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGI5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGId.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGIm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGS5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGSm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRe.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[66]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGR5.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[67]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRp.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[68]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRl.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[69]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[70]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRd.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[71]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[72]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgKGRm.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[73]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[74]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[75]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJJ.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[76]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJA.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[77]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJU.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[78]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJQ0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[79]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[80]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJI.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[81]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[82]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKJR.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[83]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[84]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[85]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbJ.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[86]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbA.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[87]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbU.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[88]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbQ0.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[89]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbq.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[90]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbI.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[91]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbS.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[92]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKbR.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[93]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxV.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[94]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxn.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[95]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxJ.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[96]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxA.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[97]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:5575:2:5575:8:@W:BN132:@XP_MSG">syn_dics.v(5575)</a><!@TM:1692819099> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgKxU.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[98]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\Top.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4489:3:4489:9:@N:BN362:@XP_MSG">syn_dics.v(4489)</a><!@TM:1692819099> | Removing sequential instance ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4] (in view: work.Top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4489:3:4489:9:@N:BN362:@XP_MSG">syn_dics.v(4489)</a><!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4] (in view: work.Top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4517:3:4517:9:@N:BN362:@XP_MSG">syn_dics.v(4517)</a><!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4] (in view: work.Top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:4517:3:4517:9:@N:BN362:@XP_MSG">syn_dics.v(4517)</a><!@TM:1692819099> | Removing sequential instance ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b4_oYh0[4] (in view: work.Top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 242MB peak: 281MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 243MB peak: 281MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 244MB peak: 281MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 245MB peak: 281MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 245MB peak: 281MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 285MB peak: 285MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    -0.14ns		4323 /      4334
   2		0h:00m:10s		    -0.14ns		3575 /      4334
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.v:7115:2:7115:8:@N:FX271:@XP_MSG">syn_dics.v(7115)</a><!@TM:1692819099> | Replicating instance ident_coreinst.IICE_INST.b20_i2WM2X_F8tsl_Ae1cdJ4 (in view: work.Top(verilog)) with 21 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:11s		    -0.03ns		3576 /      4335
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[0] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[1] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[2] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[3] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[4] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[5] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[6] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[7] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[8] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[9] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[10] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[11] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[12] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[13] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[14] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[15] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[16] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[17] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[18] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[19] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[20] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[21] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[22] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[23] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[24] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[25] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[26] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[27] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[28] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[29] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[30] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4_OLDA[31] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[0] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[1] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[2] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[3] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[4] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[5] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[6] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[7] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[8] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[9] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[10] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[11] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[12] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[13] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[14] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[15] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[16] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[17] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[18] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[19] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[20] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[21] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[22] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[23] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[24] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[25] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[26] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[27] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[28] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[29] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[30] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[31] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[32] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[33] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[34] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[35] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[36] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[37] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[38] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3_OLDA[39] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[0] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[1] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[2] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[3] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[4] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[5] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[6] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[7] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[8] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[9] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[10] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[11] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[12] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[13] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[14] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[15] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[16] (in view: work.Top(verilog)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1692819099> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2_OLDA[17] (in view: work.Top(verilog)) because it does not drive other instances. 

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\Top.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 289MB peak: 289MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 290MB peak: 291MB)


Finished mapping Top
Multiprocessing finished at : Wed Aug 23 21:31:26 2023
Multiprocessing took 0h:00m:13s realtime, 0h:00m:01s cputime

<a name=mapperReport12></a>Summary of Compile Points :</a>
*************************** 
Name                              Status        Reason             Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler                         Unchanged     -                  Wed Aug 23 15:28:06 2023     Wed Aug 23 15:28:12 2023     0h:00m:05s     0h:00m:05s     No            
Data_Block                        Unchanged     -                  Wed Aug 23 15:28:07 2023     Wed Aug 23 15:28:32 2023     0h:00m:25s     0h:00m:25s     No            
UART_Protocol_UART_Protocol_0     Unchanged     -                  Wed Aug 23 15:28:07 2023     Wed Aug 23 15:28:11 2023     0h:00m:04s     0h:00m:04s     No            
UART_Protocol_UART_Protocol_1     Unchanged     -                  Wed Aug 23 15:28:12 2023     Wed Aug 23 15:28:16 2023     0h:00m:04s     0h:00m:04s     No            
Top                               Remapped      Design changed     Wed Aug 23 21:31:13 2023     Wed Aug 23 21:31:26 2023     0h:00m:12s     0h:00m:12s     No            
=========================================================================================================================================================================
Total number of compile points: 5
===================================

Links to Compile point Reports:
******************************
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\Top.srr:@XP_FILE">Top.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\UART_Protocol_UART_Protocol_1\UART_Protocol_UART_Protocol_1.srr:@XP_FILE">UART_Protocol_UART_Protocol_1.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\UART_Protocol_UART_Protocol_0\UART_Protocol_UART_Protocol_0.srr:@XP_FILE">UART_Protocol_UART_Protocol_0.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Data_Block\Data_Block.srr:@XP_FILE">Data_Block.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Controler\Controler.srr:@XP_FILE">Controler.srr</a>

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:02s; Memory used current: 275MB peak: 275MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:03s; Memory used current: 293MB peak: 293MB)



@S |Clock Optimization Summary


<a name=clockReport13></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
4 non-gated/non-generated clock tree(s) driving 2910 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 7905 clock pin(s) of sequential element(s)
0 instances converted, 7905 sequential instances remain driven by gated/generated clocks

======================================================================== Non-Gated/Non-Generated Clocks =========================================================================
Clock Tree ID     Driving Element                                       Drive Element Type                   Fanout     Sample Instance                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw@|E:ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                                1653       ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]    
<a href="@|S:FTDI_CLK@|E:USB_3_Protocol_0.ft601_fifo_interface_0.data_buf_b[20]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       FTDI_CLK                                              clock definition on port             1247       USB_3_Protocol_0.ft601_fifo_interface_0.data_buf_b[20]   
<a href="@|S:ident_coreinst.comm_block_INST.dr2_tck_keep@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf          9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]
<a href="@|S:Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160@|E:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|F:@syn_sample_clock_path2==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160       clock definition on OSC_RC160MHZ     1          Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0         
=================================================================================================================================================================================
================================================================================================================= Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                      Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|E:Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0          PLL                    6531       Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3                              No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|E:Clock_Reset_0.Synchronizer_0.Chain[0]@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0          PLL                    1101       Clock_Reset_0.Synchronizer_0.Chain[0]                                                No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3@|E:ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3       CFG3                   264        ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0]     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3     CFG2                   9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]                 No gated clock conversion method for cell cell:ACG4.SLE
==========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 297MB)

Writing Analyst data base C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:07s; Memory used current: 234MB peak: 297MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1692819099> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1692819099> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:BW278:@XP_HELP">BW278</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.fdc:2:0:2:1:@N:BW278:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1692819099> | Clock ident_coreinst.comm_block_INST.dr2_tck source pin ident_coreinst.comm_block_INST.dr2_tck_keep.OUT[0]
@N:<a href="@N:BW279:@XP_HELP">BW279</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.fdc:2:0:2:1:@N:BW279:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1692819099> | Clock ident_coreinst.comm_block_INST.dr2_tck drive pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.Y
@N:<a href="@N:BW280:@XP_HELP">BW280</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.fdc:2:0:2:1:@N:BW280:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1692819099> | Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on drive pins would add that clock to 1653 clock pins including ident_coreinst.FTDI_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0.A_CLK
<font color=#A52A2A>@W:<a href="@W:BW295:@XP_HELP">BW295</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.fdc:2:0:2:1:@W:BW295:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1692819099> | Forward annotation of clocks to input pins not allowed for this technology. Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on driving pins</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\synthesis\identify_debug\instr_sources\syn_dics.fdc:3:0:3:1:@W:BW156:@XP_MSG">syn_dics.fdc(3)</a><!@TM:1692819099> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1692819099> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1692819099> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1692819099> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1692819099> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1692819099> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:12s; Memory used current: 234MB peak: 297MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:12s; Memory used current: 234MB peak: 297MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:13s; Memory used current: 236MB peak: 297MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v:13:17:13:26:@W:MT246:@XP_MSG">pf_osc_c0_pf_osc_c0_0_pf_osc.v(13)</a><!@TM:1692819099> | Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v:38:53:38:59:@W:MT246:@XP_MSG">pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(38)</a><!@TM:1692819099> | Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1692819099> | Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1692819099> | Found clock FTDI_CLK with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1692819099> | Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1692819099> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1692819099> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1692819099> | Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.identify_clk_int.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1692819099> | Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1692819099> | Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF.</font> 


<a name=timingReport14></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Wed Aug 23 21:31:38 2023
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.sdc
                       C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_fsm.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1692819099> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1692819099> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary15></a>Performance Summary</a>
*******************


Worst slack in design: 1.465

                                                                    Requested     Estimated      Requested     Estimated                 Clock        Clock                
Starting Clock                                                      Frequency     Frequency      Period        Period        Slack       Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     NA             6.250         NA            NA          declared     default_clkgroup     
FTDI_CLK                                                            100.0 MHz     141.4 MHz      10.000        7.070         1.465       declared     default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     177.3 MHz      10.000        5.641         2.461       inferred     Inferred_clkgroup_0_1
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     172.8 MHz      10.000        5.786         4.214       inferred     Inferred_clkgroup_0_2
ident_coreinst.comm_block_INST.dr2_tck                              1.0 MHz       2922.3 MHz     1000.000      0.342         999.658     declared     identify_jtag_group1 
jtag_interface_x|b9_nv_oQwfYF                                       100.0 MHz     499.2 MHz      10.000        2.003         7.997       inferred     Inferred_clkgroup_0_5
jtag_interface_x|b10_8Kz_rKlrtX                                     100.0 MHz     214.3 MHz      10.000        4.667         5.333       inferred     Inferred_clkgroup_0_4
jtag_interface_x|identify_clk_int_inferred_clock                    100.0 MHz     249.1 MHz      10.000        4.014         5.986       inferred     Inferred_clkgroup_0_3
System                                                              100.0 MHz     186.2 MHz      10.000        5.370         4.630       system       system_clkgroup      
===========================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships16></a>Clock Relationships</a>
*******************

Clocks                                                                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           System                                                           |  10.000      4.631    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           FTDI_CLK                                                         |  10.000      6.182    |  No paths    -      |  10.000      6.245  |  No paths    -    
System                                                           ident_coreinst.comm_block_INST.dr2_tck                           |  1000.000    997.841  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      8.729    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           jtag_interface_x|identify_clk_int_inferred_clock                 |  10.000      3.347    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           jtag_interface_x|b10_8Kz_rKlrtX                                  |  10.000      8.287    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           jtag_interface_x|b9_nv_oQwfYF                                    |  10.000      5.919    |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                         FTDI_CLK                                                         |  10.000      5.636    |  10.000      6.117  |  5.000       1.465  |  5.000       1.917
FTDI_CLK                                                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                         jtag_interface_x|identify_clk_int_inferred_clock                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  Diff grp    -    
ident_coreinst.comm_block_INST.dr2_tck                           System                                                           |  1000.000    998.562  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                           ident_coreinst.comm_block_INST.dr2_tck                           |  1000.000    999.658  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                           jtag_interface_x|b10_8Kz_rKlrtX                                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  FTDI_CLK                                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      4.359    |  10.000      6.818  |  5.000       2.461  |  5.000       4.664
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  10.000      4.214    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                 System                                                           |  10.000      6.983    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                 FTDI_CLK                                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                 jtag_interface_x|identify_clk_int_inferred_clock                 |  10.000      5.986    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                 jtag_interface_x|b9_nv_oQwfYF                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                  System                                                           |  10.000      5.333    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                  FTDI_CLK                                                         |  Diff grp    -        |  No paths    -      |  Diff grp    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                  jtag_interface_x|identify_clk_int_inferred_clock                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                  jtag_interface_x|b9_nv_oQwfYF                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                    FTDI_CLK                                                         |  Diff grp    -        |  No paths    -      |  Diff grp    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                    jtag_interface_x|identify_clk_int_inferred_clock                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                    jtag_interface_x|b9_nv_oQwfYF                                    |  10.000      7.997    |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo17></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport18></a>Detailed Report for Clock: FTDI_CLK</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                                                    Starting                                                         Arrival          
Instance                                                            Reference     Type     Pin     Net                               Time        Slack
                                                                    Clock                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[0]                         FTDI_CLK      SLE      Q       b3_nfs[0]                         0.201       1.465
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[2]                         FTDI_CLK      SLE      Q       b3_nfs[2]                         0.201       1.562
ident_coreinst.IICE_INST.b20_i2WM2X_F8tsl_Ae1cdJ4_fast              FTDI_CLK      SLE      Q       b20_i2WM2X_F8tsl_Ae1cdJ4_fast     0.218       1.615
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[3]                         FTDI_CLK      SLE      Q       b3_nfs[3]                         0.218       1.630
ident_coreinst.FTDI_INST.b20_i2WM2X_F8tsl_Ae1cdJ4                   FTDI_CLK      SLE      Q       b20_i2WM2X_F8tsl_Ae1cdJ4          0.201       1.675
ident_coreinst.FTDI_INST.b5_nUTGT.b3_nfs[0]                         FTDI_CLK      SLE      Q       b3_nfs[0]                         0.218       1.694
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk1\.b9_PSyil9s_2     FTDI_CLK      SLE      Q       b9_PSyil9s_2                      0.218       1.704
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[4]                         FTDI_CLK      SLE      Q       b3_nfs[4]                         0.201       1.704
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b8_2S5I_CuY      FTDI_CLK      SLE      Q       b8_2S5I_CuY                       0.218       1.732
ident_coreinst.FTDI_INST.b5_nUTGT.b3_nfs[2]                         FTDI_CLK      SLE      Q       b3_nfs[2]                         0.218       1.812
======================================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                                             Starting                                            Required          
Instance                                                     Reference     Type     Pin     Net                  Time         Slack
                                                             Clock                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[0]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[0]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[1]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[1]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[2]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[2]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[3]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[3]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[4]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[4]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[5]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[5]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[6]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[6]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[7]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[7]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[8]     FTDI_CLK      SLE      D       b7_nYhI39s_lm[8]     5.000        1.465
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[0]     FTDI_CLK      SLE      EN      b7_nYhI39se          4.873        1.573
===================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srs:fp:840470:842360:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      3.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.465

    Number of logic level(s):                4
    Starting point:                          ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[0] / Q
    Ending point:                            ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[0] / D
    The start point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            FTDI_CLK [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[0]                       SLE      Q        Out     0.201     0.201 f     -         
b3_nfs[0]                                                         Net      -        -       0.674     -           12        
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2                    CFG4     D        In      -         0.875 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2                    CFG4     Y        Out     0.192     1.067 f     -         
un1_b3_nfs_2                                                      Net      -        -       0.547     -           3         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2_RNI4JNJ2           CFG4     D        In      -         1.613 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2_RNI4JNJ2           CFG4     Y        Out     0.192     1.805 f     -         
b8_nUT_TJfx                                                       Net      -        -       0.697     -           14        
ident_coreinst.IICE_INST.b5_nUTGT.un1_b9_2FszJ_rG1_1              CFG3     C        In      -         2.502 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b9_2FszJ_rG1_1              CFG3     Y        Out     0.130     2.632 r     -         
un1_b9_2FszJ_rG1_1                                                Net      -        -       0.637     -           9         
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_lm_0[0]     CFG4     C        In      -         3.269 r     -         
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_lm_0[0]     CFG4     Y        Out     0.148     3.417 r     -         
b7_nYhI39s_lm[0]                                                  Net      -        -       0.118     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[0]          SLE      D        In      -         3.535 r     -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.535 is 0.862(24.4%) logic and 2.673(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                     Starting                                                                                                                     Arrival          
Instance                                                                                                                             Reference                                                           Type        Pin           Net                            Time        Slack
                                                                                                                                     Clock                                                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                                                                                   PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             SPI_interface_0_spi_enable     0.218       2.461
Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable                                                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             SPI_interface_0_spi_enable     0.218       2.461
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep                                                                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             dff_15_rep                     0.218       2.595
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15                                                                             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             dff                            0.218       2.729
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[16]                  3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[17]                  3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[18]                  3.018       4.359
===================================================================================================================================================================================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                                                      Starting                                                                                          Required          
Instance                                              Reference                                                           Type     Pin     Net          Time         Slack
                                                      Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_760_i      5.000        2.461
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[2]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_19_i       5.000        2.461
Controler_0.SPI_LMX_0_0.spi_master_0.INT_ss_n         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.INT_ss_n           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.busy             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.busy               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[1]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
==========================================================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srs:fp:851246:852890:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      2.539
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.461

    Number of logic level(s):                3
    Starting point:                          Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable / Q
    Ending point:                            Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                           SLE      Q        Out     0.218     0.218 r     -         
SPI_interface_0_spi_enable                                                   Net      -        -       0.609     -           7         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     C        In      -         0.827 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     Y        Out     0.148     0.975 r     -         
receive_transmit_0_sqmuxa                                                    Net      -        -       0.637     -           9         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     A        In      -         1.612 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     Y        Out     0.051     1.662 r     -         
un1_receive_transmit_0_sqmuxa_0_0_0                                          Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     D        In      -         2.209 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     Y        Out     0.212     2.421 f     -         
N_760_i                                                                      Net      -        -       0.118     -           1         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]                            SLE      D        In      -         2.539 f     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 2.539 is 0.629(24.8%) logic and 1.910(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26></a>Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                                                     Starting                                                                                               Arrival          
Instance                                             Reference                                                           Type     Pin     Net               Time        Slack
                                                     Clock                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_0.UART_RX_Protocol_0.state_reg[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[11]     0.218       4.214
UART_Protocol_1.UART_RX_Protocol_0.state_reg[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[11]     0.218       4.214
UART_Protocol_0.UART_RX_Protocol_0.state_reg[8]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[8]      0.218       4.256
UART_Protocol_1.UART_RX_Protocol_0.state_reg[8]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[8]      0.218       4.256
UART_Protocol_0.UART_RX_Protocol_0.state_reg[4]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[4]      0.218       4.723
UART_Protocol_1.UART_RX_Protocol_0.state_reg[4]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[4]      0.218       4.723
UART_Protocol_1.UART_RX_Protocol_0.state_reg[1]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[1]      0.218       4.941
UART_Protocol_0.UART_RX_Protocol_0.state_reg[1]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[1]      0.218       4.941
UART_Protocol_1.UART_RX_Protocol_0.state_reg[2]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[2]      0.218       4.962
UART_Protocol_0.UART_RX_Protocol_0.state_reg[2]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[2]      0.218       4.962
=============================================================================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                                                               Required          
Instance                              Reference                                                           Type     Pin     Net               Time         Slack
                                      Clock                                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_0.mko_0.counter[25]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[25]     10.000       4.214
UART_Protocol_1.mko_0.counter[25]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[25]     10.000       4.214
UART_Protocol_1.mko_0.counter[24]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[24]     10.000       4.222
UART_Protocol_0.mko_0.counter[24]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[24]     10.000       4.222
UART_Protocol_1.mko_0.counter[23]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[23]     10.000       4.230
UART_Protocol_0.mko_0.counter[23]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[23]     10.000       4.230
UART_Protocol_1.mko_0.counter[22]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[22]     10.000       4.238
UART_Protocol_0.mko_0.counter[22]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[22]     10.000       4.238
UART_Protocol_0.mko_0.counter[21]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[21]     10.000       4.246
UART_Protocol_1.mko_0.counter[21]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[21]     10.000       4.246
===============================================================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srs:fp:860076:871995:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      5.786
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.214

    Number of logic level(s):                28
    Starting point:                          UART_Protocol_0.UART_RX_Protocol_0.state_reg[11] / Q
    Ending point:                            UART_Protocol_0.mko_0.counter[25] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_0.UART_RX_Protocol_0.state_reg[11]                             SLE      Q        Out     0.218     0.218 r     -         
state_reg[11]                                                                Net      -        -       0.563     -           4         
UART_Protocol_0.UART_RX_Protocol_0.Detect_state_reg_ns_1_0_.m11_0_a2_0_3     CFG2     B        In      -         0.782 r     -         
UART_Protocol_0.UART_RX_Protocol_0.Detect_state_reg_ns_1_0_.m11_0_a2_0_3     CFG2     Y        Out     0.088     0.869 f     -         
N_208                                                                        Net      -        -       0.563     -           4         
UART_Protocol_0.UART_RX_Protocol_0.Diag_Valid_0_i_a2_7                       CFG4     D        In      -         1.433 f     -         
UART_Protocol_0.UART_RX_Protocol_0.Diag_Valid_0_i_a2_7                       CFG4     Y        Out     0.192     1.624 f     -         
Diag_Valid_0_i_a2_7                                                          Net      -        -       0.118     -           1         
UART_Protocol_0.UART_RX_Protocol_0.Diag_Valid_0_i_a2_4_RNIH29D1              CFG4     B        In      -         1.742 f     -         
UART_Protocol_0.UART_RX_Protocol_0.Diag_Valid_0_i_a2_4_RNIH29D1              CFG4     Y        Out     0.084     1.826 r     -         
N_206_i                                                                      Net      -        -       1.083     -           34        
UART_Protocol_0.OR2_0                                                        OR2      A        In      -         2.909 r     -         
UART_Protocol_0.OR2_0                                                        OR2      Y        Out     0.103     3.012 r     -         
OR2_0_Y                                                                      Net      -        -       0.803     -           26        
UART_Protocol_0.mko_0.counter_3_i_0_a2[4]                                    CFG2     A        In      -         3.815 r     -         
UART_Protocol_0.mko_0.counter_3_i_0_a2[4]                                    CFG2     Y        Out     0.046     3.861 f     -         
N_62                                                                         Net      -        -       0.124     -           2         
UART_Protocol_0.mko_0.counter_3_i_0_a2_RNI1QSO[4]                            CFG4     B        In      -         3.985 f     -         
UART_Protocol_0.mko_0.counter_3_i_0_a2_RNI1QSO[4]                            CFG4     Y        Out     0.084     4.069 r     -         
N_3_i                                                                        Net      -        -       0.810     -           27        
UART_Protocol_0.mko_0.counter_5_cry_4                                        ARI1     B        In      -         4.880 r     -         
UART_Protocol_0.mko_0.counter_5_cry_4                                        ARI1     FCO      Out     0.328     5.208 r     -         
counter_5_cry_4                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_5_0                                      ARI1     FCI      In      -         5.208 r     -         
UART_Protocol_0.mko_0.counter_5_cry_5_0                                      ARI1     FCO      Out     0.008     5.216 r     -         
counter_5_cry_5                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_6_0                                      ARI1     FCI      In      -         5.216 r     -         
UART_Protocol_0.mko_0.counter_5_cry_6_0                                      ARI1     FCO      Out     0.008     5.224 r     -         
counter_5_cry_6                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_7_0                                      ARI1     FCI      In      -         5.224 r     -         
UART_Protocol_0.mko_0.counter_5_cry_7_0                                      ARI1     FCO      Out     0.008     5.232 r     -         
counter_5_cry_7                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_8                                        ARI1     FCI      In      -         5.232 r     -         
UART_Protocol_0.mko_0.counter_5_cry_8                                        ARI1     FCO      Out     0.008     5.240 r     -         
counter_5_cry_8                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_9_0                                      ARI1     FCI      In      -         5.240 r     -         
UART_Protocol_0.mko_0.counter_5_cry_9_0                                      ARI1     FCO      Out     0.008     5.248 r     -         
counter_5_cry_9                                                              Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_10_0                                     ARI1     FCI      In      -         5.248 r     -         
UART_Protocol_0.mko_0.counter_5_cry_10_0                                     ARI1     FCO      Out     0.008     5.256 r     -         
counter_5_cry_10                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_11                                       ARI1     FCI      In      -         5.256 r     -         
UART_Protocol_0.mko_0.counter_5_cry_11                                       ARI1     FCO      Out     0.008     5.264 r     -         
counter_5_cry_11                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_12_0                                     ARI1     FCI      In      -         5.264 r     -         
UART_Protocol_0.mko_0.counter_5_cry_12_0                                     ARI1     FCO      Out     0.008     5.272 r     -         
counter_5_cry_12                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_13_0                                     ARI1     FCI      In      -         5.272 r     -         
UART_Protocol_0.mko_0.counter_5_cry_13_0                                     ARI1     FCO      Out     0.008     5.280 r     -         
counter_5_cry_13                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_14_0                                     ARI1     FCI      In      -         5.280 r     -         
UART_Protocol_0.mko_0.counter_5_cry_14_0                                     ARI1     FCO      Out     0.008     5.288 r     -         
counter_5_cry_14                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_15_0                                     ARI1     FCI      In      -         5.288 r     -         
UART_Protocol_0.mko_0.counter_5_cry_15_0                                     ARI1     FCO      Out     0.008     5.296 r     -         
counter_5_cry_15                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_16                                       ARI1     FCI      In      -         5.296 r     -         
UART_Protocol_0.mko_0.counter_5_cry_16                                       ARI1     FCO      Out     0.008     5.304 r     -         
counter_5_cry_16                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_17_0                                     ARI1     FCI      In      -         5.304 r     -         
UART_Protocol_0.mko_0.counter_5_cry_17_0                                     ARI1     FCO      Out     0.008     5.312 r     -         
counter_5_cry_17                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_18                                       ARI1     FCI      In      -         5.312 r     -         
UART_Protocol_0.mko_0.counter_5_cry_18                                       ARI1     FCO      Out     0.008     5.320 r     -         
counter_5_cry_18                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_19_0                                     ARI1     FCI      In      -         5.320 r     -         
UART_Protocol_0.mko_0.counter_5_cry_19_0                                     ARI1     FCO      Out     0.008     5.328 r     -         
counter_5_cry_19                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_20_0                                     ARI1     FCI      In      -         5.328 r     -         
UART_Protocol_0.mko_0.counter_5_cry_20_0                                     ARI1     FCO      Out     0.008     5.336 r     -         
counter_5_cry_20                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_21_0                                     ARI1     FCI      In      -         5.336 r     -         
UART_Protocol_0.mko_0.counter_5_cry_21_0                                     ARI1     FCO      Out     0.008     5.344 r     -         
counter_5_cry_21                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_22_0                                     ARI1     FCI      In      -         5.344 r     -         
UART_Protocol_0.mko_0.counter_5_cry_22_0                                     ARI1     FCO      Out     0.008     5.352 r     -         
counter_5_cry_22                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_23_0                                     ARI1     FCI      In      -         5.352 r     -         
UART_Protocol_0.mko_0.counter_5_cry_23_0                                     ARI1     FCO      Out     0.008     5.360 r     -         
counter_5_cry_23                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_cry_24_0                                     ARI1     FCI      In      -         5.360 r     -         
UART_Protocol_0.mko_0.counter_5_cry_24_0                                     ARI1     FCO      Out     0.008     5.368 r     -         
counter_5_cry_24                                                             Net      -        -       0.000     -           1         
UART_Protocol_0.mko_0.counter_5_s_25                                         ARI1     FCI      In      -         5.368 r     -         
UART_Protocol_0.mko_0.counter_5_s_25                                         ARI1     S        Out     0.300     5.668 r     -         
counter_5[25]                                                                Net      -        -       0.118     -           1         
UART_Protocol_0.mko_0.counter[25]                                            SLE      D        In      -         5.786 r     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 5.786 is 1.602(27.7%) logic and 4.183(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport30></a>Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck</a>
====================================



<a name=startingSlack31></a>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.218       998.562
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[8]     0.218       999.658
=================================================================================================================================================================


<a name=endingSlack32></a>Ending Points with Worst Slack</a>
******************************

                                                              Starting                                                                          Required            
Instance                                                      Reference                                  Type      Pin      Net                 Time         Slack  
                                                              Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     998.562
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[8]     1000.000     999.658
====================================================================================================================================================================



<a name=worstPaths33></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srs:fp:878638:879376:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.562

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] (rise=0.000 fall=500.000 period=1000.000) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.218     0.218 r     -         
b9_OvyH3_saL[0]                                               Net       -        -       0.124     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      C        In      -         0.342 r     -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      Y        Out     0.148     0.490 r     -         
b9_PLF_6lNa2                                                  Net       -        -       0.948     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         1.438 r     -         
=========================================================================================================================
Total path delay (propagation time + setup) of 1.438 is 0.366(25.5%) logic and 1.072(74.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport34></a>Detailed Report for Clock: jtag_interface_x|b9_nv_oQwfYF</a>
====================================



<a name=startingSlack35></a>Starting Points with Worst Slack</a>
********************************

                                                                       Starting                                                               Arrival          
Instance                                                               Reference                         Type     Pin     Net                 Time        Slack
                                                                       Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1]       jtag_interface_x|b9_nv_oQwfYF     SLE      Q       b6_nfs_IF[1]        0.218       7.997
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1]       jtag_interface_x|b9_nv_oQwfYF     SLE      Q       b6_nfs_IF[1]        0.218       8.020
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      Q       b11_vABZ3qsY_qH     0.218       9.066
===============================================================================================================================================================


<a name=endingSlack36></a>Ending Points with Worst Slack</a>
******************************

                                                                       Starting                                                                  Required          
Instance                                                               Reference                         Type     Pin     Net                    Time         Slack
                                                                       Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      SLn     b6_nfs_IF_i[1]         9.944        7.997
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      SLn     b6_nfs_IF_i[1]         9.944        8.020
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      D       b8_vABZ3qsY_0          10.000       8.668
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      EN      b11_vABZ3qsY_XH_or     9.873        8.679
===================================================================================================================================================================



<a name=worstPaths37></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srs:fp:884228:885050:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.056
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.944

    - Propagation time:                      1.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.997

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1] / Q
    Ending point:                            ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY / SLn
    The start point is clocked by            jtag_interface_x|b9_nv_oQwfYF [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            jtag_interface_x|b9_nv_oQwfYF [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1]             SLE      Q        Out     0.218     0.218 r     -         
b6_nfs_IF[1]                                                                 Net      -        -       0.764     -           21        
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs_RNIPPL9[1]     CFG1     A        In      -         0.983 r     -         
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs_RNIPPL9[1]     CFG1     Y        Out     0.046     1.029 f     -         
b6_nfs_IF_i[1]                                                               Net      -        -       0.918     -           35        
ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY           SLE      SLn      In      -         1.947 f     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 2.003 is 0.320(16.0%) logic and 1.683(84.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport38></a>Detailed Report for Clock: jtag_interface_x|b10_8Kz_rKlrtX</a>
====================================



<a name=startingSlack39></a>Starting Points with Worst Slack</a>
********************************

                                                                         Starting                                                                      Arrival          
Instance                                                                 Reference                           Type     Pin     Net                      Time        Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       FTDI_comm2iice[1]        0.218       5.333
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[4]     0.218       5.366
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       FTDI_comm2iice[4]        0.201       5.402
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[3]     0.218       5.584
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[6]     0.218       5.632
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[1]       0.218       5.828
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[0]       0.201       5.882
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       FTDI_comm2iice[5]        0.218       6.035
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b12_ORbIwXaEF_bd         0.218       8.035
========================================================================================================================================================================


<a name=endingSlack40></a>Ending Points with Worst Slack</a>
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                           Type      Pin      Net              Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     jtag_interface_x|b10_8Kz_rKlrtX     UJTAG     UTDO     b9_PLF_6lNa2     10.000       5.333
================================================================================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srs:fp:890390:894680:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      4.667
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.333

    Number of logic level(s):                9
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                              Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]              SLE       Q        Out     0.218     0.218 r     -         
FTDI_comm2iice[1]                                                                 Net       -        -       0.674     -           12        
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m4_0                                    CFG2      A        In      -         0.892 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m4_0                                    CFG2      Y        Out     0.051     0.943 r     -         
m4_0                                                                              Net       -        -       0.118     -           1         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m4                                      CFG4      C        In      -         1.061 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m4                                      CFG4      Y        Out     0.148     1.209 r     -         
N_30_mux                                                                          Net       -        -       0.579     -           5         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m5                                      CFG2      A        In      -         1.788 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.m5                                      CFG2      Y        Out     0.051     1.839 r     -         
b7_yYh03wy6                                                                       Net       -        -       0.594     -           6         
ident_coreinst.FTDI_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNIJ4CI6[0]     CFG4      B        In      -         2.433 r     -         
ident_coreinst.FTDI_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNIJ4CI6[0]     CFG4      Y        Out     0.088     2.521 f     -         
N_846                                                                             Net       -        -       0.118     -           1         
ident_coreinst.FTDI_INST.b8_uKr_IFLY.b3_PLF_15_5_i_m2_2_0                         CFG4      D        In      -         2.639 f     -         
ident_coreinst.FTDI_INST.b8_uKr_IFLY.b3_PLF_15_5_i_m2_2_0                         CFG4      Y        Out     0.192     2.831 f     -         
N_37_2                                                                            Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.b14_PLF_KDy1_qE33z_5                               CFG4      C        In      -         2.949 f     -         
ident_coreinst.comm_block_INST.b14_PLF_KDy1_qE33z_5                               CFG4      Y        Out     0.145     3.094 f     -         
b14_PLF_KDy1_qE33z_5                                                              Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.b14_PLF_KDy1_qE33z                                 CFG4      A        In      -         3.212 f     -         
ident_coreinst.comm_block_INST.b14_PLF_KDy1_qE33z                                 CFG4      Y        Out     0.048     3.260 f     -         
b14_PLF_KDy1_qE33z                                                                Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_1_0                              CFG4      C        In      -         3.378 f     -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_1_0                              CFG4      Y        Out     0.145     3.523 f     -         
b6_PLF_Bq_1                                                                       Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                                 CFG4      B        In      -         3.641 f     -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                                 CFG4      Y        Out     0.077     3.719 f     -         
b9_PLF_6lNa2                                                                      Net       -        -       0.948     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                 UJTAG     UTDO     In      -         4.667 f     -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 4.667 is 1.163(24.9%) logic and 3.504(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport42></a>Detailed Report for Clock: jtag_interface_x|identify_clk_int_inferred_clock</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                                                             Starting                                                                                  Arrival          
Instance                                                     Reference                                            Type     Pin     Net                 Time        Slack
                                                             Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[4]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[4]     0.201       5.986
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[0]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[0]     0.201       6.100
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[3]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[3]     0.201       6.130
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[2]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[2]     0.201       6.233
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[1]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[1]     0.201       6.295
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[5]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[5]     0.218       6.324
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[7]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[7]     0.218       6.356
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[6]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[6]     0.201       6.393
ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[7]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[7]     0.218       6.431
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[8]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[8]     0.201       6.439
========================================================================================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

                                                             Starting                                                                                              Required          
Instance                                                     Reference                                            Type        Pin            Net                   Time         Slack
                                                             Clock                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[5]      b9_v_mzCDYXs_8[0]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[6]      b9_v_mzCDYXs_8[1]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[7]      b9_v_mzCDYXs_8[2]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[8]      b9_v_mzCDYXs_8[3]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[9]      b9_v_mzCDYXs_8[4]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[10]     b9_v_mzCDYXs_8[5]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[11]     b9_v_mzCDYXs_8[6]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        5.986
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[5]      b9_v_mzCDYXs_8[0]     9.385        5.986
=====================================================================================================================================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srs:fp:902124:904194:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      3.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.986

    Number of logic level(s):                4
    Starting point:                          ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[4] / Q
    Ending point:                            ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0 / A_ADDR[6]
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK

Instance / Net                                                                    Pin           Pin               Arrival     No. of    
Name                                                                  Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[4]              SLE         Q             Out     0.201     0.201 f     -         
b9_v_mzCDYXs[4]                                                       Net         -             -       0.547     -           3         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2_5                  CFG4        D             In      -         0.748 f     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2_5                  CFG4        Y             Out     0.192     0.939 f     -         
N_873_a2_5                                                            Net         -             -       0.118     -           1         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2_7                  CFG3        C             In      -         1.057 f     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2_7                  CFG3        Y             Out     0.145     1.203 f     -         
N_873_a2_7                                                            Net         -             -       0.118     -           1         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2                    CFG4        D             In      -         1.321 f     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.N_873_a2                    CFG4        Y             Out     0.192     1.512 f     -         
N_887_i                                                               Net         -             -       0.738     -           18        
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI1KSM5[1]     CFG3        B             In      -         2.250 f     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI1KSM5[1]     CFG3        Y             Out     0.084     2.334 r     -         
b9_v_mzCDYXs_8[1]                                                     Net         -             -       1.065     -           5         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0              RAM1K20     A_ADDR[6]     In      -         3.399 r     -         
========================================================================================================================================
Total path delay (propagation time + setup) of 4.014 is 1.429(35.6%) logic and 2.586(64.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport46></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack47></a>Starting Points with Worst Slack</a>
********************************

                                                                   Starting                                                                            Arrival          
Instance                                                           Reference     Type      Pin               Net                                       Time        Slack
                                                                   Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[4]          b6_uS_MrX[3]                              0.000       3.347
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[3]          b6_uS_MrX[2]                              0.000       3.384
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[2]          b6_uS_MrX[1]                              0.000       3.400
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[5]          b6_uS_MrX[4]                              0.000       3.501
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[1]          b6_uS_MrX[0]                              0.000       3.581
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UIREG[6]          b3_1Um                                    0.000       4.218
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UDRSH             b5_OvyH3                                  0.000       5.473
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UDRCAP            b7_nFG0rDY                                0.000       6.244
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  System        UJTAG     UDRUPD            b9_Rcmi_KsDw_UDRUPD                       0.000       8.342
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     System        INIT      UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       8.729
========================================================================================================================================================================


<a name=endingSlack48></a>Ending Points with Worst Slack</a>
******************************

                                                             Starting                                                       Required          
Instance                                                     Reference     Type        Pin            Net                   Time         Slack
                                                             Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4     System        RAM1K20     A_ADDR[13]     b9_v_mzCDYXs_8[8]     9.385        3.347
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_2     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_3     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_4     System        RAM1K20     A_ADDR[12]     b9_v_mzCDYXs_8[7]     9.385        3.355
==============================================================================================================================================



<a name=worstPaths49></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srs:fp:910997:918935:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      6.038
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.347

    Number of logic level(s):                17
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[4]
    Ending point:                            ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0 / A_ADDR[13]
    The start point is clocked by            System [rising]
    The end   point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK

Instance / Net                                                                            Pin            Pin               Arrival     No. of    
Name                                                                          Type        Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                             UJTAG       UIREG[4]       Out     0.000     0.000 f     -         
b6_uS_MrX[3]                                                                  Net         -              -       0.118     -           1         
ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b11_nFG0rDY_9e2c_3                   CFG2        B              In      -         0.118 f     -         
ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b11_nFG0rDY_9e2c_3                   CFG2        Y              Out     0.084     0.202 r     -         
b9_96_cLqgOF5_2                                                               Net         -              -       0.563     -           4         
ident_coreinst.comm_block_INST.jtagi.b9_96_cLqgOF5                            CFG4        B              In      -         0.765 r     -         
ident_coreinst.comm_block_INST.jtagi.b9_96_cLqgOF5                            CFG4        Y              Out     0.083     0.848 r     -         
b9_96_cLqgOF5                                                                 Net         -              -       0.594     -           6         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[1]                             CFG3        C              In      -         1.443 r     -         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[1]                             CFG3        Y              Out     0.148     1.591 r     -         
IICE_comm2iice[6]                                                             Net         -              -       0.579     -           5         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0                        CFG4        C              In      -         2.170 r     -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0                        CFG4        Y              Out     0.148     2.318 r     -         
N_69                                                                          Net         -              -       0.609     -           7         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_OFWNT9_ab_0_a2                        CFG4        C              In      -         2.927 r     -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_OFWNT9_ab_0_a2                        CFG4        Y              Out     0.148     3.075 r     -         
b9_OFWNT9_ab                                                                  Net         -              -       0.563     -           4         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk9\.b9_v_mzCDYXs36             CFG4        B              In      -         3.638 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk9\.b9_v_mzCDYXs36             CFG4        Y              Out     0.083     3.721 r     -         
b9_v_mzCDYXs36                                                                Net         -              -       0.124     -           2         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.b9_v_mzCDYXs_1_sqmuxa_1_RNI629R     ARI1        D              In      -         3.845 r     -         
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.b9_v_mzCDYXs_1_sqmuxa_1_RNI629R     ARI1        FCO            Out     0.492     4.337 r     -         
b9_v_mzCDYXs_cry_0_cy                                                         Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIHLE61[0]             ARI1        FCI            In      -         4.337 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIHLE61[0]             ARI1        FCO            Out     0.008     4.345 r     -         
b9_v_mzCDYXs_cry_0                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIT9KH1[1]             ARI1        FCI            In      -         4.345 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIT9KH1[1]             ARI1        FCO            Out     0.008     4.353 r     -         
b9_v_mzCDYXs_cry_1                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIAVPS1[2]             ARI1        FCI            In      -         4.353 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIAVPS1[2]             ARI1        FCO            Out     0.008     4.361 r     -         
b9_v_mzCDYXs_cry_2                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIOLV72[3]             ARI1        FCI            In      -         4.361 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIOLV72[3]             ARI1        FCO            Out     0.008     4.369 r     -         
b9_v_mzCDYXs_cry_3                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI7D5J2[4]             ARI1        FCI            In      -         4.369 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI7D5J2[4]             ARI1        FCO            Out     0.008     4.377 r     -         
b9_v_mzCDYXs_cry_4                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIN5BU2[5]             ARI1        FCI            In      -         4.377 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIN5BU2[5]             ARI1        FCO            Out     0.008     4.385 r     -         
b9_v_mzCDYXs_cry_5                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI8VG93[6]             ARI1        FCI            In      -         4.385 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNI8VG93[6]             ARI1        FCO            Out     0.008     4.393 r     -         
b9_v_mzCDYXs_cry_6                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIQPMK3[7]             ARI1        FCI            In      -         4.393 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIQPMK3[7]             ARI1        FCO            Out     0.008     4.401 r     -         
b9_v_mzCDYXs_cry_7                                                            Net         -              -       0.000     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIDLSV3[8]             ARI1        FCI            In      -         4.401 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIDLSV3[8]             ARI1        S              Out     0.300     4.701 r     -         
b9_v_mzCDYXs_RNIDLSV3_S[8]                                                    Net         -              -       0.124     -           2         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIHV458[8]             CFG3        C              In      -         4.825 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs_RNIHV458[8]             CFG3        Y              Out     0.148     4.973 r     -         
b9_v_mzCDYXs_8[8]                                                             Net         -              -       1.065     -           5         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                      RAM1K20     A_ADDR[13]     In      -         6.038 r     -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 6.653 is 2.313(34.8%) logic and 4.340(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:14s; Memory used current: 246MB peak: 297MB)


Finished timing report (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:14s; Memory used current: 246MB peak: 297MB)

---------------------------------------
<a name=resourceUsage50></a>Resource Usage Report for Top </a>

Mapping to part: mpf300tfcg1152-1
Cell usage:
CLKINT          10 uses
INIT            1 use
INV             18 uses
OR2             2 uses
OR4             192 uses
OSC_RC160MHZ    1 use
PLL             1 use
UJTAG           1 use
CFG1           95 uses
CFG2           1030 uses
CFG3           1688 uses
CFG4           3881 uses

Carry cells:
ARI1            2592 uses - used for arithmetic functions
ARI1            106 uses - used for Wide-Mux implementation
Total ARI1      2698 uses


Sequential Cells: 
SLE            9014 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 120
I/O primitives: 107
BIBUF          34 uses
INBUF          21 uses
INBUF_DIFF     1 use
OUTBUF         41 uses
OUTBUF_DIFF    4 uses
TRIBUFF        6 uses


Global Clock Buffers: 10

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 900 of 952 (94%)

Total LUTs:    9392

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 32400; LUTs = 32400;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  9014 + 0 + 32400 + 0 = 41414;
Total number of LUTs after P&R:  9392 + 0 + 32400 + 0 = 41792;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:14s; Memory used current: 72MB peak: 297MB)

Process took 0h:00m:26s realtime, 0h:00m:14s cputime
# Wed Aug 23 21:31:38 2023

###########################################################]

</pre></samp></body></html>
