# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pipeline_v2.srcs/sources_1/new/Counter.vhd" \
"../../../../Pipeline_v2.srcs/sources_1/new/EXE.vhd" \
"../../../../Pipeline_v2.srcs/sources_1/new/Shift_module_v2.vhd" \
"../../../../Pipeline_v2.srcs/sources_1/new/T_ff.vhd" \
"../../../../Pipeline_v2.srcs/sim_1/new/Test_EXE.vhd" \

# Do not sort compile order
nosort
