

================================================================
== Vitis HLS Report for 'conv2d_6to16_layer'
================================================================
* Date:           Mon Apr  7 23:44:39 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1249601|  1249601| 15.745 ms | 15.745 ms |  1249601|  1249601|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3   |  1249600|  1249600|       781|          -|          -|  1600|    no    |
        | + VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6  |      765|      765|        21|          5|          1|   150|    yes   |
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 5, D = 21, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 25 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 4 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_24"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [lenet_proj/lenet_support.cpp:83]   --->   Operation 39 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [lenet_proj/lenet_support.cpp:83]   --->   Operation 40 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "%br_ln83 = br void" [lenet_proj/lenet_support.cpp:83]   --->   Operation 41 'br' 'br_ln83' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten60 = phi i11, void, i11 %add_ln83_1, void %bb37" [lenet_proj/lenet_support.cpp:83]   --->   Operation 42 'phi' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%oc = phi i5, void, i5 %select_ln83_2, void %bb37" [lenet_proj/lenet_support.cpp:83]   --->   Operation 43 'phi' 'oc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i8, void, i8 %select_ln84_3, void %bb37" [lenet_proj/lenet_support.cpp:84]   --->   Operation 44 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i4, void, i4 %select_ln84_2, void %bb37" [lenet_proj/lenet_support.cpp:84]   --->   Operation 45 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j = phi i4, void, i4 %add_ln85, void %bb37" [lenet_proj/lenet_support.cpp:85]   --->   Operation 46 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln100_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %i, i9" [lenet_proj/lenet_support.cpp:100]   --->   Operation 47 'bitconcatenate' 'shl_ln100_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln100_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %i, i7" [lenet_proj/lenet_support.cpp:100]   --->   Operation 48 'bitconcatenate' 'shl_ln100_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i11 %shl_ln100_2" [lenet_proj/lenet_support.cpp:85]   --->   Operation 49 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.67ns)   --->   "%add_ln100 = add i13 %zext_ln85, i13 %shl_ln100_1" [lenet_proj/lenet_support.cpp:100]   --->   Operation 50 'add' 'add_ln100' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.88ns)   --->   "%icmp_ln83 = icmp_eq  i11 %indvar_flatten60, i11" [lenet_proj/lenet_support.cpp:83]   --->   Operation 51 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln83_1 = add i11 %indvar_flatten60, i11" [lenet_proj/lenet_support.cpp:83]   --->   Operation 52 'add' 'add_ln83_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %bb36, void" [lenet_proj/lenet_support.cpp:83]   --->   Operation 53 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln83 = add i5, i5 %oc" [lenet_proj/lenet_support.cpp:83]   --->   Operation 54 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.55ns)   --->   "%icmp_ln84 = icmp_eq  i8 %indvar_flatten33, i8" [lenet_proj/lenet_support.cpp:84]   --->   Operation 55 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln83)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.21ns)   --->   "%select_ln83_2 = select i1 %icmp_ln84, i5 %add_ln83, i5 %oc" [lenet_proj/lenet_support.cpp:83]   --->   Operation 56 'select' 'select_ln83_2' <Predicate = (!icmp_ln83)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %select_ln83_2" [lenet_proj/lenet_support.cpp:83]   --->   Operation 57 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64, i64 %zext_ln83" [lenet_proj/lenet_support.cpp:83]   --->   Operation 58 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%conv2_biases_load = load i4 %conv2_biases_addr" [lenet_proj/lenet_support.cpp:83]   --->   Operation 59 'load' 'conv2_biases_load' <Predicate = (!icmp_ln83)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i5 %select_ln83_2" [lenet_proj/lenet_support.cpp:83]   --->   Operation 60 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [lenet_proj/lenet_support.cpp:104]   --->   Operation 61 'ret' 'ret_ln104' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.13>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 63 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.02ns)   --->   "%select_ln83 = select i1 %icmp_ln84, i4, i4 %i" [lenet_proj/lenet_support.cpp:83]   --->   Operation 64 'select' 'select_ln83' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln83_1_v_cast = zext i5 %select_ln83_2" [lenet_proj/lenet_support.cpp:83]   --->   Operation 65 'zext' 'select_ln83_1_v_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (2.32ns)   --->   "%conv2_biases_load = load i4 %conv2_biases_addr" [lenet_proj/lenet_support.cpp:83]   --->   Operation 66 'load' 'conv2_biases_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_1)   --->   "%select_ln83_3 = select i1 %icmp_ln84, i13, i13 %add_ln100" [lenet_proj/lenet_support.cpp:83]   --->   Operation 67 'select' 'select_ln83_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln83 = xor i1 %icmp_ln84, i1" [lenet_proj/lenet_support.cpp:83]   --->   Operation 68 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.30ns)   --->   "%icmp_ln85 = icmp_eq  i4 %j, i4" [lenet_proj/lenet_support.cpp:85]   --->   Operation 69 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln85, i1 %xor_ln83" [lenet_proj/lenet_support.cpp:83]   --->   Operation 70 'and' 'and_ln83' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln84 = add i4, i4 %select_ln83" [lenet_proj/lenet_support.cpp:84]   --->   Operation 71 'add' 'add_ln84' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_84_2_VITIS_LOOP_85_3_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%or_ln84 = or i1 %and_ln83, i1 %icmp_ln84" [lenet_proj/lenet_support.cpp:84]   --->   Operation 73 'or' 'or_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln84 = select i1 %or_ln84, i4, i4 %j" [lenet_proj/lenet_support.cpp:84]   --->   Operation 74 'select' 'select_ln84' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln100_1_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %add_ln84, i9" [lenet_proj/lenet_support.cpp:100]   --->   Operation 75 'bitconcatenate' 'shl_ln100_1_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln100_2_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %add_ln84, i7" [lenet_proj/lenet_support.cpp:100]   --->   Operation 76 'bitconcatenate' 'shl_ln100_2_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i11 %shl_ln100_2_mid1" [lenet_proj/lenet_support.cpp:85]   --->   Operation 77 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.67ns)   --->   "%add_ln100_3 = add i13 %shl_ln100_1_mid1, i13 %zext_ln85_1" [lenet_proj/lenet_support.cpp:100]   --->   Operation 78 'add' 'add_ln100_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln84_1 = select i1 %and_ln83, i13 %add_ln100_3, i13 %select_ln83_3" [lenet_proj/lenet_support.cpp:84]   --->   Operation 79 'select' 'select_ln84_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i13 %select_ln84_1" [lenet_proj/lenet_support.cpp:84]   --->   Operation 80 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.02ns)   --->   "%select_ln84_2 = select i1 %and_ln83, i4 %add_ln84, i4 %select_ln83" [lenet_proj/lenet_support.cpp:84]   --->   Operation 81 'select' 'select_ln84_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [lenet_proj/lenet_support.cpp:87]   --->   Operation 82 'specloopname' 'specloopname_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.76ns)   --->   "%br_ln89 = br void %bb" [lenet_proj/lenet_support.cpp:89]   --->   Operation 83 'br' 'br_ln89' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.86>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i8, void %bb36, i8 %add_ln89_2, void %.split3" [lenet_proj/lenet_support.cpp:89]   --->   Operation 84 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%ic = phi i3, void %bb36, i3 %select_ln89_1, void %.split3" [lenet_proj/lenet_support.cpp:89]   --->   Operation 85 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6, void %bb36, i6 %select_ln90_3, void %.split3" [lenet_proj/lenet_support.cpp:90]   --->   Operation 86 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%ki = phi i3, void %bb36, i3 %select_ln90_1, void %.split3" [lenet_proj/lenet_support.cpp:90]   --->   Operation 87 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%kj = phi i3, void %bb36, i3 %add_ln91, void %.split3" [lenet_proj/lenet_support.cpp:91]   --->   Operation 88 'phi' 'kj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sum_6 = phi i32, void %bb36, i32 %sum_5, void %.split3"   --->   Operation 89 'phi' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i3 %ki" [lenet_proj/lenet_support.cpp:90]   --->   Operation 90 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.73ns)   --->   "%empty = add i4 %zext_ln90, i4 %select_ln84_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 91 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln89 = icmp_eq  i8 %indvar_flatten26, i8" [lenet_proj/lenet_support.cpp:89]   --->   Operation 93 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.91ns)   --->   "%add_ln89_2 = add i8 %indvar_flatten26, i8" [lenet_proj/lenet_support.cpp:89]   --->   Operation 94 'add' 'add_ln89_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split3, void %bb37" [lenet_proj/lenet_support.cpp:89]   --->   Operation 95 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.42ns)   --->   "%icmp_ln90 = icmp_eq  i6 %indvar_flatten, i6" [lenet_proj/lenet_support.cpp:90]   --->   Operation 96 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.98ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i3, i3 %ki" [lenet_proj/lenet_support.cpp:89]   --->   Operation 97 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_2)   --->   "%select_ln89_2 = select i1 %icmp_ln90, i4 %select_ln84_2, i4 %empty" [lenet_proj/lenet_support.cpp:89]   --->   Operation 98 'select' 'select_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%xor_ln89 = xor i1 %icmp_ln90, i1" [lenet_proj/lenet_support.cpp:89]   --->   Operation 99 'xor' 'xor_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.13ns)   --->   "%icmp_ln91 = icmp_eq  i3 %kj, i3" [lenet_proj/lenet_support.cpp:91]   --->   Operation 100 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %icmp_ln91, i1 %xor_ln89" [lenet_proj/lenet_support.cpp:89]   --->   Operation 101 'and' 'and_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.65ns)   --->   "%add_ln90 = add i3, i3 %select_ln89" [lenet_proj/lenet_support.cpp:90]   --->   Operation 102 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i3 %add_ln90" [lenet_proj/lenet_support.cpp:90]   --->   Operation 103 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.73ns)   --->   "%p_mid1 = add i4 %zext_ln90_1, i4 %select_ln84_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 104 'add' 'p_mid1' <Predicate = (!icmp_ln89)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln90_2 = select i1 %and_ln89, i4 %p_mid1, i4 %select_ln89_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 105 'select' 'select_ln90_2' <Predicate = (!icmp_ln89)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i4 %select_ln90_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 106 'zext' 'zext_ln90_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln92_1)   --->   "%mul_ln90 = mul i13, i13 %zext_ln90_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 107 'mul' 'mul_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (1.82ns)   --->   "%add_ln90_1 = add i6, i6 %indvar_flatten" [lenet_proj/lenet_support.cpp:90]   --->   Operation 108 'add' 'add_ln90_1' <Predicate = (!icmp_ln89)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln90)   --->   "%or_ln90 = or i1 %and_ln89, i1 %icmp_ln90" [lenet_proj/lenet_support.cpp:90]   --->   Operation 109 'or' 'or_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln90 = select i1 %or_ln90, i3, i3 %kj" [lenet_proj/lenet_support.cpp:90]   --->   Operation 110 'select' 'select_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.98ns)   --->   "%select_ln90_1 = select i1 %and_ln89, i3 %add_ln90, i3 %select_ln89" [lenet_proj/lenet_support.cpp:90]   --->   Operation 111 'select' 'select_ln90_1' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [2/3] (1.05ns) (grouped into DSP with root node add_ln92_1)   --->   "%mul_ln90 = mul i13, i13 %zext_ln90_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 112 'mul' 'mul_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.82>
ST_6 : Operation 113 [1/1] (1.65ns)   --->   "%add_ln89 = add i3, i3 %ic" [lenet_proj/lenet_support.cpp:89]   --->   Operation 113 'add' 'add_ln89' <Predicate = (!icmp_ln89 & icmp_ln90)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.98ns)   --->   "%select_ln89_1 = select i1 %icmp_ln90, i3 %add_ln89, i3 %ic" [lenet_proj/lenet_support.cpp:89]   --->   Operation 114 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i3 %select_ln90_1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 115 'zext' 'zext_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln90_1, i2" [lenet_proj/lenet_support.cpp:93]   --->   Operation 116 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i5 %tmp" [lenet_proj/lenet_support.cpp:93]   --->   Operation 117 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93 = add i63 %zext_ln93_1, i63 %zext_ln93" [lenet_proj/lenet_support.cpp:93]   --->   Operation 118 'add' 'add_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_1)   --->   "%mul_ln90 = mul i13, i13 %zext_ln90_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 119 'mul' 'mul_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_1)   --->   "%zext_ln90_3 = zext i13 %mul_ln90" [lenet_proj/lenet_support.cpp:90]   --->   Operation 120 'zext' 'zext_ln90_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i3 %select_ln90" [lenet_proj/lenet_support.cpp:93]   --->   Operation 121 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln93_1 = add i63 %zext_ln93_2, i63 %add_ln93" [lenet_proj/lenet_support.cpp:93]   --->   Operation 122 'add' 'add_ln93_1' <Predicate = (!icmp_ln89)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i63 %add_ln93_1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 123 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i57.i3, i57 %trunc_ln93, i3" [lenet_proj/lenet_support.cpp:93]   --->   Operation 124 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i63 %add_ln93_1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 125 'trunc' 'trunc_ln93_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i59.i1, i59 %trunc_ln93_1, i1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 126 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (3.41ns)   --->   "%sub_ln93 = sub i60 %p_shl_cast, i60 %p_shl2_cast" [lenet_proj/lenet_support.cpp:93]   --->   Operation 127 'sub' 'sub_ln93' <Predicate = (!icmp_ln89)> <Delay = 3.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = trunc i60 %sub_ln93" [lenet_proj/lenet_support.cpp:93]   --->   Operation 128 'trunc' 'trunc_ln93_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i3 %select_ln89_1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 129 'zext' 'zext_ln93_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.91ns)   --->   "%add_ln93_2 = add i8 %zext_ln93_3, i8 %trunc_ln93_2" [lenet_proj/lenet_support.cpp:93]   --->   Operation 130 'add' 'add_ln93_2' <Predicate = (!icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%kj_cast = zext i3 %select_ln90" [lenet_proj/lenet_support.cpp:90]   --->   Operation 131 'zext' 'kj_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln92 = add i4 %select_ln84, i4 %kj_cast" [lenet_proj/lenet_support.cpp:92]   --->   Operation 132 'add' 'add_ln92' <Predicate = (!icmp_ln89)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln92_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln92, i5" [lenet_proj/lenet_support.cpp:92]   --->   Operation 133 'bitconcatenate' 'shl_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i9 %shl_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 134 'zext' 'zext_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln92_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln92, i3" [lenet_proj/lenet_support.cpp:92]   --->   Operation 135 'bitconcatenate' 'shl_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i7 %shl_ln92_2" [lenet_proj/lenet_support.cpp:92]   --->   Operation 136 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.82ns)   --->   "%sub_ln92 = sub i10 %zext_ln92, i10 %zext_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 137 'sub' 'sub_ln92' <Predicate = (!icmp_ln89)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i10 %sub_ln92" [lenet_proj/lenet_support.cpp:92]   --->   Operation 138 'sext' 'sext_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 139 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln92_1 = add i14 %zext_ln90_3, i14 %sext_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 139 'add' 'add_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.40>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%add_ln92_1_mid2_v_v = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln89_1, i2" [lenet_proj/lenet_support.cpp:89]   --->   Operation 140 'bitconcatenate' 'add_ln92_1_mid2_v_v' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %add_ln92_1_mid2_v_v" [lenet_proj/lenet_support.cpp:89]   --->   Operation 141 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i64 %input_read, i64 %zext_ln89" [lenet_proj/lenet_support.cpp:89]   --->   Operation 142 'add' 'add_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 143 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln92_1 = add i14 %zext_ln90_3, i14 %sext_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 143 'add' 'add_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln92_2 = sext i14 %add_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 144 'sext' 'sext_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln92_2 = add i64 %sext_ln92_2, i64 %add_ln89_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 145 'add' 'add_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln92_2, i32, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 146 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i62 %trunc_ln8" [lenet_proj/lenet_support.cpp:92]   --->   Operation 147 'sext' 'sext_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln92" [lenet_proj/lenet_support.cpp:92]   --->   Operation 148 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 9.19>
ST_8 : Operation 149 [7/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 150 [1/1] (1.65ns)   --->   "%add_ln91 = add i3, i3 %select_ln90" [lenet_proj/lenet_support.cpp:91]   --->   Operation 150 'add' 'add_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (1.18ns)   --->   "%select_ln90_3 = select i1 %icmp_ln90, i6, i6 %add_ln90_1" [lenet_proj/lenet_support.cpp:90]   --->   Operation 151 'select' 'select_ln90_3' <Predicate = (!icmp_ln89)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 152 [6/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.19>
ST_10 : Operation 153 [5/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_148_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln93_2, i4" [lenet_proj/lenet_support.cpp:93]   --->   Operation 154 'bitconcatenate' 'tmp_148_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (1.54ns)   --->   "%add_ln93_3 = add i12 %select_ln83_1_v_cast, i12 %tmp_148_cast" [lenet_proj/lenet_support.cpp:93]   --->   Operation 155 'add' 'add_ln93_3' <Predicate = (!icmp_ln89)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln93_4 = zext i12 %add_ln93_3" [lenet_proj/lenet_support.cpp:93]   --->   Operation 156 'zext' 'zext_ln93_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%conv2_weights_addr = getelementptr i32 %conv2_weights, i64, i64 %zext_ln93_4" [lenet_proj/lenet_support.cpp:93]   --->   Operation 157 'getelementptr' 'conv2_weights_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 158 [4/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 158 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 159 [2/2] (3.25ns)   --->   "%weight = load i12 %conv2_weights_addr" [lenet_proj/lenet_support.cpp:93]   --->   Operation 159 'load' 'weight' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>

State 12 <SV = 11> <Delay = 9.19>
ST_12 : Operation 160 [3/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 160 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 161 [1/2] (3.25ns)   --->   "%weight = load i12 %conv2_weights_addr" [lenet_proj/lenet_support.cpp:93]   --->   Operation 161 'load' 'weight' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>

State 13 <SV = 12> <Delay = 9.19>
ST_13 : Operation 162 [2/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 162 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 9.19>
ST_14 : Operation 163 [1/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 9.19>
ST_15 : Operation 164 [1/1] (9.19ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_14, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:92]   --->   Operation 164 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%pixel = bitcast i32 %gmem_addr_14_read" [lenet_proj/lenet_support.cpp:92]   --->   Operation 165 'bitcast' 'pixel' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 166 [4/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 %weight" [lenet_proj/lenet_support.cpp:94]   --->   Operation 166 'fmul' 'mul' <Predicate = (!icmp_ln89)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 167 [3/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 %weight" [lenet_proj/lenet_support.cpp:94]   --->   Operation 167 'fmul' 'mul' <Predicate = (!icmp_ln89)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 168 [2/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 %weight" [lenet_proj/lenet_support.cpp:94]   --->   Operation 168 'fmul' 'mul' <Predicate = (!icmp_ln89)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 169 [1/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 %weight" [lenet_proj/lenet_support.cpp:94]   --->   Operation 169 'fmul' 'mul' <Predicate = (!icmp_ln89)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 170 [5/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_6, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 170 'fadd' 'sum_5' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 171 [4/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_6, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 171 'fadd' 'sum_5' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 172 [3/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_6, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 172 'fadd' 'sum_5' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 173 [2/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_6, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 173 'fadd' 'sum_5' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_str"   --->   Operation 174 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 175 'speclooptripcount' 'empty_66' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 176 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_5_VITIS_LOOP_91_6_str"   --->   Operation 177 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 178 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [lenet_proj/lenet_support.cpp:87]   --->   Operation 179 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 180 [1/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_6, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 180 'fadd' 'sum_5' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 25 <SV = 4> <Delay = 7.25>
ST_25 : Operation 182 [5/5] (7.25ns)   --->   "%sum = fadd i32 %sum_6, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 182 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %select_ln84, i4 %trunc_ln83, i2" [lenet_proj/lenet_support.cpp:100]   --->   Operation 183 'bitconcatenate' 'tmp4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i10 %tmp4" [lenet_proj/lenet_support.cpp:100]   --->   Operation 184 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_1 = add i64 %output_read, i64 %zext_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 185 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 186 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln100_2 = add i64 %zext_ln84, i64 %add_ln100_1" [lenet_proj/lenet_support.cpp:100]   --->   Operation 186 'add' 'add_ln100_2' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln100_2, i32, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 187 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i62 %trunc_ln" [lenet_proj/lenet_support.cpp:100]   --->   Operation 188 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 189 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln85 = add i4, i4 %select_ln84" [lenet_proj/lenet_support.cpp:85]   --->   Operation 190 'add' 'add_ln85' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 191 [1/1] (1.91ns)   --->   "%add_ln84_1 = add i8, i8 %indvar_flatten33" [lenet_proj/lenet_support.cpp:84]   --->   Operation 191 'add' 'add_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 192 [1/1] (1.24ns)   --->   "%select_ln84_3 = select i1 %icmp_ln84, i8, i8 %add_ln84_1" [lenet_proj/lenet_support.cpp:84]   --->   Operation 192 'select' 'select_ln84_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 5> <Delay = 9.19>
ST_26 : Operation 193 [4/5] (7.25ns)   --->   "%sum = fadd i32 %sum_6, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 193 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (9.19ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 194 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 6> <Delay = 7.25>
ST_27 : Operation 195 [3/5] (7.25ns)   --->   "%sum = fadd i32 %sum_6, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 195 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 7> <Delay = 7.25>
ST_28 : Operation 196 [2/5] (7.25ns)   --->   "%sum = fadd i32 %sum_6, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 196 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 8> <Delay = 7.25>
ST_29 : Operation 197 [1/5] (7.25ns)   --->   "%sum = fadd i32 %sum_6, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 197 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 9> <Delay = 5.43>
ST_30 : Operation 198 [2/2] (5.43ns)   --->   "%tmp_48 = fcmp_ogt  i32 %sum, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 198 'fcmp' 'tmp_48' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 10> <Delay = 6.40>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln100 = bitcast i32 %sum" [lenet_proj/lenet_support.cpp:100]   --->   Operation 199 'bitcast' 'bitcast_ln100' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln100, i32, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 200 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %bitcast_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 201 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (1.55ns)   --->   "%icmp_ln100 = icmp_ne  i8 %tmp_s, i8" [lenet_proj/lenet_support.cpp:100]   --->   Operation 202 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 203 [1/1] (2.44ns)   --->   "%icmp_ln100_1 = icmp_eq  i23 %trunc_ln100, i23" [lenet_proj/lenet_support.cpp:100]   --->   Operation 203 'icmp' 'icmp_ln100_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln100)   --->   "%or_ln100 = or i1 %icmp_ln100_1, i1 %icmp_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 204 'or' 'or_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 205 [1/2] (5.43ns)   --->   "%tmp_48 = fcmp_ogt  i32 %sum, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 205 'fcmp' 'tmp_48' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln100)   --->   "%and_ln100 = and i1 %or_ln100, i1 %tmp_48" [lenet_proj/lenet_support.cpp:100]   --->   Operation 206 'and' 'and_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 207 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln100 = select i1 %and_ln100, i32 %bitcast_ln100, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 207 'select' 'select_ln100' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 11> <Delay = 9.19>
ST_32 : Operation 208 [1/1] (9.19ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr, i32 %select_ln100, i4, i1 %gmem_addr_req" [lenet_proj/lenet_support.cpp:100]   --->   Operation 208 'write' 'write_ln100' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 12> <Delay = 9.19>
ST_33 : Operation 209 [5/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 209 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 13> <Delay = 9.19>
ST_34 : Operation 210 [4/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 210 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 14> <Delay = 9.19>
ST_35 : Operation 211 [3/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 211 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 15> <Delay = 9.19>
ST_36 : Operation 212 [2/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 212 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 16> <Delay = 9.19>
ST_37 : Operation 213 [1/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 213 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 214 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.6ns, clock uncertainty: 3.4ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten60', lenet_proj/lenet_support.cpp:83) with incoming values : ('add_ln83_1', lenet_proj/lenet_support.cpp:83) [13]  (1.77 ns)

 <State 2>: 5.32ns
The critical path consists of the following:
	'phi' operation ('oc', lenet_proj/lenet_support.cpp:83) with incoming values : ('select_ln83_2', lenet_proj/lenet_support.cpp:83) [14]  (0 ns)
	'add' operation ('add_ln83', lenet_proj/lenet_support.cpp:83) [26]  (1.78 ns)
	'select' operation ('select_ln83_2', lenet_proj/lenet_support.cpp:83) [31]  (1.22 ns)
	'getelementptr' operation ('conv2_biases_addr', lenet_proj/lenet_support.cpp:83) [34]  (0 ns)
	'load' operation ('conv2_biases_load', lenet_proj/lenet_support.cpp:83) on array 'conv2_biases' [35]  (2.32 ns)

 <State 3>: 5.14ns
The critical path consists of the following:
	'select' operation ('select_ln83', lenet_proj/lenet_support.cpp:83) [30]  (1.02 ns)
	'add' operation ('add_ln84', lenet_proj/lenet_support.cpp:84) [41]  (1.74 ns)
	'add' operation ('add_ln100_3', lenet_proj/lenet_support.cpp:100) [48]  (1.68 ns)
	'select' operation ('select_ln84_1', lenet_proj/lenet_support.cpp:84) [49]  (0.7 ns)

 <State 4>: 7.87ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', lenet_proj/lenet_support.cpp:90) with incoming values : ('select_ln90_3', lenet_proj/lenet_support.cpp:90) [57]  (0 ns)
	'icmp' operation ('icmp_ln90', lenet_proj/lenet_support.cpp:90) [71]  (1.43 ns)
	'select' operation ('select_ln89', lenet_proj/lenet_support.cpp:89) [72]  (0.98 ns)
	'add' operation ('add_ln90', lenet_proj/lenet_support.cpp:90) [82]  (1.65 ns)
	'add' operation ('p_mid1', lenet_proj/lenet_support.cpp:90) [92]  (1.74 ns)
	'select' operation ('select_ln90_2', lenet_proj/lenet_support.cpp:90) [93]  (1.02 ns)
	'mul' operation of DSP[121] ('mul_ln90', lenet_proj/lenet_support.cpp:90) [95]  (1.05 ns)

 <State 5>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[121] ('mul_ln90', lenet_proj/lenet_support.cpp:90) [95]  (1.05 ns)

 <State 6>: 8.82ns
The critical path consists of the following:
	'add' operation ('add_ln93', lenet_proj/lenet_support.cpp:93) [90]  (0 ns)
	'add' operation ('add_ln93_1', lenet_proj/lenet_support.cpp:93) [99]  (3.49 ns)
	'sub' operation ('sub_ln93', lenet_proj/lenet_support.cpp:93) [104]  (3.42 ns)
	'add' operation ('add_ln93_2', lenet_proj/lenet_support.cpp:93) [107]  (1.92 ns)

 <State 7>: 7.41ns
The critical path consists of the following:
	'add' operation of DSP[121] ('add_ln92_1', lenet_proj/lenet_support.cpp:92) [121]  (2.1 ns)
	'add' operation ('add_ln92_2', lenet_proj/lenet_support.cpp:92) [123]  (5.31 ns)

 <State 8>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:92) [127]  (9.2 ns)

 <State 9>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:92) [127]  (9.2 ns)

 <State 10>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:92) [127]  (9.2 ns)

 <State 11>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:92) [127]  (9.2 ns)

 <State 12>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:92) [127]  (9.2 ns)

 <State 13>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:92) [127]  (9.2 ns)

 <State 14>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:92) [127]  (9.2 ns)

 <State 15>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:92) [128]  (9.2 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_proj/lenet_support.cpp:94) [131]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_proj/lenet_support.cpp:94) [131]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_proj/lenet_support.cpp:94) [131]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_proj/lenet_support.cpp:94) [131]  (5.7 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', lenet_proj/lenet_support.cpp:94) [132]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', lenet_proj/lenet_support.cpp:94) [132]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', lenet_proj/lenet_support.cpp:94) [132]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', lenet_proj/lenet_support.cpp:94) [132]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', lenet_proj/lenet_support.cpp:94) [132]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support.cpp:99) [138]  (7.26 ns)

 <State 26>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:100) [155]  (9.2 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support.cpp:99) [138]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support.cpp:99) [138]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support.cpp:99) [138]  (7.26 ns)

 <State 30>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_48', lenet_proj/lenet_support.cpp:100) [145]  (5.43 ns)

 <State 31>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_48', lenet_proj/lenet_support.cpp:100) [145]  (5.43 ns)
	'and' operation ('and_ln100', lenet_proj/lenet_support.cpp:100) [146]  (0 ns)
	'select' operation ('select_ln100', lenet_proj/lenet_support.cpp:100) [151]  (0.978 ns)

 <State 32>: 9.2ns
The critical path consists of the following:
	bus write on port 'gmem' (lenet_proj/lenet_support.cpp:100) [156]  (9.2 ns)

 <State 33>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:100) [157]  (9.2 ns)

 <State 34>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:100) [157]  (9.2 ns)

 <State 35>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:100) [157]  (9.2 ns)

 <State 36>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:100) [157]  (9.2 ns)

 <State 37>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:100) [157]  (9.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
