
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xxd_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400a98 <.init>:
  400a98:	stp	x29, x30, [sp, #-16]!
  400a9c:	mov	x29, sp
  400aa0:	bl	400cd0 <ferror@plt+0x60>
  400aa4:	ldp	x29, x30, [sp], #16
  400aa8:	ret

Disassembly of section .plt:

0000000000400ab0 <strtoul@plt-0x20>:
  400ab0:	stp	x16, x30, [sp, #-16]!
  400ab4:	adrp	x16, 413000 <ferror@plt+0x12390>
  400ab8:	ldr	x17, [x16, #4088]
  400abc:	add	x16, x16, #0xff8
  400ac0:	br	x17
  400ac4:	nop
  400ac8:	nop
  400acc:	nop

0000000000400ad0 <strtoul@plt>:
  400ad0:	adrp	x16, 414000 <ferror@plt+0x13390>
  400ad4:	ldr	x17, [x16]
  400ad8:	add	x16, x16, #0x0
  400adc:	br	x17

0000000000400ae0 <fputs@plt>:
  400ae0:	adrp	x16, 414000 <ferror@plt+0x13390>
  400ae4:	ldr	x17, [x16, #8]
  400ae8:	add	x16, x16, #0x8
  400aec:	br	x17

0000000000400af0 <exit@plt>:
  400af0:	adrp	x16, 414000 <ferror@plt+0x13390>
  400af4:	ldr	x17, [x16, #16]
  400af8:	add	x16, x16, #0x10
  400afc:	br	x17

0000000000400b00 <perror@plt>:
  400b00:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b04:	ldr	x17, [x16, #24]
  400b08:	add	x16, x16, #0x18
  400b0c:	br	x17

0000000000400b10 <ftell@plt>:
  400b10:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b14:	ldr	x17, [x16, #32]
  400b18:	add	x16, x16, #0x20
  400b1c:	br	x17

0000000000400b20 <sprintf@plt>:
  400b20:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b24:	ldr	x17, [x16, #40]
  400b28:	add	x16, x16, #0x28
  400b2c:	br	x17

0000000000400b30 <putc@plt>:
  400b30:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b34:	ldr	x17, [x16, #48]
  400b38:	add	x16, x16, #0x30
  400b3c:	br	x17

0000000000400b40 <fclose@plt>:
  400b40:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b44:	ldr	x17, [x16, #56]
  400b48:	add	x16, x16, #0x38
  400b4c:	br	x17

0000000000400b50 <fopen@plt>:
  400b50:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b54:	ldr	x17, [x16, #64]
  400b58:	add	x16, x16, #0x40
  400b5c:	br	x17

0000000000400b60 <toupper@plt>:
  400b60:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b64:	ldr	x17, [x16, #72]
  400b68:	add	x16, x16, #0x48
  400b6c:	br	x17

0000000000400b70 <open@plt>:
  400b70:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b74:	ldr	x17, [x16, #80]
  400b78:	add	x16, x16, #0x50
  400b7c:	br	x17

0000000000400b80 <strncmp@plt>:
  400b80:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b84:	ldr	x17, [x16, #88]
  400b88:	add	x16, x16, #0x58
  400b8c:	br	x17

0000000000400b90 <__libc_start_main@plt>:
  400b90:	adrp	x16, 414000 <ferror@plt+0x13390>
  400b94:	ldr	x17, [x16, #96]
  400b98:	add	x16, x16, #0x60
  400b9c:	br	x17

0000000000400ba0 <fdopen@plt>:
  400ba0:	adrp	x16, 414000 <ferror@plt+0x13390>
  400ba4:	ldr	x17, [x16, #104]
  400ba8:	add	x16, x16, #0x68
  400bac:	br	x17

0000000000400bb0 <rewind@plt>:
  400bb0:	adrp	x16, 414000 <ferror@plt+0x13390>
  400bb4:	ldr	x17, [x16, #112]
  400bb8:	add	x16, x16, #0x70
  400bbc:	br	x17

0000000000400bc0 <getc@plt>:
  400bc0:	adrp	x16, 414000 <ferror@plt+0x13390>
  400bc4:	ldr	x17, [x16, #120]
  400bc8:	add	x16, x16, #0x78
  400bcc:	br	x17

0000000000400bd0 <__gmon_start__@plt>:
  400bd0:	adrp	x16, 414000 <ferror@plt+0x13390>
  400bd4:	ldr	x17, [x16, #128]
  400bd8:	add	x16, x16, #0x80
  400bdc:	br	x17

0000000000400be0 <fseek@plt>:
  400be0:	adrp	x16, 414000 <ferror@plt+0x13390>
  400be4:	ldr	x17, [x16, #136]
  400be8:	add	x16, x16, #0x88
  400bec:	br	x17

0000000000400bf0 <abort@plt>:
  400bf0:	adrp	x16, 414000 <ferror@plt+0x13390>
  400bf4:	ldr	x17, [x16, #144]
  400bf8:	add	x16, x16, #0x90
  400bfc:	br	x17

0000000000400c00 <strcmp@plt>:
  400c00:	adrp	x16, 414000 <ferror@plt+0x13390>
  400c04:	ldr	x17, [x16, #152]
  400c08:	add	x16, x16, #0x98
  400c0c:	br	x17

0000000000400c10 <__ctype_b_loc@plt>:
  400c10:	adrp	x16, 414000 <ferror@plt+0x13390>
  400c14:	ldr	x17, [x16, #160]
  400c18:	add	x16, x16, #0xa0
  400c1c:	br	x17

0000000000400c20 <strtol@plt>:
  400c20:	adrp	x16, 414000 <ferror@plt+0x13390>
  400c24:	ldr	x17, [x16, #168]
  400c28:	add	x16, x16, #0xa8
  400c2c:	br	x17

0000000000400c30 <fwrite@plt>:
  400c30:	adrp	x16, 414000 <ferror@plt+0x13390>
  400c34:	ldr	x17, [x16, #176]
  400c38:	add	x16, x16, #0xb0
  400c3c:	br	x17

0000000000400c40 <fflush@plt>:
  400c40:	adrp	x16, 414000 <ferror@plt+0x13390>
  400c44:	ldr	x17, [x16, #184]
  400c48:	add	x16, x16, #0xb8
  400c4c:	br	x17

0000000000400c50 <strcpy@plt>:
  400c50:	adrp	x16, 414000 <ferror@plt+0x13390>
  400c54:	ldr	x17, [x16, #192]
  400c58:	add	x16, x16, #0xc0
  400c5c:	br	x17

0000000000400c60 <fprintf@plt>:
  400c60:	adrp	x16, 414000 <ferror@plt+0x13390>
  400c64:	ldr	x17, [x16, #200]
  400c68:	add	x16, x16, #0xc8
  400c6c:	br	x17

0000000000400c70 <ferror@plt>:
  400c70:	adrp	x16, 414000 <ferror@plt+0x13390>
  400c74:	ldr	x17, [x16, #208]
  400c78:	add	x16, x16, #0xd0
  400c7c:	br	x17

Disassembly of section .text:

0000000000400c80 <.text>:
  400c80:	mov	x29, #0x0                   	// #0
  400c84:	mov	x30, #0x0                   	// #0
  400c88:	mov	x5, x0
  400c8c:	ldr	x1, [sp]
  400c90:	add	x2, sp, #0x8
  400c94:	mov	x6, sp
  400c98:	movz	x0, #0x0, lsl #48
  400c9c:	movk	x0, #0x0, lsl #32
  400ca0:	movk	x0, #0x40, lsl #16
  400ca4:	movk	x0, #0x1760
  400ca8:	movz	x3, #0x0, lsl #48
  400cac:	movk	x3, #0x0, lsl #32
  400cb0:	movk	x3, #0x40, lsl #16
  400cb4:	movk	x3, #0x31b0
  400cb8:	movz	x4, #0x0, lsl #48
  400cbc:	movk	x4, #0x0, lsl #32
  400cc0:	movk	x4, #0x40, lsl #16
  400cc4:	movk	x4, #0x3230
  400cc8:	bl	400b90 <__libc_start_main@plt>
  400ccc:	bl	400bf0 <abort@plt>
  400cd0:	adrp	x0, 413000 <ferror@plt+0x12390>
  400cd4:	ldr	x0, [x0, #4064]
  400cd8:	cbz	x0, 400ce0 <ferror@plt+0x70>
  400cdc:	b	400bd0 <__gmon_start__@plt>
  400ce0:	ret
  400ce4:	stp	x29, x30, [sp, #-32]!
  400ce8:	mov	x29, sp
  400cec:	adrp	x0, 414000 <ferror@plt+0x13390>
  400cf0:	add	x0, x0, #0x200
  400cf4:	str	x0, [sp, #24]
  400cf8:	ldr	x0, [sp, #24]
  400cfc:	str	x0, [sp, #24]
  400d00:	ldr	x1, [sp, #24]
  400d04:	adrp	x0, 414000 <ferror@plt+0x13390>
  400d08:	add	x0, x0, #0x200
  400d0c:	cmp	x1, x0
  400d10:	b.eq	400d4c <ferror@plt+0xdc>  // b.none
  400d14:	adrp	x0, 403000 <ferror@plt+0x2390>
  400d18:	add	x0, x0, #0x250
  400d1c:	ldr	x0, [x0]
  400d20:	str	x0, [sp, #16]
  400d24:	ldr	x0, [sp, #16]
  400d28:	str	x0, [sp, #16]
  400d2c:	ldr	x0, [sp, #16]
  400d30:	cmp	x0, #0x0
  400d34:	b.eq	400d50 <ferror@plt+0xe0>  // b.none
  400d38:	ldr	x1, [sp, #16]
  400d3c:	adrp	x0, 414000 <ferror@plt+0x13390>
  400d40:	add	x0, x0, #0x200
  400d44:	blr	x1
  400d48:	b	400d50 <ferror@plt+0xe0>
  400d4c:	nop
  400d50:	ldp	x29, x30, [sp], #32
  400d54:	ret
  400d58:	stp	x29, x30, [sp, #-48]!
  400d5c:	mov	x29, sp
  400d60:	adrp	x0, 414000 <ferror@plt+0x13390>
  400d64:	add	x0, x0, #0x200
  400d68:	str	x0, [sp, #40]
  400d6c:	ldr	x0, [sp, #40]
  400d70:	str	x0, [sp, #40]
  400d74:	ldr	x1, [sp, #40]
  400d78:	adrp	x0, 414000 <ferror@plt+0x13390>
  400d7c:	add	x0, x0, #0x200
  400d80:	sub	x0, x1, x0
  400d84:	asr	x0, x0, #3
  400d88:	lsr	x1, x0, #63
  400d8c:	add	x0, x1, x0
  400d90:	asr	x0, x0, #1
  400d94:	str	x0, [sp, #32]
  400d98:	ldr	x0, [sp, #32]
  400d9c:	cmp	x0, #0x0
  400da0:	b.eq	400de0 <ferror@plt+0x170>  // b.none
  400da4:	adrp	x0, 403000 <ferror@plt+0x2390>
  400da8:	add	x0, x0, #0x258
  400dac:	ldr	x0, [x0]
  400db0:	str	x0, [sp, #24]
  400db4:	ldr	x0, [sp, #24]
  400db8:	str	x0, [sp, #24]
  400dbc:	ldr	x0, [sp, #24]
  400dc0:	cmp	x0, #0x0
  400dc4:	b.eq	400de4 <ferror@plt+0x174>  // b.none
  400dc8:	ldr	x2, [sp, #24]
  400dcc:	ldr	x1, [sp, #32]
  400dd0:	adrp	x0, 414000 <ferror@plt+0x13390>
  400dd4:	add	x0, x0, #0x200
  400dd8:	blr	x2
  400ddc:	b	400de4 <ferror@plt+0x174>
  400de0:	nop
  400de4:	ldp	x29, x30, [sp], #48
  400de8:	ret
  400dec:	stp	x29, x30, [sp, #-16]!
  400df0:	mov	x29, sp
  400df4:	adrp	x0, 414000 <ferror@plt+0x13390>
  400df8:	add	x0, x0, #0x218
  400dfc:	ldrb	w0, [x0]
  400e00:	and	x0, x0, #0xff
  400e04:	cmp	x0, #0x0
  400e08:	b.ne	400e24 <ferror@plt+0x1b4>  // b.any
  400e0c:	bl	400ce4 <ferror@plt+0x74>
  400e10:	adrp	x0, 414000 <ferror@plt+0x13390>
  400e14:	add	x0, x0, #0x218
  400e18:	mov	w1, #0x1                   	// #1
  400e1c:	strb	w1, [x0]
  400e20:	b	400e28 <ferror@plt+0x1b8>
  400e24:	nop
  400e28:	ldp	x29, x30, [sp], #16
  400e2c:	ret
  400e30:	stp	x29, x30, [sp, #-16]!
  400e34:	mov	x29, sp
  400e38:	bl	400d58 <ferror@plt+0xe8>
  400e3c:	nop
  400e40:	ldp	x29, x30, [sp], #16
  400e44:	ret
  400e48:	stp	x29, x30, [sp, #-16]!
  400e4c:	mov	x29, sp
  400e50:	adrp	x0, 414000 <ferror@plt+0x13390>
  400e54:	add	x0, x0, #0x200
  400e58:	ldr	x3, [x0]
  400e5c:	adrp	x0, 414000 <ferror@plt+0x13390>
  400e60:	add	x0, x0, #0x228
  400e64:	ldr	x0, [x0]
  400e68:	mov	x2, x0
  400e6c:	adrp	x0, 403000 <ferror@plt+0x2390>
  400e70:	add	x1, x0, #0x260
  400e74:	mov	x0, x3
  400e78:	bl	400c60 <fprintf@plt>
  400e7c:	adrp	x0, 414000 <ferror@plt+0x13390>
  400e80:	add	x0, x0, #0x200
  400e84:	ldr	x3, [x0]
  400e88:	adrp	x0, 414000 <ferror@plt+0x13390>
  400e8c:	add	x0, x0, #0x228
  400e90:	ldr	x0, [x0]
  400e94:	mov	x2, x0
  400e98:	adrp	x0, 403000 <ferror@plt+0x2390>
  400e9c:	add	x1, x0, #0x290
  400ea0:	mov	x0, x3
  400ea4:	bl	400c60 <fprintf@plt>
  400ea8:	adrp	x0, 414000 <ferror@plt+0x13390>
  400eac:	add	x0, x0, #0x200
  400eb0:	ldr	x0, [x0]
  400eb4:	mov	x3, x0
  400eb8:	mov	x2, #0x9                   	// #9
  400ebc:	mov	x1, #0x1                   	// #1
  400ec0:	adrp	x0, 403000 <ferror@plt+0x2390>
  400ec4:	add	x0, x0, #0x2d8
  400ec8:	bl	400c30 <fwrite@plt>
  400ecc:	adrp	x0, 414000 <ferror@plt+0x13390>
  400ed0:	add	x0, x0, #0x200
  400ed4:	ldr	x0, [x0]
  400ed8:	mov	x3, x0
  400edc:	mov	x2, #0x4f                  	// #79
  400ee0:	mov	x1, #0x1                   	// #1
  400ee4:	adrp	x0, 403000 <ferror@plt+0x2390>
  400ee8:	add	x0, x0, #0x2e8
  400eec:	bl	400c30 <fwrite@plt>
  400ef0:	adrp	x0, 414000 <ferror@plt+0x13390>
  400ef4:	add	x0, x0, #0x200
  400ef8:	ldr	x0, [x0]
  400efc:	mov	x3, x0
  400f00:	mov	x2, #0x4e                  	// #78
  400f04:	mov	x1, #0x1                   	// #1
  400f08:	adrp	x0, 403000 <ferror@plt+0x2390>
  400f0c:	add	x0, x0, #0x338
  400f10:	bl	400c30 <fwrite@plt>
  400f14:	adrp	x0, 414000 <ferror@plt+0x13390>
  400f18:	add	x0, x0, #0x200
  400f1c:	ldr	x0, [x0]
  400f20:	mov	x3, x0
  400f24:	mov	x2, #0x48                  	// #72
  400f28:	mov	x1, #0x1                   	// #1
  400f2c:	adrp	x0, 403000 <ferror@plt+0x2390>
  400f30:	add	x0, x0, #0x388
  400f34:	bl	400c30 <fwrite@plt>
  400f38:	adrp	x0, 414000 <ferror@plt+0x13390>
  400f3c:	add	x0, x0, #0x200
  400f40:	ldr	x0, [x0]
  400f44:	mov	x3, x0
  400f48:	mov	x2, #0x4d                  	// #77
  400f4c:	mov	x1, #0x1                   	// #1
  400f50:	adrp	x0, 403000 <ferror@plt+0x2390>
  400f54:	add	x0, x0, #0x3d8
  400f58:	bl	400c30 <fwrite@plt>
  400f5c:	adrp	x0, 414000 <ferror@plt+0x13390>
  400f60:	add	x0, x0, #0x200
  400f64:	ldr	x0, [x0]
  400f68:	mov	x3, x0
  400f6c:	mov	x2, #0x3a                  	// #58
  400f70:	mov	x1, #0x1                   	// #1
  400f74:	adrp	x0, 403000 <ferror@plt+0x2390>
  400f78:	add	x0, x0, #0x428
  400f7c:	bl	400c30 <fwrite@plt>
  400f80:	adrp	x0, 414000 <ferror@plt+0x13390>
  400f84:	add	x0, x0, #0x200
  400f88:	ldr	x0, [x0]
  400f8c:	mov	x3, x0
  400f90:	mov	x2, #0x42                  	// #66
  400f94:	mov	x1, #0x1                   	// #1
  400f98:	adrp	x0, 403000 <ferror@plt+0x2390>
  400f9c:	add	x0, x0, #0x468
  400fa0:	bl	400c30 <fwrite@plt>
  400fa4:	adrp	x0, 414000 <ferror@plt+0x13390>
  400fa8:	add	x0, x0, #0x200
  400fac:	ldr	x0, [x0]
  400fb0:	mov	x3, x0
  400fb4:	mov	x2, #0x50                  	// #80
  400fb8:	mov	x1, #0x1                   	// #1
  400fbc:	adrp	x0, 403000 <ferror@plt+0x2390>
  400fc0:	add	x0, x0, #0x4b0
  400fc4:	bl	400c30 <fwrite@plt>
  400fc8:	adrp	x0, 414000 <ferror@plt+0x13390>
  400fcc:	add	x0, x0, #0x200
  400fd0:	ldr	x0, [x0]
  400fd4:	mov	x3, x0
  400fd8:	mov	x2, #0x24                  	// #36
  400fdc:	mov	x1, #0x1                   	// #1
  400fe0:	adrp	x0, 403000 <ferror@plt+0x2390>
  400fe4:	add	x0, x0, #0x508
  400fe8:	bl	400c30 <fwrite@plt>
  400fec:	adrp	x0, 414000 <ferror@plt+0x13390>
  400ff0:	add	x0, x0, #0x200
  400ff4:	ldr	x0, [x0]
  400ff8:	mov	x3, x0
  400ffc:	mov	x2, #0x30                  	// #48
  401000:	mov	x1, #0x1                   	// #1
  401004:	adrp	x0, 403000 <ferror@plt+0x2390>
  401008:	add	x0, x0, #0x530
  40100c:	bl	400c30 <fwrite@plt>
  401010:	adrp	x0, 414000 <ferror@plt+0x13390>
  401014:	add	x0, x0, #0x200
  401018:	ldr	x0, [x0]
  40101c:	mov	x3, x0
  401020:	mov	x2, #0x29                  	// #41
  401024:	mov	x1, #0x1                   	// #1
  401028:	adrp	x0, 403000 <ferror@plt+0x2390>
  40102c:	add	x0, x0, #0x568
  401030:	bl	400c30 <fwrite@plt>
  401034:	adrp	x0, 414000 <ferror@plt+0x13390>
  401038:	add	x0, x0, #0x200
  40103c:	ldr	x0, [x0]
  401040:	mov	x3, x0
  401044:	mov	x2, #0x3a                  	// #58
  401048:	mov	x1, #0x1                   	// #1
  40104c:	adrp	x0, 403000 <ferror@plt+0x2390>
  401050:	add	x0, x0, #0x598
  401054:	bl	400c30 <fwrite@plt>
  401058:	adrp	x0, 414000 <ferror@plt+0x13390>
  40105c:	add	x0, x0, #0x200
  401060:	ldr	x0, [x0]
  401064:	mov	x3, x0
  401068:	mov	x2, #0x3a                  	// #58
  40106c:	mov	x1, #0x1                   	// #1
  401070:	adrp	x0, 403000 <ferror@plt+0x2390>
  401074:	add	x0, x0, #0x5d8
  401078:	bl	400c30 <fwrite@plt>
  40107c:	adrp	x0, 414000 <ferror@plt+0x13390>
  401080:	add	x0, x0, #0x200
  401084:	ldr	x0, [x0]
  401088:	mov	x3, x0
  40108c:	mov	x2, #0x4b                  	// #75
  401090:	mov	x1, #0x1                   	// #1
  401094:	adrp	x0, 403000 <ferror@plt+0x2390>
  401098:	add	x0, x0, #0x618
  40109c:	bl	400c30 <fwrite@plt>
  4010a0:	adrp	x0, 414000 <ferror@plt+0x13390>
  4010a4:	add	x0, x0, #0x200
  4010a8:	ldr	x0, [x0]
  4010ac:	mov	x3, x0
  4010b0:	mov	x2, #0x4c                  	// #76
  4010b4:	mov	x1, #0x1                   	// #1
  4010b8:	adrp	x0, 403000 <ferror@plt+0x2390>
  4010bc:	add	x0, x0, #0x668
  4010c0:	bl	400c30 <fwrite@plt>
  4010c4:	adrp	x0, 414000 <ferror@plt+0x13390>
  4010c8:	add	x0, x0, #0x200
  4010cc:	ldr	x4, [x0]
  4010d0:	adrp	x0, 403000 <ferror@plt+0x2390>
  4010d4:	add	x3, x0, #0x6b8
  4010d8:	adrp	x0, 403000 <ferror@plt+0x2390>
  4010dc:	add	x2, x0, #0x6c8
  4010e0:	adrp	x0, 403000 <ferror@plt+0x2390>
  4010e4:	add	x1, x0, #0x6d0
  4010e8:	mov	x0, x4
  4010ec:	bl	400c60 <fprintf@plt>
  4010f0:	adrp	x0, 414000 <ferror@plt+0x13390>
  4010f4:	add	x0, x0, #0x200
  4010f8:	ldr	x0, [x0]
  4010fc:	mov	x3, x0
  401100:	mov	x2, #0x2c                  	// #44
  401104:	mov	x1, #0x1                   	// #1
  401108:	adrp	x0, 403000 <ferror@plt+0x2390>
  40110c:	add	x0, x0, #0x710
  401110:	bl	400c30 <fwrite@plt>
  401114:	adrp	x0, 414000 <ferror@plt+0x13390>
  401118:	add	x0, x0, #0x200
  40111c:	ldr	x4, [x0]
  401120:	adrp	x0, 414000 <ferror@plt+0x13390>
  401124:	add	x3, x0, #0x220
  401128:	adrp	x0, 414000 <ferror@plt+0x13390>
  40112c:	add	x2, x0, #0xe8
  401130:	adrp	x0, 403000 <ferror@plt+0x2390>
  401134:	add	x1, x0, #0x740
  401138:	mov	x0, x4
  40113c:	bl	400c60 <fprintf@plt>
  401140:	mov	w0, #0x1                   	// #1
  401144:	bl	400af0 <exit@plt>
  401148:	stp	x29, x30, [sp, #-32]!
  40114c:	mov	x29, sp
  401150:	str	w0, [sp, #28]
  401154:	adrp	x0, 414000 <ferror@plt+0x13390>
  401158:	add	x0, x0, #0x200
  40115c:	ldr	x3, [x0]
  401160:	adrp	x0, 414000 <ferror@plt+0x13390>
  401164:	add	x0, x0, #0x228
  401168:	ldr	x0, [x0]
  40116c:	mov	x2, x0
  401170:	adrp	x0, 403000 <ferror@plt+0x2390>
  401174:	add	x1, x0, #0x768
  401178:	mov	x0, x3
  40117c:	bl	400c60 <fprintf@plt>
  401180:	mov	x0, #0x0                   	// #0
  401184:	bl	400b00 <perror@plt>
  401188:	ldr	w0, [sp, #28]
  40118c:	bl	400af0 <exit@plt>
  401190:	stp	x29, x30, [sp, #-112]!
  401194:	mov	x29, sp
  401198:	str	x0, [sp, #56]
  40119c:	str	x1, [sp, #48]
  4011a0:	str	x2, [sp, #40]
  4011a4:	str	w3, [sp, #36]
  4011a8:	str	w4, [sp, #32]
  4011ac:	str	x5, [sp, #24]
  4011b0:	mov	w0, #0x1                   	// #1
  4011b4:	str	w0, [sp, #108]
  4011b8:	mov	w0, #0xffffffff            	// #-1
  4011bc:	str	w0, [sp, #104]
  4011c0:	str	wzr, [sp, #100]
  4011c4:	ldr	w0, [sp, #36]
  4011c8:	str	w0, [sp, #96]
  4011cc:	str	xzr, [sp, #88]
  4011d0:	str	xzr, [sp, #80]
  4011d4:	ldr	x0, [sp, #56]
  4011d8:	bl	400bb0 <rewind@plt>
  4011dc:	b	401574 <ferror@plt+0x904>
  4011e0:	ldr	w0, [sp, #76]
  4011e4:	cmp	w0, #0xd
  4011e8:	b.ne	4011f0 <ferror@plt+0x580>  // b.any
  4011ec:	b	401574 <ferror@plt+0x904>
  4011f0:	ldr	w0, [sp, #32]
  4011f4:	cmp	w0, #0x1
  4011f8:	b.ne	401224 <ferror@plt+0x5b4>  // b.any
  4011fc:	ldr	w0, [sp, #76]
  401200:	cmp	w0, #0x20
  401204:	b.eq	401574 <ferror@plt+0x904>  // b.none
  401208:	ldr	w0, [sp, #76]
  40120c:	cmp	w0, #0xa
  401210:	b.eq	401574 <ferror@plt+0x904>  // b.none
  401214:	ldr	w0, [sp, #76]
  401218:	cmp	w0, #0x9
  40121c:	b.ne	401224 <ferror@plt+0x5b4>  // b.any
  401220:	b	401574 <ferror@plt+0x904>
  401224:	ldr	w0, [sp, #100]
  401228:	str	w0, [sp, #72]
  40122c:	ldr	w0, [sp, #104]
  401230:	str	w0, [sp, #100]
  401234:	ldr	w0, [sp, #76]
  401238:	cmp	w0, #0x2f
  40123c:	b.le	40125c <ferror@plt+0x5ec>
  401240:	ldr	w0, [sp, #76]
  401244:	cmp	w0, #0x39
  401248:	b.gt	40125c <ferror@plt+0x5ec>
  40124c:	ldr	w0, [sp, #76]
  401250:	sub	w0, w0, #0x30
  401254:	str	w0, [sp, #104]
  401258:	b	4012c4 <ferror@plt+0x654>
  40125c:	ldr	w0, [sp, #76]
  401260:	cmp	w0, #0x60
  401264:	b.le	401284 <ferror@plt+0x614>
  401268:	ldr	w0, [sp, #76]
  40126c:	cmp	w0, #0x66
  401270:	b.gt	401284 <ferror@plt+0x614>
  401274:	ldr	w0, [sp, #76]
  401278:	sub	w0, w0, #0x57
  40127c:	str	w0, [sp, #104]
  401280:	b	4012c4 <ferror@plt+0x654>
  401284:	ldr	w0, [sp, #76]
  401288:	cmp	w0, #0x40
  40128c:	b.le	4012ac <ferror@plt+0x63c>
  401290:	ldr	w0, [sp, #76]
  401294:	cmp	w0, #0x46
  401298:	b.gt	4012ac <ferror@plt+0x63c>
  40129c:	ldr	w0, [sp, #76]
  4012a0:	sub	w0, w0, #0x37
  4012a4:	str	w0, [sp, #104]
  4012a8:	b	4012c4 <ferror@plt+0x654>
  4012ac:	mov	w0, #0xffffffff            	// #-1
  4012b0:	str	w0, [sp, #104]
  4012b4:	ldr	w0, [sp, #108]
  4012b8:	cmp	w0, #0x0
  4012bc:	b.eq	4012c4 <ferror@plt+0x654>  // b.none
  4012c0:	b	401574 <ferror@plt+0x904>
  4012c4:	str	wzr, [sp, #108]
  4012c8:	ldr	w1, [sp, #96]
  4012cc:	ldr	w0, [sp, #36]
  4012d0:	cmp	w1, w0
  4012d4:	b.lt	401314 <ferror@plt+0x6a4>  // b.tstop
  4012d8:	ldr	w0, [sp, #32]
  4012dc:	cmp	w0, #0x0
  4012e0:	b.ne	401310 <ferror@plt+0x6a0>  // b.any
  4012e4:	ldr	w0, [sp, #104]
  4012e8:	cmp	w0, #0x0
  4012ec:	b.ge	4012f8 <ferror@plt+0x688>  // b.tcont
  4012f0:	str	wzr, [sp, #96]
  4012f4:	b	401574 <ferror@plt+0x904>
  4012f8:	ldr	x0, [sp, #80]
  4012fc:	lsl	x1, x0, #4
  401300:	ldrsw	x0, [sp, #104]
  401304:	orr	x0, x1, x0
  401308:	str	x0, [sp, #80]
  40130c:	b	401574 <ferror@plt+0x904>
  401310:	str	wzr, [sp, #96]
  401314:	ldr	x1, [sp, #24]
  401318:	ldr	x0, [sp, #80]
  40131c:	add	x0, x1, x0
  401320:	ldr	x1, [sp, #88]
  401324:	cmp	x1, x0
  401328:	b.eq	401408 <ferror@plt+0x798>  // b.none
  40132c:	ldr	x0, [sp, #48]
  401330:	bl	400c40 <fflush@plt>
  401334:	cmp	w0, #0x0
  401338:	b.eq	401344 <ferror@plt+0x6d4>  // b.none
  40133c:	mov	w0, #0x3                   	// #3
  401340:	bl	401148 <ferror@plt+0x4d8>
  401344:	ldr	x1, [sp, #24]
  401348:	ldr	x0, [sp, #80]
  40134c:	add	x1, x1, x0
  401350:	ldr	x0, [sp, #88]
  401354:	sub	x0, x1, x0
  401358:	mov	w2, #0x1                   	// #1
  40135c:	mov	x1, x0
  401360:	ldr	x0, [sp, #48]
  401364:	bl	400be0 <fseek@plt>
  401368:	str	w0, [sp, #76]
  40136c:	ldr	w0, [sp, #76]
  401370:	cmp	w0, #0x0
  401374:	b.lt	401388 <ferror@plt+0x718>  // b.tstop
  401378:	ldr	x1, [sp, #24]
  40137c:	ldr	x0, [sp, #80]
  401380:	add	x0, x1, x0
  401384:	str	x0, [sp, #88]
  401388:	ldr	x1, [sp, #24]
  40138c:	ldr	x0, [sp, #80]
  401390:	add	x0, x1, x0
  401394:	ldr	x1, [sp, #88]
  401398:	cmp	x1, x0
  40139c:	b.le	4013f0 <ferror@plt+0x780>
  4013a0:	adrp	x0, 414000 <ferror@plt+0x13390>
  4013a4:	add	x0, x0, #0x228
  4013a8:	ldr	x0, [x0]
  4013ac:	mov	x2, x0
  4013b0:	adrp	x0, 403000 <ferror@plt+0x2390>
  4013b4:	add	x1, x0, #0x770
  4013b8:	ldr	x0, [sp, #40]
  4013bc:	bl	400c60 <fprintf@plt>
  4013c0:	mov	w0, #0x5                   	// #5
  4013c4:	b	4015e8 <ferror@plt+0x978>
  4013c8:	ldr	x1, [sp, #48]
  4013cc:	mov	w0, #0x0                   	// #0
  4013d0:	bl	400b30 <putc@plt>
  4013d4:	cmn	w0, #0x1
  4013d8:	b.ne	4013e4 <ferror@plt+0x774>  // b.any
  4013dc:	mov	w0, #0x3                   	// #3
  4013e0:	bl	401148 <ferror@plt+0x4d8>
  4013e4:	ldr	x0, [sp, #88]
  4013e8:	add	x0, x0, #0x1
  4013ec:	str	x0, [sp, #88]
  4013f0:	ldr	x1, [sp, #24]
  4013f4:	ldr	x0, [sp, #80]
  4013f8:	add	x0, x1, x0
  4013fc:	ldr	x1, [sp, #88]
  401400:	cmp	x1, x0
  401404:	b.lt	4013c8 <ferror@plt+0x758>  // b.tstop
  401408:	ldr	w0, [sp, #100]
  40140c:	cmp	w0, #0x0
  401410:	b.lt	4014ec <ferror@plt+0x87c>  // b.tstop
  401414:	ldr	w0, [sp, #104]
  401418:	cmp	w0, #0x0
  40141c:	b.lt	4014ec <ferror@plt+0x87c>  // b.tstop
  401420:	ldr	w0, [sp, #100]
  401424:	lsl	w1, w0, #4
  401428:	ldr	w0, [sp, #104]
  40142c:	orr	w0, w1, w0
  401430:	ldr	x1, [sp, #48]
  401434:	bl	400b30 <putc@plt>
  401438:	cmn	w0, #0x1
  40143c:	b.ne	401448 <ferror@plt+0x7d8>  // b.any
  401440:	mov	w0, #0x3                   	// #3
  401444:	bl	401148 <ferror@plt+0x4d8>
  401448:	ldr	x0, [sp, #88]
  40144c:	add	x0, x0, #0x1
  401450:	str	x0, [sp, #88]
  401454:	ldr	x0, [sp, #80]
  401458:	add	x0, x0, #0x1
  40145c:	str	x0, [sp, #80]
  401460:	mov	w0, #0xffffffff            	// #-1
  401464:	str	w0, [sp, #104]
  401468:	ldr	w0, [sp, #96]
  40146c:	add	w0, w0, #0x1
  401470:	str	w0, [sp, #96]
  401474:	ldr	w1, [sp, #96]
  401478:	ldr	w0, [sp, #36]
  40147c:	cmp	w1, w0
  401480:	b.lt	401574 <ferror@plt+0x904>  // b.tstop
  401484:	ldr	w0, [sp, #32]
  401488:	cmp	w0, #0x0
  40148c:	b.ne	401574 <ferror@plt+0x904>  // b.any
  401490:	str	xzr, [sp, #80]
  401494:	nop
  401498:	ldr	x0, [sp, #56]
  40149c:	bl	400bc0 <getc@plt>
  4014a0:	str	w0, [sp, #76]
  4014a4:	ldr	w0, [sp, #76]
  4014a8:	cmp	w0, #0xa
  4014ac:	b.eq	4014bc <ferror@plt+0x84c>  // b.none
  4014b0:	ldr	w0, [sp, #76]
  4014b4:	cmn	w0, #0x1
  4014b8:	b.ne	401498 <ferror@plt+0x828>  // b.any
  4014bc:	ldr	w0, [sp, #76]
  4014c0:	cmn	w0, #0x1
  4014c4:	b.ne	4014e0 <ferror@plt+0x870>  // b.any
  4014c8:	ldr	x0, [sp, #56]
  4014cc:	bl	400c70 <ferror@plt>
  4014d0:	cmp	w0, #0x0
  4014d4:	b.eq	4014e0 <ferror@plt+0x870>  // b.none
  4014d8:	mov	w0, #0x2                   	// #2
  4014dc:	bl	401148 <ferror@plt+0x4d8>
  4014e0:	mov	w0, #0x1                   	// #1
  4014e4:	str	w0, [sp, #108]
  4014e8:	b	401574 <ferror@plt+0x904>
  4014ec:	ldr	w0, [sp, #104]
  4014f0:	cmp	w0, #0x0
  4014f4:	b.ge	401574 <ferror@plt+0x904>  // b.tcont
  4014f8:	ldr	w0, [sp, #100]
  4014fc:	cmp	w0, #0x0
  401500:	b.ge	401574 <ferror@plt+0x904>  // b.tcont
  401504:	ldr	w0, [sp, #72]
  401508:	cmp	w0, #0x0
  40150c:	b.ge	401574 <ferror@plt+0x904>  // b.tcont
  401510:	ldr	w0, [sp, #32]
  401514:	cmp	w0, #0x0
  401518:	b.ne	401520 <ferror@plt+0x8b0>  // b.any
  40151c:	str	xzr, [sp, #80]
  401520:	nop
  401524:	ldr	x0, [sp, #56]
  401528:	bl	400bc0 <getc@plt>
  40152c:	str	w0, [sp, #76]
  401530:	ldr	w0, [sp, #76]
  401534:	cmp	w0, #0xa
  401538:	b.eq	401548 <ferror@plt+0x8d8>  // b.none
  40153c:	ldr	w0, [sp, #76]
  401540:	cmn	w0, #0x1
  401544:	b.ne	401524 <ferror@plt+0x8b4>  // b.any
  401548:	ldr	w0, [sp, #76]
  40154c:	cmn	w0, #0x1
  401550:	b.ne	40156c <ferror@plt+0x8fc>  // b.any
  401554:	ldr	x0, [sp, #56]
  401558:	bl	400c70 <ferror@plt>
  40155c:	cmp	w0, #0x0
  401560:	b.eq	40156c <ferror@plt+0x8fc>  // b.none
  401564:	mov	w0, #0x2                   	// #2
  401568:	bl	401148 <ferror@plt+0x4d8>
  40156c:	mov	w0, #0x1                   	// #1
  401570:	str	w0, [sp, #108]
  401574:	ldr	x0, [sp, #56]
  401578:	bl	400bc0 <getc@plt>
  40157c:	str	w0, [sp, #76]
  401580:	ldr	w0, [sp, #76]
  401584:	cmn	w0, #0x1
  401588:	b.ne	4011e0 <ferror@plt+0x570>  // b.any
  40158c:	ldr	x0, [sp, #48]
  401590:	bl	400c40 <fflush@plt>
  401594:	cmp	w0, #0x0
  401598:	b.eq	4015a4 <ferror@plt+0x934>  // b.none
  40159c:	mov	w0, #0x3                   	// #3
  4015a0:	bl	401148 <ferror@plt+0x4d8>
  4015a4:	mov	w2, #0x2                   	// #2
  4015a8:	mov	x1, #0x0                   	// #0
  4015ac:	ldr	x0, [sp, #48]
  4015b0:	bl	400be0 <fseek@plt>
  4015b4:	ldr	x0, [sp, #48]
  4015b8:	bl	400b40 <fclose@plt>
  4015bc:	cmp	w0, #0x0
  4015c0:	b.eq	4015cc <ferror@plt+0x95c>  // b.none
  4015c4:	mov	w0, #0x3                   	// #3
  4015c8:	bl	401148 <ferror@plt+0x4d8>
  4015cc:	ldr	x0, [sp, #56]
  4015d0:	bl	400b40 <fclose@plt>
  4015d4:	cmp	w0, #0x0
  4015d8:	b.eq	4015e4 <ferror@plt+0x974>  // b.none
  4015dc:	mov	w0, #0x2                   	// #2
  4015e0:	bl	401148 <ferror@plt+0x4d8>
  4015e4:	mov	w0, #0x0                   	// #0
  4015e8:	ldp	x29, x30, [sp], #112
  4015ec:	ret
  4015f0:	stp	x29, x30, [sp, #-48]!
  4015f4:	mov	x29, sp
  4015f8:	str	x0, [sp, #40]
  4015fc:	str	x1, [sp, #32]
  401600:	str	w2, [sp, #28]
  401604:	ldr	w0, [sp, #28]
  401608:	cmp	w0, #0x0
  40160c:	b.ne	401634 <ferror@plt+0x9c4>  // b.any
  401610:	adrp	x0, 414000 <ferror@plt+0x13390>
  401614:	add	x0, x0, #0x230
  401618:	ldr	w0, [x0]
  40161c:	cmp	w0, #0x1
  401620:	b.ne	401634 <ferror@plt+0x9c4>  // b.any
  401624:	ldr	x1, [sp, #32]
  401628:	adrp	x0, 414000 <ferror@plt+0x13390>
  40162c:	add	x0, x0, #0x238
  401630:	bl	400c50 <strcpy@plt>
  401634:	ldr	w0, [sp, #28]
  401638:	cmp	w0, #0x0
  40163c:	b.ne	401664 <ferror@plt+0x9f4>  // b.any
  401640:	adrp	x0, 414000 <ferror@plt+0x13390>
  401644:	add	x0, x0, #0x230
  401648:	ldr	w0, [x0]
  40164c:	add	w2, w0, #0x1
  401650:	adrp	x1, 414000 <ferror@plt+0x13390>
  401654:	add	x1, x1, #0x230
  401658:	str	w2, [x1]
  40165c:	cmp	w0, #0x0
  401660:	b.ne	401754 <ferror@plt+0xae4>  // b.any
  401664:	ldr	w0, [sp, #28]
  401668:	cmp	w0, #0x0
  40166c:	b.eq	401700 <ferror@plt+0xa90>  // b.none
  401670:	ldr	w0, [sp, #28]
  401674:	cmp	w0, #0x0
  401678:	b.ge	401698 <ferror@plt+0xa28>  // b.tcont
  40167c:	adrp	x0, 414000 <ferror@plt+0x13390>
  401680:	add	x0, x0, #0x230
  401684:	ldr	w0, [x0]
  401688:	sub	w1, w0, #0x1
  40168c:	adrp	x0, 414000 <ferror@plt+0x13390>
  401690:	add	x0, x0, #0x230
  401694:	str	w1, [x0]
  401698:	adrp	x0, 414000 <ferror@plt+0x13390>
  40169c:	add	x0, x0, #0x230
  4016a0:	ldr	w0, [x0]
  4016a4:	cmp	w0, #0x2
  4016a8:	b.ne	4016cc <ferror@plt+0xa5c>  // b.any
  4016ac:	ldr	x1, [sp, #40]
  4016b0:	adrp	x0, 414000 <ferror@plt+0x13390>
  4016b4:	add	x0, x0, #0x238
  4016b8:	bl	400ae0 <fputs@plt>
  4016bc:	cmn	w0, #0x1
  4016c0:	b.ne	4016cc <ferror@plt+0xa5c>  // b.any
  4016c4:	mov	w0, #0x3                   	// #3
  4016c8:	bl	401148 <ferror@plt+0x4d8>
  4016cc:	adrp	x0, 414000 <ferror@plt+0x13390>
  4016d0:	add	x0, x0, #0x230
  4016d4:	ldr	w0, [x0]
  4016d8:	cmp	w0, #0x2
  4016dc:	b.le	401700 <ferror@plt+0xa90>
  4016e0:	ldr	x1, [sp, #40]
  4016e4:	adrp	x0, 403000 <ferror@plt+0x2390>
  4016e8:	add	x0, x0, #0x798
  4016ec:	bl	400ae0 <fputs@plt>
  4016f0:	cmn	w0, #0x1
  4016f4:	b.ne	401700 <ferror@plt+0xa90>  // b.any
  4016f8:	mov	w0, #0x3                   	// #3
  4016fc:	bl	401148 <ferror@plt+0x4d8>
  401700:	ldr	w0, [sp, #28]
  401704:	cmp	w0, #0x0
  401708:	b.ge	401720 <ferror@plt+0xab0>  // b.tcont
  40170c:	adrp	x0, 414000 <ferror@plt+0x13390>
  401710:	add	x0, x0, #0x230
  401714:	ldr	w0, [x0]
  401718:	cmp	w0, #0x0
  40171c:	b.le	40173c <ferror@plt+0xacc>
  401720:	ldr	x1, [sp, #40]
  401724:	ldr	x0, [sp, #32]
  401728:	bl	400ae0 <fputs@plt>
  40172c:	cmn	w0, #0x1
  401730:	b.ne	40173c <ferror@plt+0xacc>  // b.any
  401734:	mov	w0, #0x3                   	// #3
  401738:	bl	401148 <ferror@plt+0x4d8>
  40173c:	ldr	w0, [sp, #28]
  401740:	cmp	w0, #0x0
  401744:	b.eq	401754 <ferror@plt+0xae4>  // b.none
  401748:	adrp	x0, 414000 <ferror@plt+0x13390>
  40174c:	add	x0, x0, #0x230
  401750:	str	wzr, [x0]
  401754:	nop
  401758:	ldp	x29, x30, [sp], #48
  40175c:	ret
  401760:	stp	x29, x30, [sp, #-208]!
  401764:	mov	x29, sp
  401768:	str	x19, [sp, #16]
  40176c:	str	w0, [sp, #44]
  401770:	str	x1, [sp, #32]
  401774:	str	wzr, [sp, #180]
  401778:	mov	w0, #0x1                   	// #1
  40177c:	str	w0, [sp, #176]
  401780:	str	wzr, [sp, #172]
  401784:	str	wzr, [sp, #168]
  401788:	str	wzr, [sp, #164]
  40178c:	str	wzr, [sp, #160]
  401790:	str	wzr, [sp, #156]
  401794:	str	wzr, [sp, #152]
  401798:	str	wzr, [sp, #148]
  40179c:	str	wzr, [sp, #144]
  4017a0:	mov	w0, #0xffffffff            	// #-1
  4017a4:	str	w0, [sp, #140]
  4017a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4017ac:	str	x0, [sp, #128]
  4017b0:	str	xzr, [sp, #120]
  4017b4:	str	xzr, [sp, #112]
  4017b8:	str	xzr, [sp, #104]
  4017bc:	mov	w0, #0x9                   	// #9
  4017c0:	str	w0, [sp, #92]
  4017c4:	ldr	x0, [sp, #32]
  4017c8:	ldr	x1, [x0]
  4017cc:	adrp	x0, 414000 <ferror@plt+0x13390>
  4017d0:	add	x0, x0, #0x228
  4017d4:	str	x1, [x0]
  4017d8:	adrp	x0, 414000 <ferror@plt+0x13390>
  4017dc:	add	x0, x0, #0x228
  4017e0:	ldr	x0, [x0]
  4017e4:	str	x0, [sp, #96]
  4017e8:	b	401814 <ferror@plt+0xba4>
  4017ec:	ldr	x0, [sp, #96]
  4017f0:	add	x1, x0, #0x1
  4017f4:	str	x1, [sp, #96]
  4017f8:	ldrb	w0, [x0]
  4017fc:	cmp	w0, #0x2f
  401800:	b.ne	401814 <ferror@plt+0xba4>  // b.any
  401804:	adrp	x0, 414000 <ferror@plt+0x13390>
  401808:	add	x0, x0, #0x228
  40180c:	ldr	x1, [sp, #96]
  401810:	str	x1, [x0]
  401814:	ldr	x0, [sp, #96]
  401818:	ldrb	w0, [x0]
  40181c:	cmp	w0, #0x0
  401820:	b.ne	4017ec <ferror@plt+0xb7c>  // b.any
  401824:	b	40206c <ferror@plt+0x13fc>
  401828:	ldr	x0, [sp, #32]
  40182c:	add	x0, x0, #0x8
  401830:	ldr	x19, [x0]
  401834:	ldr	x0, [sp, #32]
  401838:	add	x0, x0, #0x8
  40183c:	ldr	x3, [x0]
  401840:	mov	x2, #0x2                   	// #2
  401844:	adrp	x0, 403000 <ferror@plt+0x2390>
  401848:	add	x1, x0, #0x7a0
  40184c:	mov	x0, x3
  401850:	bl	400b80 <strncmp@plt>
  401854:	cmp	w0, #0x0
  401858:	b.ne	401880 <ferror@plt+0xc10>  // b.any
  40185c:	ldr	x0, [sp, #32]
  401860:	add	x0, x0, #0x8
  401864:	ldr	x0, [x0]
  401868:	add	x0, x0, #0x2
  40186c:	ldrb	w0, [x0]
  401870:	cmp	w0, #0x0
  401874:	b.eq	401880 <ferror@plt+0xc10>  // b.none
  401878:	mov	w0, #0x1                   	// #1
  40187c:	b	401884 <ferror@plt+0xc14>
  401880:	mov	w0, #0x0                   	// #0
  401884:	sxtw	x0, w0
  401888:	add	x0, x19, x0
  40188c:	str	x0, [sp, #96]
  401890:	mov	x2, #0x2                   	// #2
  401894:	adrp	x0, 403000 <ferror@plt+0x2390>
  401898:	add	x1, x0, #0x7a8
  40189c:	ldr	x0, [sp, #96]
  4018a0:	bl	400b80 <strncmp@plt>
  4018a4:	cmp	w0, #0x0
  4018a8:	b.ne	4018c0 <ferror@plt+0xc50>  // b.any
  4018ac:	mov	w1, #0x1                   	// #1
  4018b0:	ldr	w0, [sp, #156]
  4018b4:	sub	w0, w1, w0
  4018b8:	str	w0, [sp, #156]
  4018bc:	b	402054 <ferror@plt+0x13e4>
  4018c0:	mov	x2, #0x2                   	// #2
  4018c4:	adrp	x0, 403000 <ferror@plt+0x2390>
  4018c8:	add	x1, x0, #0x7b0
  4018cc:	ldr	x0, [sp, #96]
  4018d0:	bl	400b80 <strncmp@plt>
  4018d4:	cmp	w0, #0x0
  4018d8:	b.ne	4018e8 <ferror@plt+0xc78>  // b.any
  4018dc:	mov	w0, #0x3                   	// #3
  4018e0:	str	w0, [sp, #152]
  4018e4:	b	402054 <ferror@plt+0x13e4>
  4018e8:	mov	x2, #0x2                   	// #2
  4018ec:	adrp	x0, 403000 <ferror@plt+0x2390>
  4018f0:	add	x1, x0, #0x7b8
  4018f4:	ldr	x0, [sp, #96]
  4018f8:	bl	400b80 <strncmp@plt>
  4018fc:	cmp	w0, #0x0
  401900:	b.ne	401910 <ferror@plt+0xca0>  // b.any
  401904:	mov	w0, #0x4                   	// #4
  401908:	str	w0, [sp, #152]
  40190c:	b	402054 <ferror@plt+0x13e4>
  401910:	mov	x2, #0x2                   	// #2
  401914:	adrp	x0, 403000 <ferror@plt+0x2390>
  401918:	add	x1, x0, #0x7c0
  40191c:	ldr	x0, [sp, #96]
  401920:	bl	400b80 <strncmp@plt>
  401924:	cmp	w0, #0x0
  401928:	b.ne	401944 <ferror@plt+0xcd4>  // b.any
  40192c:	adrp	x0, 414000 <ferror@plt+0x13390>
  401930:	add	x1, x0, #0x120
  401934:	adrp	x0, 414000 <ferror@plt+0x13390>
  401938:	add	x0, x0, #0x138
  40193c:	str	x1, [x0]
  401940:	b	402054 <ferror@plt+0x13e4>
  401944:	mov	x2, #0x2                   	// #2
  401948:	adrp	x0, 403000 <ferror@plt+0x2390>
  40194c:	add	x1, x0, #0x7c8
  401950:	ldr	x0, [sp, #96]
  401954:	bl	400b80 <strncmp@plt>
  401958:	cmp	w0, #0x0
  40195c:	b.ne	40196c <ferror@plt+0xcfc>  // b.any
  401960:	mov	w0, #0x1                   	// #1
  401964:	str	w0, [sp, #152]
  401968:	b	402054 <ferror@plt+0x13e4>
  40196c:	mov	x2, #0x2                   	// #2
  401970:	adrp	x0, 403000 <ferror@plt+0x2390>
  401974:	add	x1, x0, #0x7d0
  401978:	ldr	x0, [sp, #96]
  40197c:	bl	400b80 <strncmp@plt>
  401980:	cmp	w0, #0x0
  401984:	b.ne	401994 <ferror@plt+0xd24>  // b.any
  401988:	mov	w0, #0x2                   	// #2
  40198c:	str	w0, [sp, #152]
  401990:	b	402054 <ferror@plt+0x13e4>
  401994:	mov	x2, #0x2                   	// #2
  401998:	adrp	x0, 403000 <ferror@plt+0x2390>
  40199c:	add	x1, x0, #0x7d8
  4019a0:	ldr	x0, [sp, #96]
  4019a4:	bl	400b80 <strncmp@plt>
  4019a8:	cmp	w0, #0x0
  4019ac:	b.ne	4019bc <ferror@plt+0xd4c>  // b.any
  4019b0:	mov	w0, #0x1                   	// #1
  4019b4:	str	w0, [sp, #148]
  4019b8:	b	402054 <ferror@plt+0x13e4>
  4019bc:	mov	x2, #0x2                   	// #2
  4019c0:	adrp	x0, 403000 <ferror@plt+0x2390>
  4019c4:	add	x1, x0, #0x7e0
  4019c8:	ldr	x0, [sp, #96]
  4019cc:	bl	400b80 <strncmp@plt>
  4019d0:	cmp	w0, #0x0
  4019d4:	b.ne	4019e8 <ferror@plt+0xd78>  // b.any
  4019d8:	ldr	w0, [sp, #168]
  4019dc:	add	w0, w0, #0x1
  4019e0:	str	w0, [sp, #168]
  4019e4:	b	402054 <ferror@plt+0x13e4>
  4019e8:	mov	x2, #0x2                   	// #2
  4019ec:	adrp	x0, 403000 <ferror@plt+0x2390>
  4019f0:	add	x1, x0, #0x7e8
  4019f4:	ldr	x0, [sp, #96]
  4019f8:	bl	400b80 <strncmp@plt>
  4019fc:	cmp	w0, #0x0
  401a00:	b.ne	401a14 <ferror@plt+0xda4>  // b.any
  401a04:	ldr	w0, [sp, #144]
  401a08:	add	w0, w0, #0x1
  401a0c:	str	w0, [sp, #144]
  401a10:	b	402054 <ferror@plt+0x13e4>
  401a14:	mov	x2, #0x2                   	// #2
  401a18:	adrp	x0, 403000 <ferror@plt+0x2390>
  401a1c:	add	x1, x0, #0x7f0
  401a20:	ldr	x0, [sp, #96]
  401a24:	bl	400b80 <strncmp@plt>
  401a28:	cmp	w0, #0x0
  401a2c:	b.ne	401a64 <ferror@plt+0xdf4>  // b.any
  401a30:	adrp	x0, 414000 <ferror@plt+0x13390>
  401a34:	add	x0, x0, #0x200
  401a38:	ldr	x4, [x0]
  401a3c:	adrp	x0, 414000 <ferror@plt+0x13390>
  401a40:	add	x3, x0, #0x220
  401a44:	adrp	x0, 414000 <ferror@plt+0x13390>
  401a48:	add	x2, x0, #0xe8
  401a4c:	adrp	x0, 403000 <ferror@plt+0x2390>
  401a50:	add	x1, x0, #0x7f8
  401a54:	mov	x0, x4
  401a58:	bl	400c60 <fprintf@plt>
  401a5c:	mov	w0, #0x0                   	// #0
  401a60:	bl	400af0 <exit@plt>
  401a64:	mov	x2, #0x2                   	// #2
  401a68:	adrp	x0, 403000 <ferror@plt+0x2390>
  401a6c:	add	x1, x0, #0x800
  401a70:	ldr	x0, [sp, #96]
  401a74:	bl	400b80 <strncmp@plt>
  401a78:	cmp	w0, #0x0
  401a7c:	b.ne	401b68 <ferror@plt+0xef8>  // b.any
  401a80:	ldr	x0, [sp, #96]
  401a84:	add	x0, x0, #0x2
  401a88:	ldrb	w0, [x0]
  401a8c:	cmp	w0, #0x0
  401a90:	b.eq	401ac4 <ferror@plt+0xe54>  // b.none
  401a94:	ldr	x0, [sp, #96]
  401a98:	add	x0, x0, #0x2
  401a9c:	mov	x2, #0x9                   	// #9
  401aa0:	mov	x1, x0
  401aa4:	adrp	x0, 403000 <ferror@plt+0x2390>
  401aa8:	add	x0, x0, #0x808
  401aac:	bl	400b80 <strncmp@plt>
  401ab0:	cmp	w0, #0x0
  401ab4:	b.ne	401ac4 <ferror@plt+0xe54>  // b.any
  401ab8:	mov	w0, #0x1                   	// #1
  401abc:	str	w0, [sp, #148]
  401ac0:	b	402054 <ferror@plt+0x13e4>
  401ac4:	ldr	x0, [sp, #96]
  401ac8:	add	x0, x0, #0x2
  401acc:	ldrb	w0, [x0]
  401ad0:	cmp	w0, #0x0
  401ad4:	b.eq	401b18 <ferror@plt+0xea8>  // b.none
  401ad8:	ldr	x0, [sp, #96]
  401adc:	add	x0, x0, #0x2
  401ae0:	mov	x2, #0x3                   	// #3
  401ae4:	mov	x1, x0
  401ae8:	adrp	x0, 403000 <ferror@plt+0x2390>
  401aec:	add	x0, x0, #0x818
  401af0:	bl	400b80 <strncmp@plt>
  401af4:	cmp	w0, #0x0
  401af8:	b.eq	401b18 <ferror@plt+0xea8>  // b.none
  401afc:	ldr	x0, [sp, #96]
  401b00:	add	x0, x0, #0x2
  401b04:	mov	w2, #0x0                   	// #0
  401b08:	mov	x1, #0x0                   	// #0
  401b0c:	bl	400c20 <strtol@plt>
  401b10:	str	w0, [sp, #164]
  401b14:	b	402054 <ferror@plt+0x13e4>
  401b18:	ldr	x0, [sp, #32]
  401b1c:	add	x0, x0, #0x10
  401b20:	ldr	x0, [x0]
  401b24:	cmp	x0, #0x0
  401b28:	b.ne	401b30 <ferror@plt+0xec0>  // b.any
  401b2c:	bl	400e48 <ferror@plt+0x1d8>
  401b30:	ldr	x0, [sp, #32]
  401b34:	add	x0, x0, #0x10
  401b38:	ldr	x0, [x0]
  401b3c:	mov	w2, #0x0                   	// #0
  401b40:	mov	x1, #0x0                   	// #0
  401b44:	bl	400c20 <strtol@plt>
  401b48:	str	w0, [sp, #164]
  401b4c:	ldr	x0, [sp, #32]
  401b50:	add	x0, x0, #0x8
  401b54:	str	x0, [sp, #32]
  401b58:	ldr	w0, [sp, #44]
  401b5c:	sub	w0, w0, #0x1
  401b60:	str	w0, [sp, #44]
  401b64:	b	402054 <ferror@plt+0x13e4>
  401b68:	mov	x2, #0x2                   	// #2
  401b6c:	adrp	x0, 403000 <ferror@plt+0x2390>
  401b70:	add	x1, x0, #0x820
  401b74:	ldr	x0, [sp, #96]
  401b78:	bl	400b80 <strncmp@plt>
  401b7c:	cmp	w0, #0x0
  401b80:	b.ne	401c28 <ferror@plt+0xfb8>  // b.any
  401b84:	ldr	x0, [sp, #96]
  401b88:	add	x0, x0, #0x2
  401b8c:	ldrb	w0, [x0]
  401b90:	cmp	w0, #0x0
  401b94:	b.eq	401bd8 <ferror@plt+0xf68>  // b.none
  401b98:	ldr	x0, [sp, #96]
  401b9c:	add	x0, x0, #0x2
  401ba0:	mov	x2, #0x4                   	// #4
  401ba4:	mov	x1, x0
  401ba8:	adrp	x0, 403000 <ferror@plt+0x2390>
  401bac:	add	x0, x0, #0x828
  401bb0:	bl	400b80 <strncmp@plt>
  401bb4:	cmp	w0, #0x0
  401bb8:	b.eq	401bd8 <ferror@plt+0xf68>  // b.none
  401bbc:	ldr	x0, [sp, #96]
  401bc0:	add	x0, x0, #0x2
  401bc4:	mov	w2, #0x0                   	// #0
  401bc8:	mov	x1, #0x0                   	// #0
  401bcc:	bl	400c20 <strtol@plt>
  401bd0:	str	w0, [sp, #140]
  401bd4:	b	402054 <ferror@plt+0x13e4>
  401bd8:	ldr	x0, [sp, #32]
  401bdc:	add	x0, x0, #0x10
  401be0:	ldr	x0, [x0]
  401be4:	cmp	x0, #0x0
  401be8:	b.ne	401bf0 <ferror@plt+0xf80>  // b.any
  401bec:	bl	400e48 <ferror@plt+0x1d8>
  401bf0:	ldr	x0, [sp, #32]
  401bf4:	add	x0, x0, #0x10
  401bf8:	ldr	x0, [x0]
  401bfc:	mov	w2, #0x0                   	// #0
  401c00:	mov	x1, #0x0                   	// #0
  401c04:	bl	400c20 <strtol@plt>
  401c08:	str	w0, [sp, #140]
  401c0c:	ldr	x0, [sp, #32]
  401c10:	add	x0, x0, #0x8
  401c14:	str	x0, [sp, #32]
  401c18:	ldr	w0, [sp, #44]
  401c1c:	sub	w0, w0, #0x1
  401c20:	str	w0, [sp, #44]
  401c24:	b	402054 <ferror@plt+0x13e4>
  401c28:	mov	x2, #0x2                   	// #2
  401c2c:	adrp	x0, 403000 <ferror@plt+0x2390>
  401c30:	add	x1, x0, #0x830
  401c34:	ldr	x0, [sp, #96]
  401c38:	bl	400b80 <strncmp@plt>
  401c3c:	cmp	w0, #0x0
  401c40:	b.ne	401d90 <ferror@plt+0x1120>  // b.any
  401c44:	str	wzr, [sp, #88]
  401c48:	str	wzr, [sp, #84]
  401c4c:	ldr	x0, [sp, #96]
  401c50:	add	x0, x0, #0x2
  401c54:	ldrb	w0, [x0]
  401c58:	cmp	w0, #0x0
  401c5c:	b.eq	401ca0 <ferror@plt+0x1030>  // b.none
  401c60:	ldr	x0, [sp, #96]
  401c64:	add	x0, x0, #0x2
  401c68:	mov	x2, #0x5                   	// #5
  401c6c:	mov	x1, x0
  401c70:	adrp	x0, 403000 <ferror@plt+0x2390>
  401c74:	add	x0, x0, #0x838
  401c78:	bl	400b80 <strncmp@plt>
  401c7c:	cmp	w0, #0x0
  401c80:	b.eq	401ca0 <ferror@plt+0x1030>  // b.none
  401c84:	ldr	x0, [sp, #96]
  401c88:	add	x0, x0, #0x2
  401c8c:	mov	w2, #0x0                   	// #0
  401c90:	mov	x1, #0x0                   	// #0
  401c94:	bl	400ad0 <strtoul@plt>
  401c98:	str	x0, [sp, #104]
  401c9c:	b	402054 <ferror@plt+0x13e4>
  401ca0:	ldr	x0, [sp, #32]
  401ca4:	add	x0, x0, #0x10
  401ca8:	ldr	x0, [x0]
  401cac:	cmp	x0, #0x0
  401cb0:	b.ne	401cb8 <ferror@plt+0x1048>  // b.any
  401cb4:	bl	400e48 <ferror@plt+0x1d8>
  401cb8:	ldr	x0, [sp, #32]
  401cbc:	add	x0, x0, #0x10
  401cc0:	ldr	x0, [x0]
  401cc4:	ldrb	w0, [x0]
  401cc8:	cmp	w0, #0x2b
  401ccc:	b.ne	401cdc <ferror@plt+0x106c>  // b.any
  401cd0:	ldr	w0, [sp, #88]
  401cd4:	add	w0, w0, #0x1
  401cd8:	str	w0, [sp, #88]
  401cdc:	ldr	x0, [sp, #32]
  401ce0:	add	x0, x0, #0x10
  401ce4:	ldr	x1, [x0]
  401ce8:	ldrsw	x0, [sp, #88]
  401cec:	add	x0, x1, x0
  401cf0:	ldrb	w0, [x0]
  401cf4:	cmp	w0, #0x2d
  401cf8:	b.ne	401d08 <ferror@plt+0x1098>  // b.any
  401cfc:	ldr	w0, [sp, #84]
  401d00:	add	w0, w0, #0x1
  401d04:	str	w0, [sp, #84]
  401d08:	ldr	w0, [sp, #84]
  401d0c:	cmp	w0, #0x0
  401d10:	b.eq	401d48 <ferror@plt+0x10d8>  // b.none
  401d14:	ldr	x0, [sp, #32]
  401d18:	add	x0, x0, #0x10
  401d1c:	ldr	x1, [x0]
  401d20:	ldrsw	x2, [sp, #88]
  401d24:	ldrsw	x0, [sp, #84]
  401d28:	add	x0, x2, x0
  401d2c:	add	x0, x1, x0
  401d30:	mov	w2, #0x0                   	// #0
  401d34:	mov	x1, #0x0                   	// #0
  401d38:	bl	400ad0 <strtoul@plt>
  401d3c:	neg	x0, x0
  401d40:	str	x0, [sp, #104]
  401d44:	b	401d74 <ferror@plt+0x1104>
  401d48:	ldr	x0, [sp, #32]
  401d4c:	add	x0, x0, #0x10
  401d50:	ldr	x1, [x0]
  401d54:	ldrsw	x2, [sp, #88]
  401d58:	ldrsw	x0, [sp, #84]
  401d5c:	add	x0, x2, x0
  401d60:	add	x0, x1, x0
  401d64:	mov	w2, #0x0                   	// #0
  401d68:	mov	x1, #0x0                   	// #0
  401d6c:	bl	400ad0 <strtoul@plt>
  401d70:	str	x0, [sp, #104]
  401d74:	ldr	x0, [sp, #32]
  401d78:	add	x0, x0, #0x8
  401d7c:	str	x0, [sp, #32]
  401d80:	ldr	w0, [sp, #44]
  401d84:	sub	w0, w0, #0x1
  401d88:	str	w0, [sp, #44]
  401d8c:	b	402054 <ferror@plt+0x13e4>
  401d90:	mov	x2, #0x2                   	// #2
  401d94:	adrp	x0, 403000 <ferror@plt+0x2390>
  401d98:	add	x1, x0, #0x840
  401d9c:	ldr	x0, [sp, #96]
  401da0:	bl	400b80 <strncmp@plt>
  401da4:	cmp	w0, #0x0
  401da8:	b.ne	401f38 <ferror@plt+0x12c8>  // b.any
  401dac:	str	wzr, [sp, #176]
  401db0:	str	wzr, [sp, #172]
  401db4:	ldr	x0, [sp, #96]
  401db8:	add	x0, x0, #0x2
  401dbc:	ldrb	w0, [x0]
  401dc0:	cmp	w0, #0x0
  401dc4:	b.eq	401e88 <ferror@plt+0x1218>  // b.none
  401dc8:	ldr	x0, [sp, #96]
  401dcc:	add	x0, x0, #0x2
  401dd0:	mov	x2, #0x3                   	// #3
  401dd4:	mov	x1, x0
  401dd8:	adrp	x0, 403000 <ferror@plt+0x2390>
  401ddc:	add	x0, x0, #0x848
  401de0:	bl	400b80 <strncmp@plt>
  401de4:	cmp	w0, #0x0
  401de8:	b.eq	401e88 <ferror@plt+0x1218>  // b.none
  401dec:	ldr	x0, [sp, #96]
  401df0:	add	x0, x0, #0x2
  401df4:	mov	x2, #0x3                   	// #3
  401df8:	mov	x1, x0
  401dfc:	adrp	x0, 403000 <ferror@plt+0x2390>
  401e00:	add	x0, x0, #0x850
  401e04:	bl	400b80 <strncmp@plt>
  401e08:	cmp	w0, #0x0
  401e0c:	b.eq	401e88 <ferror@plt+0x1218>  // b.none
  401e10:	ldr	x0, [sp, #96]
  401e14:	add	x0, x0, #0x2
  401e18:	ldrb	w0, [x0]
  401e1c:	cmp	w0, #0x2b
  401e20:	b.ne	401e30 <ferror@plt+0x11c0>  // b.any
  401e24:	ldr	w0, [sp, #176]
  401e28:	add	w0, w0, #0x1
  401e2c:	str	w0, [sp, #176]
  401e30:	ldr	w0, [sp, #176]
  401e34:	add	w0, w0, #0x2
  401e38:	sxtw	x0, w0
  401e3c:	ldr	x1, [sp, #96]
  401e40:	add	x0, x1, x0
  401e44:	ldrb	w0, [x0]
  401e48:	cmp	w0, #0x2d
  401e4c:	b.ne	401e5c <ferror@plt+0x11ec>  // b.any
  401e50:	ldr	w0, [sp, #172]
  401e54:	add	w0, w0, #0x1
  401e58:	str	w0, [sp, #172]
  401e5c:	ldrsw	x1, [sp, #176]
  401e60:	ldrsw	x0, [sp, #172]
  401e64:	add	x0, x1, x0
  401e68:	add	x0, x0, #0x2
  401e6c:	ldr	x1, [sp, #96]
  401e70:	add	x0, x1, x0
  401e74:	mov	w2, #0x0                   	// #0
  401e78:	mov	x1, #0x0                   	// #0
  401e7c:	bl	400c20 <strtol@plt>
  401e80:	str	x0, [sp, #112]
  401e84:	b	402054 <ferror@plt+0x13e4>
  401e88:	ldr	x0, [sp, #32]
  401e8c:	add	x0, x0, #0x10
  401e90:	ldr	x0, [x0]
  401e94:	cmp	x0, #0x0
  401e98:	b.ne	401ea0 <ferror@plt+0x1230>  // b.any
  401e9c:	bl	400e48 <ferror@plt+0x1d8>
  401ea0:	ldr	x0, [sp, #32]
  401ea4:	add	x0, x0, #0x10
  401ea8:	ldr	x0, [x0]
  401eac:	ldrb	w0, [x0]
  401eb0:	cmp	w0, #0x2b
  401eb4:	b.ne	401ec4 <ferror@plt+0x1254>  // b.any
  401eb8:	ldr	w0, [sp, #176]
  401ebc:	add	w0, w0, #0x1
  401ec0:	str	w0, [sp, #176]
  401ec4:	ldr	x0, [sp, #32]
  401ec8:	add	x0, x0, #0x10
  401ecc:	ldr	x1, [x0]
  401ed0:	ldrsw	x0, [sp, #176]
  401ed4:	add	x0, x1, x0
  401ed8:	ldrb	w0, [x0]
  401edc:	cmp	w0, #0x2d
  401ee0:	b.ne	401ef0 <ferror@plt+0x1280>  // b.any
  401ee4:	ldr	w0, [sp, #172]
  401ee8:	add	w0, w0, #0x1
  401eec:	str	w0, [sp, #172]
  401ef0:	ldr	x0, [sp, #32]
  401ef4:	add	x0, x0, #0x10
  401ef8:	ldr	x1, [x0]
  401efc:	ldrsw	x2, [sp, #176]
  401f00:	ldrsw	x0, [sp, #172]
  401f04:	add	x0, x2, x0
  401f08:	add	x0, x1, x0
  401f0c:	mov	w2, #0x0                   	// #0
  401f10:	mov	x1, #0x0                   	// #0
  401f14:	bl	400c20 <strtol@plt>
  401f18:	str	x0, [sp, #112]
  401f1c:	ldr	x0, [sp, #32]
  401f20:	add	x0, x0, #0x8
  401f24:	str	x0, [sp, #32]
  401f28:	ldr	w0, [sp, #44]
  401f2c:	sub	w0, w0, #0x1
  401f30:	str	w0, [sp, #44]
  401f34:	b	402054 <ferror@plt+0x13e4>
  401f38:	mov	x2, #0x2                   	// #2
  401f3c:	adrp	x0, 403000 <ferror@plt+0x2390>
  401f40:	add	x1, x0, #0x858
  401f44:	ldr	x0, [sp, #96]
  401f48:	bl	400b80 <strncmp@plt>
  401f4c:	cmp	w0, #0x0
  401f50:	b.ne	401ff8 <ferror@plt+0x1388>  // b.any
  401f54:	ldr	x0, [sp, #96]
  401f58:	add	x0, x0, #0x2
  401f5c:	ldrb	w0, [x0]
  401f60:	cmp	w0, #0x0
  401f64:	b.eq	401fa8 <ferror@plt+0x1338>  // b.none
  401f68:	ldr	x0, [sp, #96]
  401f6c:	add	x0, x0, #0x2
  401f70:	mov	x2, #0x2                   	// #2
  401f74:	mov	x1, x0
  401f78:	adrp	x0, 403000 <ferror@plt+0x2390>
  401f7c:	add	x0, x0, #0x860
  401f80:	bl	400b80 <strncmp@plt>
  401f84:	cmp	w0, #0x0
  401f88:	b.eq	401fa8 <ferror@plt+0x1338>  // b.none
  401f8c:	ldr	x0, [sp, #96]
  401f90:	add	x0, x0, #0x2
  401f94:	mov	w2, #0x0                   	// #0
  401f98:	mov	x1, #0x0                   	// #0
  401f9c:	bl	400c20 <strtol@plt>
  401fa0:	str	x0, [sp, #128]
  401fa4:	b	402054 <ferror@plt+0x13e4>
  401fa8:	ldr	x0, [sp, #32]
  401fac:	add	x0, x0, #0x10
  401fb0:	ldr	x0, [x0]
  401fb4:	cmp	x0, #0x0
  401fb8:	b.ne	401fc0 <ferror@plt+0x1350>  // b.any
  401fbc:	bl	400e48 <ferror@plt+0x1d8>
  401fc0:	ldr	x0, [sp, #32]
  401fc4:	add	x0, x0, #0x10
  401fc8:	ldr	x0, [x0]
  401fcc:	mov	w2, #0x0                   	// #0
  401fd0:	mov	x1, #0x0                   	// #0
  401fd4:	bl	400c20 <strtol@plt>
  401fd8:	str	x0, [sp, #128]
  401fdc:	ldr	x0, [sp, #32]
  401fe0:	add	x0, x0, #0x8
  401fe4:	str	x0, [sp, #32]
  401fe8:	ldr	w0, [sp, #44]
  401fec:	sub	w0, w0, #0x1
  401ff0:	str	w0, [sp, #44]
  401ff4:	b	402054 <ferror@plt+0x13e4>
  401ff8:	adrp	x0, 403000 <ferror@plt+0x2390>
  401ffc:	add	x1, x0, #0x7a0
  402000:	ldr	x0, [sp, #96]
  402004:	bl	400c00 <strcmp@plt>
  402008:	cmp	w0, #0x0
  40200c:	b.ne	40202c <ferror@plt+0x13bc>  // b.any
  402010:	ldr	x0, [sp, #32]
  402014:	add	x0, x0, #0x8
  402018:	str	x0, [sp, #32]
  40201c:	ldr	w0, [sp, #44]
  402020:	sub	w0, w0, #0x1
  402024:	str	w0, [sp, #44]
  402028:	b	402078 <ferror@plt+0x1408>
  40202c:	ldr	x0, [sp, #96]
  402030:	ldrb	w0, [x0]
  402034:	cmp	w0, #0x2d
  402038:	b.ne	402078 <ferror@plt+0x1408>  // b.any
  40203c:	ldr	x0, [sp, #96]
  402040:	add	x0, x0, #0x1
  402044:	ldrb	w0, [x0]
  402048:	cmp	w0, #0x0
  40204c:	b.eq	402078 <ferror@plt+0x1408>  // b.none
  402050:	bl	400e48 <ferror@plt+0x1d8>
  402054:	ldr	x0, [sp, #32]
  402058:	add	x0, x0, #0x8
  40205c:	str	x0, [sp, #32]
  402060:	ldr	w0, [sp, #44]
  402064:	sub	w0, w0, #0x1
  402068:	str	w0, [sp, #44]
  40206c:	ldr	w0, [sp, #44]
  402070:	cmp	w0, #0x1
  402074:	b.gt	401828 <ferror@plt+0xbb8>
  402078:	ldr	w0, [sp, #164]
  40207c:	cmp	w0, #0x0
  402080:	b.ne	4020e8 <ferror@plt+0x1478>  // b.any
  402084:	ldr	w0, [sp, #152]
  402088:	cmp	w0, #0x3
  40208c:	b.eq	4020d0 <ferror@plt+0x1460>  // b.none
  402090:	ldr	w0, [sp, #152]
  402094:	cmp	w0, #0x3
  402098:	b.gt	4020dc <ferror@plt+0x146c>
  40209c:	ldr	w0, [sp, #152]
  4020a0:	cmp	w0, #0x1
  4020a4:	b.eq	4020b8 <ferror@plt+0x1448>  // b.none
  4020a8:	ldr	w0, [sp, #152]
  4020ac:	cmp	w0, #0x2
  4020b0:	b.eq	4020c4 <ferror@plt+0x1454>  // b.none
  4020b4:	b	4020dc <ferror@plt+0x146c>
  4020b8:	mov	w0, #0x1e                  	// #30
  4020bc:	str	w0, [sp, #164]
  4020c0:	b	4020ec <ferror@plt+0x147c>
  4020c4:	mov	w0, #0xc                   	// #12
  4020c8:	str	w0, [sp, #164]
  4020cc:	b	4020ec <ferror@plt+0x147c>
  4020d0:	mov	w0, #0x6                   	// #6
  4020d4:	str	w0, [sp, #164]
  4020d8:	b	4020ec <ferror@plt+0x147c>
  4020dc:	mov	w0, #0x10                  	// #16
  4020e0:	str	w0, [sp, #164]
  4020e4:	b	4020ec <ferror@plt+0x147c>
  4020e8:	nop
  4020ec:	ldr	w0, [sp, #140]
  4020f0:	cmp	w0, #0x0
  4020f4:	b.ge	402154 <ferror@plt+0x14e4>  // b.tcont
  4020f8:	ldr	w0, [sp, #152]
  4020fc:	cmp	w0, #0x4
  402100:	b.eq	402140 <ferror@plt+0x14d0>  // b.none
  402104:	ldr	w0, [sp, #152]
  402108:	cmp	w0, #0x4
  40210c:	b.gt	40214c <ferror@plt+0x14dc>
  402110:	ldr	w0, [sp, #152]
  402114:	cmp	w0, #0x0
  402118:	b.eq	402134 <ferror@plt+0x14c4>  // b.none
  40211c:	ldr	w0, [sp, #152]
  402120:	cmp	w0, #0x3
  402124:	b.ne	40214c <ferror@plt+0x14dc>  // b.any
  402128:	mov	w0, #0x1                   	// #1
  40212c:	str	w0, [sp, #140]
  402130:	b	402158 <ferror@plt+0x14e8>
  402134:	mov	w0, #0x2                   	// #2
  402138:	str	w0, [sp, #140]
  40213c:	b	402158 <ferror@plt+0x14e8>
  402140:	mov	w0, #0x4                   	// #4
  402144:	str	w0, [sp, #140]
  402148:	b	402158 <ferror@plt+0x14e8>
  40214c:	str	wzr, [sp, #140]
  402150:	b	402158 <ferror@plt+0x14e8>
  402154:	nop
  402158:	ldr	w0, [sp, #164]
  40215c:	cmp	w0, #0x0
  402160:	b.le	402194 <ferror@plt+0x1524>
  402164:	ldr	w0, [sp, #152]
  402168:	cmp	w0, #0x0
  40216c:	b.eq	402188 <ferror@plt+0x1518>  // b.none
  402170:	ldr	w0, [sp, #152]
  402174:	cmp	w0, #0x3
  402178:	b.eq	402188 <ferror@plt+0x1518>  // b.none
  40217c:	ldr	w0, [sp, #152]
  402180:	cmp	w0, #0x4
  402184:	b.ne	4021cc <ferror@plt+0x155c>  // b.any
  402188:	ldr	w0, [sp, #164]
  40218c:	cmp	w0, #0x100
  402190:	b.le	4021cc <ferror@plt+0x155c>
  402194:	adrp	x0, 414000 <ferror@plt+0x13390>
  402198:	add	x0, x0, #0x200
  40219c:	ldr	x4, [x0]
  4021a0:	adrp	x0, 414000 <ferror@plt+0x13390>
  4021a4:	add	x0, x0, #0x228
  4021a8:	ldr	x0, [x0]
  4021ac:	mov	w3, #0x100                 	// #256
  4021b0:	mov	x2, x0
  4021b4:	adrp	x0, 403000 <ferror@plt+0x2390>
  4021b8:	add	x1, x0, #0x868
  4021bc:	mov	x0, x4
  4021c0:	bl	400c60 <fprintf@plt>
  4021c4:	mov	w0, #0x1                   	// #1
  4021c8:	bl	400af0 <exit@plt>
  4021cc:	ldr	w0, [sp, #140]
  4021d0:	cmp	w0, #0x0
  4021d4:	b.le	4021e8 <ferror@plt+0x1578>
  4021d8:	ldr	w1, [sp, #140]
  4021dc:	ldr	w0, [sp, #164]
  4021e0:	cmp	w1, w0
  4021e4:	b.le	4021f4 <ferror@plt+0x1584>
  4021e8:	ldr	w0, [sp, #164]
  4021ec:	str	w0, [sp, #140]
  4021f0:	b	40224c <ferror@plt+0x15dc>
  4021f4:	ldr	w0, [sp, #152]
  4021f8:	cmp	w0, #0x4
  4021fc:	b.ne	40224c <ferror@plt+0x15dc>  // b.any
  402200:	ldr	w0, [sp, #140]
  402204:	sub	w1, w0, #0x1
  402208:	ldr	w0, [sp, #140]
  40220c:	and	w0, w1, w0
  402210:	cmp	w0, #0x0
  402214:	b.eq	40224c <ferror@plt+0x15dc>  // b.none
  402218:	adrp	x0, 414000 <ferror@plt+0x13390>
  40221c:	add	x0, x0, #0x200
  402220:	ldr	x3, [x0]
  402224:	adrp	x0, 414000 <ferror@plt+0x13390>
  402228:	add	x0, x0, #0x228
  40222c:	ldr	x0, [x0]
  402230:	mov	x2, x0
  402234:	adrp	x0, 403000 <ferror@plt+0x2390>
  402238:	add	x1, x0, #0x898
  40223c:	mov	x0, x3
  402240:	bl	400c60 <fprintf@plt>
  402244:	mov	w0, #0x1                   	// #1
  402248:	bl	400af0 <exit@plt>
  40224c:	ldr	w0, [sp, #44]
  402250:	cmp	w0, #0x3
  402254:	b.le	40225c <ferror@plt+0x15ec>
  402258:	bl	400e48 <ferror@plt+0x1d8>
  40225c:	ldr	w0, [sp, #44]
  402260:	cmp	w0, #0x1
  402264:	b.eq	40229c <ferror@plt+0x162c>  // b.none
  402268:	ldr	x0, [sp, #32]
  40226c:	add	x0, x0, #0x8
  402270:	ldr	x0, [x0]
  402274:	ldrb	w0, [x0]
  402278:	cmp	w0, #0x2d
  40227c:	b.ne	4022b0 <ferror@plt+0x1640>  // b.any
  402280:	ldr	x0, [sp, #32]
  402284:	add	x0, x0, #0x8
  402288:	ldr	x0, [x0]
  40228c:	add	x0, x0, #0x1
  402290:	ldrb	w0, [x0]
  402294:	cmp	w0, #0x0
  402298:	b.ne	4022b0 <ferror@plt+0x1640>  // b.any
  40229c:	adrp	x0, 414000 <ferror@plt+0x13390>
  4022a0:	add	x0, x0, #0x210
  4022a4:	ldr	x0, [x0]
  4022a8:	str	x0, [sp, #200]
  4022ac:	b	402320 <ferror@plt+0x16b0>
  4022b0:	ldr	x0, [sp, #32]
  4022b4:	add	x0, x0, #0x8
  4022b8:	ldr	x2, [x0]
  4022bc:	adrp	x0, 403000 <ferror@plt+0x2390>
  4022c0:	add	x1, x0, #0x8d8
  4022c4:	mov	x0, x2
  4022c8:	bl	400b50 <fopen@plt>
  4022cc:	str	x0, [sp, #200]
  4022d0:	ldr	x0, [sp, #200]
  4022d4:	cmp	x0, #0x0
  4022d8:	b.ne	402320 <ferror@plt+0x16b0>  // b.any
  4022dc:	adrp	x0, 414000 <ferror@plt+0x13390>
  4022e0:	add	x0, x0, #0x200
  4022e4:	ldr	x3, [x0]
  4022e8:	adrp	x0, 414000 <ferror@plt+0x13390>
  4022ec:	add	x0, x0, #0x228
  4022f0:	ldr	x0, [x0]
  4022f4:	mov	x2, x0
  4022f8:	adrp	x0, 403000 <ferror@plt+0x2390>
  4022fc:	add	x1, x0, #0x768
  402300:	mov	x0, x3
  402304:	bl	400c60 <fprintf@plt>
  402308:	ldr	x0, [sp, #32]
  40230c:	add	x0, x0, #0x8
  402310:	ldr	x0, [x0]
  402314:	bl	400b00 <perror@plt>
  402318:	mov	w0, #0x2                   	// #2
  40231c:	b	4031a4 <ferror@plt+0x2534>
  402320:	ldr	w0, [sp, #44]
  402324:	cmp	w0, #0x2
  402328:	b.le	402360 <ferror@plt+0x16f0>
  40232c:	ldr	x0, [sp, #32]
  402330:	add	x0, x0, #0x10
  402334:	ldr	x0, [x0]
  402338:	ldrb	w0, [x0]
  40233c:	cmp	w0, #0x2d
  402340:	b.ne	402374 <ferror@plt+0x1704>  // b.any
  402344:	ldr	x0, [sp, #32]
  402348:	add	x0, x0, #0x10
  40234c:	ldr	x0, [x0]
  402350:	add	x0, x0, #0x1
  402354:	ldrb	w0, [x0]
  402358:	cmp	w0, #0x0
  40235c:	b.ne	402374 <ferror@plt+0x1704>  // b.any
  402360:	adrp	x0, 414000 <ferror@plt+0x13390>
  402364:	add	x0, x0, #0x208
  402368:	ldr	x0, [x0]
  40236c:	str	x0, [sp, #192]
  402370:	b	402430 <ferror@plt+0x17c0>
  402374:	ldr	w0, [sp, #168]
  402378:	cmp	w0, #0x0
  40237c:	b.eq	402388 <ferror@plt+0x1718>  // b.none
  402380:	mov	w0, #0x1                   	// #1
  402384:	b	40238c <ferror@plt+0x171c>
  402388:	mov	w0, #0x201                 	// #513
  40238c:	str	w0, [sp, #64]
  402390:	ldr	x0, [sp, #32]
  402394:	add	x0, x0, #0x10
  402398:	ldr	x3, [x0]
  40239c:	ldr	w0, [sp, #64]
  4023a0:	orr	w0, w0, #0x40
  4023a4:	mov	w2, #0x1b6                 	// #438
  4023a8:	mov	w1, w0
  4023ac:	mov	x0, x3
  4023b0:	bl	400b70 <open@plt>
  4023b4:	str	w0, [sp, #60]
  4023b8:	ldr	w0, [sp, #60]
  4023bc:	cmp	w0, #0x0
  4023c0:	b.lt	4023e4 <ferror@plt+0x1774>  // b.tstop
  4023c4:	adrp	x0, 403000 <ferror@plt+0x2390>
  4023c8:	add	x1, x0, #0x8e0
  4023cc:	ldr	w0, [sp, #60]
  4023d0:	bl	400ba0 <fdopen@plt>
  4023d4:	str	x0, [sp, #192]
  4023d8:	ldr	x0, [sp, #192]
  4023dc:	cmp	x0, #0x0
  4023e0:	b.ne	402428 <ferror@plt+0x17b8>  // b.any
  4023e4:	adrp	x0, 414000 <ferror@plt+0x13390>
  4023e8:	add	x0, x0, #0x200
  4023ec:	ldr	x3, [x0]
  4023f0:	adrp	x0, 414000 <ferror@plt+0x13390>
  4023f4:	add	x0, x0, #0x228
  4023f8:	ldr	x0, [x0]
  4023fc:	mov	x2, x0
  402400:	adrp	x0, 403000 <ferror@plt+0x2390>
  402404:	add	x1, x0, #0x768
  402408:	mov	x0, x3
  40240c:	bl	400c60 <fprintf@plt>
  402410:	ldr	x0, [sp, #32]
  402414:	add	x0, x0, #0x10
  402418:	ldr	x0, [x0]
  40241c:	bl	400b00 <perror@plt>
  402420:	mov	w0, #0x3                   	// #3
  402424:	b	4031a4 <ferror@plt+0x2534>
  402428:	ldr	x0, [sp, #192]
  40242c:	bl	400bb0 <rewind@plt>
  402430:	ldr	w0, [sp, #168]
  402434:	cmp	w0, #0x0
  402438:	b.eq	4024d0 <ferror@plt+0x1860>  // b.none
  40243c:	ldr	w0, [sp, #152]
  402440:	cmp	w0, #0x0
  402444:	b.eq	402488 <ferror@plt+0x1818>  // b.none
  402448:	ldr	w0, [sp, #152]
  40244c:	cmp	w0, #0x1
  402450:	b.eq	402488 <ferror@plt+0x1818>  // b.none
  402454:	adrp	x0, 414000 <ferror@plt+0x13390>
  402458:	add	x0, x0, #0x200
  40245c:	ldr	x3, [x0]
  402460:	adrp	x0, 414000 <ferror@plt+0x13390>
  402464:	add	x0, x0, #0x228
  402468:	ldr	x0, [x0]
  40246c:	mov	x2, x0
  402470:	adrp	x0, 403000 <ferror@plt+0x2390>
  402474:	add	x1, x0, #0x8e8
  402478:	mov	x0, x3
  40247c:	bl	400c60 <fprintf@plt>
  402480:	mov	w0, #0xffffffff            	// #-1
  402484:	b	4031a4 <ferror@plt+0x2534>
  402488:	adrp	x0, 414000 <ferror@plt+0x13390>
  40248c:	add	x0, x0, #0x200
  402490:	ldr	x1, [x0]
  402494:	ldr	w0, [sp, #172]
  402498:	cmp	w0, #0x0
  40249c:	b.eq	4024ac <ferror@plt+0x183c>  // b.none
  4024a0:	ldr	x0, [sp, #112]
  4024a4:	neg	x0, x0
  4024a8:	b	4024b0 <ferror@plt+0x1840>
  4024ac:	ldr	x0, [sp, #112]
  4024b0:	mov	x5, x0
  4024b4:	ldr	w4, [sp, #152]
  4024b8:	ldr	w3, [sp, #164]
  4024bc:	mov	x2, x1
  4024c0:	ldr	x1, [sp, #192]
  4024c4:	ldr	x0, [sp, #200]
  4024c8:	bl	401190 <ferror@plt+0x520>
  4024cc:	b	4031a4 <ferror@plt+0x2534>
  4024d0:	ldr	x0, [sp, #112]
  4024d4:	cmp	x0, #0x0
  4024d8:	b.ne	4024f4 <ferror@plt+0x1884>  // b.any
  4024dc:	ldr	w0, [sp, #172]
  4024e0:	cmp	w0, #0x0
  4024e4:	b.ne	4024f4 <ferror@plt+0x1884>  // b.any
  4024e8:	ldr	w0, [sp, #176]
  4024ec:	cmp	w0, #0x0
  4024f0:	b.ne	402664 <ferror@plt+0x19f4>  // b.any
  4024f4:	ldr	w0, [sp, #176]
  4024f8:	cmp	w0, #0x0
  4024fc:	b.eq	402534 <ferror@plt+0x18c4>  // b.none
  402500:	ldr	w0, [sp, #172]
  402504:	cmp	w0, #0x0
  402508:	b.eq	402518 <ferror@plt+0x18a8>  // b.none
  40250c:	ldr	x0, [sp, #112]
  402510:	neg	x0, x0
  402514:	b	40251c <ferror@plt+0x18ac>
  402518:	ldr	x0, [sp, #112]
  40251c:	mov	w2, #0x1                   	// #1
  402520:	mov	x1, x0
  402524:	ldr	x0, [sp, #200]
  402528:	bl	400be0 <fseek@plt>
  40252c:	str	w0, [sp, #184]
  402530:	b	40257c <ferror@plt+0x190c>
  402534:	ldr	w0, [sp, #172]
  402538:	cmp	w0, #0x0
  40253c:	b.eq	40254c <ferror@plt+0x18dc>  // b.none
  402540:	ldr	x0, [sp, #112]
  402544:	neg	x0, x0
  402548:	b	402550 <ferror@plt+0x18e0>
  40254c:	ldr	x0, [sp, #112]
  402550:	ldr	w1, [sp, #172]
  402554:	cmp	w1, #0x0
  402558:	b.eq	402564 <ferror@plt+0x18f4>  // b.none
  40255c:	mov	w1, #0x2                   	// #2
  402560:	b	402568 <ferror@plt+0x18f8>
  402564:	mov	w1, #0x0                   	// #0
  402568:	mov	w2, w1
  40256c:	mov	x1, x0
  402570:	ldr	x0, [sp, #200]
  402574:	bl	400be0 <fseek@plt>
  402578:	str	w0, [sp, #184]
  40257c:	ldr	w0, [sp, #184]
  402580:	cmp	w0, #0x0
  402584:	b.ge	4025c8 <ferror@plt+0x1958>  // b.tcont
  402588:	ldr	w0, [sp, #172]
  40258c:	cmp	w0, #0x0
  402590:	b.eq	4025c8 <ferror@plt+0x1958>  // b.none
  402594:	adrp	x0, 414000 <ferror@plt+0x13390>
  402598:	add	x0, x0, #0x200
  40259c:	ldr	x3, [x0]
  4025a0:	adrp	x0, 414000 <ferror@plt+0x13390>
  4025a4:	add	x0, x0, #0x228
  4025a8:	ldr	x0, [x0]
  4025ac:	mov	x2, x0
  4025b0:	adrp	x0, 403000 <ferror@plt+0x2390>
  4025b4:	add	x1, x0, #0x918
  4025b8:	mov	x0, x3
  4025bc:	bl	400c60 <fprintf@plt>
  4025c0:	mov	w0, #0x4                   	// #4
  4025c4:	b	4031a4 <ferror@plt+0x2534>
  4025c8:	ldr	w0, [sp, #184]
  4025cc:	cmp	w0, #0x0
  4025d0:	b.lt	4025e4 <ferror@plt+0x1974>  // b.tstop
  4025d4:	ldr	x0, [sp, #200]
  4025d8:	bl	400b10 <ftell@plt>
  4025dc:	str	x0, [sp, #112]
  4025e0:	b	402664 <ferror@plt+0x19f4>
  4025e4:	ldr	x0, [sp, #112]
  4025e8:	str	x0, [sp, #72]
  4025ec:	b	402650 <ferror@plt+0x19e0>
  4025f0:	ldr	x0, [sp, #200]
  4025f4:	bl	400bc0 <getc@plt>
  4025f8:	cmn	w0, #0x1
  4025fc:	b.ne	402650 <ferror@plt+0x19e0>  // b.any
  402600:	ldr	x0, [sp, #200]
  402604:	bl	400c70 <ferror@plt>
  402608:	cmp	w0, #0x0
  40260c:	b.eq	40261c <ferror@plt+0x19ac>  // b.none
  402610:	mov	w0, #0x2                   	// #2
  402614:	bl	401148 <ferror@plt+0x4d8>
  402618:	b	402650 <ferror@plt+0x19e0>
  40261c:	adrp	x0, 414000 <ferror@plt+0x13390>
  402620:	add	x0, x0, #0x200
  402624:	ldr	x3, [x0]
  402628:	adrp	x0, 414000 <ferror@plt+0x13390>
  40262c:	add	x0, x0, #0x228
  402630:	ldr	x0, [x0]
  402634:	mov	x2, x0
  402638:	adrp	x0, 403000 <ferror@plt+0x2390>
  40263c:	add	x1, x0, #0x918
  402640:	mov	x0, x3
  402644:	bl	400c60 <fprintf@plt>
  402648:	mov	w0, #0x4                   	// #4
  40264c:	b	4031a4 <ferror@plt+0x2534>
  402650:	ldr	x0, [sp, #72]
  402654:	sub	x1, x0, #0x1
  402658:	str	x1, [sp, #72]
  40265c:	cmp	x0, #0x0
  402660:	b.ne	4025f0 <ferror@plt+0x1980>  // b.any
  402664:	ldr	w0, [sp, #152]
  402668:	cmp	w0, #0x2
  40266c:	b.ne	402adc <ferror@plt+0x1e6c>  // b.any
  402670:	adrp	x0, 414000 <ferror@plt+0x13390>
  402674:	add	x0, x0, #0x210
  402678:	ldr	x0, [x0]
  40267c:	ldr	x1, [sp, #200]
  402680:	cmp	x1, x0
  402684:	b.eq	4027b0 <ferror@plt+0x1b40>  // b.none
  402688:	bl	400c10 <__ctype_b_loc@plt>
  40268c:	ldr	x1, [x0]
  402690:	ldr	x0, [sp, #32]
  402694:	add	x0, x0, #0x8
  402698:	ldr	x0, [x0]
  40269c:	ldrb	w0, [x0]
  4026a0:	and	x0, x0, #0xff
  4026a4:	lsl	x0, x0, #1
  4026a8:	add	x0, x1, x0
  4026ac:	ldrh	w0, [x0]
  4026b0:	and	w0, w0, #0x800
  4026b4:	cmp	w0, #0x0
  4026b8:	b.eq	4026c8 <ferror@plt+0x1a58>  // b.none
  4026bc:	adrp	x0, 403000 <ferror@plt+0x2390>
  4026c0:	add	x0, x0, #0x930
  4026c4:	b	4026d0 <ferror@plt+0x1a60>
  4026c8:	adrp	x0, 403000 <ferror@plt+0x2390>
  4026cc:	add	x0, x0, #0x938
  4026d0:	mov	x2, x0
  4026d4:	adrp	x0, 403000 <ferror@plt+0x2390>
  4026d8:	add	x1, x0, #0x940
  4026dc:	ldr	x0, [sp, #192]
  4026e0:	bl	400c60 <fprintf@plt>
  4026e4:	cmp	w0, #0x0
  4026e8:	b.ge	4026f4 <ferror@plt+0x1a84>  // b.tcont
  4026ec:	mov	w0, #0x3                   	// #3
  4026f0:	bl	401148 <ferror@plt+0x4d8>
  4026f4:	str	wzr, [sp, #184]
  4026f8:	b	402768 <ferror@plt+0x1af8>
  4026fc:	bl	400c10 <__ctype_b_loc@plt>
  402700:	ldr	x1, [x0]
  402704:	ldrsw	x0, [sp, #188]
  402708:	lsl	x0, x0, #1
  40270c:	add	x0, x1, x0
  402710:	ldrh	w0, [x0]
  402714:	and	w0, w0, #0x8
  402718:	cmp	w0, #0x0
  40271c:	b.eq	402740 <ferror@plt+0x1ad0>  // b.none
  402720:	ldr	w0, [sp, #148]
  402724:	cmp	w0, #0x0
  402728:	b.eq	402738 <ferror@plt+0x1ac8>  // b.none
  40272c:	ldr	w0, [sp, #188]
  402730:	bl	400b60 <toupper@plt>
  402734:	b	402744 <ferror@plt+0x1ad4>
  402738:	ldr	w0, [sp, #188]
  40273c:	b	402744 <ferror@plt+0x1ad4>
  402740:	mov	w0, #0x5f                  	// #95
  402744:	ldr	x1, [sp, #192]
  402748:	bl	400b30 <putc@plt>
  40274c:	cmn	w0, #0x1
  402750:	b.ne	40275c <ferror@plt+0x1aec>  // b.any
  402754:	mov	w0, #0x3                   	// #3
  402758:	bl	401148 <ferror@plt+0x4d8>
  40275c:	ldr	w0, [sp, #184]
  402760:	add	w0, w0, #0x1
  402764:	str	w0, [sp, #184]
  402768:	ldr	x0, [sp, #32]
  40276c:	add	x0, x0, #0x8
  402770:	ldr	x1, [x0]
  402774:	ldrsw	x0, [sp, #184]
  402778:	add	x0, x1, x0
  40277c:	ldrb	w0, [x0]
  402780:	str	w0, [sp, #188]
  402784:	ldr	w0, [sp, #188]
  402788:	cmp	w0, #0x0
  40278c:	b.ne	4026fc <ferror@plt+0x1a8c>  // b.any
  402790:	ldr	x1, [sp, #192]
  402794:	adrp	x0, 403000 <ferror@plt+0x2390>
  402798:	add	x0, x0, #0x958
  40279c:	bl	400ae0 <fputs@plt>
  4027a0:	cmn	w0, #0x1
  4027a4:	b.ne	4027b0 <ferror@plt+0x1b40>  // b.any
  4027a8:	mov	w0, #0x3                   	// #3
  4027ac:	bl	401148 <ferror@plt+0x4d8>
  4027b0:	str	wzr, [sp, #180]
  4027b4:	str	wzr, [sp, #188]
  4027b8:	b	40286c <ferror@plt+0x1bfc>
  4027bc:	adrp	x0, 414000 <ferror@plt+0x13390>
  4027c0:	add	x0, x0, #0x138
  4027c4:	ldr	x1, [x0]
  4027c8:	adrp	x0, 414000 <ferror@plt+0x13390>
  4027cc:	add	x0, x0, #0x110
  4027d0:	cmp	x1, x0
  4027d4:	b.ne	4027e4 <ferror@plt+0x1b74>  // b.any
  4027d8:	adrp	x0, 403000 <ferror@plt+0x2390>
  4027dc:	add	x1, x0, #0x960
  4027e0:	b	4027ec <ferror@plt+0x1b7c>
  4027e4:	adrp	x0, 403000 <ferror@plt+0x2390>
  4027e8:	add	x1, x0, #0x970
  4027ec:	ldr	w0, [sp, #180]
  4027f0:	ldr	w2, [sp, #164]
  4027f4:	sdiv	w3, w0, w2
  4027f8:	ldr	w2, [sp, #164]
  4027fc:	mul	w2, w3, w2
  402800:	sub	w0, w0, w2
  402804:	cmp	w0, #0x0
  402808:	b.ne	402838 <ferror@plt+0x1bc8>  // b.any
  40280c:	ldr	w0, [sp, #180]
  402810:	cmp	w0, #0x0
  402814:	b.ne	402820 <ferror@plt+0x1bb0>  // b.any
  402818:	mov	w0, #0x2                   	// #2
  40281c:	b	402824 <ferror@plt+0x1bb4>
  402820:	mov	w0, #0x0                   	// #0
  402824:	sxtw	x2, w0
  402828:	adrp	x0, 403000 <ferror@plt+0x2390>
  40282c:	add	x0, x0, #0x980
  402830:	add	x0, x2, x0
  402834:	b	402840 <ferror@plt+0x1bd0>
  402838:	adrp	x0, 403000 <ferror@plt+0x2390>
  40283c:	add	x0, x0, #0x988
  402840:	ldr	w3, [sp, #188]
  402844:	mov	x2, x0
  402848:	ldr	x0, [sp, #192]
  40284c:	bl	400c60 <fprintf@plt>
  402850:	cmp	w0, #0x0
  402854:	b.ge	402860 <ferror@plt+0x1bf0>  // b.tcont
  402858:	mov	w0, #0x3                   	// #3
  40285c:	bl	401148 <ferror@plt+0x4d8>
  402860:	ldr	w0, [sp, #180]
  402864:	add	w0, w0, #0x1
  402868:	str	w0, [sp, #180]
  40286c:	ldr	x0, [sp, #128]
  402870:	cmp	x0, #0x0
  402874:	b.lt	402888 <ferror@plt+0x1c18>  // b.tstop
  402878:	ldrsw	x0, [sp, #180]
  40287c:	ldr	x1, [sp, #128]
  402880:	cmp	x1, x0
  402884:	b.le	4028a0 <ferror@plt+0x1c30>
  402888:	ldr	x0, [sp, #200]
  40288c:	bl	400bc0 <getc@plt>
  402890:	str	w0, [sp, #188]
  402894:	ldr	w0, [sp, #188]
  402898:	cmn	w0, #0x1
  40289c:	b.ne	4027bc <ferror@plt+0x1b4c>  // b.any
  4028a0:	ldr	w0, [sp, #188]
  4028a4:	cmn	w0, #0x1
  4028a8:	b.ne	4028c4 <ferror@plt+0x1c54>  // b.any
  4028ac:	ldr	x0, [sp, #200]
  4028b0:	bl	400c70 <ferror@plt>
  4028b4:	cmp	w0, #0x0
  4028b8:	b.eq	4028c4 <ferror@plt+0x1c54>  // b.none
  4028bc:	mov	w0, #0x2                   	// #2
  4028c0:	bl	401148 <ferror@plt+0x4d8>
  4028c4:	ldr	w0, [sp, #180]
  4028c8:	cmp	w0, #0x0
  4028cc:	b.eq	4028f0 <ferror@plt+0x1c80>  // b.none
  4028d0:	ldr	x1, [sp, #192]
  4028d4:	adrp	x0, 403000 <ferror@plt+0x2390>
  4028d8:	add	x0, x0, #0x990
  4028dc:	bl	400ae0 <fputs@plt>
  4028e0:	cmn	w0, #0x1
  4028e4:	b.ne	4028f0 <ferror@plt+0x1c80>  // b.any
  4028e8:	mov	w0, #0x3                   	// #3
  4028ec:	bl	401148 <ferror@plt+0x4d8>
  4028f0:	adrp	x0, 414000 <ferror@plt+0x13390>
  4028f4:	add	x0, x0, #0x210
  4028f8:	ldr	x0, [x0]
  4028fc:	ldr	x1, [sp, #200]
  402900:	cmp	x1, x0
  402904:	b.ne	402910 <ferror@plt+0x1ca0>  // b.any
  402908:	mov	w0, #0x3                   	// #3
  40290c:	b	402914 <ferror@plt+0x1ca4>
  402910:	mov	w0, #0x0                   	// #0
  402914:	sxtw	x1, w0
  402918:	adrp	x0, 403000 <ferror@plt+0x2390>
  40291c:	add	x0, x0, #0x998
  402920:	add	x0, x1, x0
  402924:	ldr	x1, [sp, #192]
  402928:	bl	400ae0 <fputs@plt>
  40292c:	cmn	w0, #0x1
  402930:	b.ne	40293c <ferror@plt+0x1ccc>  // b.any
  402934:	mov	w0, #0x3                   	// #3
  402938:	bl	401148 <ferror@plt+0x4d8>
  40293c:	adrp	x0, 414000 <ferror@plt+0x13390>
  402940:	add	x0, x0, #0x210
  402944:	ldr	x0, [x0]
  402948:	ldr	x1, [sp, #200]
  40294c:	cmp	x1, x0
  402950:	b.eq	402aa4 <ferror@plt+0x1e34>  // b.none
  402954:	bl	400c10 <__ctype_b_loc@plt>
  402958:	ldr	x1, [x0]
  40295c:	ldr	x0, [sp, #32]
  402960:	add	x0, x0, #0x8
  402964:	ldr	x0, [x0]
  402968:	ldrb	w0, [x0]
  40296c:	and	x0, x0, #0xff
  402970:	lsl	x0, x0, #1
  402974:	add	x0, x1, x0
  402978:	ldrh	w0, [x0]
  40297c:	and	w0, w0, #0x800
  402980:	cmp	w0, #0x0
  402984:	b.eq	402994 <ferror@plt+0x1d24>  // b.none
  402988:	adrp	x0, 403000 <ferror@plt+0x2390>
  40298c:	add	x0, x0, #0x930
  402990:	b	40299c <ferror@plt+0x1d2c>
  402994:	adrp	x0, 403000 <ferror@plt+0x2390>
  402998:	add	x0, x0, #0x938
  40299c:	mov	x2, x0
  4029a0:	adrp	x0, 403000 <ferror@plt+0x2390>
  4029a4:	add	x1, x0, #0x9a0
  4029a8:	ldr	x0, [sp, #192]
  4029ac:	bl	400c60 <fprintf@plt>
  4029b0:	cmp	w0, #0x0
  4029b4:	b.ge	4029c0 <ferror@plt+0x1d50>  // b.tcont
  4029b8:	mov	w0, #0x3                   	// #3
  4029bc:	bl	401148 <ferror@plt+0x4d8>
  4029c0:	str	wzr, [sp, #184]
  4029c4:	b	402a34 <ferror@plt+0x1dc4>
  4029c8:	bl	400c10 <__ctype_b_loc@plt>
  4029cc:	ldr	x1, [x0]
  4029d0:	ldrsw	x0, [sp, #188]
  4029d4:	lsl	x0, x0, #1
  4029d8:	add	x0, x1, x0
  4029dc:	ldrh	w0, [x0]
  4029e0:	and	w0, w0, #0x8
  4029e4:	cmp	w0, #0x0
  4029e8:	b.eq	402a0c <ferror@plt+0x1d9c>  // b.none
  4029ec:	ldr	w0, [sp, #148]
  4029f0:	cmp	w0, #0x0
  4029f4:	b.eq	402a04 <ferror@plt+0x1d94>  // b.none
  4029f8:	ldr	w0, [sp, #188]
  4029fc:	bl	400b60 <toupper@plt>
  402a00:	b	402a10 <ferror@plt+0x1da0>
  402a04:	ldr	w0, [sp, #188]
  402a08:	b	402a10 <ferror@plt+0x1da0>
  402a0c:	mov	w0, #0x5f                  	// #95
  402a10:	ldr	x1, [sp, #192]
  402a14:	bl	400b30 <putc@plt>
  402a18:	cmn	w0, #0x1
  402a1c:	b.ne	402a28 <ferror@plt+0x1db8>  // b.any
  402a20:	mov	w0, #0x3                   	// #3
  402a24:	bl	401148 <ferror@plt+0x4d8>
  402a28:	ldr	w0, [sp, #184]
  402a2c:	add	w0, w0, #0x1
  402a30:	str	w0, [sp, #184]
  402a34:	ldr	x0, [sp, #32]
  402a38:	add	x0, x0, #0x8
  402a3c:	ldr	x1, [x0]
  402a40:	ldrsw	x0, [sp, #184]
  402a44:	add	x0, x1, x0
  402a48:	ldrb	w0, [x0]
  402a4c:	str	w0, [sp, #188]
  402a50:	ldr	w0, [sp, #188]
  402a54:	cmp	w0, #0x0
  402a58:	b.ne	4029c8 <ferror@plt+0x1d58>  // b.any
  402a5c:	ldr	w0, [sp, #148]
  402a60:	cmp	w0, #0x0
  402a64:	b.eq	402a74 <ferror@plt+0x1e04>  // b.none
  402a68:	adrp	x0, 403000 <ferror@plt+0x2390>
  402a6c:	add	x0, x0, #0x9b0
  402a70:	b	402a7c <ferror@plt+0x1e0c>
  402a74:	adrp	x0, 403000 <ferror@plt+0x2390>
  402a78:	add	x0, x0, #0x9b8
  402a7c:	ldr	w3, [sp, #180]
  402a80:	mov	x2, x0
  402a84:	adrp	x0, 403000 <ferror@plt+0x2390>
  402a88:	add	x1, x0, #0x9c0
  402a8c:	ldr	x0, [sp, #192]
  402a90:	bl	400c60 <fprintf@plt>
  402a94:	cmp	w0, #0x0
  402a98:	b.ge	402aa4 <ferror@plt+0x1e34>  // b.tcont
  402a9c:	mov	w0, #0x3                   	// #3
  402aa0:	bl	401148 <ferror@plt+0x4d8>
  402aa4:	ldr	x0, [sp, #200]
  402aa8:	bl	400b40 <fclose@plt>
  402aac:	cmp	w0, #0x0
  402ab0:	b.eq	402abc <ferror@plt+0x1e4c>  // b.none
  402ab4:	mov	w0, #0x2                   	// #2
  402ab8:	bl	401148 <ferror@plt+0x4d8>
  402abc:	ldr	x0, [sp, #192]
  402ac0:	bl	400b40 <fclose@plt>
  402ac4:	cmp	w0, #0x0
  402ac8:	b.eq	402ad4 <ferror@plt+0x1e64>  // b.none
  402acc:	mov	w0, #0x3                   	// #3
  402ad0:	bl	401148 <ferror@plt+0x4d8>
  402ad4:	mov	w0, #0x0                   	// #0
  402ad8:	b	4031a4 <ferror@plt+0x2534>
  402adc:	ldr	w0, [sp, #152]
  402ae0:	cmp	w0, #0x1
  402ae4:	b.ne	402c68 <ferror@plt+0x1ff8>  // b.any
  402ae8:	ldr	w0, [sp, #164]
  402aec:	str	w0, [sp, #180]
  402af0:	str	wzr, [sp, #184]
  402af4:	b	402bac <ferror@plt+0x1f3c>
  402af8:	adrp	x0, 414000 <ferror@plt+0x13390>
  402afc:	add	x0, x0, #0x138
  402b00:	ldr	x1, [x0]
  402b04:	ldr	w0, [sp, #184]
  402b08:	asr	w0, w0, #4
  402b0c:	mov	w0, w0
  402b10:	and	x0, x0, #0xf
  402b14:	add	x0, x1, x0
  402b18:	ldrb	w0, [x0]
  402b1c:	ldr	x1, [sp, #192]
  402b20:	bl	400b30 <putc@plt>
  402b24:	cmn	w0, #0x1
  402b28:	b.eq	402b5c <ferror@plt+0x1eec>  // b.none
  402b2c:	adrp	x0, 414000 <ferror@plt+0x13390>
  402b30:	add	x0, x0, #0x138
  402b34:	ldr	x1, [x0]
  402b38:	ldr	w0, [sp, #184]
  402b3c:	mov	w0, w0
  402b40:	and	x0, x0, #0xf
  402b44:	add	x0, x1, x0
  402b48:	ldrb	w0, [x0]
  402b4c:	ldr	x1, [sp, #192]
  402b50:	bl	400b30 <putc@plt>
  402b54:	cmn	w0, #0x1
  402b58:	b.ne	402b64 <ferror@plt+0x1ef4>  // b.any
  402b5c:	mov	w0, #0x3                   	// #3
  402b60:	bl	401148 <ferror@plt+0x4d8>
  402b64:	ldr	x0, [sp, #120]
  402b68:	add	x0, x0, #0x1
  402b6c:	str	x0, [sp, #120]
  402b70:	ldr	w0, [sp, #180]
  402b74:	sub	w0, w0, #0x1
  402b78:	str	w0, [sp, #180]
  402b7c:	ldr	w0, [sp, #180]
  402b80:	cmp	w0, #0x0
  402b84:	b.ne	402bac <ferror@plt+0x1f3c>  // b.any
  402b88:	ldr	x1, [sp, #192]
  402b8c:	mov	w0, #0xa                   	// #10
  402b90:	bl	400b30 <putc@plt>
  402b94:	cmn	w0, #0x1
  402b98:	b.ne	402ba4 <ferror@plt+0x1f34>  // b.any
  402b9c:	mov	w0, #0x3                   	// #3
  402ba0:	bl	401148 <ferror@plt+0x4d8>
  402ba4:	ldr	w0, [sp, #164]
  402ba8:	str	w0, [sp, #180]
  402bac:	ldr	x0, [sp, #128]
  402bb0:	cmp	x0, #0x0
  402bb4:	b.lt	402bc8 <ferror@plt+0x1f58>  // b.tstop
  402bb8:	ldr	x1, [sp, #120]
  402bbc:	ldr	x0, [sp, #128]
  402bc0:	cmp	x1, x0
  402bc4:	b.ge	402be0 <ferror@plt+0x1f70>  // b.tcont
  402bc8:	ldr	x0, [sp, #200]
  402bcc:	bl	400bc0 <getc@plt>
  402bd0:	str	w0, [sp, #184]
  402bd4:	ldr	w0, [sp, #184]
  402bd8:	cmn	w0, #0x1
  402bdc:	b.ne	402af8 <ferror@plt+0x1e88>  // b.any
  402be0:	ldr	w0, [sp, #184]
  402be4:	cmn	w0, #0x1
  402be8:	b.ne	402c04 <ferror@plt+0x1f94>  // b.any
  402bec:	ldr	x0, [sp, #200]
  402bf0:	bl	400c70 <ferror@plt>
  402bf4:	cmp	w0, #0x0
  402bf8:	b.eq	402c04 <ferror@plt+0x1f94>  // b.none
  402bfc:	mov	w0, #0x2                   	// #2
  402c00:	bl	401148 <ferror@plt+0x4d8>
  402c04:	ldr	w1, [sp, #180]
  402c08:	ldr	w0, [sp, #164]
  402c0c:	cmp	w1, w0
  402c10:	b.ge	402c30 <ferror@plt+0x1fc0>  // b.tcont
  402c14:	ldr	x1, [sp, #192]
  402c18:	mov	w0, #0xa                   	// #10
  402c1c:	bl	400b30 <putc@plt>
  402c20:	cmn	w0, #0x1
  402c24:	b.ne	402c30 <ferror@plt+0x1fc0>  // b.any
  402c28:	mov	w0, #0x3                   	// #3
  402c2c:	bl	401148 <ferror@plt+0x4d8>
  402c30:	ldr	x0, [sp, #200]
  402c34:	bl	400b40 <fclose@plt>
  402c38:	cmp	w0, #0x0
  402c3c:	b.eq	402c48 <ferror@plt+0x1fd8>  // b.none
  402c40:	mov	w0, #0x2                   	// #2
  402c44:	bl	401148 <ferror@plt+0x4d8>
  402c48:	ldr	x0, [sp, #192]
  402c4c:	bl	400b40 <fclose@plt>
  402c50:	cmp	w0, #0x0
  402c54:	b.eq	402c60 <ferror@plt+0x1ff0>  // b.none
  402c58:	mov	w0, #0x3                   	// #3
  402c5c:	bl	401148 <ferror@plt+0x4d8>
  402c60:	mov	w0, #0x0                   	// #0
  402c64:	b	4031a4 <ferror@plt+0x2534>
  402c68:	ldr	w0, [sp, #152]
  402c6c:	cmp	w0, #0x3
  402c70:	b.eq	402c88 <ferror@plt+0x2018>  // b.none
  402c74:	ldr	w0, [sp, #140]
  402c78:	lsl	w0, w0, #1
  402c7c:	add	w0, w0, #0x1
  402c80:	str	w0, [sp, #136]
  402c84:	b	402c98 <ferror@plt+0x2028>
  402c88:	ldr	w0, [sp, #140]
  402c8c:	lsl	w0, w0, #3
  402c90:	add	w0, w0, #0x1
  402c94:	str	w0, [sp, #136]
  402c98:	str	wzr, [sp, #184]
  402c9c:	b	403074 <ferror@plt+0x2404>
  402ca0:	ldr	w0, [sp, #180]
  402ca4:	cmp	w0, #0x0
  402ca8:	b.ne	402d18 <ferror@plt+0x20a8>  // b.any
  402cac:	ldr	x1, [sp, #120]
  402cb0:	ldr	x0, [sp, #112]
  402cb4:	add	x0, x1, x0
  402cb8:	mov	x1, x0
  402cbc:	ldr	x0, [sp, #104]
  402cc0:	add	x0, x1, x0
  402cc4:	mov	x2, x0
  402cc8:	adrp	x0, 403000 <ferror@plt+0x2390>
  402ccc:	add	x1, x0, #0x9d0
  402cd0:	adrp	x0, 414000 <ferror@plt+0x13390>
  402cd4:	add	x0, x0, #0xc50
  402cd8:	bl	400b20 <sprintf@plt>
  402cdc:	str	w0, [sp, #92]
  402ce0:	ldr	w0, [sp, #92]
  402ce4:	str	w0, [sp, #188]
  402ce8:	b	402d0c <ferror@plt+0x209c>
  402cec:	ldr	w0, [sp, #188]
  402cf0:	add	w1, w0, #0x1
  402cf4:	str	w1, [sp, #188]
  402cf8:	adrp	x1, 414000 <ferror@plt+0x13390>
  402cfc:	add	x1, x1, #0xc50
  402d00:	sxtw	x0, w0
  402d04:	mov	w2, #0x20                  	// #32
  402d08:	strb	w2, [x1, x0]
  402d0c:	ldr	w0, [sp, #188]
  402d10:	cmp	w0, #0xa14
  402d14:	b.le	402cec <ferror@plt+0x207c>
  402d18:	ldr	w0, [sp, #152]
  402d1c:	cmp	w0, #0x0
  402d20:	b.ne	402dbc <ferror@plt+0x214c>  // b.any
  402d24:	adrp	x0, 414000 <ferror@plt+0x13390>
  402d28:	add	x0, x0, #0x138
  402d2c:	ldr	x1, [x0]
  402d30:	ldr	w0, [sp, #184]
  402d34:	asr	w0, w0, #4
  402d38:	mov	w0, w0
  402d3c:	and	x0, x0, #0xf
  402d40:	add	x0, x1, x0
  402d44:	ldr	w1, [sp, #92]
  402d48:	add	w2, w1, #0x1
  402d4c:	ldr	w3, [sp, #136]
  402d50:	ldr	w1, [sp, #180]
  402d54:	mul	w3, w3, w1
  402d58:	ldr	w1, [sp, #140]
  402d5c:	sdiv	w1, w3, w1
  402d60:	add	w1, w2, w1
  402d64:	str	w1, [sp, #188]
  402d68:	ldrb	w2, [x0]
  402d6c:	adrp	x0, 414000 <ferror@plt+0x13390>
  402d70:	add	x1, x0, #0xc50
  402d74:	ldrsw	x0, [sp, #188]
  402d78:	strb	w2, [x1, x0]
  402d7c:	adrp	x0, 414000 <ferror@plt+0x13390>
  402d80:	add	x0, x0, #0x138
  402d84:	ldr	x1, [x0]
  402d88:	ldr	w0, [sp, #184]
  402d8c:	mov	w0, w0
  402d90:	and	x0, x0, #0xf
  402d94:	add	x0, x1, x0
  402d98:	ldr	w1, [sp, #188]
  402d9c:	add	w1, w1, #0x1
  402da0:	str	w1, [sp, #188]
  402da4:	ldrb	w2, [x0]
  402da8:	adrp	x0, 414000 <ferror@plt+0x13390>
  402dac:	add	x1, x0, #0xc50
  402db0:	ldrsw	x0, [sp, #188]
  402db4:	strb	w2, [x1, x0]
  402db8:	b	402f00 <ferror@plt+0x2290>
  402dbc:	ldr	w0, [sp, #152]
  402dc0:	cmp	w0, #0x4
  402dc4:	b.ne	402e74 <ferror@plt+0x2204>  // b.any
  402dc8:	ldr	w0, [sp, #140]
  402dcc:	sub	w0, w0, #0x1
  402dd0:	ldr	w1, [sp, #180]
  402dd4:	eor	w0, w1, w0
  402dd8:	str	w0, [sp, #56]
  402ddc:	adrp	x0, 414000 <ferror@plt+0x13390>
  402de0:	add	x0, x0, #0x138
  402de4:	ldr	x1, [x0]
  402de8:	ldr	w0, [sp, #184]
  402dec:	asr	w0, w0, #4
  402df0:	mov	w0, w0
  402df4:	and	x0, x0, #0xf
  402df8:	add	x0, x1, x0
  402dfc:	ldr	w1, [sp, #92]
  402e00:	add	w2, w1, #0x1
  402e04:	ldr	w3, [sp, #136]
  402e08:	ldr	w1, [sp, #56]
  402e0c:	mul	w3, w3, w1
  402e10:	ldr	w1, [sp, #140]
  402e14:	sdiv	w1, w3, w1
  402e18:	add	w1, w2, w1
  402e1c:	str	w1, [sp, #188]
  402e20:	ldrb	w2, [x0]
  402e24:	adrp	x0, 414000 <ferror@plt+0x13390>
  402e28:	add	x1, x0, #0xc50
  402e2c:	ldrsw	x0, [sp, #188]
  402e30:	strb	w2, [x1, x0]
  402e34:	adrp	x0, 414000 <ferror@plt+0x13390>
  402e38:	add	x0, x0, #0x138
  402e3c:	ldr	x1, [x0]
  402e40:	ldr	w0, [sp, #184]
  402e44:	mov	w0, w0
  402e48:	and	x0, x0, #0xf
  402e4c:	add	x0, x1, x0
  402e50:	ldr	w1, [sp, #188]
  402e54:	add	w1, w1, #0x1
  402e58:	str	w1, [sp, #188]
  402e5c:	ldrb	w2, [x0]
  402e60:	adrp	x0, 414000 <ferror@plt+0x13390>
  402e64:	add	x1, x0, #0xc50
  402e68:	ldrsw	x0, [sp, #188]
  402e6c:	strb	w2, [x1, x0]
  402e70:	b	402f00 <ferror@plt+0x2290>
  402e74:	ldr	w0, [sp, #92]
  402e78:	add	w1, w0, #0x1
  402e7c:	ldr	w2, [sp, #136]
  402e80:	ldr	w0, [sp, #180]
  402e84:	mul	w2, w2, w0
  402e88:	ldr	w0, [sp, #140]
  402e8c:	sdiv	w0, w2, w0
  402e90:	add	w0, w1, w0
  402e94:	sub	w0, w0, #0x1
  402e98:	str	w0, [sp, #188]
  402e9c:	mov	w0, #0x7                   	// #7
  402ea0:	str	w0, [sp, #68]
  402ea4:	b	402ef4 <ferror@plt+0x2284>
  402ea8:	ldr	w0, [sp, #68]
  402eac:	ldr	w1, [sp, #184]
  402eb0:	asr	w0, w1, w0
  402eb4:	and	w0, w0, #0x1
  402eb8:	cmp	w0, #0x0
  402ebc:	b.eq	402ec8 <ferror@plt+0x2258>  // b.none
  402ec0:	mov	w0, #0x31                  	// #49
  402ec4:	b	402ecc <ferror@plt+0x225c>
  402ec8:	mov	w0, #0x30                  	// #48
  402ecc:	ldr	w1, [sp, #188]
  402ed0:	add	w1, w1, #0x1
  402ed4:	str	w1, [sp, #188]
  402ed8:	adrp	x1, 414000 <ferror@plt+0x13390>
  402edc:	add	x2, x1, #0xc50
  402ee0:	ldrsw	x1, [sp, #188]
  402ee4:	strb	w0, [x2, x1]
  402ee8:	ldr	w0, [sp, #68]
  402eec:	sub	w0, w0, #0x1
  402ef0:	str	w0, [sp, #68]
  402ef4:	ldr	w0, [sp, #68]
  402ef8:	cmp	w0, #0x0
  402efc:	b.ge	402ea8 <ferror@plt+0x2238>  // b.tcont
  402f00:	ldr	w0, [sp, #184]
  402f04:	cmp	w0, #0x0
  402f08:	b.eq	402f18 <ferror@plt+0x22a8>  // b.none
  402f0c:	ldr	w0, [sp, #160]
  402f10:	add	w0, w0, #0x1
  402f14:	str	w0, [sp, #160]
  402f18:	ldr	w0, [sp, #144]
  402f1c:	cmp	w0, #0x0
  402f20:	b.eq	402f54 <ferror@plt+0x22e4>  // b.none
  402f24:	ldr	w0, [sp, #184]
  402f28:	cmp	w0, #0x3f
  402f2c:	b.le	402f4c <ferror@plt+0x22dc>
  402f30:	ldr	w0, [sp, #184]
  402f34:	sub	w2, w0, #0x40
  402f38:	adrp	x0, 414000 <ferror@plt+0x13390>
  402f3c:	add	x1, x0, #0x140
  402f40:	sxtw	x0, w2
  402f44:	ldrb	w0, [x1, x0]
  402f48:	b	402f50 <ferror@plt+0x22e0>
  402f4c:	mov	w0, #0x2e                  	// #46
  402f50:	str	w0, [sp, #184]
  402f54:	ldr	w0, [sp, #184]
  402f58:	cmp	w0, #0x1f
  402f5c:	b.le	402f78 <ferror@plt+0x2308>
  402f60:	ldr	w0, [sp, #184]
  402f64:	cmp	w0, #0x7e
  402f68:	b.gt	402f78 <ferror@plt+0x2308>
  402f6c:	ldr	w0, [sp, #184]
  402f70:	and	w0, w0, #0xff
  402f74:	b	402f7c <ferror@plt+0x230c>
  402f78:	mov	w0, #0x2e                  	// #46
  402f7c:	ldr	w1, [sp, #92]
  402f80:	add	w2, w1, #0x3
  402f84:	ldr	w3, [sp, #136]
  402f88:	ldr	w1, [sp, #164]
  402f8c:	mul	w1, w3, w1
  402f90:	sub	w3, w1, #0x1
  402f94:	ldr	w1, [sp, #140]
  402f98:	sdiv	w1, w3, w1
  402f9c:	add	w2, w2, w1
  402fa0:	ldr	w1, [sp, #180]
  402fa4:	add	w3, w2, w1
  402fa8:	adrp	x1, 414000 <ferror@plt+0x13390>
  402fac:	add	x2, x1, #0xc50
  402fb0:	sxtw	x1, w3
  402fb4:	strb	w0, [x2, x1]
  402fb8:	ldr	x0, [sp, #120]
  402fbc:	add	x0, x0, #0x1
  402fc0:	str	x0, [sp, #120]
  402fc4:	ldr	w0, [sp, #180]
  402fc8:	add	w0, w0, #0x1
  402fcc:	str	w0, [sp, #180]
  402fd0:	ldr	w1, [sp, #180]
  402fd4:	ldr	w0, [sp, #164]
  402fd8:	cmp	w1, w0
  402fdc:	b.ne	403074 <ferror@plt+0x2404>  // b.any
  402fe0:	ldr	w0, [sp, #92]
  402fe4:	add	w1, w0, #0x3
  402fe8:	ldr	w2, [sp, #136]
  402fec:	ldr	w0, [sp, #164]
  402ff0:	mul	w0, w2, w0
  402ff4:	sub	w2, w0, #0x1
  402ff8:	ldr	w0, [sp, #140]
  402ffc:	sdiv	w0, w2, w0
  403000:	add	w0, w1, w0
  403004:	ldr	w1, [sp, #180]
  403008:	add	w0, w1, w0
  40300c:	str	w0, [sp, #188]
  403010:	adrp	x0, 414000 <ferror@plt+0x13390>
  403014:	add	x1, x0, #0xc50
  403018:	ldrsw	x0, [sp, #188]
  40301c:	mov	w2, #0xa                   	// #10
  403020:	strb	w2, [x1, x0]
  403024:	ldr	w0, [sp, #188]
  403028:	add	w0, w0, #0x1
  40302c:	str	w0, [sp, #188]
  403030:	adrp	x0, 414000 <ferror@plt+0x13390>
  403034:	add	x1, x0, #0xc50
  403038:	ldrsw	x0, [sp, #188]
  40303c:	strb	wzr, [x1, x0]
  403040:	ldr	w0, [sp, #156]
  403044:	cmp	w0, #0x0
  403048:	b.eq	403054 <ferror@plt+0x23e4>  // b.none
  40304c:	ldr	w0, [sp, #160]
  403050:	b	403058 <ferror@plt+0x23e8>
  403054:	mov	w0, #0x1                   	// #1
  403058:	mov	w2, w0
  40305c:	adrp	x0, 414000 <ferror@plt+0x13390>
  403060:	add	x1, x0, #0xc50
  403064:	ldr	x0, [sp, #192]
  403068:	bl	4015f0 <ferror@plt+0x980>
  40306c:	str	wzr, [sp, #160]
  403070:	str	wzr, [sp, #180]
  403074:	ldr	x0, [sp, #128]
  403078:	cmp	x0, #0x0
  40307c:	b.lt	403090 <ferror@plt+0x2420>  // b.tstop
  403080:	ldr	x1, [sp, #120]
  403084:	ldr	x0, [sp, #128]
  403088:	cmp	x1, x0
  40308c:	b.ge	4030a8 <ferror@plt+0x2438>  // b.tcont
  403090:	ldr	x0, [sp, #200]
  403094:	bl	400bc0 <getc@plt>
  403098:	str	w0, [sp, #184]
  40309c:	ldr	w0, [sp, #184]
  4030a0:	cmn	w0, #0x1
  4030a4:	b.ne	402ca0 <ferror@plt+0x2030>  // b.any
  4030a8:	ldr	w0, [sp, #184]
  4030ac:	cmn	w0, #0x1
  4030b0:	b.ne	4030cc <ferror@plt+0x245c>  // b.any
  4030b4:	ldr	x0, [sp, #200]
  4030b8:	bl	400c70 <ferror@plt>
  4030bc:	cmp	w0, #0x0
  4030c0:	b.eq	4030cc <ferror@plt+0x245c>  // b.none
  4030c4:	mov	w0, #0x2                   	// #2
  4030c8:	bl	401148 <ferror@plt+0x4d8>
  4030cc:	ldr	w0, [sp, #180]
  4030d0:	cmp	w0, #0x0
  4030d4:	b.eq	403150 <ferror@plt+0x24e0>  // b.none
  4030d8:	ldr	w0, [sp, #92]
  4030dc:	add	w1, w0, #0x3
  4030e0:	ldr	w2, [sp, #136]
  4030e4:	ldr	w0, [sp, #164]
  4030e8:	mul	w0, w2, w0
  4030ec:	sub	w2, w0, #0x1
  4030f0:	ldr	w0, [sp, #140]
  4030f4:	sdiv	w0, w2, w0
  4030f8:	add	w0, w1, w0
  4030fc:	ldr	w1, [sp, #180]
  403100:	add	w0, w1, w0
  403104:	str	w0, [sp, #188]
  403108:	adrp	x0, 414000 <ferror@plt+0x13390>
  40310c:	add	x1, x0, #0xc50
  403110:	ldrsw	x0, [sp, #188]
  403114:	mov	w2, #0xa                   	// #10
  403118:	strb	w2, [x1, x0]
  40311c:	ldr	w0, [sp, #188]
  403120:	add	w0, w0, #0x1
  403124:	str	w0, [sp, #188]
  403128:	adrp	x0, 414000 <ferror@plt+0x13390>
  40312c:	add	x1, x0, #0xc50
  403130:	ldrsw	x0, [sp, #188]
  403134:	strb	wzr, [x1, x0]
  403138:	mov	w2, #0x1                   	// #1
  40313c:	adrp	x0, 414000 <ferror@plt+0x13390>
  403140:	add	x1, x0, #0xc50
  403144:	ldr	x0, [sp, #192]
  403148:	bl	4015f0 <ferror@plt+0x980>
  40314c:	b	403170 <ferror@plt+0x2500>
  403150:	ldr	w0, [sp, #156]
  403154:	cmp	w0, #0x0
  403158:	b.eq	403170 <ferror@plt+0x2500>  // b.none
  40315c:	mov	w2, #0xffffffff            	// #-1
  403160:	adrp	x0, 414000 <ferror@plt+0x13390>
  403164:	add	x1, x0, #0xc50
  403168:	ldr	x0, [sp, #192]
  40316c:	bl	4015f0 <ferror@plt+0x980>
  403170:	ldr	x0, [sp, #200]
  403174:	bl	400b40 <fclose@plt>
  403178:	cmp	w0, #0x0
  40317c:	b.eq	403188 <ferror@plt+0x2518>  // b.none
  403180:	mov	w0, #0x2                   	// #2
  403184:	bl	401148 <ferror@plt+0x4d8>
  403188:	ldr	x0, [sp, #192]
  40318c:	bl	400b40 <fclose@plt>
  403190:	cmp	w0, #0x0
  403194:	b.eq	4031a0 <ferror@plt+0x2530>  // b.none
  403198:	mov	w0, #0x3                   	// #3
  40319c:	bl	401148 <ferror@plt+0x4d8>
  4031a0:	mov	w0, #0x0                   	// #0
  4031a4:	ldr	x19, [sp, #16]
  4031a8:	ldp	x29, x30, [sp], #208
  4031ac:	ret
  4031b0:	stp	x29, x30, [sp, #-64]!
  4031b4:	mov	x29, sp
  4031b8:	stp	x19, x20, [sp, #16]
  4031bc:	adrp	x20, 413000 <ferror@plt+0x12390>
  4031c0:	add	x20, x20, #0xdf0
  4031c4:	stp	x21, x22, [sp, #32]
  4031c8:	adrp	x21, 413000 <ferror@plt+0x12390>
  4031cc:	add	x21, x21, #0xde8
  4031d0:	sub	x20, x20, x21
  4031d4:	mov	w22, w0
  4031d8:	stp	x23, x24, [sp, #48]
  4031dc:	mov	x23, x1
  4031e0:	mov	x24, x2
  4031e4:	bl	400a98 <strtoul@plt-0x38>
  4031e8:	cmp	xzr, x20, asr #3
  4031ec:	b.eq	403218 <ferror@plt+0x25a8>  // b.none
  4031f0:	asr	x20, x20, #3
  4031f4:	mov	x19, #0x0                   	// #0
  4031f8:	ldr	x3, [x21, x19, lsl #3]
  4031fc:	mov	x2, x24
  403200:	add	x19, x19, #0x1
  403204:	mov	x1, x23
  403208:	mov	w0, w22
  40320c:	blr	x3
  403210:	cmp	x20, x19
  403214:	b.ne	4031f8 <ferror@plt+0x2588>  // b.any
  403218:	ldp	x19, x20, [sp, #16]
  40321c:	ldp	x21, x22, [sp, #32]
  403220:	ldp	x23, x24, [sp, #48]
  403224:	ldp	x29, x30, [sp], #64
  403228:	ret
  40322c:	nop
  403230:	ret

Disassembly of section .fini:

0000000000403234 <.fini>:
  403234:	stp	x29, x30, [sp, #-16]!
  403238:	mov	x29, sp
  40323c:	ldp	x29, x30, [sp], #16
  403240:	ret
