Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jan 24 15:51:30 2025
| Host         : YourMum running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_top__timing_summary_routed.rpt -pb lab1_top__timing_summary_routed.pb -rpx lab1_top__timing_summary_routed.rpx -warn_on_violation
| Design       : lab1_top_
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   27          inf        0.000                      0                   27           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.812ns  (logic 5.926ns (42.909%)  route 7.885ns (57.091%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           3.713     5.179    u_seven_seg/led_OBUF[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.152     5.331 r  u_seven_seg/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.306     5.637    u_seven_seg/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.326     5.963 r  u_seven_seg/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.012     6.975    u_seven_seg/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.099 r  u_seven_seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.987     8.086    u_seven_seg/display_input__31[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.152     8.238 r  u_seven_seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.868    10.105    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.812 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.812    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.653ns  (logic 5.724ns (41.921%)  route 7.930ns (58.079%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           3.713     5.179    u_seven_seg/led_OBUF[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.152     5.331 r  u_seven_seg/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.306     5.637    u_seven_seg/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.326     5.963 r  u_seven_seg/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.012     6.975    u_seven_seg/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.099 r  u_seven_seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.987     8.086    u_seven_seg/display_input__31[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.210 r  u_seven_seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912    10.122    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.653 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.653    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.562ns  (logic 5.935ns (43.759%)  route 7.628ns (56.241%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           3.713     5.179    u_seven_seg/led_OBUF[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.152     5.331 r  u_seven_seg/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.306     5.637    u_seven_seg/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.326     5.963 r  u_seven_seg/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.012     6.975    u_seven_seg/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.099 r  u_seven_seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.665     7.764    u_seven_seg/display_input__31[1]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.153     7.917 r  u_seven_seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.932     9.849    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714    13.562 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.562    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.558ns  (logic 5.712ns (42.131%)  route 7.846ns (57.869%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           3.713     5.179    u_seven_seg/led_OBUF[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.152     5.331 f  u_seven_seg/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.306     5.637    u_seven_seg/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.326     5.963 f  u_seven_seg/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.012     6.975    u_seven_seg/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.099 f  u_seven_seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.980     8.078    u_seven_seg/display_input__31[1]
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.202 r  u_seven_seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.835    10.038    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.558 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.558    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.344ns  (logic 5.954ns (44.621%)  route 7.390ns (55.379%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           3.713     5.179    u_seven_seg/led_OBUF[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.152     5.331 r  u_seven_seg/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.306     5.637    u_seven_seg/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.326     5.963 r  u_seven_seg/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.012     6.975    u_seven_seg/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.099 r  u_seven_seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.659     7.757    u_seven_seg/display_input__31[1]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.149     7.906 r  u_seven_seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.700     9.607    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737    13.344 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.344    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.215ns  (logic 5.727ns (43.337%)  route 7.488ns (56.663%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           3.713     5.179    u_seven_seg/led_OBUF[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.152     5.331 r  u_seven_seg/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.306     5.637    u_seven_seg/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.326     5.963 r  u_seven_seg/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.012     6.975    u_seven_seg/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.099 r  u_seven_seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.659     7.757    u_seven_seg/display_input__31[1]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.881 r  u_seven_seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.799     9.680    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.215 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.215    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.083ns  (logic 5.728ns (43.778%)  route 7.356ns (56.222%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           3.713     5.179    u_seven_seg/led_OBUF[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.152     5.331 r  u_seven_seg/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.306     5.637    u_seven_seg/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.326     5.963 r  u_seven_seg/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.012     6.975    u_seven_seg/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.099 r  u_seven_seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.665     7.764    u_seven_seg/display_input__31[1]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.888 r  u_seven_seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.660     9.548    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.083 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.083    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.057ns  (logic 5.309ns (48.019%)  route 5.747ns (51.981%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttons_IBUF[3]_inst/O
                         net (fo=9, routed)           3.801     5.253    buttons_IBUF[3]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.152     5.405 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.947     7.352    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    11.057 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.057    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.010ns  (logic 5.324ns (48.355%)  route 5.686ns (51.645%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          3.798     5.252    buttons_IBUF[0]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.152     5.404 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.888     7.292    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    11.010 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.010    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.823ns  (logic 5.076ns (46.896%)  route 5.747ns (53.104%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttons_IBUF[3]_inst/O
                         net (fo=9, routed)           3.801     5.253    buttons_IBUF[3]
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.377 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.947     7.324    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.823 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.823    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.425ns (75.486%)  route 0.463ns (24.514%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           0.463     0.681    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.888 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.888    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.430ns (75.709%)  route 0.459ns (24.291%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=3, routed)           0.459     0.679    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.888 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.888    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=6, routed)           0.440     0.674    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.572%)  route 0.462ns (24.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=4, routed)           0.462     0.689    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.601%)  route 0.486ns (25.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.486     0.702    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.434ns (74.696%)  route 0.486ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.486     0.718    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.920 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=7, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.452ns (74.706%)  route 0.492ns (25.294%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=3, routed)           0.492     0.718    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.944 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.944    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.437ns (72.229%)  route 0.552ns (27.771%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=3, routed)           0.552     0.784    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.989 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.989    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





