
Debug/mcu_mdriver.elf:     file format elf32-littlearm
Debug/mcu_mdriver.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08002945

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00005994 memsz 0x00005994 flags rwx
    LOAD off    0x00020000 vaddr 0x20000000 paddr 0x08005994 align 2**16
         filesz 0x000000c8 memsz 0x00000d2c flags rw-
    LOAD off    0x00000d2c vaddr 0x20000d2c paddr 0x08005a5c align 2**16
         filesz 0x00000000 memsz 0x00000604 flags rw-
private flags = 0x5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a10  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ddc  08004bb0  08004bb0  00014bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800598c  0800598c  000200c8  2**0
                  CONTENTS
  4 .ARM          00000000  0800598c  0800598c  000200c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800598c  0800598c  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800598c  0800598c  0001598c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005990  08005990  00015990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  08005994  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c64  200000c8  08005a5c  000200c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d2c  08005a5c  00020d2c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cf4f  00000000  00000000  000200f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c4f  00000000  00000000  0003d045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00000c27  00000000  00000000  00043c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c20  00000000  00000000  000448c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000318  00000000  00000000  000454e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a84a  00000000  00000000  000457f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000031c2  00000000  00000000  00050042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000003c  00000000  00000000  00053204  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000196c  00000000  00000000  00053240  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 00004362  00000000  00000000  00054bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_rnglists 0000069b  00000000  00000000  00058f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000ac  00000000  00000000  000595a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .stab         000000cc  00000000  00000000  00059658  2**2
                  CONTENTS, READONLY, DEBUGGING
 25 .stabstr      000001b9  00000000  00000000  00059724  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
080001a0 l    d  .text	00000000 .text
08004bb0 l    d  .rodata	00000000 .rodata
0800598c l    d  .ARM.extab	00000000 .ARM.extab
0800598c l    d  .ARM	00000000 .ARM
0800598c l    d  .preinit_array	00000000 .preinit_array
0800598c l    d  .init_array	00000000 .init_array
08005990 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
200000c8 l    d  .bss	00000000 .bss
20000d2c l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loclists	00000000 .debug_loclists
00000000 l    d  .debug_rnglists	00000000 .debug_rnglists
00000000 l    d  .debug_line_str	00000000 .debug_line_str
00000000 l    d  .stab	00000000 .stab
00000000 l    d  .stabstr	00000000 .stabstr
00000000 l    df *ABS*	00000000 startup_stm32f411xe.o
08002958 l       .text	00000000 LoopCopyDataInit
08002952 l       .text	00000000 CopyDataInit
0800296a l       .text	00000000 LoopFillZerobss
08002966 l       .text	00000000 FillZerobss
08002994 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 crtstuff.c
08004b98 l     O .text	00000000 __EH_FRAME_BEGIN__
08000a3c l     F .text	00000000 __do_global_dtors_aux
200000c8 l     O .bss	00000000 completed.1
08005990 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
08000a60 l     F .text	00000000 frame_dummy
200000cc l     O .bss	00000000 object.0
0800598c l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 mcu_mdriver.c
200000e8 l     O .bss	00000004 errors
20000000 l     O .data	0000005c tracestr
08000a7c l     F .text	00000020 stack_test
08000a9c l     F .text	0000001a heap_test
200000ec l     O .bss	00000004 test_mem_use
08000ef8 l     F .text	0000046c read_trace
08001398 l     F .text	00000210 eval_mm_valid
080015a8 l     F .text	000001e4 eval_mm_util
08001364 l     F .text	00000032 free_trace
0800178c l     F .text	00000268 printresults
08000d04 l     F .text	00000178 add_range
08001a5c l     F .text	00000048 malloc_error
08001a20 l     F .text	0000003c unix_error
080050f8 l     O .rodata	0000000a __func__.0
08000e7c l     F .text	0000004a remove_range
08000ec6 l     F .text	00000032 clear_ranges
080019f4 l     F .text	0000002c app_error
00000000 l    df *ABS*	00000000 mcu_mlib.c
200000f0 l     O .bss	00000004 mem_start_brk
200000f4 l     O .bss	00000004 mem_brk
00000000 l    df *ABS*	00000000 mcu_mm.c
08001bb8 l     F .text	0000003c extend_heap
00000000 l    df *ABS*	00000000 mcu_timer.c
08001df4 l     F .text	00000034 __NVIC_EnableIRQ
08001e28 l     F .text	00000050 __NVIC_SetPriority
200000f8 l     O .bss	00000004 systime
00000000 l    df *ABS*	00000000 mcu.c
200000fc l     O .bss	00000800 output_str
00000000 l    df *ABS*	00000000 mcu_request.c
20000d00 l     O .bss	00000010 tx_buffer
08001f6c l     F .text	0000002c send
08001f98 l     F .text	00000020 receive
00000000 l    df *ABS*	00000000 uart.c
08002010 l     F .text	00000054 uart_pin_setup
08002064 l     F .text	00000054 uart_enable
00000000 l    df *ABS*	00000000 uart_dma.c
080020cc l     F .text	00000034 __NVIC_EnableIRQ
08002100 l     F .text	00000050 __NVIC_SetPriority
20000d10 l     O .bss	00000004 receiving
20000d14 l     O .bss	00000004 transmitting
08002150 l     F .text	00000058 uart_tx_setup
080021a8 l     F .text	00000068 uart_rx_setup
00000000 l    df *ABS*	00000000 mcu_syscalls.c
00000000 l    df *ABS*	00000000 mcu_mpu.c
00000000 l    df *ABS*	00000000 mcu_init.c
08002640 l     F .text	00000050 __NVIC_SetPriority
00000000 l    df *ABS*	00000000 system_stm32f4xx.c
00000000 l    df *ABS*	00000000 assert.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
08002a78 l     F .text	00000040 sbrk_aligned
00000000 l    df *ABS*	00000000 nano-vfprintf.c
08002ba0 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 sscanf.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strerror.c
00000000 l    df *ABS*	00000000 u_strerr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 abort.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
080036ec l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00000000 l    df *ABS*	00000000 nano-vfscanf.c
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 nano-vfscanf_i.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 sccl.c
00000000 l    df *ABS*	00000000 signal.c
00000000 l    df *ABS*	00000000 signalr.c
00000000 l    df *ABS*	00000000 strtol.c
08004840 l     F .text	00000104 _strtol_l.constprop.0
00000000 l    df *ABS*	00000000 strtoul.c
08004948 l     F .text	000000e4 _strtoul_l.constprop.0
00000000 l    df *ABS*	00000000 ungetc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 close.c
00000000 l    df *ABS*	00000000 fstat.c
00000000 l    df *ABS*	00000000 getpid.c
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 kill.c
00000000 l    df *ABS*	00000000 lseek.c
00000000 l    df *ABS*	00000000 read.c
00000000 l    df *ABS*	00000000 sbrk.c
20000d28 l     O .bss	00000004 heap_end.0
00000000 l    df *ABS*	00000000 write.c
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 crti.o
00000000 l    df *ABS*	00000000 crtn.o
00000000 l    df *ABS*	00000000 impure.c
20000068 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 
08005994 l       .fini_array	00000000 __fini_array_end
08005990 l       .fini_array	00000000 __fini_array_start
08005990 l       .init_array	00000000 __init_array_end
0800598c l       .preinit_array	00000000 __preinit_array_end
0800598c l       .init_array	00000000 __init_array_start
0800598c l       .preinit_array	00000000 __preinit_array_start
08002994  w    F .text	00000002 RTC_Alarm_IRQHandler
08004ae8 g     F .text	00000010 _malloc_usable_size_r
08002994  w    F .text	00000002 EXTI2_IRQHandler
08004484 g     F .text	000000b4 _scanf_chars
0800227c g     F .text	00000058 uart_rx_start
08004ac8 g     F .text	00000020 _isatty_r
08004b18 g     F .text	00000010 _getpid
080038dc g     F .text	00000024 _lseek_r
08002994  w    F .text	00000002 DebugMon_Handler
08002994  w    F .text	00000002 SPI4_IRQHandler
0800244c g     F .text	0000001c sys_free
0800056c g     F .text	0000005a .hidden __floatdidf
08004818 g     F .text	00000024 _kill_r
08002994  w    F .text	00000002 TIM1_CC_IRQHandler
08002f66 g     F .text	00000024 __sseek
0800379c g     F .text	00000070 __sinit
08002994  w    F .text	00000002 DMA2_Stream5_IRQHandler
08001fb8 g     F .text	00000012 mem_req_setup
08003394 g     F .text	000000a4 __swbuf_r
08002690 g     F .text	00000048 HardFault_Handler
08003740 g     F .text	0000002c __sfmoreglue
080022e8 g     F .text	0000003c DMA1_Stream5_IRQHandler
08003a0c g     F .text	0000000c __malloc_unlock
08002268 g     F .text	00000014 uart_tx_wait
00000400 g       *ABS*	00000000 _Min_Stack_Size
20000cfc g     O .bss	00000004 output_offset
0800337c g     F .text	00000014 strerror
08002994  w    F .text	00000002 SysTick_Handler
08002994  w    F .text	00000002 PVD_IRQHandler
08002994  w    F .text	00000002 SDIO_IRQHandler
080039cc g     F .text	00000034 memmove
08002994  w    F .text	00000002 TAMP_STAMP_IRQHandler
08005994 g       *ABS*	00000000 _sidata
08002994  w    F .text	00000002 PendSV_Handler
08002994  w    F .text	00000002 NMI_Handler
0800598c g       .ARM	00000000 __exidx_end
08001d3c g     F .text	0000008c mm_realloc
08002994  w    F .text	00000002 EXTI3_IRQHandler
080029d4 g     F .text	0000000c __errno
08002994  w    F .text	00000002 TIM1_UP_TIM10_IRQHandler
08004aa4 g     F .text	00000024 _fstat_r
20000d24 g     O .bss	00000004 errno
08004538 g     F .text	000001e8 _scanf_i
08002f2a g     F .text	00000004 __seofread
08004bb0 g       .text	00000000 _etext
200000c8 g       .bss	00000000 _sbss
08002994  w    F .text	00000002 I2C3_ER_IRQHandler
08001f2c g     F .text	0000000c loop
08001eb8 g     F .text	0000000c get_time
08002a4c g     F .text	0000001c memcpy
080022d4 g     F .text	00000014 uart_rx_wait
200000e4 g     O .bss	00000004 verbose
08001c54 g     F .text	000000b8 mm_malloc
08003734 g     F .text	0000000c _cleanup_r
08003bc4 g     F .text	000001fc _svfprintf_r
080004f4 g     F .text	00000022 .hidden __floatsidf
08002994  w    F .text	00000002 EXTI0_IRQHandler
08002994  w    F .text	00000002 I2C2_EV_IRQHandler
08002994  w    F .text	00000002 DMA1_Stream2_IRQHandler
08002994  w    F .text	00000002 FPU_IRQHandler
08002fb0 g     F .text	000003cc _strerror_r
20000060 g     O .data	00000004 SystemCoreClock
080047b6 g     F .text	00000050 _raise_r
08004b08 g     F .text	00000010 _fstat
08002998 g     F .text	0000003c __assert_func
08002994  w    F .text	00000002 UsageFault_Handler
08002994  w    F .text	00000002 DMA2_Stream2_IRQHandler
08003e3a g     F .text	0000003a __ssrefill_r
0800483c g     F .text	00000004 _getpid_r
200000c8 g       .bss	00000000 __bss_start__
080004d4 g     F .text	0000001e .hidden __aeabi_ui2d
20000000 g       .data	00000000 _sdata
08002994  w    F .text	00000002 SPI1_IRQHandler
08000250 g     F .text	00000000 .hidden __aeabi_drsub
08002e50 g     F .text	00000020 _sbrk_r
08001fec g     F .text	00000022 req_receive
08004720 g     F .text	00000024 _read_r
200008fc g     O .bss	00000400 msg
08002994  w    F .text	00000002 TIM1_BRK_TIM9_IRQHandler
08000518 g     F .text	00000042 .hidden __extendsfdf2
08003e74 g     F .text	000002f0 __ssvfscanf_r
0800081c g     F .text	000001d0 .hidden __aeabi_ddiv
0800025c g     F .text	00000276 .hidden __adddf3
0800598c g       .ARM	00000000 __exidx_start
08002994  w    F .text	00000002 DMA2_Stream3_IRQHandler
080005c8 g     F .text	00000254 .hidden __aeabi_dmul
08004b28 g     F .text	00000010 _isatty
20000d22 g     O .bss	00000001 __lock___sinit_recursive_mutex
08005140 g     O .rodata	00000004 _global_impure_ptr
08003ab0 g     F .text	0000005e _realloc_r
08002a04 g     F .text	00000048 __libc_init_array
08003538 g     F .text	0000000e abort
080004d4 g     F .text	0000001e .hidden __floatunsidf
08004b68 g     F .text	0000001c _sbrk
08002994  w    F .text	00000002 USART6_IRQHandler
08004b98 g     F .text	00000000 _init
080023a2 g     F .text	0000003c SVC_Handler_Main
08001dc8 g     F .text	0000002c mm_finish
08002210 g     F .text	00000058 uart_tx_start
08001f38 g     F .text	00000034 var_print
20000d2c g       .bss	00000000 _ebss
080023de g     F .text	00000006 priv_mode_on
08002944  w    F .text	00000038 Reset_Handler
080009ec g     F .text	0000004e .hidden __fixdfsi
08001af8 g     F .text	00000090 mem_sbrk
08001aa4 g     F .text	00000054 mem_init
08001fca g     F .text	00000022 req_send
20000d20 g     O .bss	00000001 __lock___malloc_recursive_mutex
08002994  w    F .text	00000002 DMA2_Stream0_IRQHandler
08001ec4 g     F .text	00000068 timer_init
08002780 g     F .text	00000028 led_on
080029e0 g     F .text	00000024 fprintf
08002994  w    F .text	00000002 TIM4_IRQHandler
0800025c g     F .text	00000276 .hidden __aeabi_dadd
08002f92 g     F .text	0000001e strcat
0800055c g     F .text	0000006a .hidden __aeabi_ul2d
080057ec g     O .rodata	00000020 __sf_fake_stderr
20000d30 g       ._user_heap_stack	00000000 end
08002760 g     F .text	00000020 memfault_init
08002994  w    F .text	00000002 I2C1_EV_IRQHandler
080038da g     F .text	00000002 __retarget_lock_release_recursive
08002324 g     F .text	0000002c DMA1_Stream6_IRQHandler
08003b0e g     F .text	000000b4 __ssputs_r
08002994  w    F .text	00000002 DMA1_Stream1_IRQHandler
08002bce g     F .text	00000024 __sfputs_r
080020b8 g     F .text	00000012 uart_init
0800376c g     F .text	0000000c __sfp_lock_acquire
080001b0 g     F .text	00000000 memchr
20000d2c g       .bss	00000000 __bss_end__
08001b94 g     F .text	0000000c mem_heap_hi
08003a18 g     F .text	00000098 _free_r
08002994  w    F .text	00000002 TIM3_IRQHandler
08002994  w    F .text	00000002 RCC_IRQHandler
2000005c g     O .data	00000004 sp_reset
00000200 g       *ABS*	00000000 _Min_Heap_Size
08003dc0 g     F .text	0000007a _sungetc_r
08000258 g     F .text	0000027a .hidden __aeabi_dsub
08002994 g       .text	00000002 Default_Handler
08002408 g     F .text	00000012 sys_mm_init
08003390 g     F .text	00000004 _user_strerror
0800055c g     F .text	0000006a .hidden __floatundidf
08004b48 g     F .text	00000010 _lseek
08002994  w    F .text	00000002 EXTI15_10_IRQHandler
08002994  w    F .text	00000002 ADC_IRQHandler
08002994  w    F .text	00000002 DMA1_Stream7_IRQHandler
08002994  w    F .text	00000002 SPI5_IRQHandler
08004a2c g     F .text	00000004 _strtoul_r
0800241a g     F .text	00000012 sys_timer_init
08003548 g     F .text	00000020 _close_r
080004f4 g     F .text	00000022 .hidden __aeabi_i2d
08002994  w    F .text	00000002 TIM5_IRQHandler
0800249e g     F .text	0000001c sys_get_time
08002994  w    F .text	00000002 DMA2_Stream7_IRQHandler
08002994  w    F .text	00000002 I2C3_EV_IRQHandler
08002468 g     F .text	00000024 sys_realloc
08002eb0 g     F .text	00000058 sscanf
0800345c g     F .text	000000dc __swsetup_r
08002994  w    F .text	00000002 EXTI9_5_IRQHandler
0800081c g     F .text	000001d0 .hidden __divdf3
0800380c g     F .text	0000008c __sfp
08002994  w    F .text	00000002 RTC_WKUP_IRQHandler
08003790 g     F .text	0000000c __sinit_lock_release
080005c8 g     F .text	00000254 .hidden __muldf3
08002f08 g     F .text	00000022 __sread
08002350 g     F .text	0000003c uart_dma_init
08001bf4 g     F .text	00000060 mm_init
08003a00 g     F .text	0000000c __malloc_lock
08003674 g     F .text	00000078 _fflush_r
08001ba0 g     F .text	00000018 mem_heapsize
08001d0c g     F .text	00000030 mm_free
08002994  w    F .text	00000002 SPI2_IRQHandler
0800580c g     O .rodata	00000020 __sf_fake_stdin
080038d8 g     F .text	00000002 __retarget_lock_acquire_recursive
08002a68 g     F .text	00000010 memset
08002720 g     F .text	00000040 MemManage_Handler
08000ab8 g     F .text	0000024c main
08002994  w    F .text	00000002 DMA1_Stream0_IRQHandler
080038d6 g     F .text	00000002 __retarget_lock_init_recursive
0800238c g     F .text	00000016 SVC_Handler
08002f8a g     F .text	00000008 __sclose
0800280c g     F .text	00000018 mcu_init
0800242c g     F .text	00000020 sys_malloc
08004944 g     F .text	00000004 _strtol_r
08002ab8 g     F .text	000000e8 _malloc_r
0800056c g     F .text	0000005a .hidden __aeabi_l2d
08004a30 g     F .text	00000074 __submore
08002994  w    F .text	00000002 EXTI4_IRQHandler
08002eb0 g     F .text	00000058 siscanf
08002824 g     F .text	0000005c SystemInit
08004ba4 g     F .text	00000000 _fini
08002e70 g     F .text	00000040 sprintf
08003438 g     F .text	00000024 _write_r
080027a8 g     F .text	00000028 led_off
08004164 g     F .text	000000da _printf_common
20000064 g     O .data	00000004 _impure_ptr
08003568 g     F .text	0000010c __sflush_r
08003bc4 g     F .text	000001fc _svfiprintf_r
080026d8 g     F .text	00000048 WWDG_IRQHandler
080024bc g     F .text	000000cc proc_update
08001e78 g     F .text	00000040 TIM2_IRQHandler
080027d0 g     F .text	0000003c led_init
08002880 g     F .text	000000c4 set_sysclk_to_100
08002588 g     F .text	000000b8 mpu_init
08002994  w    F .text	00000002 OTG_FS_WKUP_IRQHandler
08002994  w    F .text	00000002 TIM1_TRG_COM_TIM11_IRQHandler
08003e74 g     F .text	000002f0 __ssvfiscanf_r
08003900 g     F .text	0000004c __swhatbuf_r
20020000 g       .isr_vector	00000000 _estack
08002994  w    F .text	00000002 EXTI1_IRQHandler
08004b84 g     F .text	00000010 _write
200000c8 g       .data	00000000 _edata
08001b88 g     F .text	0000000c mem_heap_lo
08002994  w    F .text	00000002 USART2_IRQHandler
08002f2e g     F .text	00000038 __swrite
080029e0 g     F .text	00000024 fiprintf
08002bf4 g     F .text	0000025c _vfiprintf_r
08000000 g     O .isr_vector	00000000 g_pfnVectors
08003898 g     F .text	0000003e _fwalk_reent
080009ec g     F .text	0000004e .hidden __aeabi_d2iz
08004b38 g     F .text	00000010 _kill
0800248c g     F .text	00000012 sys_mm_finish
08002994  w    F .text	00000002 I2C2_ER_IRQHandler
08003778 g     F .text	0000000c __sfp_lock_release
0800582c g     O .rodata	00000020 __sf_fake_stdout
08002e70 g     F .text	00000040 siprintf
08004744 g     F .text	00000072 __sccl
08002994  w    F .text	00000002 DMA2_Stream1_IRQHandler
08005889 g     O .rodata	00000101 _ctype_
08004b58 g     F .text	00000010 _read
08002994  w    F .text	00000002 FLASH_IRQHandler
08004b94 g     F .text	00000002 _exit
08002994  w    F .text	00000002 DMA2_Stream4_IRQHandler
08002994  w    F .text	00000002 BusFault_Handler
08002994  w    F .text	00000002 USART1_IRQHandler
0800394c g     F .text	00000080 __smakebuf_r
080001a0 g     F .text	00000010 strlen
08002994  w    F .text	00000002 OTG_FS_IRQHandler
08004240 g     F .text	00000244 _printf_i
08002994  w    F .text	00000002 SPI3_IRQHandler
08002994  w    F .text	00000002 DMA1_Stream4_IRQHandler
20000d1c g     O .bss	00000004 __malloc_sbrk_start
08002994  w    F .text	00000002 I2C1_ER_IRQHandler
08000518 g     F .text	00000042 .hidden __aeabi_f2d
20000d18 g     O .bss	00000004 __malloc_free_list
080023e4 g     F .text	00000024 priv_mode_off
08000258 g     F .text	0000027a .hidden __subdf3
08002bf4 g     F .text	0000025c _vfprintf_r
08002994  w    F .text	00000002 DMA2_Stream6_IRQHandler
08002994  w    F .text	00000002 DMA1_Stream3_IRQHandler
20000d21 g     O .bss	00000001 __lock___sfp_recursive_mutex
08004af8 g     F .text	00000010 _close
08004808 g     F .text	00000010 raise
08003784 g     F .text	0000000c __sinit_lock_acquire



Disassembly of section .text:

080001a0 <strlen>:
 80001a0:	4603      	mov	r3, r0
 80001a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001a6:	2a00      	cmp	r2, #0
 80001a8:	d1fb      	bne.n	80001a2 <strlen+0x2>
 80001aa:	1a18      	subs	r0, r3, r0
 80001ac:	3801      	subs	r0, #1
 80001ae:	4770      	bx	lr

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	; 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__aeabi_d2iz>:
 80009ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009f4:	d215      	bcs.n	8000a22 <__aeabi_d2iz+0x36>
 80009f6:	d511      	bpl.n	8000a1c <__aeabi_d2iz+0x30>
 80009f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a00:	d912      	bls.n	8000a28 <__aeabi_d2iz+0x3c>
 8000a02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a12:	fa23 f002 	lsr.w	r0, r3, r2
 8000a16:	bf18      	it	ne
 8000a18:	4240      	negne	r0, r0
 8000a1a:	4770      	bx	lr
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a26:	d105      	bne.n	8000a34 <__aeabi_d2iz+0x48>
 8000a28:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a2c:	bf08      	it	eq
 8000a2e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop

08000a3c <__do_global_dtors_aux>:
 8000a3c:	b510      	push	{r4, lr}
 8000a3e:	4c05      	ldr	r4, [pc, #20]	; (8000a54 <__do_global_dtors_aux+0x18>)
 8000a40:	7823      	ldrb	r3, [r4, #0]
 8000a42:	b933      	cbnz	r3, 8000a52 <__do_global_dtors_aux+0x16>
 8000a44:	4b04      	ldr	r3, [pc, #16]	; (8000a58 <__do_global_dtors_aux+0x1c>)
 8000a46:	b113      	cbz	r3, 8000a4e <__do_global_dtors_aux+0x12>
 8000a48:	4804      	ldr	r0, [pc, #16]	; (8000a5c <__do_global_dtors_aux+0x20>)
 8000a4a:	f3af 8000 	nop.w
 8000a4e:	2301      	movs	r3, #1
 8000a50:	7023      	strb	r3, [r4, #0]
 8000a52:	bd10      	pop	{r4, pc}
 8000a54:	200000c8 	.word	0x200000c8
 8000a58:	00000000 	.word	0x00000000
 8000a5c:	08004b98 	.word	0x08004b98

08000a60 <frame_dummy>:
 8000a60:	b508      	push	{r3, lr}
 8000a62:	4b03      	ldr	r3, [pc, #12]	; (8000a70 <frame_dummy+0x10>)
 8000a64:	b11b      	cbz	r3, 8000a6e <frame_dummy+0xe>
 8000a66:	4903      	ldr	r1, [pc, #12]	; (8000a74 <frame_dummy+0x14>)
 8000a68:	4803      	ldr	r0, [pc, #12]	; (8000a78 <frame_dummy+0x18>)
 8000a6a:	f3af 8000 	nop.w
 8000a6e:	bd08      	pop	{r3, pc}
 8000a70:	00000000 	.word	0x00000000
 8000a74:	200000cc 	.word	0x200000cc
 8000a78:	08004b98 	.word	0x08004b98

08000a7c <stack_test>:

// Test file string
static char tracestr[] = TESTSTRING;

// Test for stack overflow
static void stack_test(void) {
 8000a7c:	b500      	push	{lr}
 8000a7e:	b0a1      	sub	sp, #132	; 0x84
	char buffer_array[KB/8] = {0};
 8000a80:	2300      	movs	r3, #0
 8000a82:	9300      	str	r3, [sp, #0]
 8000a84:	ab01      	add	r3, sp, #4
 8000a86:	227c      	movs	r2, #124	; 0x7c
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f001 ffec 	bl	8002a68 <memset>
	stack_test();
 8000a90:	f7ff fff4 	bl	8000a7c <stack_test>
}
 8000a94:	bf00      	nop
 8000a96:	b021      	add	sp, #132	; 0x84
 8000a98:	f85d fb04 	ldr.w	pc, [sp], #4

08000a9c <heap_test>:

// Test for stack overflow
static void heap_test(void) {
 8000a9c:	b508      	push	{r3, lr}
	while(1) {
		if(!sys_malloc(10*KB)){
 8000a9e:	f44f 5020 	mov.w	r0, #10240	; 0x2800
 8000aa2:	f001 fcc3 	bl	800242c <sys_malloc>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d1f8      	bne.n	8000a9e <heap_test+0x2>
			sys_mm_finish();
 8000aac:	f001 fcee 	bl	800248c <sys_mm_finish>
			loop();
 8000ab0:	f001 fa3c 	bl	8001f2c <loop>
		if(!sys_malloc(10*KB)){
 8000ab4:	e7f3      	b.n	8000a9e <heap_test+0x2>
	...

08000ab8 <main>:

/**************
 * Main routine
 **************/
int main(void)
{
 8000ab8:	b500      	push	{lr}
 8000aba:	b0a3      	sub	sp, #140	; 0x8c
    int i=0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	9320      	str	r3, [sp, #128]	; 0x80
    int num_tracefiles = 0;    /* the number of traces in that array */
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	931f      	str	r3, [sp, #124]	; 0x7c
    trace_t *trace = NULL;     /* stores a single trace file in memory */
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	931e      	str	r3, [sp, #120]	; 0x78
    range_t *ranges = NULL;    /* keeps track of block extents for one trace */
 8000ac8:	2300      	movs	r3, #0
 8000aca:	9308      	str	r3, [sp, #32]
    //speed_t speed_params;      /* input parameters to the xx_speed routines */ 
	
	// Test start and end time
	size_t start_time, end_time;

    int autograder = 0;  /* If set, emit summary info for autograder (-g) */
 8000acc:	2300      	movs	r3, #0
 8000ace:	931d      	str	r3, [sp, #116]	; 0x74
	int p1_int;
	int p2_int;
	int perfindex_int;

    /* Initialize the simulated memory system in memlib.c */
	sys_mm_init();
 8000ad0:	f001 fc9a 	bl	8002408 <sys_mm_init>
	sys_timer_init();
 8000ad4:	f001 fca1 	bl	800241a <sys_timer_init>
	start_time = sys_get_time();
 8000ad8:	f001 fce1 	bl	800249e <sys_get_time>
 8000adc:	901c      	str	r0, [sp, #112]	; 0x70

    /* Evaluate student's mm malloc package using the K-best scheme */
	trace = read_trace();
 8000ade:	f000 fa0b 	bl	8000ef8 <read_trace>
 8000ae2:	901e      	str	r0, [sp, #120]	; 0x78
	mm_stats.ops = trace->num_ops;
 8000ae4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff fd03 	bl	80004f4 <__aeabi_i2d>
 8000aee:	4602      	mov	r2, r0
 8000af0:	460b      	mov	r3, r1
 8000af2:	e9cd 2300 	strd	r2, r3, [sp]
	if (verbose > 1) {
 8000af6:	4b75      	ldr	r3, [pc, #468]	; (8000ccc <main+0x214>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	dd06      	ble.n	8000b0c <main+0x54>
	    sprintf(msg, "Checking sys_malloc for correctness, ");
 8000afe:	4974      	ldr	r1, [pc, #464]	; (8000cd0 <main+0x218>)
 8000b00:	4874      	ldr	r0, [pc, #464]	; (8000cd4 <main+0x21c>)
 8000b02:	f002 f9b5 	bl	8002e70 <siprintf>
		var_print(msg);
 8000b06:	4873      	ldr	r0, [pc, #460]	; (8000cd4 <main+0x21c>)
 8000b08:	f001 fa16 	bl	8001f38 <var_print>
	}
	mm_stats.valid = eval_mm_valid(trace, i, &ranges);
 8000b0c:	ab08      	add	r3, sp, #32
 8000b0e:	461a      	mov	r2, r3
 8000b10:	9920      	ldr	r1, [sp, #128]	; 0x80
 8000b12:	981e      	ldr	r0, [sp, #120]	; 0x78
 8000b14:	f000 fc40 	bl	8001398 <eval_mm_valid>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	9302      	str	r3, [sp, #8]
	if (mm_stats.valid) {
 8000b1c:	9b02      	ldr	r3, [sp, #8]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d035      	beq.n	8000b8e <main+0xd6>
	    if (verbose > 1) {
 8000b22:	4b6a      	ldr	r3, [pc, #424]	; (8000ccc <main+0x214>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	dd06      	ble.n	8000b38 <main+0x80>
			sprintf(msg, "efficiency, ");
 8000b2a:	496b      	ldr	r1, [pc, #428]	; (8000cd8 <main+0x220>)
 8000b2c:	4869      	ldr	r0, [pc, #420]	; (8000cd4 <main+0x21c>)
 8000b2e:	f002 f99f 	bl	8002e70 <siprintf>
			var_print(msg);
 8000b32:	4868      	ldr	r0, [pc, #416]	; (8000cd4 <main+0x21c>)
 8000b34:	f001 fa00 	bl	8001f38 <var_print>
		}
	    mm_stats.util = eval_mm_util(trace, i, &ranges);
 8000b38:	ab08      	add	r3, sp, #32
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	9920      	ldr	r1, [sp, #128]	; 0x80
 8000b3e:	981e      	ldr	r0, [sp, #120]	; 0x78
 8000b40:	f000 fd32 	bl	80015a8 <eval_mm_util>
 8000b44:	4602      	mov	r2, r0
 8000b46:	460b      	mov	r3, r1
 8000b48:	e9cd 2306 	strd	r2, r3, [sp, #24]
	    if (verbose > 1) {
 8000b4c:	4b5f      	ldr	r3, [pc, #380]	; (8000ccc <main+0x214>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	dd06      	ble.n	8000b62 <main+0xaa>
			sprintf(msg, "and performance.\n");
 8000b54:	4961      	ldr	r1, [pc, #388]	; (8000cdc <main+0x224>)
 8000b56:	485f      	ldr	r0, [pc, #380]	; (8000cd4 <main+0x21c>)
 8000b58:	f002 f98a 	bl	8002e70 <siprintf>
			var_print(msg);
 8000b5c:	485d      	ldr	r0, [pc, #372]	; (8000cd4 <main+0x21c>)
 8000b5e:	f001 f9eb 	bl	8001f38 <var_print>
		}
	    //mm_stats.secs = fsecs(eval_mm_speed, &speed_params);
		end_time = sys_get_time();
 8000b62:	f001 fc9c 	bl	800249e <sys_get_time>
 8000b66:	901b      	str	r0, [sp, #108]	; 0x6c
		mm_stats.secs = (end_time-start_time)/1000.0f;
 8000b68:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8000b6a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8000b6c:	1ad3      	subs	r3, r2, r3
 8000b6e:	ee07 3a90 	vmov	s15, r3
 8000b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b76:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8000ce0 <main+0x228>
 8000b7a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000b7e:	ee16 0a90 	vmov	r0, s13
 8000b82:	f7ff fcc9 	bl	8000518 <__aeabi_f2d>
 8000b86:	4602      	mov	r2, r0
 8000b88:	460b      	mov	r3, r1
 8000b8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
	}
	free_trace(trace);
 8000b8e:	981e      	ldr	r0, [sp, #120]	; 0x78
 8000b90:	f000 fbe8 	bl	8001364 <free_trace>

    /* Display the mm results in a compact table */
    if (verbose) {
 8000b94:	4b4d      	ldr	r3, [pc, #308]	; (8000ccc <main+0x214>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d012      	beq.n	8000bc2 <main+0x10a>
		sprintf(msg, "\nResults for mm malloc:\n");
 8000b9c:	4951      	ldr	r1, [pc, #324]	; (8000ce4 <main+0x22c>)
 8000b9e:	484d      	ldr	r0, [pc, #308]	; (8000cd4 <main+0x21c>)
 8000ba0:	f002 f966 	bl	8002e70 <siprintf>
		var_print(msg);
 8000ba4:	484b      	ldr	r0, [pc, #300]	; (8000cd4 <main+0x21c>)
 8000ba6:	f001 f9c7 	bl	8001f38 <var_print>
		printresults(num_tracefiles, &mm_stats);
 8000baa:	466b      	mov	r3, sp
 8000bac:	4619      	mov	r1, r3
 8000bae:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8000bb0:	f000 fdec 	bl	800178c <printresults>
		sprintf(msg, "\n");
 8000bb4:	494c      	ldr	r1, [pc, #304]	; (8000ce8 <main+0x230>)
 8000bb6:	4847      	ldr	r0, [pc, #284]	; (8000cd4 <main+0x21c>)
 8000bb8:	f002 f95a 	bl	8002e70 <siprintf>
		var_print(msg);
 8000bbc:	4845      	ldr	r0, [pc, #276]	; (8000cd4 <main+0x21c>)
 8000bbe:	f001 f9bb 	bl	8001f38 <var_print>
    }

    /* 
     * Accumulate the aggregate statistics for the student's mm package 
     */
    secs = 0;
 8000bc2:	f04f 0200 	mov.w	r2, #0
 8000bc6:	f04f 0300 	mov.w	r3, #0
 8000bca:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    ops = 0;
 8000bce:	f04f 0200 	mov.w	r2, #0
 8000bd2:	f04f 0300 	mov.w	r3, #0
 8000bd6:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
    util = 0;
 8000bda:	f04f 0200 	mov.w	r2, #0
 8000bde:	f04f 0300 	mov.w	r3, #0
 8000be2:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
    numcorrect = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	9321      	str	r3, [sp, #132]	; 0x84
	secs = mm_stats.secs;
 8000bea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000bee:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
	ops = mm_stats.ops;
 8000bf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000bf6:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
	util = mm_stats.util;
 8000bfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8000bfe:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
	if (mm_stats.valid)
 8000c02:	9b02      	ldr	r3, [sp, #8]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d002      	beq.n	8000c0e <main+0x156>
	    numcorrect++;
 8000c08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	9321      	str	r3, [sp, #132]	; 0x84
    avg_mm_util = util;
 8000c0e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8000c12:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48

    /* 
     * Compute and print the performance index 
     */
    if (errors == 0) {
 8000c16:	4b35      	ldr	r3, [pc, #212]	; (8000cec <main+0x234>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d130      	bne.n	8000c80 <main+0x1c8>
	avg_mm_throughput = ops/secs;
 8000c1e:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8000c22:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8000c26:	f7ff fdf9 	bl	800081c <__aeabi_ddiv>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40

	p1 = avg_mm_util;
 8000c32:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8000c36:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	p2 = avg_mm_throughput;
 8000c3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8000c3e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30

	p1_int = p1*100;
 8000c42:	f04f 0200 	mov.w	r2, #0
 8000c46:	4b2a      	ldr	r3, [pc, #168]	; (8000cf0 <main+0x238>)
 8000c48:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8000c4c:	f7ff fcbc 	bl	80005c8 <__aeabi_dmul>
 8000c50:	4602      	mov	r2, r0
 8000c52:	460b      	mov	r3, r1
 8000c54:	4610      	mov	r0, r2
 8000c56:	4619      	mov	r1, r3
 8000c58:	f7ff fec8 	bl	80009ec <__aeabi_d2iz>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	930b      	str	r3, [sp, #44]	; 0x2c
	p2_int = (int)p2;
 8000c60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000c64:	f7ff fec2 	bl	80009ec <__aeabi_d2iz>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	930a      	str	r3, [sp, #40]	; 0x28

	sprintf(msg, "Utilization: %d%%. Throughput: %d\n",
 8000c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000c6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8000c70:	4920      	ldr	r1, [pc, #128]	; (8000cf4 <main+0x23c>)
 8000c72:	4818      	ldr	r0, [pc, #96]	; (8000cd4 <main+0x21c>)
 8000c74:	f002 f8fc 	bl	8002e70 <siprintf>
	       p1_int, 
	       p2_int);
	
	var_print(msg);
 8000c78:	4816      	ldr	r0, [pc, #88]	; (8000cd4 <main+0x21c>)
 8000c7a:	f001 f95d 	bl	8001f38 <var_print>
 8000c7e:	e009      	b.n	8000c94 <main+0x1dc>
    }
    else { /* There were errors */
	sprintf(msg, "Terminated with %d errors\n", errors);
 8000c80:	4b1a      	ldr	r3, [pc, #104]	; (8000cec <main+0x234>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	491c      	ldr	r1, [pc, #112]	; (8000cf8 <main+0x240>)
 8000c88:	4812      	ldr	r0, [pc, #72]	; (8000cd4 <main+0x21c>)
 8000c8a:	f002 f8f1 	bl	8002e70 <siprintf>
	var_print(msg);
 8000c8e:	4811      	ldr	r0, [pc, #68]	; (8000cd4 <main+0x21c>)
 8000c90:	f001 f952 	bl	8001f38 <var_print>
    }

    if (autograder) {
 8000c94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d00f      	beq.n	8000cba <main+0x202>
	sprintf(msg, "correct:%d\n", numcorrect);
 8000c9a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8000c9c:	4917      	ldr	r1, [pc, #92]	; (8000cfc <main+0x244>)
 8000c9e:	480d      	ldr	r0, [pc, #52]	; (8000cd4 <main+0x21c>)
 8000ca0:	f002 f8e6 	bl	8002e70 <siprintf>
	var_print(msg);
 8000ca4:	480b      	ldr	r0, [pc, #44]	; (8000cd4 <main+0x21c>)
 8000ca6:	f001 f947 	bl	8001f38 <var_print>
	sprintf(msg, "perfidx:%d\n", perfindex_int);
 8000caa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8000cac:	4914      	ldr	r1, [pc, #80]	; (8000d00 <main+0x248>)
 8000cae:	4809      	ldr	r0, [pc, #36]	; (8000cd4 <main+0x21c>)
 8000cb0:	f002 f8de 	bl	8002e70 <siprintf>
	var_print(msg);
 8000cb4:	4807      	ldr	r0, [pc, #28]	; (8000cd4 <main+0x21c>)
 8000cb6:	f001 f93f 	bl	8001f38 <var_print>
    }

	sys_mm_finish();
 8000cba:	f001 fbe7 	bl	800248c <sys_mm_finish>

	loop();
 8000cbe:	f001 f935 	bl	8001f2c <loop>
 8000cc2:	2300      	movs	r3, #0
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	b023      	add	sp, #140	; 0x8c
 8000cc8:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ccc:	200000e4 	.word	0x200000e4
 8000cd0:	08004bb0 	.word	0x08004bb0
 8000cd4:	200008fc 	.word	0x200008fc
 8000cd8:	08004bd8 	.word	0x08004bd8
 8000cdc:	08004be8 	.word	0x08004be8
 8000ce0:	447a0000 	.word	0x447a0000
 8000ce4:	08004bfc 	.word	0x08004bfc
 8000ce8:	08004c18 	.word	0x08004c18
 8000cec:	200000e8 	.word	0x200000e8
 8000cf0:	40590000 	.word	0x40590000
 8000cf4:	08004c1c 	.word	0x08004c1c
 8000cf8:	08004c40 	.word	0x08004c40
 8000cfc:	08004c5c 	.word	0x08004c5c
 8000d00:	08004c68 	.word	0x08004c68

08000d04 <add_range>:
 *     size bytes at addr lo. After checking the block for correctness,
 *     we create a range struct for this block and add it to the range list. 
 */
static int add_range(range_t **ranges, char *lo, int size, 
		     int tracenum, int opnum)
{
 8000d04:	b510      	push	{r4, lr}
 8000d06:	b088      	sub	sp, #32
 8000d08:	9005      	str	r0, [sp, #20]
 8000d0a:	9104      	str	r1, [sp, #16]
 8000d0c:	9203      	str	r2, [sp, #12]
 8000d0e:	9302      	str	r3, [sp, #8]
    char *hi = lo + size - 1;
 8000d10:	9b03      	ldr	r3, [sp, #12]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	9a04      	ldr	r2, [sp, #16]
 8000d16:	4413      	add	r3, r2
 8000d18:	9306      	str	r3, [sp, #24]
    range_t *p;

    assert(size > 0);
 8000d1a:	9b03      	ldr	r3, [sp, #12]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	dc06      	bgt.n	8000d2e <add_range+0x2a>
 8000d20:	4b4d      	ldr	r3, [pc, #308]	; (8000e58 <add_range+0x154>)
 8000d22:	4a4e      	ldr	r2, [pc, #312]	; (8000e5c <add_range+0x158>)
 8000d24:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8000d28:	484d      	ldr	r0, [pc, #308]	; (8000e60 <add_range+0x15c>)
 8000d2a:	f001 fe35 	bl	8002998 <__assert_func>

    /* Payload addresses must be ALIGNMENT-byte aligned */
    if (!IS_ALIGNED(lo)) {
 8000d2e:	9b04      	ldr	r3, [sp, #16]
 8000d30:	f003 0307 	and.w	r3, r3, #7
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d00c      	beq.n	8000d52 <add_range+0x4e>
	sprintf(msg, "Payload address (%p) not aligned to %d bytes", 
 8000d38:	2308      	movs	r3, #8
 8000d3a:	9a04      	ldr	r2, [sp, #16]
 8000d3c:	4949      	ldr	r1, [pc, #292]	; (8000e64 <add_range+0x160>)
 8000d3e:	484a      	ldr	r0, [pc, #296]	; (8000e68 <add_range+0x164>)
 8000d40:	f002 f896 	bl	8002e70 <siprintf>
		lo, ALIGNMENT);
        malloc_error(tracenum, opnum, msg);
 8000d44:	4a48      	ldr	r2, [pc, #288]	; (8000e68 <add_range+0x164>)
 8000d46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000d48:	9802      	ldr	r0, [sp, #8]
 8000d4a:	f000 fe87 	bl	8001a5c <malloc_error>
        return 0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e07f      	b.n	8000e52 <add_range+0x14e>
    }

    /* The payload must lie within the extent of the heap */
    if ((lo < (char *)mem_heap_lo()) || (lo > (char *)mem_heap_hi()) || 
 8000d52:	f000 ff19 	bl	8001b88 <mem_heap_lo>
 8000d56:	4603      	mov	r3, r0
 8000d58:	461a      	mov	r2, r3
 8000d5a:	9b04      	ldr	r3, [sp, #16]
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d314      	bcc.n	8000d8a <add_range+0x86>
 8000d60:	f000 ff18 	bl	8001b94 <mem_heap_hi>
 8000d64:	4603      	mov	r3, r0
 8000d66:	461a      	mov	r2, r3
 8000d68:	9b04      	ldr	r3, [sp, #16]
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d80d      	bhi.n	8000d8a <add_range+0x86>
	(hi < (char *)mem_heap_lo()) || (hi > (char *)mem_heap_hi())) {
 8000d6e:	f000 ff0b 	bl	8001b88 <mem_heap_lo>
 8000d72:	4603      	mov	r3, r0
 8000d74:	461a      	mov	r2, r3
    if ((lo < (char *)mem_heap_lo()) || (lo > (char *)mem_heap_hi()) || 
 8000d76:	9b06      	ldr	r3, [sp, #24]
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d306      	bcc.n	8000d8a <add_range+0x86>
	(hi < (char *)mem_heap_lo()) || (hi > (char *)mem_heap_hi())) {
 8000d7c:	f000 ff0a 	bl	8001b94 <mem_heap_hi>
 8000d80:	4603      	mov	r3, r0
 8000d82:	461a      	mov	r2, r3
 8000d84:	9b06      	ldr	r3, [sp, #24]
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d914      	bls.n	8000db4 <add_range+0xb0>
	sprintf(msg, "Payload (%p:%p) lies outside heap (%p:%p)",
 8000d8a:	f000 fefd 	bl	8001b88 <mem_heap_lo>
 8000d8e:	4604      	mov	r4, r0
 8000d90:	f000 ff00 	bl	8001b94 <mem_heap_hi>
 8000d94:	4603      	mov	r3, r0
 8000d96:	9301      	str	r3, [sp, #4]
 8000d98:	9400      	str	r4, [sp, #0]
 8000d9a:	9b06      	ldr	r3, [sp, #24]
 8000d9c:	9a04      	ldr	r2, [sp, #16]
 8000d9e:	4933      	ldr	r1, [pc, #204]	; (8000e6c <add_range+0x168>)
 8000da0:	4831      	ldr	r0, [pc, #196]	; (8000e68 <add_range+0x164>)
 8000da2:	f002 f865 	bl	8002e70 <siprintf>
		lo, hi, mem_heap_lo(), mem_heap_hi());
	malloc_error(tracenum, opnum, msg);
 8000da6:	4a30      	ldr	r2, [pc, #192]	; (8000e68 <add_range+0x164>)
 8000da8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000daa:	9802      	ldr	r0, [sp, #8]
 8000dac:	f000 fe56 	bl	8001a5c <malloc_error>
        return 0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	e04e      	b.n	8000e52 <add_range+0x14e>
    }

    /* The payload must not overlap any other payloads */
    for (p = *ranges;  p != NULL;  p = p->next) {
 8000db4:	9b05      	ldr	r3, [sp, #20]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	9307      	str	r3, [sp, #28]
 8000dba:	e029      	b.n	8000e10 <add_range+0x10c>
        if ((lo >= p->lo && lo <= p-> hi) ||
 8000dbc:	9b07      	ldr	r3, [sp, #28]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	9a04      	ldr	r2, [sp, #16]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d304      	bcc.n	8000dd0 <add_range+0xcc>
 8000dc6:	9b07      	ldr	r3, [sp, #28]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	9a04      	ldr	r2, [sp, #16]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d909      	bls.n	8000de4 <add_range+0xe0>
            (hi >= p->lo && hi <= p->hi)) {
 8000dd0:	9b07      	ldr	r3, [sp, #28]
 8000dd2:	681b      	ldr	r3, [r3, #0]
        if ((lo >= p->lo && lo <= p-> hi) ||
 8000dd4:	9a06      	ldr	r2, [sp, #24]
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d317      	bcc.n	8000e0a <add_range+0x106>
            (hi >= p->lo && hi <= p->hi)) {
 8000dda:	9b07      	ldr	r3, [sp, #28]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	9a06      	ldr	r2, [sp, #24]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d812      	bhi.n	8000e0a <add_range+0x106>
	    sprintf(msg, "Payload (%p:%p) overlaps another payload (%p:%p)\n",
 8000de4:	9b07      	ldr	r3, [sp, #28]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	9a07      	ldr	r2, [sp, #28]
 8000dea:	6852      	ldr	r2, [r2, #4]
 8000dec:	9201      	str	r2, [sp, #4]
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	9b06      	ldr	r3, [sp, #24]
 8000df2:	9a04      	ldr	r2, [sp, #16]
 8000df4:	491e      	ldr	r1, [pc, #120]	; (8000e70 <add_range+0x16c>)
 8000df6:	481c      	ldr	r0, [pc, #112]	; (8000e68 <add_range+0x164>)
 8000df8:	f002 f83a 	bl	8002e70 <siprintf>
		    lo, hi, p->lo, p->hi);
	    malloc_error(tracenum, opnum, msg);
 8000dfc:	4a1a      	ldr	r2, [pc, #104]	; (8000e68 <add_range+0x164>)
 8000dfe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000e00:	9802      	ldr	r0, [sp, #8]
 8000e02:	f000 fe2b 	bl	8001a5c <malloc_error>
	    return 0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	e023      	b.n	8000e52 <add_range+0x14e>
    for (p = *ranges;  p != NULL;  p = p->next) {
 8000e0a:	9b07      	ldr	r3, [sp, #28]
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	9307      	str	r3, [sp, #28]
 8000e10:	9b07      	ldr	r3, [sp, #28]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d1d2      	bne.n	8000dbc <add_range+0xb8>

    /* 
     * Everything looks OK, so remember the extent of this block 
     * by creating a range struct and adding it the range list.
     */
    if ((p = (range_t *)sys_malloc(sizeof(range_t))) == NULL)
 8000e16:	200c      	movs	r0, #12
 8000e18:	f001 fb08 	bl	800242c <sys_malloc>
 8000e1c:	9007      	str	r0, [sp, #28]
 8000e1e:	9b07      	ldr	r3, [sp, #28]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d102      	bne.n	8000e2a <add_range+0x126>
		unix_error("malloc error in add_range");
 8000e24:	4813      	ldr	r0, [pc, #76]	; (8000e74 <add_range+0x170>)
 8000e26:	f000 fdfb 	bl	8001a20 <unix_error>
	test_mem_use += sizeof(range_t);
 8000e2a:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <add_range+0x174>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	330c      	adds	r3, #12
 8000e30:	461a      	mov	r2, r3
 8000e32:	4b11      	ldr	r3, [pc, #68]	; (8000e78 <add_range+0x174>)
 8000e34:	601a      	str	r2, [r3, #0]
    p->next = *ranges;
 8000e36:	9b05      	ldr	r3, [sp, #20]
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	9b07      	ldr	r3, [sp, #28]
 8000e3c:	609a      	str	r2, [r3, #8]
    p->lo = lo;
 8000e3e:	9b07      	ldr	r3, [sp, #28]
 8000e40:	9a04      	ldr	r2, [sp, #16]
 8000e42:	601a      	str	r2, [r3, #0]
    p->hi = hi;
 8000e44:	9b07      	ldr	r3, [sp, #28]
 8000e46:	9a06      	ldr	r2, [sp, #24]
 8000e48:	605a      	str	r2, [r3, #4]
    *ranges = p;
 8000e4a:	9b05      	ldr	r3, [sp, #20]
 8000e4c:	9a07      	ldr	r2, [sp, #28]
 8000e4e:	601a      	str	r2, [r3, #0]
    return 1;
 8000e50:	2301      	movs	r3, #1
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	b008      	add	sp, #32
 8000e56:	bd10      	pop	{r4, pc}
 8000e58:	08004c74 	.word	0x08004c74
 8000e5c:	080050f8 	.word	0x080050f8
 8000e60:	08004c80 	.word	0x08004c80
 8000e64:	08004c98 	.word	0x08004c98
 8000e68:	200008fc 	.word	0x200008fc
 8000e6c:	08004cc8 	.word	0x08004cc8
 8000e70:	08004cf4 	.word	0x08004cf4
 8000e74:	08004d28 	.word	0x08004d28
 8000e78:	200000ec 	.word	0x200000ec

08000e7c <remove_range>:

/* 
 * remove_range - Free the range record of block whose payload starts at lo 
 */
static void remove_range(range_t **ranges, char *lo)
{
 8000e7c:	b500      	push	{lr}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	9001      	str	r0, [sp, #4]
 8000e82:	9100      	str	r1, [sp, #0]
    range_t *p;
    range_t **prevpp = ranges;
 8000e84:	9b01      	ldr	r3, [sp, #4]
 8000e86:	9302      	str	r3, [sp, #8]

    for (p = *ranges;  p != NULL; p = p->next) {
 8000e88:	9b01      	ldr	r3, [sp, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	9303      	str	r3, [sp, #12]
 8000e8e:	e012      	b.n	8000eb6 <remove_range+0x3a>
        if (p->lo == lo) {
 8000e90:	9b03      	ldr	r3, [sp, #12]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	9a00      	ldr	r2, [sp, #0]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d107      	bne.n	8000eaa <remove_range+0x2e>
	    *prevpp = p->next;
 8000e9a:	9b03      	ldr	r3, [sp, #12]
 8000e9c:	689a      	ldr	r2, [r3, #8]
 8000e9e:	9b02      	ldr	r3, [sp, #8]
 8000ea0:	601a      	str	r2, [r3, #0]
            sys_free(p);
 8000ea2:	9803      	ldr	r0, [sp, #12]
 8000ea4:	f001 fad2 	bl	800244c <sys_free>
            break;
 8000ea8:	e009      	b.n	8000ebe <remove_range+0x42>
        }
        prevpp = &(p->next);
 8000eaa:	9b03      	ldr	r3, [sp, #12]
 8000eac:	3308      	adds	r3, #8
 8000eae:	9302      	str	r3, [sp, #8]
    for (p = *ranges;  p != NULL; p = p->next) {
 8000eb0:	9b03      	ldr	r3, [sp, #12]
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	9303      	str	r3, [sp, #12]
 8000eb6:	9b03      	ldr	r3, [sp, #12]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d1e9      	bne.n	8000e90 <remove_range+0x14>
    }
}
 8000ebc:	bf00      	nop
 8000ebe:	bf00      	nop
 8000ec0:	b005      	add	sp, #20
 8000ec2:	f85d fb04 	ldr.w	pc, [sp], #4

08000ec6 <clear_ranges>:

/*
 * clear_ranges - free all of the range records for a trace 
 */
static void clear_ranges(range_t **ranges)
{
 8000ec6:	b500      	push	{lr}
 8000ec8:	b085      	sub	sp, #20
 8000eca:	9001      	str	r0, [sp, #4]
    range_t *p;
    range_t *pnext;

    for (p = *ranges;  p != NULL;  p = pnext) {
 8000ecc:	9b01      	ldr	r3, [sp, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	9303      	str	r3, [sp, #12]
 8000ed2:	e007      	b.n	8000ee4 <clear_ranges+0x1e>
        pnext = p->next;
 8000ed4:	9b03      	ldr	r3, [sp, #12]
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	9302      	str	r3, [sp, #8]
        sys_free(p);
 8000eda:	9803      	ldr	r0, [sp, #12]
 8000edc:	f001 fab6 	bl	800244c <sys_free>
    for (p = *ranges;  p != NULL;  p = pnext) {
 8000ee0:	9b02      	ldr	r3, [sp, #8]
 8000ee2:	9303      	str	r3, [sp, #12]
 8000ee4:	9b03      	ldr	r3, [sp, #12]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d1f4      	bne.n	8000ed4 <clear_ranges+0xe>
    }
    *ranges = NULL;
 8000eea:	9b01      	ldr	r3, [sp, #4]
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
}
 8000ef0:	bf00      	nop
 8000ef2:	b005      	add	sp, #20
 8000ef4:	f85d fb04 	ldr.w	pc, [sp], #4

08000ef8 <read_trace>:

/*
 * read_trace - read a trace file and store it in memory
 */
static trace_t *read_trace()
{
 8000ef8:	b500      	push	{lr}
 8000efa:	f6ad 0d2c 	subw	sp, sp, #2092	; 0x82c
    trace_t *trace;
    char type[MAXLINE];
    char path[MAXLINE];
    unsigned index, size;
    unsigned max_index = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	f8cd 3824 	str.w	r3, [sp, #2084]	; 0x824
    unsigned op_index;
	char * scanptr = tracestr;
 8000f04:	4bac      	ldr	r3, [pc, #688]	; (80011b8 <read_trace+0x2c0>)
 8000f06:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
	int bytes_scanned = 0;
 8000f0a:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000f0e:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]

    /* Allocate the trace record */
    if ((trace = (trace_t *) sys_malloc(sizeof(trace_t))) == NULL)
 8000f16:	201c      	movs	r0, #28
 8000f18:	f001 fa88 	bl	800242c <sys_malloc>
 8000f1c:	f8cd 0818 	str.w	r0, [sp, #2072]	; 0x818
 8000f20:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d102      	bne.n	8000f2e <read_trace+0x36>
		unix_error("malloc 1 failed in read_trance");
 8000f28:	48a4      	ldr	r0, [pc, #656]	; (80011bc <read_trace+0x2c4>)
 8000f2a:	f000 fd79 	bl	8001a20 <unix_error>
	test_mem_use += sizeof(trace_t);
 8000f2e:	4ba4      	ldr	r3, [pc, #656]	; (80011c0 <read_trace+0x2c8>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	331c      	adds	r3, #28
 8000f34:	461a      	mov	r2, r3
 8000f36:	4ba2      	ldr	r3, [pc, #648]	; (80011c0 <read_trace+0x2c8>)
 8000f38:	601a      	str	r2, [r3, #0]
    /* Read the trace file header */
    //if ((tracefile = fmemopen(tracestr, strlen(tracestr), "r")) == NULL) {
	//sprintf(msg, "Could not open %s in read_trace", path);
	//unix_error(msg);
    //}
    sscanf(scanptr, "%d%n", &(trace->sugg_heapsize), &bytes_scanned); /* not used */
 8000f3a:	f8dd 2818 	ldr.w	r2, [sp, #2072]	; 0x818
 8000f3e:	ab03      	add	r3, sp, #12
 8000f40:	49a0      	ldr	r1, [pc, #640]	; (80011c4 <read_trace+0x2cc>)
 8000f42:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8000f46:	f001 ffb3 	bl	8002eb0 <siscanf>
	scanptr += bytes_scanned;
 8000f4a:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000f4e:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	461a      	mov	r2, r3
 8000f56:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8000f5a:	4413      	add	r3, r2
 8000f5c:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
    sscanf(scanptr, "%d%n", &(trace->num_ids), &bytes_scanned);     
 8000f60:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000f64:	1d1a      	adds	r2, r3, #4
 8000f66:	ab03      	add	r3, sp, #12
 8000f68:	4996      	ldr	r1, [pc, #600]	; (80011c4 <read_trace+0x2cc>)
 8000f6a:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8000f6e:	f001 ff9f 	bl	8002eb0 <siscanf>
	scanptr += bytes_scanned;
 8000f72:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000f76:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8000f82:	4413      	add	r3, r2
 8000f84:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
    sscanf(scanptr, "%d%n", &(trace->num_ops), &bytes_scanned);     
 8000f88:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000f8c:	f103 0208 	add.w	r2, r3, #8
 8000f90:	ab03      	add	r3, sp, #12
 8000f92:	498c      	ldr	r1, [pc, #560]	; (80011c4 <read_trace+0x2cc>)
 8000f94:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8000f98:	f001 ff8a 	bl	8002eb0 <siscanf>
	scanptr += bytes_scanned;
 8000f9c:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000fa0:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8000fac:	4413      	add	r3, r2
 8000fae:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
    sscanf(scanptr, "%d%n", &(trace->weight), &bytes_scanned);        /* not used */
 8000fb2:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000fb6:	f103 020c 	add.w	r2, r3, #12
 8000fba:	ab03      	add	r3, sp, #12
 8000fbc:	4981      	ldr	r1, [pc, #516]	; (80011c4 <read_trace+0x2cc>)
 8000fbe:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8000fc2:	f001 ff75 	bl	8002eb0 <siscanf>
	scanptr += bytes_scanned;
 8000fc6:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000fca:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8000fd6:	4413      	add	r3, r2
 8000fd8:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
    
    /* We'll store each request line in the trace in this array */
    if ((trace->ops = 
	 (traceop_t *)sys_malloc(trace->num_ops * sizeof(traceop_t))) == NULL)
 8000fdc:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	4413      	add	r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4618      	mov	r0, r3
 8000fee:	f001 fa1d 	bl	800242c <sys_malloc>
 8000ff2:	4602      	mov	r2, r0
    if ((trace->ops = 
 8000ff4:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000ff8:	611a      	str	r2, [r3, #16]
 8000ffa:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000ffe:	691b      	ldr	r3, [r3, #16]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d102      	bne.n	800100a <read_trace+0x112>
		unix_error("malloc 2 failed in read_trace");
 8001004:	4870      	ldr	r0, [pc, #448]	; (80011c8 <read_trace+0x2d0>)
 8001006:	f000 fd0b 	bl	8001a20 <unix_error>
	test_mem_use += sizeof(traceop_t);
 800100a:	4b6d      	ldr	r3, [pc, #436]	; (80011c0 <read_trace+0x2c8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	330c      	adds	r3, #12
 8001010:	461a      	mov	r2, r3
 8001012:	4b6b      	ldr	r3, [pc, #428]	; (80011c0 <read_trace+0x2c8>)
 8001014:	601a      	str	r2, [r3, #0]

    /* We'll keep an array of pointers to the allocated blocks here... */
    if ((trace->blocks = 
	 (char **)sys_malloc(trace->num_ids * sizeof(char *))) == NULL)
 8001016:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	4618      	mov	r0, r3
 8001020:	f001 fa04 	bl	800242c <sys_malloc>
 8001024:	4602      	mov	r2, r0
    if ((trace->blocks = 
 8001026:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800102a:	615a      	str	r2, [r3, #20]
 800102c:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d102      	bne.n	800103c <read_trace+0x144>
		unix_error("malloc 3 failed in read_trace");
 8001036:	4865      	ldr	r0, [pc, #404]	; (80011cc <read_trace+0x2d4>)
 8001038:	f000 fcf2 	bl	8001a20 <unix_error>
	test_mem_use += trace->num_ids * sizeof(char *);
 800103c:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	4a5e      	ldr	r2, [pc, #376]	; (80011c0 <read_trace+0x2c8>)
 8001046:	6812      	ldr	r2, [r2, #0]
 8001048:	4413      	add	r3, r2
 800104a:	461a      	mov	r2, r3
 800104c:	4b5c      	ldr	r3, [pc, #368]	; (80011c0 <read_trace+0x2c8>)
 800104e:	601a      	str	r2, [r3, #0]

    /* ... along with the corresponding byte sizes of each block */
    if ((trace->block_sizes = 
	 (size_t *)sys_malloc(trace->num_ids * sizeof(size_t))) == NULL)
 8001050:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	4618      	mov	r0, r3
 800105a:	f001 f9e7 	bl	800242c <sys_malloc>
 800105e:	4602      	mov	r2, r0
    if ((trace->block_sizes = 
 8001060:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001064:	619a      	str	r2, [r3, #24]
 8001066:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d102      	bne.n	8001076 <read_trace+0x17e>
		unix_error("malloc 4 failed in read_trace");
 8001070:	4857      	ldr	r0, [pc, #348]	; (80011d0 <read_trace+0x2d8>)
 8001072:	f000 fcd5 	bl	8001a20 <unix_error>
	test_mem_use += trace->num_ids * sizeof(size_t);
 8001076:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	4a50      	ldr	r2, [pc, #320]	; (80011c0 <read_trace+0x2c8>)
 8001080:	6812      	ldr	r2, [r2, #0]
 8001082:	4413      	add	r3, r2
 8001084:	461a      	mov	r2, r3
 8001086:	4b4e      	ldr	r3, [pc, #312]	; (80011c0 <read_trace+0x2c8>)
 8001088:	601a      	str	r2, [r3, #0]
    
    /* read every request line in the trace file */
    index = 0;
 800108a:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 800108e:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
    op_index = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	f8cd 3820 	str.w	r3, [sp, #2080]	; 0x820
    while (sscanf(scanptr, "%s%n", type, &bytes_scanned) != EOF) {
 800109c:	e143      	b.n	8001326 <read_trace+0x42e>
		scanptr += bytes_scanned;
 800109e:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80010a2:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	461a      	mov	r2, r3
 80010aa:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 80010ae:	4413      	add	r3, r2
 80010b0:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
		switch(type[0]) {
 80010b4:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80010b8:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	3b61      	subs	r3, #97	; 0x61
 80010c0:	2b12      	cmp	r3, #18
 80010c2:	f200 810f 	bhi.w	80012e4 <read_trace+0x3ec>
 80010c6:	a201      	add	r2, pc, #4	; (adr r2, 80010cc <read_trace+0x1d4>)
 80010c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010cc:	08001119 	.word	0x08001119
 80010d0:	080012e5 	.word	0x080012e5
 80010d4:	080012e5 	.word	0x080012e5
 80010d8:	080012e5 	.word	0x080012e5
 80010dc:	080012e5 	.word	0x080012e5
 80010e0:	08001279 	.word	0x08001279
 80010e4:	080012e5 	.word	0x080012e5
 80010e8:	080012df 	.word	0x080012df
 80010ec:	080012e5 	.word	0x080012e5
 80010f0:	080012e5 	.word	0x080012e5
 80010f4:	080012e5 	.word	0x080012e5
 80010f8:	080012e5 	.word	0x080012e5
 80010fc:	080012e5 	.word	0x080012e5
 8001100:	080012e5 	.word	0x080012e5
 8001104:	080012e5 	.word	0x080012e5
 8001108:	080012e5 	.word	0x080012e5
 800110c:	080012e5 	.word	0x080012e5
 8001110:	080011d9 	.word	0x080011d9
 8001114:	080012d9 	.word	0x080012d9
		case 'a':
			sscanf(scanptr, "%u %u%n", &index, &size, &bytes_scanned);
 8001118:	a904      	add	r1, sp, #16
 800111a:	aa05      	add	r2, sp, #20
 800111c:	ab03      	add	r3, sp, #12
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	460b      	mov	r3, r1
 8001122:	492c      	ldr	r1, [pc, #176]	; (80011d4 <read_trace+0x2dc>)
 8001124:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8001128:	f001 fec2 	bl	8002eb0 <siscanf>
			scanptr += bytes_scanned;
 800112c:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001130:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	461a      	mov	r2, r3
 8001138:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 800113c:	4413      	add	r3, r2
 800113e:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
			trace->ops[op_index].type = ALLOC;
 8001142:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001146:	6919      	ldr	r1, [r3, #16]
 8001148:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 800114c:	4613      	mov	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	4413      	add	r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	440b      	add	r3, r1
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]
			trace->ops[op_index].index = index;
 800115a:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 800115e:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001168:	6919      	ldr	r1, [r3, #16]
 800116a:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 800116e:	4613      	mov	r3, r2
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	4413      	add	r3, r2
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	440b      	add	r3, r1
 8001178:	4602      	mov	r2, r0
 800117a:	605a      	str	r2, [r3, #4]
			trace->ops[op_index].size = size;
 800117c:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001180:	f6a3 0318 	subw	r3, r3, #2072	; 0x818
 8001184:	6818      	ldr	r0, [r3, #0]
 8001186:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800118a:	6919      	ldr	r1, [r3, #16]
 800118c:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 8001190:	4613      	mov	r3, r2
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	4413      	add	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	440b      	add	r3, r1
 800119a:	4602      	mov	r2, r0
 800119c:	609a      	str	r2, [r3, #8]
			max_index = (index > max_index) ? index : max_index;
 800119e:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80011a2:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f8dd 2824 	ldr.w	r2, [sp, #2084]	; 0x824
 80011ac:	4293      	cmp	r3, r2
 80011ae:	bf38      	it	cc
 80011b0:	4613      	movcc	r3, r2
 80011b2:	f8cd 3824 	str.w	r3, [sp, #2084]	; 0x824
			break;
 80011b6:	e0b1      	b.n	800131c <read_trace+0x424>
 80011b8:	20000000 	.word	0x20000000
 80011bc:	08004d44 	.word	0x08004d44
 80011c0:	200000ec 	.word	0x200000ec
 80011c4:	08004d64 	.word	0x08004d64
 80011c8:	08004d6c 	.word	0x08004d6c
 80011cc:	08004d8c 	.word	0x08004d8c
 80011d0:	08004dac 	.word	0x08004dac
 80011d4:	08004dcc 	.word	0x08004dcc
		case 'r':
			sscanf(scanptr, "%u %u%n", &index, &size, &bytes_scanned);
 80011d8:	a904      	add	r1, sp, #16
 80011da:	aa05      	add	r2, sp, #20
 80011dc:	ab03      	add	r3, sp, #12
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	460b      	mov	r3, r1
 80011e2:	495b      	ldr	r1, [pc, #364]	; (8001350 <read_trace+0x458>)
 80011e4:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 80011e8:	f001 fe62 	bl	8002eb0 <siscanf>
			scanptr += bytes_scanned;
 80011ec:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80011f0:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	461a      	mov	r2, r3
 80011f8:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 80011fc:	4413      	add	r3, r2
 80011fe:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
			trace->ops[op_index].type = REALLOC;
 8001202:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001206:	6919      	ldr	r1, [r3, #16]
 8001208:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 800120c:	4613      	mov	r3, r2
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	4413      	add	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	440b      	add	r3, r1
 8001216:	2202      	movs	r2, #2
 8001218:	701a      	strb	r2, [r3, #0]
			trace->ops[op_index].index = index;
 800121a:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 800121e:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8001222:	6818      	ldr	r0, [r3, #0]
 8001224:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001228:	6919      	ldr	r1, [r3, #16]
 800122a:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 800122e:	4613      	mov	r3, r2
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	4413      	add	r3, r2
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	440b      	add	r3, r1
 8001238:	4602      	mov	r2, r0
 800123a:	605a      	str	r2, [r3, #4]
			trace->ops[op_index].size = size;
 800123c:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001240:	f6a3 0318 	subw	r3, r3, #2072	; 0x818
 8001244:	6818      	ldr	r0, [r3, #0]
 8001246:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800124a:	6919      	ldr	r1, [r3, #16]
 800124c:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 8001250:	4613      	mov	r3, r2
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	4413      	add	r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	440b      	add	r3, r1
 800125a:	4602      	mov	r2, r0
 800125c:	609a      	str	r2, [r3, #8]
			max_index = (index > max_index) ? index : max_index;
 800125e:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001262:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f8dd 2824 	ldr.w	r2, [sp, #2084]	; 0x824
 800126c:	4293      	cmp	r3, r2
 800126e:	bf38      	it	cc
 8001270:	4613      	movcc	r3, r2
 8001272:	f8cd 3824 	str.w	r3, [sp, #2084]	; 0x824
			break;
 8001276:	e051      	b.n	800131c <read_trace+0x424>
		case 'f':
			sscanf(scanptr, "%u%n", &index, &bytes_scanned);
 8001278:	ab03      	add	r3, sp, #12
 800127a:	aa05      	add	r2, sp, #20
 800127c:	4935      	ldr	r1, [pc, #212]	; (8001354 <read_trace+0x45c>)
 800127e:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8001282:	f001 fe15 	bl	8002eb0 <siscanf>
			scanptr += bytes_scanned;
 8001286:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 800128a:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	461a      	mov	r2, r3
 8001292:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8001296:	4413      	add	r3, r2
 8001298:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
			trace->ops[op_index].type = FREE;
 800129c:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 80012a0:	6919      	ldr	r1, [r3, #16]
 80012a2:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 80012a6:	4613      	mov	r3, r2
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	4413      	add	r3, r2
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	440b      	add	r3, r1
 80012b0:	2201      	movs	r2, #1
 80012b2:	701a      	strb	r2, [r3, #0]
			trace->ops[op_index].index = index;
 80012b4:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80012b8:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 80012bc:	6818      	ldr	r0, [r3, #0]
 80012be:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 80012c2:	6919      	ldr	r1, [r3, #16]
 80012c4:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 80012c8:	4613      	mov	r3, r2
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	4413      	add	r3, r2
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	440b      	add	r3, r1
 80012d2:	4602      	mov	r2, r0
 80012d4:	605a      	str	r2, [r3, #4]
			break;
 80012d6:	e021      	b.n	800131c <read_trace+0x424>
		case 's':
			stack_test();
 80012d8:	f7ff fbd0 	bl	8000a7c <stack_test>
			break;
 80012dc:	e01e      	b.n	800131c <read_trace+0x424>
		case 'h':
			heap_test();
 80012de:	f7ff fbdd 	bl	8000a9c <heap_test>
			break;
 80012e2:	e01b      	b.n	800131c <read_trace+0x424>
		default:
			sprintf(msg, "Bogus type character (%c) in string (%s) in tracefile %s\n", 
			   type[0], scanptr-bytes_scanned, path);
 80012e4:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80012e8:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80012ec:	781b      	ldrb	r3, [r3, #0]
			sprintf(msg, "Bogus type character (%c) in string (%s) in tracefile %s\n", 
 80012ee:	4619      	mov	r1, r3
			   type[0], scanptr-bytes_scanned, path);
 80012f0:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80012f4:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	425b      	negs	r3, r3
			sprintf(msg, "Bogus type character (%c) in string (%s) in tracefile %s\n", 
 80012fc:	f8dd 281c 	ldr.w	r2, [sp, #2076]	; 0x81c
 8001300:	441a      	add	r2, r3
 8001302:	ab06      	add	r3, sp, #24
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	4613      	mov	r3, r2
 8001308:	460a      	mov	r2, r1
 800130a:	4913      	ldr	r1, [pc, #76]	; (8001358 <read_trace+0x460>)
 800130c:	4813      	ldr	r0, [pc, #76]	; (800135c <read_trace+0x464>)
 800130e:	f001 fdaf 	bl	8002e70 <siprintf>
			var_print(msg);
 8001312:	4812      	ldr	r0, [pc, #72]	; (800135c <read_trace+0x464>)
 8001314:	f000 fe10 	bl	8001f38 <var_print>
			loop();
 8001318:	f000 fe08 	bl	8001f2c <loop>
		}
		op_index++;
 800131c:	f8dd 3820 	ldr.w	r3, [sp, #2080]	; 0x820
 8001320:	3301      	adds	r3, #1
 8001322:	f8cd 3820 	str.w	r3, [sp, #2080]	; 0x820
    while (sscanf(scanptr, "%s%n", type, &bytes_scanned) != EOF) {
 8001326:	ab03      	add	r3, sp, #12
 8001328:	f50d 6283 	add.w	r2, sp, #1048	; 0x418
 800132c:	490c      	ldr	r1, [pc, #48]	; (8001360 <read_trace+0x468>)
 800132e:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8001332:	f001 fdbd 	bl	8002eb0 <siscanf>
 8001336:	4603      	mov	r3, r0
 8001338:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800133c:	f47f aeaf 	bne.w	800109e <read_trace+0x1a6>
    }
	// Removed to allow shortened trace files
    //assert(max_index == trace->num_ids - 1);
    //assert(trace->num_ops == op_index);
    
    return trace;
 8001340:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
}
 8001344:	4618      	mov	r0, r3
 8001346:	f60d 0d2c 	addw	sp, sp, #2092	; 0x82c
 800134a:	f85d fb04 	ldr.w	pc, [sp], #4
 800134e:	bf00      	nop
 8001350:	08004dcc 	.word	0x08004dcc
 8001354:	08004dd4 	.word	0x08004dd4
 8001358:	08004ddc 	.word	0x08004ddc
 800135c:	200008fc 	.word	0x200008fc
 8001360:	08004e18 	.word	0x08004e18

08001364 <free_trace>:
/*
 * free_trace - Free the trace record and the three arrays it points
 *              to, all of which were allocated in read_trace().
 */
void free_trace(trace_t *trace)
{
 8001364:	b500      	push	{lr}
 8001366:	b083      	sub	sp, #12
 8001368:	9001      	str	r0, [sp, #4]
    sys_free(trace->ops);         /* free the three arrays... */
 800136a:	9b01      	ldr	r3, [sp, #4]
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	4618      	mov	r0, r3
 8001370:	f001 f86c 	bl	800244c <sys_free>
    sys_free(trace->blocks);      
 8001374:	9b01      	ldr	r3, [sp, #4]
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	4618      	mov	r0, r3
 800137a:	f001 f867 	bl	800244c <sys_free>
    sys_free(trace->block_sizes);
 800137e:	9b01      	ldr	r3, [sp, #4]
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	4618      	mov	r0, r3
 8001384:	f001 f862 	bl	800244c <sys_free>
    sys_free(trace);              /* and the trace record itself... */
 8001388:	9801      	ldr	r0, [sp, #4]
 800138a:	f001 f85f 	bl	800244c <sys_free>
}
 800138e:	bf00      	nop
 8001390:	b003      	add	sp, #12
 8001392:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001398 <eval_mm_valid>:

/*
 * eval_mm_valid - Check the mm malloc package for correctness
 */
static int eval_mm_valid(trace_t *trace, int tracenum, range_t **ranges) 
{
 8001398:	b500      	push	{lr}
 800139a:	b08f      	sub	sp, #60	; 0x3c
 800139c:	9005      	str	r0, [sp, #20]
 800139e:	9104      	str	r1, [sp, #16]
 80013a0:	9203      	str	r2, [sp, #12]
    char *newp;
    char *oldp;
    char *p;
    
    /* Reset the heap and free any records in the range list */
    clear_ranges(ranges);
 80013a2:	9803      	ldr	r0, [sp, #12]
 80013a4:	f7ff fd8f 	bl	8000ec6 <clear_ranges>
	return 0;
    }
	*/

    /* Interpret each operation in the trace in order */
    for (i = 0;  i < trace->num_ops;  i++) {
 80013a8:	2300      	movs	r3, #0
 80013aa:	930d      	str	r3, [sp, #52]	; 0x34
 80013ac:	e0e4      	b.n	8001578 <eval_mm_valid+0x1e0>
	index = trace->ops[i].index;
 80013ae:	9b05      	ldr	r3, [sp, #20]
 80013b0:	6919      	ldr	r1, [r3, #16]
 80013b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80013b4:	4613      	mov	r3, r2
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	4413      	add	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	440b      	add	r3, r1
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	930a      	str	r3, [sp, #40]	; 0x28
	size = trace->ops[i].size;
 80013c2:	9b05      	ldr	r3, [sp, #20]
 80013c4:	6919      	ldr	r1, [r3, #16]
 80013c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80013c8:	4613      	mov	r3, r2
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	4413      	add	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	440b      	add	r3, r1
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	9309      	str	r3, [sp, #36]	; 0x24

        switch (trace->ops[i].type) {
 80013d6:	9b05      	ldr	r3, [sp, #20]
 80013d8:	6919      	ldr	r1, [r3, #16]
 80013da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80013dc:	4613      	mov	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4413      	add	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	440b      	add	r3, r1
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d03a      	beq.n	8001462 <eval_mm_valid+0xca>
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	f300 80ac 	bgt.w	800154a <eval_mm_valid+0x1b2>
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d003      	beq.n	80013fe <eval_mm_valid+0x66>
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	f000 8098 	beq.w	800152c <eval_mm_valid+0x194>
 80013fc:	e0a5      	b.n	800154a <eval_mm_valid+0x1b2>

        case ALLOC: /* sys_malloc */

	    /* Call the student's malloc */
	    if ((p = sys_malloc(size)) == NULL) {
 80013fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001400:	4618      	mov	r0, r3
 8001402:	f001 f813 	bl	800242c <sys_malloc>
 8001406:	9006      	str	r0, [sp, #24]
 8001408:	9b06      	ldr	r3, [sp, #24]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d106      	bne.n	800141c <eval_mm_valid+0x84>
		malloc_error(tracenum, i, "sys_malloc failed.");
 800140e:	4a60      	ldr	r2, [pc, #384]	; (8001590 <eval_mm_valid+0x1f8>)
 8001410:	990d      	ldr	r1, [sp, #52]	; 0x34
 8001412:	9804      	ldr	r0, [sp, #16]
 8001414:	f000 fb22 	bl	8001a5c <malloc_error>
		return 0;
 8001418:	2300      	movs	r3, #0
 800141a:	e0b4      	b.n	8001586 <eval_mm_valid+0x1ee>
	    /* 
	     * Test the range of the new block for correctness and add it 
	     * to the range list if OK. The block must be  be aligned properly,
	     * and must not overlap any currently allocated block. 
	     */ 
	    if (add_range(ranges, p, size, tracenum, i) == 0)
 800141c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	9b04      	ldr	r3, [sp, #16]
 8001422:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001424:	9906      	ldr	r1, [sp, #24]
 8001426:	9803      	ldr	r0, [sp, #12]
 8001428:	f7ff fc6c 	bl	8000d04 <add_range>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <eval_mm_valid+0x9e>
		return 0;
 8001432:	2300      	movs	r3, #0
 8001434:	e0a7      	b.n	8001586 <eval_mm_valid+0x1ee>
	    /* ADDED: cgw
	     * fill range with low byte of index.  This will be used later
	     * if we realloc the block and wish to make sure that the old
	     * data was copied to the new block
	     */
	    memset(p, index & 0xFF, size);
 8001436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001438:	b2db      	uxtb	r3, r3
 800143a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800143c:	4619      	mov	r1, r3
 800143e:	9806      	ldr	r0, [sp, #24]
 8001440:	f001 fb12 	bl	8002a68 <memset>

	    /* Remember region */
	    trace->blocks[index] = p;
 8001444:	9b05      	ldr	r3, [sp, #20]
 8001446:	695a      	ldr	r2, [r3, #20]
 8001448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	4413      	add	r3, r2
 800144e:	9a06      	ldr	r2, [sp, #24]
 8001450:	601a      	str	r2, [r3, #0]
	    trace->block_sizes[index] = size;
 8001452:	9b05      	ldr	r3, [sp, #20]
 8001454:	699a      	ldr	r2, [r3, #24]
 8001456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800145e:	601a      	str	r2, [r3, #0]
	    break;
 8001460:	e087      	b.n	8001572 <eval_mm_valid+0x1da>

        case REALLOC: /* sys_realloc */
	    
	    /* Call the student's realloc */
	    oldp = trace->blocks[index];
 8001462:	9b05      	ldr	r3, [sp, #20]
 8001464:	695a      	ldr	r2, [r3, #20]
 8001466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4413      	add	r3, r2
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	9308      	str	r3, [sp, #32]
	    if ((newp = sys_realloc(oldp, size)) == NULL) {
 8001470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001472:	4619      	mov	r1, r3
 8001474:	9808      	ldr	r0, [sp, #32]
 8001476:	f000 fff7 	bl	8002468 <sys_realloc>
 800147a:	9007      	str	r0, [sp, #28]
 800147c:	9b07      	ldr	r3, [sp, #28]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d106      	bne.n	8001490 <eval_mm_valid+0xf8>
		malloc_error(tracenum, i, "sys_realloc failed.");
 8001482:	4a44      	ldr	r2, [pc, #272]	; (8001594 <eval_mm_valid+0x1fc>)
 8001484:	990d      	ldr	r1, [sp, #52]	; 0x34
 8001486:	9804      	ldr	r0, [sp, #16]
 8001488:	f000 fae8 	bl	8001a5c <malloc_error>
		return 0;
 800148c:	2300      	movs	r3, #0
 800148e:	e07a      	b.n	8001586 <eval_mm_valid+0x1ee>
	    }
	    
	    /* Remove the old region from the range list */
	    remove_range(ranges, oldp);
 8001490:	9908      	ldr	r1, [sp, #32]
 8001492:	9803      	ldr	r0, [sp, #12]
 8001494:	f7ff fcf2 	bl	8000e7c <remove_range>
	    
	    /* Check new block for correctness and add it to range list */
	    if (add_range(ranges, newp, size, tracenum, i) == 0)
 8001498:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	9b04      	ldr	r3, [sp, #16]
 800149e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80014a0:	9907      	ldr	r1, [sp, #28]
 80014a2:	9803      	ldr	r0, [sp, #12]
 80014a4:	f7ff fc2e 	bl	8000d04 <add_range>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <eval_mm_valid+0x11a>
		return 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e069      	b.n	8001586 <eval_mm_valid+0x1ee>
	    /* ADDED: cgw
	     * Make sure that the new block contains the data from the old 
	     * block and then fill in the new block with the low order byte
	     * of the new index
	     */
	    oldsize = trace->block_sizes[index];
 80014b2:	9b05      	ldr	r3, [sp, #20]
 80014b4:	699a      	ldr	r2, [r3, #24]
 80014b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	4413      	add	r3, r2
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	930b      	str	r3, [sp, #44]	; 0x2c
	    if (size < oldsize) oldsize = size;
 80014c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80014c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80014c4:	429a      	cmp	r2, r3
 80014c6:	da01      	bge.n	80014cc <eval_mm_valid+0x134>
 80014c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80014ca:	930b      	str	r3, [sp, #44]	; 0x2c
	    for (j = 0; j < oldsize; j++) {
 80014cc:	2300      	movs	r3, #0
 80014ce:	930c      	str	r3, [sp, #48]	; 0x30
 80014d0:	e012      	b.n	80014f8 <eval_mm_valid+0x160>
	      if (newp[j] != (index & 0xFF)) {
 80014d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80014d4:	9a07      	ldr	r2, [sp, #28]
 80014d6:	4413      	add	r3, r2
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	461a      	mov	r2, r3
 80014dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d006      	beq.n	80014f2 <eval_mm_valid+0x15a>
		malloc_error(tracenum, i, "sys_realloc did not preserve the "
 80014e4:	4a2c      	ldr	r2, [pc, #176]	; (8001598 <eval_mm_valid+0x200>)
 80014e6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80014e8:	9804      	ldr	r0, [sp, #16]
 80014ea:	f000 fab7 	bl	8001a5c <malloc_error>
			     "data from old block");
		return 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	e049      	b.n	8001586 <eval_mm_valid+0x1ee>
	    for (j = 0; j < oldsize; j++) {
 80014f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80014f4:	3301      	adds	r3, #1
 80014f6:	930c      	str	r3, [sp, #48]	; 0x30
 80014f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80014fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80014fc:	429a      	cmp	r2, r3
 80014fe:	dbe8      	blt.n	80014d2 <eval_mm_valid+0x13a>
	      }
	    }
	    memset(newp, index & 0xFF, size);
 8001500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001502:	b2db      	uxtb	r3, r3
 8001504:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001506:	4619      	mov	r1, r3
 8001508:	9807      	ldr	r0, [sp, #28]
 800150a:	f001 faad 	bl	8002a68 <memset>

	    /* Remember region */
	    trace->blocks[index] = newp;
 800150e:	9b05      	ldr	r3, [sp, #20]
 8001510:	695a      	ldr	r2, [r3, #20]
 8001512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	9a07      	ldr	r2, [sp, #28]
 800151a:	601a      	str	r2, [r3, #0]
	    trace->block_sizes[index] = size;
 800151c:	9b05      	ldr	r3, [sp, #20]
 800151e:	699a      	ldr	r2, [r3, #24]
 8001520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	4413      	add	r3, r2
 8001526:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001528:	601a      	str	r2, [r3, #0]
	    break;
 800152a:	e022      	b.n	8001572 <eval_mm_valid+0x1da>

        case FREE: /* sys_free */
	    
	    /* Remove region from list and call student's free function */
	    p = trace->blocks[index];
 800152c:	9b05      	ldr	r3, [sp, #20]
 800152e:	695a      	ldr	r2, [r3, #20]
 8001530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	9306      	str	r3, [sp, #24]
	    remove_range(ranges, p);
 800153a:	9906      	ldr	r1, [sp, #24]
 800153c:	9803      	ldr	r0, [sp, #12]
 800153e:	f7ff fc9d 	bl	8000e7c <remove_range>
	    sys_free(p);
 8001542:	9806      	ldr	r0, [sp, #24]
 8001544:	f000 ff82 	bl	800244c <sys_free>
	    break;
 8001548:	e013      	b.n	8001572 <eval_mm_valid+0x1da>

	default:
		sprintf(msg, "Type %d", trace->ops[i].type);
 800154a:	9b05      	ldr	r3, [sp, #20]
 800154c:	6919      	ldr	r1, [r3, #16]
 800154e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001550:	4613      	mov	r3, r2
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	4413      	add	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	440b      	add	r3, r1
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	461a      	mov	r2, r3
 800155e:	490f      	ldr	r1, [pc, #60]	; (800159c <eval_mm_valid+0x204>)
 8001560:	480f      	ldr	r0, [pc, #60]	; (80015a0 <eval_mm_valid+0x208>)
 8001562:	f001 fc85 	bl	8002e70 <siprintf>
		var_print(msg);
 8001566:	480e      	ldr	r0, [pc, #56]	; (80015a0 <eval_mm_valid+0x208>)
 8001568:	f000 fce6 	bl	8001f38 <var_print>
	    app_error("Nonexistent request type in eval_mm_valid");
 800156c:	480d      	ldr	r0, [pc, #52]	; (80015a4 <eval_mm_valid+0x20c>)
 800156e:	f000 fa41 	bl	80019f4 <app_error>
    for (i = 0;  i < trace->num_ops;  i++) {
 8001572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001574:	3301      	adds	r3, #1
 8001576:	930d      	str	r3, [sp, #52]	; 0x34
 8001578:	9b05      	ldr	r3, [sp, #20]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800157e:	429a      	cmp	r2, r3
 8001580:	f6ff af15 	blt.w	80013ae <eval_mm_valid+0x16>
        }

    }

    /* As far as we know, this is a valid malloc package */
    return 1;
 8001584:	2301      	movs	r3, #1
}
 8001586:	4618      	mov	r0, r3
 8001588:	b00f      	add	sp, #60	; 0x3c
 800158a:	f85d fb04 	ldr.w	pc, [sp], #4
 800158e:	bf00      	nop
 8001590:	08004e20 	.word	0x08004e20
 8001594:	08004e34 	.word	0x08004e34
 8001598:	08004e48 	.word	0x08004e48
 800159c:	08004e80 	.word	0x08004e80
 80015a0:	200008fc 	.word	0x200008fc
 80015a4:	08004e88 	.word	0x08004e88

080015a8 <eval_mm_util>:
 *   doesn't allow the students to decrement the brk pointer, so brk
 *   is always the high water mark of the heap. 
 *   
 */
static double eval_mm_util(trace_t *trace, int tracenum, range_t **ranges)
{   
 80015a8:	b530      	push	{r4, r5, lr}
 80015aa:	b08f      	sub	sp, #60	; 0x3c
 80015ac:	9003      	str	r0, [sp, #12]
 80015ae:	9102      	str	r1, [sp, #8]
 80015b0:	9201      	str	r2, [sp, #4]
    int i;
    int index;
    int size, newsize, oldsize;
    int max_total_size = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	930c      	str	r3, [sp, #48]	; 0x30
    int total_size = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	930b      	str	r3, [sp, #44]	; 0x2c
    /* initialize the heap and the mm malloc package */
    //mem_reset_brk();
    //if (mm_init() < 0)
	//app_error("mm_init failed in eval_mm_util");

    for (i = 0;  i < trace->num_ops;  i++) {
 80015ba:	2300      	movs	r3, #0
 80015bc:	930d      	str	r3, [sp, #52]	; 0x34
 80015be:	e0ba      	b.n	8001736 <eval_mm_util+0x18e>
        switch (trace->ops[i].type) {
 80015c0:	9b03      	ldr	r3, [sp, #12]
 80015c2:	6919      	ldr	r1, [r3, #16]
 80015c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80015c6:	4613      	mov	r3, r2
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	4413      	add	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	440b      	add	r3, r1
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d040      	beq.n	8001658 <eval_mm_util+0xb0>
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	f300 80a7 	bgt.w	800172a <eval_mm_util+0x182>
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d003      	beq.n	80015e8 <eval_mm_util+0x40>
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	f000 8082 	beq.w	80016ea <eval_mm_util+0x142>
 80015e6:	e0a0      	b.n	800172a <eval_mm_util+0x182>

        case ALLOC: /* mm_alloc */
	    index = trace->ops[i].index;
 80015e8:	9b03      	ldr	r3, [sp, #12]
 80015ea:	6919      	ldr	r1, [r3, #16]
 80015ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80015ee:	4613      	mov	r3, r2
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	4413      	add	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	440b      	add	r3, r1
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	930a      	str	r3, [sp, #40]	; 0x28
	    size = trace->ops[i].size;
 80015fc:	9b03      	ldr	r3, [sp, #12]
 80015fe:	6919      	ldr	r1, [r3, #16]
 8001600:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001602:	4613      	mov	r3, r2
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	4413      	add	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	440b      	add	r3, r1
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	9305      	str	r3, [sp, #20]

	    if ((p = sys_malloc(size)) == NULL) 
 8001610:	9b05      	ldr	r3, [sp, #20]
 8001612:	4618      	mov	r0, r3
 8001614:	f000 ff0a 	bl	800242c <sys_malloc>
 8001618:	9004      	str	r0, [sp, #16]
 800161a:	9b04      	ldr	r3, [sp, #16]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d102      	bne.n	8001626 <eval_mm_util+0x7e>
			app_error("sys_malloc failed in eval_mm_util");
 8001620:	4856      	ldr	r0, [pc, #344]	; (800177c <eval_mm_util+0x1d4>)
 8001622:	f000 f9e7 	bl	80019f4 <app_error>
	    
	    /* Remember region and size */
	    trace->blocks[index] = p;
 8001626:	9b03      	ldr	r3, [sp, #12]
 8001628:	695a      	ldr	r2, [r3, #20]
 800162a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	9a04      	ldr	r2, [sp, #16]
 8001632:	601a      	str	r2, [r3, #0]
	    trace->block_sizes[index] = size;
 8001634:	9b03      	ldr	r3, [sp, #12]
 8001636:	699a      	ldr	r2, [r3, #24]
 8001638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	9a05      	ldr	r2, [sp, #20]
 8001640:	601a      	str	r2, [r3, #0]
	    
	    /* Keep track of current total size
	     * of all allocated blocks */
	    total_size += size;
 8001642:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001644:	9b05      	ldr	r3, [sp, #20]
 8001646:	4413      	add	r3, r2
 8001648:	930b      	str	r3, [sp, #44]	; 0x2c
	    
	    /* Update statistics */
	    max_total_size = (total_size > max_total_size) ?
 800164a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800164c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800164e:	4293      	cmp	r3, r2
 8001650:	bfb8      	it	lt
 8001652:	4613      	movlt	r3, r2
 8001654:	930c      	str	r3, [sp, #48]	; 0x30
		total_size : max_total_size;
	    break;
 8001656:	e06b      	b.n	8001730 <eval_mm_util+0x188>

	case REALLOC: /* sys_realloc */
	    index = trace->ops[i].index;
 8001658:	9b03      	ldr	r3, [sp, #12]
 800165a:	6919      	ldr	r1, [r3, #16]
 800165c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800165e:	4613      	mov	r3, r2
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	4413      	add	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	440b      	add	r3, r1
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	930a      	str	r3, [sp, #40]	; 0x28
	    newsize = trace->ops[i].size;
 800166c:	9b03      	ldr	r3, [sp, #12]
 800166e:	6919      	ldr	r1, [r3, #16]
 8001670:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001672:	4613      	mov	r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4413      	add	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	440b      	add	r3, r1
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	9309      	str	r3, [sp, #36]	; 0x24
	    oldsize = trace->block_sizes[index];
 8001680:	9b03      	ldr	r3, [sp, #12]
 8001682:	699a      	ldr	r2, [r3, #24]
 8001684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	4413      	add	r3, r2
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	9308      	str	r3, [sp, #32]

	    oldp = trace->blocks[index];
 800168e:	9b03      	ldr	r3, [sp, #12]
 8001690:	695a      	ldr	r2, [r3, #20]
 8001692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	4413      	add	r3, r2
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	9307      	str	r3, [sp, #28]
	    if ((newp = sys_realloc(oldp,newsize)) == NULL)
 800169c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800169e:	4619      	mov	r1, r3
 80016a0:	9807      	ldr	r0, [sp, #28]
 80016a2:	f000 fee1 	bl	8002468 <sys_realloc>
 80016a6:	9006      	str	r0, [sp, #24]
 80016a8:	9b06      	ldr	r3, [sp, #24]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d102      	bne.n	80016b4 <eval_mm_util+0x10c>
		app_error("sys_realloc failed in eval_mm_util");
 80016ae:	4834      	ldr	r0, [pc, #208]	; (8001780 <eval_mm_util+0x1d8>)
 80016b0:	f000 f9a0 	bl	80019f4 <app_error>

	    /* Remember region and size */
	    trace->blocks[index] = newp;
 80016b4:	9b03      	ldr	r3, [sp, #12]
 80016b6:	695a      	ldr	r2, [r3, #20]
 80016b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4413      	add	r3, r2
 80016be:	9a06      	ldr	r2, [sp, #24]
 80016c0:	601a      	str	r2, [r3, #0]
	    trace->block_sizes[index] = newsize;
 80016c2:	9b03      	ldr	r3, [sp, #12]
 80016c4:	699a      	ldr	r2, [r3, #24]
 80016c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4413      	add	r3, r2
 80016cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016ce:	601a      	str	r2, [r3, #0]
	    
	    /* Keep track of current total size
	     * of all allocated blocks */
	    total_size += (newsize - oldsize);
 80016d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016d2:	9b08      	ldr	r3, [sp, #32]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80016d8:	4413      	add	r3, r2
 80016da:	930b      	str	r3, [sp, #44]	; 0x2c
	    
	    /* Update statistics */
	    max_total_size = (total_size > max_total_size) ?
 80016dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80016de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80016e0:	4293      	cmp	r3, r2
 80016e2:	bfb8      	it	lt
 80016e4:	4613      	movlt	r3, r2
 80016e6:	930c      	str	r3, [sp, #48]	; 0x30
		total_size : max_total_size;
	    break;
 80016e8:	e022      	b.n	8001730 <eval_mm_util+0x188>

        case FREE: /* sys_free */
	    index = trace->ops[i].index;
 80016ea:	9b03      	ldr	r3, [sp, #12]
 80016ec:	6919      	ldr	r1, [r3, #16]
 80016ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80016f0:	4613      	mov	r3, r2
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	4413      	add	r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	440b      	add	r3, r1
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	930a      	str	r3, [sp, #40]	; 0x28
	    size = trace->block_sizes[index];
 80016fe:	9b03      	ldr	r3, [sp, #12]
 8001700:	699a      	ldr	r2, [r3, #24]
 8001702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	9305      	str	r3, [sp, #20]
	    p = trace->blocks[index];
 800170c:	9b03      	ldr	r3, [sp, #12]
 800170e:	695a      	ldr	r2, [r3, #20]
 8001710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	9304      	str	r3, [sp, #16]
	    
	    sys_free(p);
 800171a:	9804      	ldr	r0, [sp, #16]
 800171c:	f000 fe96 	bl	800244c <sys_free>
	    
	    /* Keep track of current total size
	     * of all allocated blocks */
	    total_size -= size;
 8001720:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001722:	9b05      	ldr	r3, [sp, #20]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	930b      	str	r3, [sp, #44]	; 0x2c
	    
	    break;
 8001728:	e002      	b.n	8001730 <eval_mm_util+0x188>

	default:
	    app_error("Nonexistent request type in eval_mm_util");
 800172a:	4816      	ldr	r0, [pc, #88]	; (8001784 <eval_mm_util+0x1dc>)
 800172c:	f000 f962 	bl	80019f4 <app_error>
    for (i = 0;  i < trace->num_ops;  i++) {
 8001730:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001732:	3301      	adds	r3, #1
 8001734:	930d      	str	r3, [sp, #52]	; 0x34
 8001736:	9b03      	ldr	r3, [sp, #12]
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800173c:	429a      	cmp	r2, r3
 800173e:	f6ff af3f 	blt.w	80015c0 <eval_mm_util+0x18>

        }
    }

	max_total_size += test_mem_use;
 8001742:	4b11      	ldr	r3, [pc, #68]	; (8001788 <eval_mm_util+0x1e0>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001748:	4413      	add	r3, r2
 800174a:	930c      	str	r3, [sp, #48]	; 0x30

    return ((double)max_total_size  / (double)mem_heapsize());
 800174c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800174e:	f7fe fed1 	bl	80004f4 <__aeabi_i2d>
 8001752:	4604      	mov	r4, r0
 8001754:	460d      	mov	r5, r1
 8001756:	f000 fa23 	bl	8001ba0 <mem_heapsize>
 800175a:	4603      	mov	r3, r0
 800175c:	4618      	mov	r0, r3
 800175e:	f7fe fec9 	bl	80004f4 <__aeabi_i2d>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4620      	mov	r0, r4
 8001768:	4629      	mov	r1, r5
 800176a:	f7ff f857 	bl	800081c <__aeabi_ddiv>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
}
 8001772:	4610      	mov	r0, r2
 8001774:	4619      	mov	r1, r3
 8001776:	b00f      	add	sp, #60	; 0x3c
 8001778:	bd30      	pop	{r4, r5, pc}
 800177a:	bf00      	nop
 800177c:	08004eb4 	.word	0x08004eb4
 8001780:	08004ed8 	.word	0x08004ed8
 8001784:	08004efc 	.word	0x08004efc
 8001788:	200000ec 	.word	0x200000ec

0800178c <printresults>:

/*
 * printresults - prints a performance summary for some malloc package
 */
static void printresults(int n, stats_t *stats) 
{
 800178c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001790:	b093      	sub	sp, #76	; 0x4c
 8001792:	9009      	str	r0, [sp, #36]	; 0x24
 8001794:	9108      	str	r1, [sp, #32]
    int i;
    double secs = 0;
 8001796:	f04f 0200 	mov.w	r2, #0
 800179a:	f04f 0300 	mov.w	r3, #0
 800179e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    double ops = 0;
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    double util = 0;
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	f04f 0300 	mov.w	r3, #0
 80017b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28

    /* Print the individual results for each trace */
    sprintf(msg, "%5s%7s %5s%8s%10s%6s\n", 
 80017ba:	4b7b      	ldr	r3, [pc, #492]	; (80019a8 <printresults+0x21c>)
 80017bc:	9303      	str	r3, [sp, #12]
 80017be:	4b7b      	ldr	r3, [pc, #492]	; (80019ac <printresults+0x220>)
 80017c0:	9302      	str	r3, [sp, #8]
 80017c2:	4b7b      	ldr	r3, [pc, #492]	; (80019b0 <printresults+0x224>)
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	4b7b      	ldr	r3, [pc, #492]	; (80019b4 <printresults+0x228>)
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	4b7b      	ldr	r3, [pc, #492]	; (80019b8 <printresults+0x22c>)
 80017cc:	4a7b      	ldr	r2, [pc, #492]	; (80019bc <printresults+0x230>)
 80017ce:	497c      	ldr	r1, [pc, #496]	; (80019c0 <printresults+0x234>)
 80017d0:	487c      	ldr	r0, [pc, #496]	; (80019c4 <printresults+0x238>)
 80017d2:	f001 fb4d 	bl	8002e70 <siprintf>
	   "trace", " valid", "util", "ops", "secs", "Kops");
	var_print(msg);
 80017d6:	487b      	ldr	r0, [pc, #492]	; (80019c4 <printresults+0x238>)
 80017d8:	f000 fbae 	bl	8001f38 <var_print>
    for (i=0; i < n; i++) {
 80017dc:	2300      	movs	r3, #0
 80017de:	9311      	str	r3, [sp, #68]	; 0x44
 80017e0:	e08a      	b.n	80018f8 <printresults+0x16c>
	if (stats[i].valid) {
 80017e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80017e4:	015b      	lsls	r3, r3, #5
 80017e6:	9a08      	ldr	r2, [sp, #32]
 80017e8:	4413      	add	r3, r2
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d06f      	beq.n	80018d0 <printresults+0x144>
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
		   i,
		   "yes",
		   stats[i].util*100.0,
 80017f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80017f2:	015b      	lsls	r3, r3, #5
 80017f4:	9a08      	ldr	r2, [sp, #32]
 80017f6:	4413      	add	r3, r2
 80017f8:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
 80017fc:	f04f 0200 	mov.w	r2, #0
 8001800:	4b71      	ldr	r3, [pc, #452]	; (80019c8 <printresults+0x23c>)
 8001802:	f7fe fee1 	bl	80005c8 <__aeabi_dmul>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4690      	mov	r8, r2
 800180c:	4699      	mov	r9, r3
		   stats[i].ops,
 800180e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001810:	015b      	lsls	r3, r3, #5
 8001812:	9a08      	ldr	r2, [sp, #32]
 8001814:	4413      	add	r3, r2
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
 8001816:	e9d3 4500 	ldrd	r4, r5, [r3]
		   stats[i].secs,
 800181a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800181c:	015b      	lsls	r3, r3, #5
 800181e:	9a08      	ldr	r2, [sp, #32]
 8001820:	4413      	add	r3, r2
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
 8001822:	e9d3 6704 	ldrd	r6, r7, [r3, #16]
		   (stats[i].ops/1e3)/stats[i].secs);
 8001826:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001828:	015b      	lsls	r3, r3, #5
 800182a:	9a08      	ldr	r2, [sp, #32]
 800182c:	4413      	add	r3, r2
 800182e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001832:	f04f 0200 	mov.w	r2, #0
 8001836:	4b65      	ldr	r3, [pc, #404]	; (80019cc <printresults+0x240>)
 8001838:	f7fe fff0 	bl	800081c <__aeabi_ddiv>
 800183c:	4602      	mov	r2, r0
 800183e:	460b      	mov	r3, r1
 8001840:	4610      	mov	r0, r2
 8001842:	4619      	mov	r1, r3
 8001844:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001846:	015b      	lsls	r3, r3, #5
 8001848:	9a08      	ldr	r2, [sp, #32]
 800184a:	4413      	add	r3, r2
 800184c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
 8001850:	f7fe ffe4 	bl	800081c <__aeabi_ddiv>
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
 8001858:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800185c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001860:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001864:	e9cd 8900 	strd	r8, r9, [sp]
 8001868:	4b59      	ldr	r3, [pc, #356]	; (80019d0 <printresults+0x244>)
 800186a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800186c:	4959      	ldr	r1, [pc, #356]	; (80019d4 <printresults+0x248>)
 800186e:	4855      	ldr	r0, [pc, #340]	; (80019c4 <printresults+0x238>)
 8001870:	f001 fafe 	bl	8002e70 <siprintf>
		var_print(msg);
 8001874:	4853      	ldr	r0, [pc, #332]	; (80019c4 <printresults+0x238>)
 8001876:	f000 fb5f 	bl	8001f38 <var_print>
	    secs += stats[i].secs;
 800187a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800187c:	015b      	lsls	r3, r3, #5
 800187e:	9a08      	ldr	r2, [sp, #32]
 8001880:	4413      	add	r3, r2
 8001882:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001886:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800188a:	f7fe fce7 	bl	800025c <__adddf3>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	    ops += stats[i].ops;
 8001896:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001898:	015b      	lsls	r3, r3, #5
 800189a:	9a08      	ldr	r2, [sp, #32]
 800189c:	4413      	add	r3, r2
 800189e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80018a6:	f7fe fcd9 	bl	800025c <__adddf3>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
	    util += stats[i].util;
 80018b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80018b4:	015b      	lsls	r3, r3, #5
 80018b6:	9a08      	ldr	r2, [sp, #32]
 80018b8:	4413      	add	r3, r2
 80018ba:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80018be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80018c2:	f7fe fccb 	bl	800025c <__adddf3>
 80018c6:	4602      	mov	r2, r0
 80018c8:	460b      	mov	r3, r1
 80018ca:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80018ce:	e010      	b.n	80018f2 <printresults+0x166>
	}
	else {
	    sprintf(msg,"%2d%10s%6s%8s%10s%6s\n", 
 80018d0:	4b41      	ldr	r3, [pc, #260]	; (80019d8 <printresults+0x24c>)
 80018d2:	9303      	str	r3, [sp, #12]
 80018d4:	4b40      	ldr	r3, [pc, #256]	; (80019d8 <printresults+0x24c>)
 80018d6:	9302      	str	r3, [sp, #8]
 80018d8:	4b3f      	ldr	r3, [pc, #252]	; (80019d8 <printresults+0x24c>)
 80018da:	9301      	str	r3, [sp, #4]
 80018dc:	4b3e      	ldr	r3, [pc, #248]	; (80019d8 <printresults+0x24c>)
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	4b3e      	ldr	r3, [pc, #248]	; (80019dc <printresults+0x250>)
 80018e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80018e4:	493e      	ldr	r1, [pc, #248]	; (80019e0 <printresults+0x254>)
 80018e6:	4837      	ldr	r0, [pc, #220]	; (80019c4 <printresults+0x238>)
 80018e8:	f001 fac2 	bl	8002e70 <siprintf>
		   "no",
		   "-",
		   "-",
		   "-",
		   "-");
		var_print(msg);
 80018ec:	4835      	ldr	r0, [pc, #212]	; (80019c4 <printresults+0x238>)
 80018ee:	f000 fb23 	bl	8001f38 <var_print>
    for (i=0; i < n; i++) {
 80018f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80018f4:	3301      	adds	r3, #1
 80018f6:	9311      	str	r3, [sp, #68]	; 0x44
 80018f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80018fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80018fc:	429a      	cmp	r2, r3
 80018fe:	f6ff af70 	blt.w	80017e2 <printresults+0x56>
	}
    }

    /* Print the aggregate results for the set of traces */
    if (errors == 0) {
 8001902:	4b38      	ldr	r3, [pc, #224]	; (80019e4 <printresults+0x258>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d13b      	bne.n	8001982 <printresults+0x1f6>
	sprintf(msg, "%12s%5.0f%%%8.0f%10.6f%6.0f\n", 
	       "Total       ",
	       (util/n)*100.0,
 800190a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800190c:	f7fe fdf2 	bl	80004f4 <__aeabi_i2d>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8001918:	f7fe ff80 	bl	800081c <__aeabi_ddiv>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	4610      	mov	r0, r2
 8001922:	4619      	mov	r1, r3
	sprintf(msg, "%12s%5.0f%%%8.0f%10.6f%6.0f\n", 
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	4b27      	ldr	r3, [pc, #156]	; (80019c8 <printresults+0x23c>)
 800192a:	f7fe fe4d 	bl	80005c8 <__aeabi_dmul>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4614      	mov	r4, r2
 8001934:	461d      	mov	r5, r3
	       ops, 
	       secs,
	       (ops/1e3)/secs);
 8001936:	f04f 0200 	mov.w	r2, #0
 800193a:	4b24      	ldr	r3, [pc, #144]	; (80019cc <printresults+0x240>)
 800193c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8001940:	f7fe ff6c 	bl	800081c <__aeabi_ddiv>
 8001944:	4602      	mov	r2, r0
 8001946:	460b      	mov	r3, r1
 8001948:	4610      	mov	r0, r2
 800194a:	4619      	mov	r1, r3
	sprintf(msg, "%12s%5.0f%%%8.0f%10.6f%6.0f\n", 
 800194c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8001950:	f7fe ff64 	bl	800081c <__aeabi_ddiv>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800195c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8001960:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001964:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8001968:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800196c:	e9cd 4500 	strd	r4, r5, [sp]
 8001970:	4a1d      	ldr	r2, [pc, #116]	; (80019e8 <printresults+0x25c>)
 8001972:	491e      	ldr	r1, [pc, #120]	; (80019ec <printresults+0x260>)
 8001974:	4813      	ldr	r0, [pc, #76]	; (80019c4 <printresults+0x238>)
 8001976:	f001 fa7b 	bl	8002e70 <siprintf>
	var_print(msg);
 800197a:	4812      	ldr	r0, [pc, #72]	; (80019c4 <printresults+0x238>)
 800197c:	f000 fadc 	bl	8001f38 <var_print>
	       "-", 
	       "-");
	var_print(msg);
    }

}
 8001980:	e00e      	b.n	80019a0 <printresults+0x214>
	sprintf(msg, "%12s%6s%8s%10s%6s\n", 
 8001982:	4b15      	ldr	r3, [pc, #84]	; (80019d8 <printresults+0x24c>)
 8001984:	9302      	str	r3, [sp, #8]
 8001986:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <printresults+0x24c>)
 8001988:	9301      	str	r3, [sp, #4]
 800198a:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <printresults+0x24c>)
 800198c:	9300      	str	r3, [sp, #0]
 800198e:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <printresults+0x24c>)
 8001990:	4a15      	ldr	r2, [pc, #84]	; (80019e8 <printresults+0x25c>)
 8001992:	4917      	ldr	r1, [pc, #92]	; (80019f0 <printresults+0x264>)
 8001994:	480b      	ldr	r0, [pc, #44]	; (80019c4 <printresults+0x238>)
 8001996:	f001 fa6b 	bl	8002e70 <siprintf>
	var_print(msg);
 800199a:	480a      	ldr	r0, [pc, #40]	; (80019c4 <printresults+0x238>)
 800199c:	f000 facc 	bl	8001f38 <var_print>
}
 80019a0:	bf00      	nop
 80019a2:	b013      	add	sp, #76	; 0x4c
 80019a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80019a8:	08004f50 	.word	0x08004f50
 80019ac:	08004f58 	.word	0x08004f58
 80019b0:	08004f60 	.word	0x08004f60
 80019b4:	08004f64 	.word	0x08004f64
 80019b8:	08004f28 	.word	0x08004f28
 80019bc:	08004f30 	.word	0x08004f30
 80019c0:	08004f38 	.word	0x08004f38
 80019c4:	200008fc 	.word	0x200008fc
 80019c8:	40590000 	.word	0x40590000
 80019cc:	408f4000 	.word	0x408f4000
 80019d0:	08004f6c 	.word	0x08004f6c
 80019d4:	08004f70 	.word	0x08004f70
 80019d8:	08004fac 	.word	0x08004fac
 80019dc:	08004f90 	.word	0x08004f90
 80019e0:	08004f94 	.word	0x08004f94
 80019e4:	200000e8 	.word	0x200000e8
 80019e8:	08004fb0 	.word	0x08004fb0
 80019ec:	08004fc0 	.word	0x08004fc0
 80019f0:	08004fe0 	.word	0x08004fe0

080019f4 <app_error>:

/* 
 * app_error - Report an arbitrary application error
 */
void app_error(char * err_msg) 
{
 80019f4:	b500      	push	{lr}
 80019f6:	b083      	sub	sp, #12
 80019f8:	9001      	str	r0, [sp, #4]
    sprintf(msg, "%s\n", err_msg);
 80019fa:	9a01      	ldr	r2, [sp, #4]
 80019fc:	4906      	ldr	r1, [pc, #24]	; (8001a18 <app_error+0x24>)
 80019fe:	4807      	ldr	r0, [pc, #28]	; (8001a1c <app_error+0x28>)
 8001a00:	f001 fa36 	bl	8002e70 <siprintf>
	var_print(msg);
 8001a04:	4805      	ldr	r0, [pc, #20]	; (8001a1c <app_error+0x28>)
 8001a06:	f000 fa97 	bl	8001f38 <var_print>
	loop();
 8001a0a:	f000 fa8f 	bl	8001f2c <loop>
}
 8001a0e:	bf00      	nop
 8001a10:	b003      	add	sp, #12
 8001a12:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a16:	bf00      	nop
 8001a18:	08004ff4 	.word	0x08004ff4
 8001a1c:	200008fc 	.word	0x200008fc

08001a20 <unix_error>:

/* 
 * unix_error - Report a Unix-style error
 */
void unix_error(char * err_msg) 
{
 8001a20:	b500      	push	{lr}
 8001a22:	b083      	sub	sp, #12
 8001a24:	9001      	str	r0, [sp, #4]
    sprintf(msg, "%s: %s\n", err_msg, strerror(errno));
 8001a26:	f000 ffd5 	bl	80029d4 <__errno>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f001 fca4 	bl	800337c <strerror>
 8001a34:	4603      	mov	r3, r0
 8001a36:	9a01      	ldr	r2, [sp, #4]
 8001a38:	4906      	ldr	r1, [pc, #24]	; (8001a54 <unix_error+0x34>)
 8001a3a:	4807      	ldr	r0, [pc, #28]	; (8001a58 <unix_error+0x38>)
 8001a3c:	f001 fa18 	bl	8002e70 <siprintf>
	var_print(msg);
 8001a40:	4805      	ldr	r0, [pc, #20]	; (8001a58 <unix_error+0x38>)
 8001a42:	f000 fa79 	bl	8001f38 <var_print>
	loop();
 8001a46:	f000 fa71 	bl	8001f2c <loop>
}
 8001a4a:	bf00      	nop
 8001a4c:	b003      	add	sp, #12
 8001a4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a52:	bf00      	nop
 8001a54:	08004ff8 	.word	0x08004ff8
 8001a58:	200008fc 	.word	0x200008fc

08001a5c <malloc_error>:

/*
 * malloc_error - Report an error returned by the sys_malloc package
 */
void malloc_error(int tracenum, int opnum, char *err_msg)
{
 8001a5c:	b500      	push	{lr}
 8001a5e:	b087      	sub	sp, #28
 8001a60:	9005      	str	r0, [sp, #20]
 8001a62:	9104      	str	r1, [sp, #16]
 8001a64:	9203      	str	r2, [sp, #12]
    errors++;
 8001a66:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <malloc_error+0x3c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	; (8001a98 <malloc_error+0x3c>)
 8001a6e:	6013      	str	r3, [r2, #0]
    sprintf(msg, "ERROR [trace %d, line %d]: %s\n", tracenum, LINENUM(opnum), err_msg);
 8001a70:	9b04      	ldr	r3, [sp, #16]
 8001a72:	1d5a      	adds	r2, r3, #5
 8001a74:	9b03      	ldr	r3, [sp, #12]
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	9a05      	ldr	r2, [sp, #20]
 8001a7c:	4907      	ldr	r1, [pc, #28]	; (8001a9c <malloc_error+0x40>)
 8001a7e:	4808      	ldr	r0, [pc, #32]	; (8001aa0 <malloc_error+0x44>)
 8001a80:	f001 f9f6 	bl	8002e70 <siprintf>
	var_print(msg);
 8001a84:	4806      	ldr	r0, [pc, #24]	; (8001aa0 <malloc_error+0x44>)
 8001a86:	f000 fa57 	bl	8001f38 <var_print>
	loop();
 8001a8a:	f000 fa4f 	bl	8001f2c <loop>
}
 8001a8e:	bf00      	nop
 8001a90:	b007      	add	sp, #28
 8001a92:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a96:	bf00      	nop
 8001a98:	200000e8 	.word	0x200000e8
 8001a9c:	08005000 	.word	0x08005000
 8001aa0:	200008fc 	.word	0x200008fc

08001aa4 <mem_init>:

/* 
 * mem_init - initialize the memory system model
 */
void mem_init(void)
{
 8001aa4:	b500      	push	{lr}
 8001aa6:	b085      	sub	sp, #20
	mem_request req;
	mem_start_brk = (char *)ALIGN((size_t)(&__malloc_sbrk_start));
 8001aa8:	4b10      	ldr	r3, [pc, #64]	; (8001aec <mem_init+0x48>)
 8001aaa:	3307      	adds	r3, #7
 8001aac:	f023 0307 	bic.w	r3, r3, #7
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b0f      	ldr	r3, [pc, #60]	; (8001af0 <mem_init+0x4c>)
 8001ab4:	601a      	str	r2, [r3, #0]
    mem_brk = mem_start_brk;
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	; (8001af0 <mem_init+0x4c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a0e      	ldr	r2, [pc, #56]	; (8001af4 <mem_init+0x50>)
 8001abc:	6013      	str	r3, [r2, #0]

	// Sbrk request: size=0 for reset, ptr set to heap start
	req = (mem_request){.request=SBRK, .size=0, .ptr=mem_brk};
 8001abe:	4b0d      	ldr	r3, [pc, #52]	; (8001af4 <mem_init+0x50>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001ac6:	f043 0303 	orr.w	r3, r3, #3
 8001aca:	f88d 3008 	strb.w	r3, [sp, #8]
 8001ace:	9b02      	ldr	r3, [sp, #8]
 8001ad0:	f36f 039f 	bfc	r3, #2, #30
 8001ad4:	9302      	str	r3, [sp, #8]
 8001ad6:	9203      	str	r2, [sp, #12]
	req_send(&req);
 8001ad8:	ab02      	add	r3, sp, #8
 8001ada:	4618      	mov	r0, r3
 8001adc:	f000 fa75 	bl	8001fca <req_send>
	proc_update();
 8001ae0:	f000 fcec 	bl	80024bc <proc_update>
}
 8001ae4:	bf00      	nop
 8001ae6:	b005      	add	sp, #20
 8001ae8:	f85d fb04 	ldr.w	pc, [sp], #4
 8001aec:	20000d1c 	.word	0x20000d1c
 8001af0:	200000f0 	.word	0x200000f0
 8001af4:	200000f4 	.word	0x200000f4

08001af8 <mem_sbrk>:
 * mem_sbrk - simple model of the sbrk function. Extends the heap 
 *    by incr bytes and returns the start address of the new area. In
 *    this model, the heap cannot be shrunk.
 */
void *mem_sbrk(unsigned int incr) 
{
 8001af8:	b530      	push	{r4, r5, lr}
 8001afa:	b09b      	sub	sp, #108	; 0x6c
 8001afc:	9001      	str	r0, [sp, #4]
    char *old_brk = mem_brk;
 8001afe:	4b20      	ldr	r3, [pc, #128]	; (8001b80 <mem_sbrk+0x88>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	9319      	str	r3, [sp, #100]	; 0x64
	// Special incr cases
	if (incr < 0) {
		char output_str[] = "Negative incr not supported";
		var_print(output_str);
		return (void *)-1;
	} else if (incr == 0) {
 8001b04:	9b01      	ldr	r3, [sp, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d102      	bne.n	8001b10 <mem_sbrk+0x18>
		return mem_brk;
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	; (8001b80 <mem_sbrk+0x88>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	e034      	b.n	8001b7a <mem_sbrk+0x82>
	}

	// Check if there is enough memory
    if (((mem_brk + incr) > (char *)(stack_top))) {
 8001b10:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <mem_sbrk+0x88>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	9b01      	ldr	r3, [sp, #4]
 8001b16:	4413      	add	r3, r2
 8001b18:	466a      	mov	r2, sp
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d911      	bls.n	8001b42 <mem_sbrk+0x4a>
		char output_str[] = "ERROR: mem_sbrk failed. Ran out of memory...\n";
 8001b1e:	4b19      	ldr	r3, [pc, #100]	; (8001b84 <mem_sbrk+0x8c>)
 8001b20:	ac02      	add	r4, sp, #8
 8001b22:	461d      	mov	r5, r3
 8001b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b2c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b30:	c407      	stmia	r4!, {r0, r1, r2}
 8001b32:	8023      	strh	r3, [r4, #0]
		var_print(output_str);
 8001b34:	ab02      	add	r3, sp, #8
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 f9fe 	bl	8001f38 <var_print>
		return (void *)-1;
 8001b3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b40:	e01b      	b.n	8001b7a <mem_sbrk+0x82>
    }
    mem_brk += incr;
 8001b42:	4b0f      	ldr	r3, [pc, #60]	; (8001b80 <mem_sbrk+0x88>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	9b01      	ldr	r3, [sp, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	4a0d      	ldr	r2, [pc, #52]	; (8001b80 <mem_sbrk+0x88>)
 8001b4c:	6013      	str	r3, [r2, #0]

	// Sbrk request: size=0 for reset, size=1 for sbrk move
	req = (mem_request){.request = SBRK, .size=incr, .ptr=0};
 8001b4e:	9b01      	ldr	r3, [sp, #4]
 8001b50:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8001b54:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8001b58:	f043 0303 	orr.w	r3, r3, #3
 8001b5c:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 8001b60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8001b62:	f362 039f 	bfi	r3, r2, #2, #30
 8001b66:	9317      	str	r3, [sp, #92]	; 0x5c
 8001b68:	2300      	movs	r3, #0
 8001b6a:	9318      	str	r3, [sp, #96]	; 0x60
	req_send(&req);
 8001b6c:	ab17      	add	r3, sp, #92	; 0x5c
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 fa2b 	bl	8001fca <req_send>
	proc_update();
 8001b74:	f000 fca2 	bl	80024bc <proc_update>
    return (void *)old_brk;
 8001b78:	9b19      	ldr	r3, [sp, #100]	; 0x64
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	b01b      	add	sp, #108	; 0x6c
 8001b7e:	bd30      	pop	{r4, r5, pc}
 8001b80:	200000f4 	.word	0x200000f4
 8001b84:	08005020 	.word	0x08005020

08001b88 <mem_heap_lo>:
/*
 * mem_heap_lo - return address of the first heap byte
 */
void *mem_heap_lo()
{
    return (void *)mem_start_brk;
 8001b88:	4b01      	ldr	r3, [pc, #4]	; (8001b90 <mem_heap_lo+0x8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	4770      	bx	lr
 8001b90:	200000f0 	.word	0x200000f0

08001b94 <mem_heap_hi>:
/* 
 * mem_heap_hi - return address of last heap byte
 */
void *mem_heap_hi()
{
    return (void *)(mem_brk);
 8001b94:	4b01      	ldr	r3, [pc, #4]	; (8001b9c <mem_heap_hi+0x8>)
 8001b96:	681b      	ldr	r3, [r3, #0]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	4770      	bx	lr
 8001b9c:	200000f4 	.word	0x200000f4

08001ba0 <mem_heapsize>:
/*
 * mem_heapsize() - returns the heap size in bytes
 */
size_t mem_heapsize() 
{
    return (size_t)(mem_brk - mem_start_brk);
 8001ba0:	4b03      	ldr	r3, [pc, #12]	; (8001bb0 <mem_heapsize+0x10>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	4b03      	ldr	r3, [pc, #12]	; (8001bb4 <mem_heapsize+0x14>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	1ad3      	subs	r3, r2, r3
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	200000f4 	.word	0x200000f4
 8001bb4:	200000f0 	.word	0x200000f0

08001bb8 <extend_heap>:
#define CHUNKSIZE (1<<12) // Heap request chunk

#define MAX(x,y) ((x) > (y) ? (x) : (y))

// Extend heap by words * WSIZE with alignment, return 1 on success 0 on fail
static int extend_heap(size_t words) {
 8001bb8:	b500      	push	{lr}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	9001      	str	r0, [sp, #4]
	char * bp;
	size_t size;

	size = (words % 2) ? (words+1) * WSIZE : words * WSIZE; // Maintain double word alignment
 8001bbe:	9b01      	ldr	r3, [sp, #4]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d003      	beq.n	8001bd0 <extend_heap+0x18>
 8001bc8:	9b01      	ldr	r3, [sp, #4]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	e001      	b.n	8001bd4 <extend_heap+0x1c>
 8001bd0:	9b01      	ldr	r3, [sp, #4]
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	9303      	str	r3, [sp, #12]
	if ((long)(bp = mem_sbrk(size)) == -1) {
 8001bd6:	9803      	ldr	r0, [sp, #12]
 8001bd8:	f7ff ff8e 	bl	8001af8 <mem_sbrk>
 8001bdc:	9002      	str	r0, [sp, #8]
 8001bde:	9b02      	ldr	r3, [sp, #8]
 8001be0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001be4:	d101      	bne.n	8001bea <extend_heap+0x32>
		return 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e000      	b.n	8001bec <extend_heap+0x34>
	} else {
		return 1;
 8001bea:	2301      	movs	r3, #1
	}
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	b005      	add	sp, #20
 8001bf0:	f85d fb04 	ldr.w	pc, [sp], #4

08001bf4 <mm_init>:

// Initialize memory request communication
int mm_init(void)
{
 8001bf4:	b500      	push	{lr}
 8001bf6:	b083      	sub	sp, #12
	void * response = 0;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	9301      	str	r3, [sp, #4]

	mem_req_setup();
 8001bfc:	f000 f9dc 	bl	8001fb8 <mem_req_setup>
	mpu_init();
 8001c00:	f000 fcc2 	bl	8002588 <mpu_init>

	// Receive starting singal of 1 in every field
	led_on(BLUE);
 8001c04:	200f      	movs	r0, #15
 8001c06:	f000 fdbb 	bl	8002780 <led_on>
	req_receive(&response);
 8001c0a:	ab01      	add	r3, sp, #4
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f000 f9ed 	bl	8001fec <req_receive>
	if (response==(void *)1) {
 8001c12:	9b01      	ldr	r3, [sp, #4]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d10a      	bne.n	8001c2e <mm_init+0x3a>
		led_off(BLUE);
 8001c18:	200f      	movs	r0, #15
 8001c1a:	f000 fdc5 	bl	80027a8 <led_off>
		mem_init();
 8001c1e:	f7ff ff41 	bl	8001aa4 <mem_init>
		extend_heap(4096/WSIZE);
 8001c22:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001c26:	f7ff ffc7 	bl	8001bb8 <extend_heap>
		return 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e00b      	b.n	8001c46 <mm_init+0x52>
	} else {
		led_off(BLUE);
 8001c2e:	200f      	movs	r0, #15
 8001c30:	f000 fdba 	bl	80027a8 <led_off>
		led_on(RED);
 8001c34:	200e      	movs	r0, #14
 8001c36:	f000 fda3 	bl	8002780 <led_on>
		var_print("Start signal incorrect");
 8001c3a:	4805      	ldr	r0, [pc, #20]	; (8001c50 <mm_init+0x5c>)
 8001c3c:	f000 f97c 	bl	8001f38 <var_print>
		loop();
 8001c40:	f000 f974 	bl	8001f2c <loop>
		return 1;
 8001c44:	2301      	movs	r3, #1
	}
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	b003      	add	sp, #12
 8001c4a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c4e:	bf00      	nop
 8001c50:	08005084 	.word	0x08005084

08001c54 <mm_malloc>:


void *mm_malloc(size_t size)
{
 8001c54:	b500      	push	{lr}
 8001c56:	b08d      	sub	sp, #52	; 0x34
 8001c58:	9001      	str	r0, [sp, #4]
	size_t asize, extendsize;	
	mem_request req;	
	void * response;

	// Ignore 0 size
	if (size == 0) {
 8001c5a:	9b01      	ldr	r3, [sp, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d101      	bne.n	8001c64 <mm_malloc+0x10>
		return NULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	e04f      	b.n	8001d04 <mm_malloc+0xb0>
	}

	// Send malloc request to server
	req = (mem_request){.request = MALLOC, .size = size, .ptr=NULL};
 8001c64:	9b01      	ldr	r3, [sp, #4]
 8001c66:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8001c6a:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8001c6e:	f36f 0301 	bfc	r3, #0, #2
 8001c72:	f88d 3020 	strb.w	r3, [sp, #32]
 8001c76:	9b08      	ldr	r3, [sp, #32]
 8001c78:	f362 039f 	bfi	r3, r2, #2, #30
 8001c7c:	9308      	str	r3, [sp, #32]
 8001c7e:	2300      	movs	r3, #0
 8001c80:	9309      	str	r3, [sp, #36]	; 0x24
	req_send(&req);
 8001c82:	ab08      	add	r3, sp, #32
 8001c84:	4618      	mov	r0, r3
 8001c86:	f000 f9a0 	bl	8001fca <req_send>
	req_receive(&response);
 8001c8a:	ab07      	add	r3, sp, #28
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f000 f9ad 	bl	8001fec <req_receive>

	if (response) {
 8001c92:	9b07      	ldr	r3, [sp, #28]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <mm_malloc+0x48>
		return response;
 8001c98:	9b07      	ldr	r3, [sp, #28]
 8001c9a:	e033      	b.n	8001d04 <mm_malloc+0xb0>
	} else {
		// Need to extend heap
		// Add overhead and alignment to block size
		if (size <= DSIZE) {
 8001c9c:	9b01      	ldr	r3, [sp, #4]
 8001c9e:	2b08      	cmp	r3, #8
 8001ca0:	d802      	bhi.n	8001ca8 <mm_malloc+0x54>
			asize = DSIZE;
 8001ca2:	2308      	movs	r3, #8
 8001ca4:	930b      	str	r3, [sp, #44]	; 0x2c
 8001ca6:	e004      	b.n	8001cb2 <mm_malloc+0x5e>
		} else {
			asize = DSIZE * ((size + (DSIZE) + (DSIZE-1))/DSIZE); // Add overhead and make rounding floor
 8001ca8:	9b01      	ldr	r3, [sp, #4]
 8001caa:	330f      	adds	r3, #15
 8001cac:	f023 0307 	bic.w	r3, r3, #7
 8001cb0:	930b      	str	r3, [sp, #44]	; 0x2c
		}
		extendsize = MAX(asize, CHUNKSIZE);
 8001cb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001cb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cb8:	bf38      	it	cc
 8001cba:	f44f 5380 	movcc.w	r3, #4096	; 0x1000
 8001cbe:	930a      	str	r3, [sp, #40]	; 0x28

		if (extend_heap(extendsize/WSIZE)) {
 8001cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001cc2:	089b      	lsrs	r3, r3, #2
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff ff77 	bl	8001bb8 <extend_heap>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d018      	beq.n	8001d02 <mm_malloc+0xae>
			// Resend malloc request
			// Send malloc request to server
			req = (mem_request){.request = MALLOC, .size = size, .ptr=NULL};
 8001cd0:	9b01      	ldr	r3, [sp, #4]
 8001cd2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8001cd6:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8001cda:	f36f 0301 	bfc	r3, #0, #2
 8001cde:	f88d 3020 	strb.w	r3, [sp, #32]
 8001ce2:	9b08      	ldr	r3, [sp, #32]
 8001ce4:	f362 039f 	bfi	r3, r2, #2, #30
 8001ce8:	9308      	str	r3, [sp, #32]
 8001cea:	2300      	movs	r3, #0
 8001cec:	9309      	str	r3, [sp, #36]	; 0x24
			req_send(&req);
 8001cee:	ab08      	add	r3, sp, #32
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f000 f96a 	bl	8001fca <req_send>
			req_receive(&response);
 8001cf6:	ab07      	add	r3, sp, #28
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 f977 	bl	8001fec <req_receive>
			
			return(response);
 8001cfe:	9b07      	ldr	r3, [sp, #28]
 8001d00:	e000      	b.n	8001d04 <mm_malloc+0xb0>
		} else {
			// Not enough memory
			return NULL;
 8001d02:	2300      	movs	r3, #0
		}
	}
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	b00d      	add	sp, #52	; 0x34
 8001d08:	f85d fb04 	ldr.w	pc, [sp], #4

08001d0c <mm_free>:

void mm_free(void *ptr)
{
 8001d0c:	b500      	push	{lr}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	9001      	str	r0, [sp, #4]
	mem_request req = {.request=FREE, .size=0, .ptr=ptr};
 8001d12:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001d16:	2201      	movs	r2, #1
 8001d18:	f362 0301 	bfi	r3, r2, #0, #2
 8001d1c:	f88d 3008 	strb.w	r3, [sp, #8]
 8001d20:	9b02      	ldr	r3, [sp, #8]
 8001d22:	f36f 039f 	bfc	r3, #2, #30
 8001d26:	9302      	str	r3, [sp, #8]
 8001d28:	9b01      	ldr	r3, [sp, #4]
 8001d2a:	9303      	str	r3, [sp, #12]
	req_send(&req);
 8001d2c:	ab02      	add	r3, sp, #8
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f000 f94b 	bl	8001fca <req_send>
}
 8001d34:	bf00      	nop
 8001d36:	b005      	add	sp, #20
 8001d38:	f85d fb04 	ldr.w	pc, [sp], #4

08001d3c <mm_realloc>:

void *mm_realloc(void *ptr, size_t size)
{
 8001d3c:	b500      	push	{lr}
 8001d3e:	b08b      	sub	sp, #44	; 0x2c
 8001d40:	9001      	str	r0, [sp, #4]
 8001d42:	9100      	str	r1, [sp, #0]
    void *oldptr = ptr;
 8001d44:	9b01      	ldr	r3, [sp, #4]
 8001d46:	9309      	str	r3, [sp, #36]	; 0x24
    void *newptr;
	mem_request req;
	void * response;

	// Special cases
	if (ptr == NULL) {
 8001d48:	9b01      	ldr	r3, [sp, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d105      	bne.n	8001d5a <mm_realloc+0x1e>
		newptr = mm_malloc(size);
 8001d4e:	9800      	ldr	r0, [sp, #0]
 8001d50:	f7ff ff80 	bl	8001c54 <mm_malloc>
 8001d54:	9008      	str	r0, [sp, #32]
		return newptr;
 8001d56:	9b08      	ldr	r3, [sp, #32]
 8001d58:	e032      	b.n	8001dc0 <mm_realloc+0x84>
	}
	if (size == 0) {
 8001d5a:	9b00      	ldr	r3, [sp, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d104      	bne.n	8001d6a <mm_realloc+0x2e>
		mm_free(ptr);
 8001d60:	9801      	ldr	r0, [sp, #4]
 8001d62:	f7ff ffd3 	bl	8001d0c <mm_free>
		return ptr;
 8001d66:	9b01      	ldr	r3, [sp, #4]
 8001d68:	e02a      	b.n	8001dc0 <mm_realloc+0x84>
	}

	// Send realloc request to server
	req = (mem_request){.request = REALLOC, .size = size, .ptr=ptr};
 8001d6a:	9b00      	ldr	r3, [sp, #0]
 8001d6c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8001d70:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8001d74:	2102      	movs	r1, #2
 8001d76:	f361 0301 	bfi	r3, r1, #0, #2
 8001d7a:	f88d 3018 	strb.w	r3, [sp, #24]
 8001d7e:	9b06      	ldr	r3, [sp, #24]
 8001d80:	f362 039f 	bfi	r3, r2, #2, #30
 8001d84:	9306      	str	r3, [sp, #24]
 8001d86:	9b01      	ldr	r3, [sp, #4]
 8001d88:	9307      	str	r3, [sp, #28]
	req_send(&req);
 8001d8a:	ab06      	add	r3, sp, #24
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f000 f91c 	bl	8001fca <req_send>
	req_receive(&response);
 8001d92:	ab05      	add	r3, sp, #20
 8001d94:	4618      	mov	r0, r3
 8001d96:	f000 f929 	bl	8001fec <req_receive>

	if (response == oldptr) {
 8001d9a:	9b05      	ldr	r3, [sp, #20]
 8001d9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d101      	bne.n	8001da6 <mm_realloc+0x6a>
		// Address stays the same
		return response;
 8001da2:	9b05      	ldr	r3, [sp, #20]
 8001da4:	e00c      	b.n	8001dc0 <mm_realloc+0x84>
	} else {
		// Need to copy to new location
		newptr = mm_malloc(size);
 8001da6:	9800      	ldr	r0, [sp, #0]
 8001da8:	f7ff ff54 	bl	8001c54 <mm_malloc>
 8001dac:	9008      	str	r0, [sp, #32]
		memcpy(newptr, oldptr, size);
 8001dae:	9a00      	ldr	r2, [sp, #0]
 8001db0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001db2:	9808      	ldr	r0, [sp, #32]
 8001db4:	f000 fe4a 	bl	8002a4c <memcpy>
		mm_free(oldptr);
 8001db8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001dba:	f7ff ffa7 	bl	8001d0c <mm_free>
		return newptr;
 8001dbe:	9b08      	ldr	r3, [sp, #32]
	}
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	b00b      	add	sp, #44	; 0x2c
 8001dc4:	f85d fb04 	ldr.w	pc, [sp], #4

08001dc8 <mm_finish>:

// Tell server to end session
void mm_finish(void) {
 8001dc8:	b500      	push	{lr}
 8001dca:	b083      	sub	sp, #12
	mem_request req = {.request=SBRK, .size=0, .ptr=0};
 8001dcc:	f89d 3000 	ldrb.w	r3, [sp]
 8001dd0:	f043 0303 	orr.w	r3, r3, #3
 8001dd4:	f88d 3000 	strb.w	r3, [sp]
 8001dd8:	9b00      	ldr	r3, [sp, #0]
 8001dda:	f36f 039f 	bfc	r3, #2, #30
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	2300      	movs	r3, #0
 8001de2:	9301      	str	r3, [sp, #4]
	req_send(&req);
 8001de4:	466b      	mov	r3, sp
 8001de6:	4618      	mov	r0, r3
 8001de8:	f000 f8ef 	bl	8001fca <req_send>
}
 8001dec:	bf00      	nop
 8001dee:	b003      	add	sp, #12
 8001df0:	f85d fb04 	ldr.w	pc, [sp], #4

08001df4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001df4:	b082      	sub	sp, #8
 8001df6:	4603      	mov	r3, r0
 8001df8:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfc:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db0c      	blt.n	8001e1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e04:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001e08:	f003 021f 	and.w	r2, r3, #31
 8001e0c:	4905      	ldr	r1, [pc, #20]	; (8001e24 <__NVIC_EnableIRQ+0x30>)
 8001e0e:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8001e12:	095b      	lsrs	r3, r3, #5
 8001e14:	2001      	movs	r0, #1
 8001e16:	fa00 f202 	lsl.w	r2, r0, r2
 8001e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e1e:	bf00      	nop
 8001e20:	b002      	add	sp, #8
 8001e22:	4770      	bx	lr
 8001e24:	e000e100 	.word	0xe000e100

08001e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e28:	b082      	sub	sp, #8
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	9100      	str	r1, [sp, #0]
 8001e2e:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e32:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	db0a      	blt.n	8001e50 <__NVIC_SetPriority+0x28>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3a:	9b00      	ldr	r3, [sp, #0]
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	490c      	ldr	r1, [pc, #48]	; (8001e70 <__NVIC_SetPriority+0x48>)
 8001e40:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8001e44:	0112      	lsls	r2, r2, #4
 8001e46:	b2d2      	uxtb	r2, r2
 8001e48:	440b      	add	r3, r1
 8001e4a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e4e:	e00b      	b.n	8001e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e50:	9b00      	ldr	r3, [sp, #0]
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	4907      	ldr	r1, [pc, #28]	; (8001e74 <__NVIC_SetPriority+0x4c>)
 8001e56:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001e5a:	f003 030f 	and.w	r3, r3, #15
 8001e5e:	3b04      	subs	r3, #4
 8001e60:	0112      	lsls	r2, r2, #4
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	440b      	add	r3, r1
 8001e66:	761a      	strb	r2, [r3, #24]
}
 8001e68:	bf00      	nop
 8001e6a:	b002      	add	sp, #8
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	e000e100 	.word	0xe000e100
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <TIM2_IRQHandler>:
/*************************************************
* timer 2 interrupt handler
*************************************************/
void TIM2_IRQHandler(void)
{
	systime++;
 8001e78:	4b0e      	ldr	r3, [pc, #56]	; (8001eb4 <TIM2_IRQHandler+0x3c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	4a0d      	ldr	r2, [pc, #52]	; (8001eb4 <TIM2_IRQHandler+0x3c>)
 8001e80:	6013      	str	r3, [r2, #0]

	// Reset watchdog bits
	// WWDG->CR |= 0x7F;

    // clear interrupt status
    if (TIM2->DIER & 0x01) {
 8001e82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d00e      	beq.n	8001eae <TIM2_IRQHandler+0x36>
        if (TIM2->SR & 0x01) {
 8001e90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d007      	beq.n	8001eae <TIM2_IRQHandler+0x36>
            TIM2->SR &= ~(1U << 0);
 8001e9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ea8:	f023 0301 	bic.w	r3, r3, #1
 8001eac:	6113      	str	r3, [r2, #16]
        }
    }
}
 8001eae:	bf00      	nop
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	200000f8 	.word	0x200000f8

08001eb8 <get_time>:

// Returns system time in ms
size_t get_time(void) {
	return systime;
 8001eb8:	4b01      	ldr	r3, [pc, #4]	; (8001ec0 <get_time+0x8>)
 8001eba:	681b      	ldr	r3, [r3, #0]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	4770      	bx	lr
 8001ec0:	200000f8 	.word	0x200000f8

08001ec4 <timer_init>:

/************************************************* * main code starts from here
*************************************************/
void timer_init(void)
{
 8001ec4:	b508      	push	{r3, lr}
    // enable TIM2 clock (bit0)
    RCC->APB1ENR |= (1 << 0);
 8001ec6:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <timer_init+0x64>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	4a17      	ldr	r2, [pc, #92]	; (8001f28 <timer_init+0x64>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6413      	str	r3, [r2, #64]	; 0x40

	// For STM32F411: 100M/4*2 = 50M, 50M/4999+1 = 10 khz clock speed
    TIM2->PSC = 4999;
 8001ed2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ed6:	f241 3287 	movw	r2, #4999	; 0x1387
 8001eda:	629a      	str	r2, [r3, #40]	; 0x28

	// Set auto reload value to 10 to give 1 ms timer interrupts
    TIM2->ARR = 10;
 8001edc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ee0:	220a      	movs	r2, #10
 8001ee2:	62da      	str	r2, [r3, #44]	; 0x2c

    // Update Interrupt Enable
    TIM2->DIER |= (1 << 0);
 8001ee4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	60d3      	str	r3, [r2, #12]

    NVIC_SetPriority(TIM2_IRQn, 35); // Priority level 2
 8001ef4:	2123      	movs	r1, #35	; 0x23
 8001ef6:	201c      	movs	r0, #28
 8001ef8:	f7ff ff96 	bl	8001e28 <__NVIC_SetPriority>
    // enable TIM2 IRQ from NVIC
    NVIC_EnableIRQ(TIM2_IRQn);
 8001efc:	201c      	movs	r0, #28
 8001efe:	f7ff ff79 	bl	8001df4 <__NVIC_EnableIRQ>

	// Set to upcounting mode
	TIM2->CR1 &= ~(1 << 4);
 8001f02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f0c:	f023 0310 	bic.w	r3, r3, #16
 8001f10:	6013      	str	r3, [r2, #0]
    // Enable Timer 2 module (CEN, bit0)
    TIM2->CR1 |= (1 << 0);
 8001f12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	6013      	str	r3, [r2, #0]
}
 8001f22:	bf00      	nop
 8001f24:	bd08      	pop	{r3, pc}
 8001f26:	bf00      	nop
 8001f28:	40023800 	.word	0x40023800

08001f2c <loop>:
static char output_str[MAXLINE*2];
char msg[MAXLINE];
size_t output_offset=0;
void * sp_reset = (void *)0x20005000;

void loop() {
 8001f2c:	b508      	push	{r3, lr}
	led_on(ORANGE);
 8001f2e:	200d      	movs	r0, #13
 8001f30:	f000 fc26 	bl	8002780 <led_on>
	while(1) {}
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <loop+0x8>

08001f38 <var_print>:
}

// Append printed output to output_str
void var_print(char * str) {
 8001f38:	b500      	push	{lr}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	9001      	str	r0, [sp, #4]
	if (output_offset + strlen(str) <= MAXLINE*2) {
 8001f3e:	9801      	ldr	r0, [sp, #4]
 8001f40:	f7fe f92e 	bl	80001a0 <strlen>
 8001f44:	4602      	mov	r2, r0
 8001f46:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <var_print+0x2c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f50:	d804      	bhi.n	8001f5c <var_print+0x24>
		strcat(output_str, str);
 8001f52:	9901      	ldr	r1, [sp, #4]
 8001f54:	4804      	ldr	r0, [pc, #16]	; (8001f68 <var_print+0x30>)
 8001f56:	f001 f81c 	bl	8002f92 <strcat>
	} else {
		while(1){}
	}
}
 8001f5a:	e000      	b.n	8001f5e <var_print+0x26>
		while(1){}
 8001f5c:	e7fe      	b.n	8001f5c <var_print+0x24>
}
 8001f5e:	b003      	add	sp, #12
 8001f60:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f64:	20000cfc 	.word	0x20000cfc
 8001f68:	200000fc 	.word	0x200000fc

08001f6c <send>:
#define READSIZE(buffer) *(size_t *)buffer

static char tx_buffer[16] = {0};

// Send size bytes at data pointer, using method defined by USE_DMA macro
static void send(void * data, size_t size) {
 8001f6c:	b500      	push	{lr}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	9001      	str	r0, [sp, #4]
 8001f72:	9100      	str	r1, [sp, #0]
	if (USE_DMA) {
		uart_tx_wait();
 8001f74:	f000 f978 	bl	8002268 <uart_tx_wait>
		memcpy(tx_buffer, data, size);
 8001f78:	9a00      	ldr	r2, [sp, #0]
 8001f7a:	9901      	ldr	r1, [sp, #4]
 8001f7c:	4805      	ldr	r0, [pc, #20]	; (8001f94 <send+0x28>)
 8001f7e:	f000 fd65 	bl	8002a4c <memcpy>
		uart_tx_start(tx_buffer, size);
 8001f82:	9900      	ldr	r1, [sp, #0]
 8001f84:	4803      	ldr	r0, [pc, #12]	; (8001f94 <send+0x28>)
 8001f86:	f000 f943 	bl	8002210 <uart_tx_start>
	} else {
		uart_send(data, size);
	}
}
 8001f8a:	bf00      	nop
 8001f8c:	b003      	add	sp, #12
 8001f8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f92:	bf00      	nop
 8001f94:	20000d00 	.word	0x20000d00

08001f98 <receive>:

// Receive size bytes at buffer pointer, using method defined by USE_DMA macro
static void receive(void * buffer, size_t size) {
 8001f98:	b500      	push	{lr}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	9001      	str	r0, [sp, #4]
 8001f9e:	9100      	str	r1, [sp, #0]
	if (USE_DMA) {
		uart_tx_wait();
 8001fa0:	f000 f962 	bl	8002268 <uart_tx_wait>
		uart_rx_start(buffer, size);
 8001fa4:	9900      	ldr	r1, [sp, #0]
 8001fa6:	9801      	ldr	r0, [sp, #4]
 8001fa8:	f000 f968 	bl	800227c <uart_rx_start>
		uart_rx_wait();
 8001fac:	f000 f992 	bl	80022d4 <uart_rx_wait>
	} else {
		uart_receive(buffer, size);
	}
}
 8001fb0:	bf00      	nop
 8001fb2:	b003      	add	sp, #12
 8001fb4:	f85d fb04 	ldr.w	pc, [sp], #4

08001fb8 <mem_req_setup>:

// Initialize request communication
void mem_req_setup(void) {
 8001fb8:	b508      	push	{r3, lr}
	mcu_init();
 8001fba:	f000 fc27 	bl	800280c <mcu_init>
	uart_init();
 8001fbe:	f000 f87b 	bl	80020b8 <uart_init>
	uart_dma_init();
 8001fc2:	f000 f9c5 	bl	8002350 <uart_dma_init>
}
 8001fc6:	bf00      	nop
 8001fc8:	bd08      	pop	{r3, pc}

08001fca <req_send>:

// Send request
void req_send(mem_request * buffer) {
 8001fca:	b500      	push	{lr}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	9001      	str	r0, [sp, #4]
	led_on(GREEN);
 8001fd0:	200c      	movs	r0, #12
 8001fd2:	f000 fbd5 	bl	8002780 <led_on>
	send(buffer, sizeof(mem_request));
 8001fd6:	2108      	movs	r1, #8
 8001fd8:	9801      	ldr	r0, [sp, #4]
 8001fda:	f7ff ffc7 	bl	8001f6c <send>
	led_off(GREEN);
 8001fde:	200c      	movs	r0, #12
 8001fe0:	f000 fbe2 	bl	80027a8 <led_off>
}
 8001fe4:	bf00      	nop
 8001fe6:	b003      	add	sp, #12
 8001fe8:	f85d fb04 	ldr.w	pc, [sp], #4

08001fec <req_receive>:

// Wait for response
void req_receive(void ** buffer) {
 8001fec:	b500      	push	{lr}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	9001      	str	r0, [sp, #4]
	led_on(GREEN);
 8001ff2:	200c      	movs	r0, #12
 8001ff4:	f000 fbc4 	bl	8002780 <led_on>
	receive(buffer, sizeof(void *));
 8001ff8:	2104      	movs	r1, #4
 8001ffa:	9801      	ldr	r0, [sp, #4]
 8001ffc:	f7ff ffcc 	bl	8001f98 <receive>
	led_off(GREEN);
 8002000:	200c      	movs	r0, #12
 8002002:	f000 fbd1 	bl	80027a8 <led_off>
}
 8002006:	bf00      	nop
 8002008:	b003      	add	sp, #12
 800200a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08002010 <uart_pin_setup>:
}

// Setup GPIO A2 and A3 pins for UART
static void uart_pin_setup(void) {
    // Enable GPIOA clock, bit 0 on AHB1ENR
    RCC->AHB1ENR |= (1 << 0);
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <uart_pin_setup+0x4c>)
 8002012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002014:	4a11      	ldr	r2, [pc, #68]	; (800205c <uart_pin_setup+0x4c>)
 8002016:	f043 0301 	orr.w	r3, r3, #1
 800201a:	6313      	str	r3, [r2, #48]	; 0x30

    // Set pin modes as alternate mode 7 (pins 2 and 3)
    // USART2 TX and RX pins are PA2 and PA3 respectively
    GPIOA->MODER &= ~(0xFU << 4); // Reset bits 4:5 for PA2 and 6:7 for PA3
 800201c:	4b10      	ldr	r3, [pc, #64]	; (8002060 <uart_pin_setup+0x50>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0f      	ldr	r2, [pc, #60]	; (8002060 <uart_pin_setup+0x50>)
 8002022:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002026:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (0xAU << 4); // Set   bits 4:5 for PA2 and 6:7 for PA3 to alternate mode (10)
 8002028:	4b0d      	ldr	r3, [pc, #52]	; (8002060 <uart_pin_setup+0x50>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a0c      	ldr	r2, [pc, #48]	; (8002060 <uart_pin_setup+0x50>)
 800202e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002032:	6013      	str	r3, [r2, #0]

    // Set pin modes as high speed
    GPIOA->OSPEEDR |= 0x000000A0; // Set pin 2/3 to high speed mode (0b10)
 8002034:	4b0a      	ldr	r3, [pc, #40]	; (8002060 <uart_pin_setup+0x50>)
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	4a09      	ldr	r2, [pc, #36]	; (8002060 <uart_pin_setup+0x50>)
 800203a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800203e:	6093      	str	r3, [r2, #8]

    // Choose AF7 for USART2 in Alternate Function registers
    GPIOA->AFR[0] |= (0x7 << 8); // for pin A2
 8002040:	4b07      	ldr	r3, [pc, #28]	; (8002060 <uart_pin_setup+0x50>)
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	4a06      	ldr	r2, [pc, #24]	; (8002060 <uart_pin_setup+0x50>)
 8002046:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800204a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (0x7 << 12); // for pin A3
 800204c:	4b04      	ldr	r3, [pc, #16]	; (8002060 <uart_pin_setup+0x50>)
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	4a03      	ldr	r2, [pc, #12]	; (8002060 <uart_pin_setup+0x50>)
 8002052:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8002056:	6213      	str	r3, [r2, #32]
}
 8002058:	bf00      	nop
 800205a:	4770      	bx	lr
 800205c:	40023800 	.word	0x40023800
 8002060:	40020000 	.word	0x40020000

08002064 <uart_enable>:

// Initialize UART 2
static void uart_enable(void) {
    // enable USART2 clock, bit 17 on APB1ENR
    RCC->APB1ENR |= (1 << 17);
 8002064:	4b12      	ldr	r3, [pc, #72]	; (80020b0 <uart_enable+0x4c>)
 8002066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002068:	4a11      	ldr	r2, [pc, #68]	; (80020b0 <uart_enable+0x4c>)
 800206a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800206e:	6413      	str	r3, [r2, #64]	; 0x40

    // USART2 parity control, bit 9
    // USART2->CR1 |= (0 << 9); // 0 - no parity

    // USART2 RX enable, RE bit 2
    USART2->CR1 |= (1 << 2);
 8002070:	4b10      	ldr	r3, [pc, #64]	; (80020b4 <uart_enable+0x50>)
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	4a0f      	ldr	r2, [pc, #60]	; (80020b4 <uart_enable+0x50>)
 8002076:	f043 0304 	orr.w	r3, r3, #4
 800207a:	60d3      	str	r3, [r2, #12]
    // USART2 TX enable, TE bit 3
    USART2->CR1 |= (1 << 3);
 800207c:	4b0d      	ldr	r3, [pc, #52]	; (80020b4 <uart_enable+0x50>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	4a0c      	ldr	r2, [pc, #48]	; (80020b4 <uart_enable+0x50>)
 8002082:	f043 0308 	orr.w	r3, r3, #8
 8002086:	60d3      	str	r3, [r2, #12]

    // Enable usart2 - UE, bit 13
    USART2->CR1 |= (1 << 13);
 8002088:	4b0a      	ldr	r3, [pc, #40]	; (80020b4 <uart_enable+0x50>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	4a09      	ldr	r2, [pc, #36]	; (80020b4 <uart_enable+0x50>)
 800208e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002092:	60d3      	str	r3, [r2, #12]
	// For STM32F411: fCK = 25 Mhz (Sysclk/4), Baudrate = 115200, OVER8 = 0
	// USARTDIV = fCK / baud / 8 * (2-OVER8)
	// USARTDIV = 25Mhz / 1000000 / 16 = 1.5625
	// Fraction: 0.5625*16 = 9
	// Mantissa: 1
    USART2->BRR |= (1 << 4); // Mantissa
 8002094:	4b07      	ldr	r3, [pc, #28]	; (80020b4 <uart_enable+0x50>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	4a06      	ldr	r2, [pc, #24]	; (80020b4 <uart_enable+0x50>)
 800209a:	f043 0310 	orr.w	r3, r3, #16
 800209e:	6093      	str	r3, [r2, #8]
    USART2->BRR |= 9; // Fraction
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <uart_enable+0x50>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	4a03      	ldr	r2, [pc, #12]	; (80020b4 <uart_enable+0x50>)
 80020a6:	f043 0309 	orr.w	r3, r3, #9
 80020aa:	6093      	str	r3, [r2, #8]
}	
 80020ac:	bf00      	nop
 80020ae:	4770      	bx	lr
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40004400 	.word	0x40004400

080020b8 <uart_init>:

void uart_init(void)
{
 80020b8:	b508      	push	{r3, lr}
    /* set system clock to 100 Mhz */
    set_sysclk_to_100();
 80020ba:	f000 fbe1 	bl	8002880 <set_sysclk_to_100>

	uart_pin_setup();
 80020be:	f7ff ffa7 	bl	8002010 <uart_pin_setup>
	uart_enable();
 80020c2:	f7ff ffcf 	bl	8002064 <uart_enable>
}
 80020c6:	bf00      	nop
 80020c8:	bd08      	pop	{r3, pc}
	...

080020cc <__NVIC_EnableIRQ>:
{
 80020cc:	b082      	sub	sp, #8
 80020ce:	4603      	mov	r3, r0
 80020d0:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d4:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	db0c      	blt.n	80020f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80020e0:	f003 021f 	and.w	r2, r3, #31
 80020e4:	4905      	ldr	r1, [pc, #20]	; (80020fc <__NVIC_EnableIRQ+0x30>)
 80020e6:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 80020ea:	095b      	lsrs	r3, r3, #5
 80020ec:	2001      	movs	r0, #1
 80020ee:	fa00 f202 	lsl.w	r2, r0, r2
 80020f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80020f6:	bf00      	nop
 80020f8:	b002      	add	sp, #8
 80020fa:	4770      	bx	lr
 80020fc:	e000e100 	.word	0xe000e100

08002100 <__NVIC_SetPriority>:
{
 8002100:	b082      	sub	sp, #8
 8002102:	4603      	mov	r3, r0
 8002104:	9100      	str	r1, [sp, #0]
 8002106:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 800210a:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800210e:	2b00      	cmp	r3, #0
 8002110:	db0a      	blt.n	8002128 <__NVIC_SetPriority+0x28>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002112:	9b00      	ldr	r3, [sp, #0]
 8002114:	b2da      	uxtb	r2, r3
 8002116:	490c      	ldr	r1, [pc, #48]	; (8002148 <__NVIC_SetPriority+0x48>)
 8002118:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800211c:	0112      	lsls	r2, r2, #4
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	440b      	add	r3, r1
 8002122:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002126:	e00b      	b.n	8002140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002128:	9b00      	ldr	r3, [sp, #0]
 800212a:	b2da      	uxtb	r2, r3
 800212c:	4907      	ldr	r1, [pc, #28]	; (800214c <__NVIC_SetPriority+0x4c>)
 800212e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	3b04      	subs	r3, #4
 8002138:	0112      	lsls	r2, r2, #4
 800213a:	b2d2      	uxtb	r2, r2
 800213c:	440b      	add	r3, r1
 800213e:	761a      	strb	r2, [r3, #24]
}
 8002140:	bf00      	nop
 8002142:	b002      	add	sp, #8
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	e000e100 	.word	0xe000e100
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <uart_tx_setup>:
static int transmitting=0;

// Setup uart transmission
static void uart_tx_setup(void) {
	// Clear control register
	DMA1_Stream6->CR = 0;
 8002150:	4b14      	ldr	r3, [pc, #80]	; (80021a4 <uart_tx_setup+0x54>)
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
	// Wait for DMA to disable
	while(DMA1_Stream6->CR & (1<<0));
 8002156:	bf00      	nop
 8002158:	4b12      	ldr	r3, [pc, #72]	; (80021a4 <uart_tx_setup+0x54>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b00      	cmp	r3, #0
 8002162:	d1f9      	bne.n	8002158 <uart_tx_setup+0x8>
	// Select channel 4 for usart2_tx
	DMA1_Stream6->CR |= (0x4<<25);
 8002164:	4b0f      	ldr	r3, [pc, #60]	; (80021a4 <uart_tx_setup+0x54>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a0e      	ldr	r2, [pc, #56]	; (80021a4 <uart_tx_setup+0x54>)
 800216a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800216e:	6013      	str	r3, [r2, #0]
	// Enable tx complete interrupt
	DMA1_Stream6->CR |= DMA_SxCR_TCIE;
 8002170:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <uart_tx_setup+0x54>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a0b      	ldr	r2, [pc, #44]	; (80021a4 <uart_tx_setup+0x54>)
 8002176:	f043 0310 	orr.w	r3, r3, #16
 800217a:	6013      	str	r3, [r2, #0]
	// Enable memory increment mode
	DMA1_Stream6->CR |= DMA_SxCR_MINC;
 800217c:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <uart_tx_setup+0x54>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a08      	ldr	r2, [pc, #32]	; (80021a4 <uart_tx_setup+0x54>)
 8002182:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002186:	6013      	str	r3, [r2, #0]
	// Priority level high
	DMA1_Stream6->CR |= (0x2<<16);
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <uart_tx_setup+0x54>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a05      	ldr	r2, [pc, #20]	; (80021a4 <uart_tx_setup+0x54>)
 800218e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002192:	6013      	str	r3, [r2, #0]
	// DIR bit set to 01: source SxM0AR, dest SxPAR
	DMA1_Stream6->CR |= (0x1 << 6);
 8002194:	4b03      	ldr	r3, [pc, #12]	; (80021a4 <uart_tx_setup+0x54>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a02      	ldr	r2, [pc, #8]	; (80021a4 <uart_tx_setup+0x54>)
 800219a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800219e:	6013      	str	r3, [r2, #0]
}
 80021a0:	bf00      	nop
 80021a2:	4770      	bx	lr
 80021a4:	400260a0 	.word	0x400260a0

080021a8 <uart_rx_setup>:

// Setup uart reception
static void uart_rx_setup(void) {
	// Enable receive DMA
	USART2->CR3 |= USART_CR3_DMAR;
 80021a8:	4b17      	ldr	r3, [pc, #92]	; (8002208 <uart_rx_setup+0x60>)
 80021aa:	695b      	ldr	r3, [r3, #20]
 80021ac:	4a16      	ldr	r2, [pc, #88]	; (8002208 <uart_rx_setup+0x60>)
 80021ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021b2:	6153      	str	r3, [r2, #20]
	// Clear control register
	DMA1_Stream5->CR = 0;
 80021b4:	4b15      	ldr	r3, [pc, #84]	; (800220c <uart_rx_setup+0x64>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]
	// Wait for DMA to disable
	while(DMA1_Stream5->CR & (1<<0));
 80021ba:	bf00      	nop
 80021bc:	4b13      	ldr	r3, [pc, #76]	; (800220c <uart_rx_setup+0x64>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1f9      	bne.n	80021bc <uart_rx_setup+0x14>
	// Select channel 4 for usart2_rx
	DMA1_Stream5->CR |= (0x4<<25);
 80021c8:	4b10      	ldr	r3, [pc, #64]	; (800220c <uart_rx_setup+0x64>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a0f      	ldr	r2, [pc, #60]	; (800220c <uart_rx_setup+0x64>)
 80021ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80021d2:	6013      	str	r3, [r2, #0]
	// Enable rx complete interrupt
	DMA1_Stream5->CR |= DMA_SxCR_TCIE;
 80021d4:	4b0d      	ldr	r3, [pc, #52]	; (800220c <uart_rx_setup+0x64>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a0c      	ldr	r2, [pc, #48]	; (800220c <uart_rx_setup+0x64>)
 80021da:	f043 0310 	orr.w	r3, r3, #16
 80021de:	6013      	str	r3, [r2, #0]
	// Enable memory increment mode
	DMA1_Stream5->CR |= DMA_SxCR_MINC;
 80021e0:	4b0a      	ldr	r3, [pc, #40]	; (800220c <uart_rx_setup+0x64>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a09      	ldr	r2, [pc, #36]	; (800220c <uart_rx_setup+0x64>)
 80021e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021ea:	6013      	str	r3, [r2, #0]
	// Priority level high
	DMA1_Stream5->CR |= (0x2<<16);
 80021ec:	4b07      	ldr	r3, [pc, #28]	; (800220c <uart_rx_setup+0x64>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a06      	ldr	r2, [pc, #24]	; (800220c <uart_rx_setup+0x64>)
 80021f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021f6:	6013      	str	r3, [r2, #0]
	// DIR bit set to 00: source SxPAR, dest SxM0AR
	DMA1_Stream5->CR &= ~(0xC << 6);
 80021f8:	4b04      	ldr	r3, [pc, #16]	; (800220c <uart_rx_setup+0x64>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a03      	ldr	r2, [pc, #12]	; (800220c <uart_rx_setup+0x64>)
 80021fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002202:	6013      	str	r3, [r2, #0]
}
 8002204:	bf00      	nop
 8002206:	4770      	bx	lr
 8002208:	40004400 	.word	0x40004400
 800220c:	40026088 	.word	0x40026088

08002210 <uart_tx_start>:

// Start uart transmission of size bytes of data
void uart_tx_start(void * data, size_t size) {
 8002210:	b500      	push	{lr}
 8002212:	b083      	sub	sp, #12
 8002214:	9001      	str	r0, [sp, #4]
 8002216:	9100      	str	r1, [sp, #0]
	uart_tx_wait();
 8002218:	f000 f826 	bl	8002268 <uart_tx_wait>
	uart_tx_setup();
 800221c:	f7ff ff98 	bl	8002150 <uart_tx_setup>

	// Source memory address
	DMA1_Stream6->M0AR = (uint32_t)data;
 8002220:	4a0e      	ldr	r2, [pc, #56]	; (800225c <uart_tx_start+0x4c>)
 8002222:	9b01      	ldr	r3, [sp, #4]
 8002224:	60d3      	str	r3, [r2, #12]
	// Destination memory address
	DMA1_Stream6->PAR = (uint32_t)&(USART2->DR);
 8002226:	4b0d      	ldr	r3, [pc, #52]	; (800225c <uart_tx_start+0x4c>)
 8002228:	4a0d      	ldr	r2, [pc, #52]	; (8002260 <uart_tx_start+0x50>)
 800222a:	609a      	str	r2, [r3, #8]
	// Transfer size
	DMA1_Stream6->NDTR = size;
 800222c:	4a0b      	ldr	r2, [pc, #44]	; (800225c <uart_tx_start+0x4c>)
 800222e:	9b00      	ldr	r3, [sp, #0]
 8002230:	6053      	str	r3, [r2, #4]

	// Enable transfer Complete interrupt
	NVIC_SetPriority(DMA1_Stream6_IRQn, 24);
 8002232:	2118      	movs	r1, #24
 8002234:	2011      	movs	r0, #17
 8002236:	f7ff ff63 	bl	8002100 <__NVIC_SetPriority>
	NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800223a:	2011      	movs	r0, #17
 800223c:	f7ff ff46 	bl	80020cc <__NVIC_EnableIRQ>

	// Enable DMA
	DMA1_Stream6->CR |= DMA_SxCR_EN;
 8002240:	4b06      	ldr	r3, [pc, #24]	; (800225c <uart_tx_start+0x4c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a05      	ldr	r2, [pc, #20]	; (800225c <uart_tx_start+0x4c>)
 8002246:	f043 0301 	orr.w	r3, r3, #1
 800224a:	6013      	str	r3, [r2, #0]

	transmitting=1;
 800224c:	4b05      	ldr	r3, [pc, #20]	; (8002264 <uart_tx_start+0x54>)
 800224e:	2201      	movs	r2, #1
 8002250:	601a      	str	r2, [r3, #0]
}
 8002252:	bf00      	nop
 8002254:	b003      	add	sp, #12
 8002256:	f85d fb04 	ldr.w	pc, [sp], #4
 800225a:	bf00      	nop
 800225c:	400260a0 	.word	0x400260a0
 8002260:	40004404 	.word	0x40004404
 8002264:	20000d14 	.word	0x20000d14

08002268 <uart_tx_wait>:

// Wait for uart transmission to finish
void uart_tx_wait(void) {
	while (transmitting);
 8002268:	bf00      	nop
 800226a:	4b03      	ldr	r3, [pc, #12]	; (8002278 <uart_tx_wait+0x10>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1fb      	bne.n	800226a <uart_tx_wait+0x2>
}
 8002272:	bf00      	nop
 8002274:	bf00      	nop
 8002276:	4770      	bx	lr
 8002278:	20000d14 	.word	0x20000d14

0800227c <uart_rx_start>:

// Start uart reception of size bytes of data into buffer
void uart_rx_start(void * buffer, size_t size) {
 800227c:	b500      	push	{lr}
 800227e:	b083      	sub	sp, #12
 8002280:	9001      	str	r0, [sp, #4]
 8002282:	9100      	str	r1, [sp, #0]
	uart_rx_wait();
 8002284:	f000 f826 	bl	80022d4 <uart_rx_wait>
	uart_rx_setup();
 8002288:	f7ff ff8e 	bl	80021a8 <uart_rx_setup>

	// Source memory address
	DMA1_Stream5->PAR = (uint32_t)&(USART2->DR);
 800228c:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <uart_rx_start+0x4c>)
 800228e:	4a0f      	ldr	r2, [pc, #60]	; (80022cc <uart_rx_start+0x50>)
 8002290:	609a      	str	r2, [r3, #8]
	// Destination memory address
	DMA1_Stream5->M0AR = (uint32_t)buffer;
 8002292:	4a0d      	ldr	r2, [pc, #52]	; (80022c8 <uart_rx_start+0x4c>)
 8002294:	9b01      	ldr	r3, [sp, #4]
 8002296:	60d3      	str	r3, [r2, #12]
	// Transfer size
	DMA1_Stream5->NDTR = size;
 8002298:	4a0b      	ldr	r2, [pc, #44]	; (80022c8 <uart_rx_start+0x4c>)
 800229a:	9b00      	ldr	r3, [sp, #0]
 800229c:	6053      	str	r3, [r2, #4]

	// Enable transfer Complete interrupt
	NVIC_SetPriority(DMA1_Stream5_IRQn, 23);
 800229e:	2117      	movs	r1, #23
 80022a0:	2010      	movs	r0, #16
 80022a2:	f7ff ff2d 	bl	8002100 <__NVIC_SetPriority>
	NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80022a6:	2010      	movs	r0, #16
 80022a8:	f7ff ff10 	bl	80020cc <__NVIC_EnableIRQ>

	// Enable DMA
	DMA1_Stream5->CR |= DMA_SxCR_EN;
 80022ac:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <uart_rx_start+0x4c>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a05      	ldr	r2, [pc, #20]	; (80022c8 <uart_rx_start+0x4c>)
 80022b2:	f043 0301 	orr.w	r3, r3, #1
 80022b6:	6013      	str	r3, [r2, #0]

	receiving=1;
 80022b8:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <uart_rx_start+0x54>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	601a      	str	r2, [r3, #0]
}
 80022be:	bf00      	nop
 80022c0:	b003      	add	sp, #12
 80022c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80022c6:	bf00      	nop
 80022c8:	40026088 	.word	0x40026088
 80022cc:	40004404 	.word	0x40004404
 80022d0:	20000d10 	.word	0x20000d10

080022d4 <uart_rx_wait>:

// Wait for uart reception to finish
void uart_rx_wait(void) {
	while (receiving);
 80022d4:	bf00      	nop
 80022d6:	4b03      	ldr	r3, [pc, #12]	; (80022e4 <uart_rx_wait+0x10>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1fb      	bne.n	80022d6 <uart_rx_wait+0x2>
}
 80022de:	bf00      	nop
 80022e0:	bf00      	nop
 80022e2:	4770      	bx	lr
 80022e4:	20000d10 	.word	0x20000d10

080022e8 <DMA1_Stream5_IRQHandler>:

// UART reception finish interrupt
void DMA1_Stream5_IRQHandler(void)
{
    // clear stream receive complete interrupt - bit11 for stream 5
    if (DMA1->HISR & DMA_HISR_TCIF5) {
 80022e8:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <DMA1_Stream5_IRQHandler+0x30>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00e      	beq.n	8002312 <DMA1_Stream5_IRQHandler+0x2a>
        // clear interrupt
        DMA1->HIFCR |= DMA_HISR_TCIF5;
 80022f4:	4b08      	ldr	r3, [pc, #32]	; (8002318 <DMA1_Stream5_IRQHandler+0x30>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	4a07      	ldr	r2, [pc, #28]	; (8002318 <DMA1_Stream5_IRQHandler+0x30>)
 80022fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022fe:	60d3      	str	r3, [r2, #12]
		receiving = 0;
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <DMA1_Stream5_IRQHandler+0x34>)
 8002302:	2200      	movs	r2, #0
 8002304:	601a      	str	r2, [r3, #0]
		// Disable receive DMA
		USART2->CR3 &= ~USART_CR3_DMAR;
 8002306:	4b06      	ldr	r3, [pc, #24]	; (8002320 <DMA1_Stream5_IRQHandler+0x38>)
 8002308:	695b      	ldr	r3, [r3, #20]
 800230a:	4a05      	ldr	r2, [pc, #20]	; (8002320 <DMA1_Stream5_IRQHandler+0x38>)
 800230c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002310:	6153      	str	r3, [r2, #20]
    }
}
 8002312:	bf00      	nop
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	40026000 	.word	0x40026000
 800231c:	20000d10 	.word	0x20000d10
 8002320:	40004400 	.word	0x40004400

08002324 <DMA1_Stream6_IRQHandler>:

// UART transmission finish interrupt
void DMA1_Stream6_IRQHandler(void)
{
    // clear stream transfer complete interrupt - bit21 for stream 6
    if (DMA1->HISR & DMA_HISR_TCIF6) {
 8002324:	4b08      	ldr	r3, [pc, #32]	; (8002348 <DMA1_Stream6_IRQHandler+0x24>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d008      	beq.n	8002342 <DMA1_Stream6_IRQHandler+0x1e>
        // clear interrupt
        DMA1->HIFCR |= DMA_HISR_TCIF6;
 8002330:	4b05      	ldr	r3, [pc, #20]	; (8002348 <DMA1_Stream6_IRQHandler+0x24>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	4a04      	ldr	r2, [pc, #16]	; (8002348 <DMA1_Stream6_IRQHandler+0x24>)
 8002336:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800233a:	60d3      	str	r3, [r2, #12]
		transmitting = 0;
 800233c:	4b03      	ldr	r3, [pc, #12]	; (800234c <DMA1_Stream6_IRQHandler+0x28>)
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
    }
}
 8002342:	bf00      	nop
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40026000 	.word	0x40026000
 800234c:	20000d14 	.word	0x20000d14

08002350 <uart_dma_init>:

// Setup UART DMA
void uart_dma_init(void) {
	// Enable transmit DMA
	USART2->CR3 |= USART_CR3_DMAT;
 8002350:	4b0c      	ldr	r3, [pc, #48]	; (8002384 <uart_dma_init+0x34>)
 8002352:	695b      	ldr	r3, [r3, #20]
 8002354:	4a0b      	ldr	r2, [pc, #44]	; (8002384 <uart_dma_init+0x34>)
 8002356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800235a:	6153      	str	r3, [r2, #20]
	// Enable receive DMA
	USART2->CR3 |= USART_CR3_DMAR;
 800235c:	4b09      	ldr	r3, [pc, #36]	; (8002384 <uart_dma_init+0x34>)
 800235e:	695b      	ldr	r3, [r3, #20]
 8002360:	4a08      	ldr	r2, [pc, #32]	; (8002384 <uart_dma_init+0x34>)
 8002362:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002366:	6153      	str	r3, [r2, #20]
	// Clear TC bit
	USART2->SR &= ~USART_SR_TC;
 8002368:	4b06      	ldr	r3, [pc, #24]	; (8002384 <uart_dma_init+0x34>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a05      	ldr	r2, [pc, #20]	; (8002384 <uart_dma_init+0x34>)
 800236e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002372:	6013      	str	r3, [r2, #0]
	// Enable DMA1 clock
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 8002374:	4b04      	ldr	r3, [pc, #16]	; (8002388 <uart_dma_init+0x38>)
 8002376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002378:	4a03      	ldr	r2, [pc, #12]	; (8002388 <uart_dma_init+0x38>)
 800237a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800237e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8002380:	bf00      	nop
 8002382:	4770      	bx	lr
 8002384:	40004400 	.word	0x40004400
 8002388:	40023800 	.word	0x40023800

0800238c <SVC_Handler>:
#include "mcu_mm.h"
#include "mcu_mpu.h"
#include "mcu_timer.h"

void SVC_Handler(void) {
	__asm (
 800238c:	f01e 0f04 	tst.w	lr, #4
 8002390:	bf0c      	ite	eq
 8002392:	f3ef 8008 	mrseq	r0, MSP
 8002396:	f3ef 8009 	mrsne	r0, PSP
 800239a:	f000 b802 	b.w	80023a2 <SVC_Handler_Main>
			"ITE EQ\n"
			"MRSEQ r0, MSP\n"
			"MRSNE r0, PSP\n" // Check to use msp or psp
			"B SVC_Handler_Main\n" // Go to the C handler function
	);
}
 800239e:	bf00      	nop
 80023a0:	4770      	bx	lr

080023a2 <SVC_Handler_Main>:

void SVC_Handler_Main(unsigned int * svc_args) {
 80023a2:	b086      	sub	sp, #24
 80023a4:	9001      	str	r0, [sp, #4]
	// Stack frame contents: r0-r3, LR, PC, and xPSR
	// Correspond with svc_args[0 to 7]
	// First registers are arguments and return values

	unsigned int svc_number = ((char *)svc_args[6])[-2];
 80023a6:	9b01      	ldr	r3, [sp, #4]
 80023a8:	3318      	adds	r3, #24
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	3b02      	subs	r3, #2
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	9305      	str	r3, [sp, #20]
	switch(svc_number) {
 80023b2:	9b05      	ldr	r3, [sp, #20]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10e      	bne.n	80023d6 <SVC_Handler_Main+0x34>
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80023b8:	f3ef 8314 	mrs	r3, CONTROL
 80023bc:	9303      	str	r3, [sp, #12]
  return(result);
 80023be:	9b03      	ldr	r3, [sp, #12]
		case 0: // Enable privileged mode
			__set_CONTROL(__get_CONTROL() & ~CONTROL_nPRIV_Msk);
 80023c0:	f023 0301 	bic.w	r3, r3, #1
 80023c4:	9304      	str	r3, [sp, #16]
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80023c6:	9b04      	ldr	r3, [sp, #16]
 80023c8:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80023cc:	f3bf 8f6f 	isb	sy
}
 80023d0:	bf00      	nop
  __ISB();
}
 80023d2:	bf00      	nop
			break;
 80023d4:	e000      	b.n	80023d8 <SVC_Handler_Main+0x36>
		default:
			break;
 80023d6:	bf00      	nop
	}
}
 80023d8:	bf00      	nop
 80023da:	b006      	add	sp, #24
 80023dc:	4770      	bx	lr

080023de <priv_mode_on>:

void priv_mode_on(void) {
	asm volatile ("svc #0");
 80023de:	df00      	svc	0
}
 80023e0:	bf00      	nop
 80023e2:	4770      	bx	lr

080023e4 <priv_mode_off>:

void priv_mode_off(void) {
 80023e4:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80023e6:	f3ef 8314 	mrs	r3, CONTROL
 80023ea:	9300      	str	r3, [sp, #0]
  return(result);
 80023ec:	9b00      	ldr	r3, [sp, #0]
	__set_CONTROL(__get_CONTROL() | CONTROL_nPRIV_Msk);
 80023ee:	f043 0301 	orr.w	r3, r3, #1
 80023f2:	9301      	str	r3, [sp, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80023f4:	9b01      	ldr	r3, [sp, #4]
 80023f6:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80023fa:	f3bf 8f6f 	isb	sy
}
 80023fe:	bf00      	nop
}
 8002400:	bf00      	nop
}
 8002402:	bf00      	nop
 8002404:	b002      	add	sp, #8
 8002406:	4770      	bx	lr

08002408 <sys_mm_init>:

void sys_mm_init(void) {
 8002408:	b508      	push	{r3, lr}
	priv_mode_on();
 800240a:	f7ff ffe8 	bl	80023de <priv_mode_on>
	mm_init();
 800240e:	f7ff fbf1 	bl	8001bf4 <mm_init>
	priv_mode_off();
 8002412:	f7ff ffe7 	bl	80023e4 <priv_mode_off>
}
 8002416:	bf00      	nop
 8002418:	bd08      	pop	{r3, pc}

0800241a <sys_timer_init>:

void sys_timer_init(void) {
 800241a:	b508      	push	{r3, lr}
	priv_mode_on();
 800241c:	f7ff ffdf 	bl	80023de <priv_mode_on>
	timer_init();
 8002420:	f7ff fd50 	bl	8001ec4 <timer_init>
	priv_mode_off();
 8002424:	f7ff ffde 	bl	80023e4 <priv_mode_off>
}
 8002428:	bf00      	nop
 800242a:	bd08      	pop	{r3, pc}

0800242c <sys_malloc>:

void * sys_malloc(size_t size) {
 800242c:	b500      	push	{lr}
 800242e:	b085      	sub	sp, #20
 8002430:	9001      	str	r0, [sp, #4]
	void * ptr;
	priv_mode_on();
 8002432:	f7ff ffd4 	bl	80023de <priv_mode_on>
	ptr = mm_malloc(size);
 8002436:	9801      	ldr	r0, [sp, #4]
 8002438:	f7ff fc0c 	bl	8001c54 <mm_malloc>
 800243c:	9003      	str	r0, [sp, #12]
	priv_mode_off();
 800243e:	f7ff ffd1 	bl	80023e4 <priv_mode_off>
	return ptr;
 8002442:	9b03      	ldr	r3, [sp, #12]
}
 8002444:	4618      	mov	r0, r3
 8002446:	b005      	add	sp, #20
 8002448:	f85d fb04 	ldr.w	pc, [sp], #4

0800244c <sys_free>:

void sys_free(void * ptr) {
 800244c:	b500      	push	{lr}
 800244e:	b083      	sub	sp, #12
 8002450:	9001      	str	r0, [sp, #4]
	priv_mode_on();
 8002452:	f7ff ffc4 	bl	80023de <priv_mode_on>
	mm_free(ptr);
 8002456:	9801      	ldr	r0, [sp, #4]
 8002458:	f7ff fc58 	bl	8001d0c <mm_free>
	priv_mode_off();
 800245c:	f7ff ffc2 	bl	80023e4 <priv_mode_off>
}
 8002460:	bf00      	nop
 8002462:	b003      	add	sp, #12
 8002464:	f85d fb04 	ldr.w	pc, [sp], #4

08002468 <sys_realloc>:

void * sys_realloc(void * ptr, size_t size) {
 8002468:	b500      	push	{lr}
 800246a:	b085      	sub	sp, #20
 800246c:	9001      	str	r0, [sp, #4]
 800246e:	9100      	str	r1, [sp, #0]
	void * newptr;
	priv_mode_on();
 8002470:	f7ff ffb5 	bl	80023de <priv_mode_on>
	newptr = mm_realloc(ptr, size);
 8002474:	9900      	ldr	r1, [sp, #0]
 8002476:	9801      	ldr	r0, [sp, #4]
 8002478:	f7ff fc60 	bl	8001d3c <mm_realloc>
 800247c:	9003      	str	r0, [sp, #12]
	priv_mode_off();
 800247e:	f7ff ffb1 	bl	80023e4 <priv_mode_off>
	return newptr;
 8002482:	9b03      	ldr	r3, [sp, #12]
}
 8002484:	4618      	mov	r0, r3
 8002486:	b005      	add	sp, #20
 8002488:	f85d fb04 	ldr.w	pc, [sp], #4

0800248c <sys_mm_finish>:

void sys_mm_finish(void) {
 800248c:	b508      	push	{r3, lr}
	priv_mode_on();
 800248e:	f7ff ffa6 	bl	80023de <priv_mode_on>
	mm_finish();
 8002492:	f7ff fc99 	bl	8001dc8 <mm_finish>
	priv_mode_off();
 8002496:	f7ff ffa5 	bl	80023e4 <priv_mode_off>
}
 800249a:	bf00      	nop
 800249c:	bd08      	pop	{r3, pc}

0800249e <sys_get_time>:

size_t sys_get_time(void) {
 800249e:	b500      	push	{lr}
 80024a0:	b083      	sub	sp, #12
	size_t t;
	priv_mode_on();
 80024a2:	f7ff ff9c 	bl	80023de <priv_mode_on>
	t = get_time();
 80024a6:	f7ff fd07 	bl	8001eb8 <get_time>
 80024aa:	9001      	str	r0, [sp, #4]
	priv_mode_off();
 80024ac:	f7ff ff9a 	bl	80023e4 <priv_mode_off>
	return t;
 80024b0:	9b01      	ldr	r3, [sp, #4]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	b003      	add	sp, #12
 80024b6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080024bc <proc_update>:
#include "mcu_mpu.h"
#include "memlib.h"

// Update mpu settings with new heap top
void proc_update(void) {
 80024bc:	b510      	push	{r4, lr}
 80024be:	b08a      	sub	sp, #40	; 0x28
	uint32_t mpu_cfg_rbar[4] = {
 80024c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80024c4:	9304      	str	r3, [sp, #16]
 80024c6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80024ca:	9305      	str	r3, [sp, #20]
 80024cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024d0:	9306      	str	r3, [sp, #24]
		// SRAM - Region 1
		0x20000000,
		// Peripherals - Region 2
		PERIPH_BASE,
		// Heap top plus 32 bytes ceiling aligned - Region 3
		(((uint32_t)mem_heap_hi() + 32 + 31)/32)*32,
 80024d2:	f7ff fb5f 	bl	8001b94 <mem_heap_hi>
 80024d6:	4603      	mov	r3, r0
 80024d8:	333f      	adds	r3, #63	; 0x3f
 80024da:	f023 031f 	bic.w	r3, r3, #31
	uint32_t mpu_cfg_rbar[4] = {
 80024de:	9307      	str	r3, [sp, #28]
	};

	uint32_t mpu_cfg_rasr[4] = {
 80024e0:	4b27      	ldr	r3, [pc, #156]	; (8002580 <proc_update+0xc4>)
 80024e2:	466c      	mov	r4, sp
 80024e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(MPU_DEFS_RASR_SIZE_4GB | MPU_DEFS_SHARED_DEVICE | MPU_DEFS_RASE_AP_FULL_ACCESS | MPU_RASR_ENABLE_Msk),
		// Stack/heap overflow protection
		(MPU_DEFS_RASR_SIZE_32B | MPU_DEFS_NORMAL_SHARED_MEMORY_WT | MPU_DEFS_RASE_AP_PRIV_RW | MPU_RASR_ENABLE_Msk),
	};

	if (MPU->TYPE == 0) {return;} // Do nothing if MPU don't existPB1PERIPH_BASE + 0x4400U)
 80024ea:	4b26      	ldr	r3, [pc, #152]	; (8002584 <proc_update+0xc8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d042      	beq.n	8002578 <proc_update+0xbc>
  __ASM volatile ("dmb 0xF":::"memory");
 80024f2:	f3bf 8f5f 	dmb	sy
}
 80024f6:	bf00      	nop
	__DMB(); // Finish outstanding transfers
	
	MPU->CTRL = 0; // Disable first
 80024f8:	4b22      	ldr	r3, [pc, #136]	; (8002584 <proc_update+0xc8>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	605a      	str	r2, [r3, #4]
	
	for (size_t i=0; i<4; i++) {
 80024fe:	2300      	movs	r3, #0
 8002500:	9309      	str	r3, [sp, #36]	; 0x24
 8002502:	e015      	b.n	8002530 <proc_update+0x74>
		MPU->RNR = i; // Select region	
 8002504:	4a1f      	ldr	r2, [pc, #124]	; (8002584 <proc_update+0xc8>)
 8002506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002508:	6093      	str	r3, [r2, #8]
		MPU->RBAR = mpu_cfg_rbar[i]; // Write base address register
 800250a:	4a1e      	ldr	r2, [pc, #120]	; (8002584 <proc_update+0xc8>)
 800250c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	3328      	adds	r3, #40	; 0x28
 8002512:	446b      	add	r3, sp
 8002514:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8002518:	60d3      	str	r3, [r2, #12]
		MPU->RASR = mpu_cfg_rasr[i]; // Region attribute and size register
 800251a:	4a1a      	ldr	r2, [pc, #104]	; (8002584 <proc_update+0xc8>)
 800251c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	3328      	adds	r3, #40	; 0x28
 8002522:	446b      	add	r3, sp
 8002524:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002528:	6113      	str	r3, [r2, #16]
	for (size_t i=0; i<4; i++) {
 800252a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800252c:	3301      	adds	r3, #1
 800252e:	9309      	str	r3, [sp, #36]	; 0x24
 8002530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002532:	2b03      	cmp	r3, #3
 8002534:	d9e6      	bls.n	8002504 <proc_update+0x48>
	}

	for (size_t i=4; i<8; i++) {
 8002536:	2304      	movs	r3, #4
 8002538:	9308      	str	r3, [sp, #32]
 800253a:	e00b      	b.n	8002554 <proc_update+0x98>
		// Disable unused regions
		MPU->RNR = i; // Select region	
 800253c:	4a11      	ldr	r2, [pc, #68]	; (8002584 <proc_update+0xc8>)
 800253e:	9b08      	ldr	r3, [sp, #32]
 8002540:	6093      	str	r3, [r2, #8]
		MPU->RBAR = 0; // Base address
 8002542:	4b10      	ldr	r3, [pc, #64]	; (8002584 <proc_update+0xc8>)
 8002544:	2200      	movs	r2, #0
 8002546:	60da      	str	r2, [r3, #12]
		MPU->RASR = 0; // Region attribute and size register
 8002548:	4b0e      	ldr	r3, [pc, #56]	; (8002584 <proc_update+0xc8>)
 800254a:	2200      	movs	r2, #0
 800254c:	611a      	str	r2, [r3, #16]
	for (size_t i=4; i<8; i++) {
 800254e:	9b08      	ldr	r3, [sp, #32]
 8002550:	3301      	adds	r3, #1
 8002552:	9308      	str	r3, [sp, #32]
 8002554:	9b08      	ldr	r3, [sp, #32]
 8002556:	2b07      	cmp	r3, #7
 8002558:	d9f0      	bls.n	800253c <proc_update+0x80>
	}

	MPU->CTRL |= 1<<2; // Enable privileged background region
 800255a:	4b0a      	ldr	r3, [pc, #40]	; (8002584 <proc_update+0xc8>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	4a09      	ldr	r2, [pc, #36]	; (8002584 <proc_update+0xc8>)
 8002560:	f043 0304 	orr.w	r3, r3, #4
 8002564:	6053      	str	r3, [r2, #4]

	MPU->CTRL = MPU_CTRL_ENABLE_Msk; // Enable MPU
 8002566:	4b07      	ldr	r3, [pc, #28]	; (8002584 <proc_update+0xc8>)
 8002568:	2201      	movs	r2, #1
 800256a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 800256c:	f3bf 8f4f 	dsb	sy
}
 8002570:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002572:	f3bf 8f6f 	isb	sy
}
 8002576:	e000      	b.n	800257a <proc_update+0xbe>
	if (MPU->TYPE == 0) {return;} // Do nothing if MPU don't existPB1PERIPH_BASE + 0x4400U)
 8002578:	bf00      	nop
	
	__DSB(); // Memory barrier for subsequence data & instruction
	__ISB(); // Transfers using updated MPU settings
}
 800257a:	b00a      	add	sp, #40	; 0x28
 800257c:	bd10      	pop	{r4, pc}
 800257e:	bf00      	nop
 8002580:	0800509c 	.word	0x0800509c
 8002584:	e000ed90 	.word	0xe000ed90

08002588 <mpu_init>:

void mpu_init(void) {
 8002588:	b088      	sub	sp, #32
	uint32_t mpu_cfg_rbar[3] = {
 800258a:	4a2a      	ldr	r2, [pc, #168]	; (8002634 <mpu_init+0xac>)
 800258c:	ab03      	add	r3, sp, #12
 800258e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002590:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		0x20000000,
		// Peripherals - Region 2
		PERIPH_BASE,
	};

	uint32_t mpu_cfg_rasr[3] = {
 8002594:	4a28      	ldr	r2, [pc, #160]	; (8002638 <mpu_init+0xb0>)
 8002596:	466b      	mov	r3, sp
 8002598:	ca07      	ldmia	r2, {r0, r1, r2}
 800259a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		(MPU_DEFS_RASR_SIZE_128KB | MPU_DEFS_NORMAL_SHARED_MEMORY_WT | MPU_DEFS_RASE_AP_FULL_ACCESS | MPU_RASR_ENABLE_Msk),
		// Peripherals
		(MPU_DEFS_RASR_SIZE_4GB | MPU_DEFS_SHARED_DEVICE | MPU_DEFS_RASE_AP_FULL_ACCESS | MPU_RASR_ENABLE_Msk),
	};

	if (MPU->TYPE == 0) {return;} // Do nothing if MPU don't existPB1PERIPH_BASE + 0x4400U)
 800259e:	4b27      	ldr	r3, [pc, #156]	; (800263c <mpu_init+0xb4>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d042      	beq.n	800262c <mpu_init+0xa4>
  __ASM volatile ("dmb 0xF":::"memory");
 80025a6:	f3bf 8f5f 	dmb	sy
}
 80025aa:	bf00      	nop
	__DMB(); // Finish outstanding transfers
	
	MPU->CTRL = 0; // Disable first
 80025ac:	4b23      	ldr	r3, [pc, #140]	; (800263c <mpu_init+0xb4>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	605a      	str	r2, [r3, #4]
	
	for (size_t i=0; i<3; i++) {
 80025b2:	2300      	movs	r3, #0
 80025b4:	9307      	str	r3, [sp, #28]
 80025b6:	e015      	b.n	80025e4 <mpu_init+0x5c>
		MPU->RNR = i; // Select region	
 80025b8:	4a20      	ldr	r2, [pc, #128]	; (800263c <mpu_init+0xb4>)
 80025ba:	9b07      	ldr	r3, [sp, #28]
 80025bc:	6093      	str	r3, [r2, #8]
		MPU->RBAR = mpu_cfg_rbar[i]; // Write base address register
 80025be:	4a1f      	ldr	r2, [pc, #124]	; (800263c <mpu_init+0xb4>)
 80025c0:	9b07      	ldr	r3, [sp, #28]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	3320      	adds	r3, #32
 80025c6:	446b      	add	r3, sp
 80025c8:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80025cc:	60d3      	str	r3, [r2, #12]
		MPU->RASR = mpu_cfg_rasr[i]; // Region attribute and size register
 80025ce:	4a1b      	ldr	r2, [pc, #108]	; (800263c <mpu_init+0xb4>)
 80025d0:	9b07      	ldr	r3, [sp, #28]
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	3320      	adds	r3, #32
 80025d6:	446b      	add	r3, sp
 80025d8:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80025dc:	6113      	str	r3, [r2, #16]
	for (size_t i=0; i<3; i++) {
 80025de:	9b07      	ldr	r3, [sp, #28]
 80025e0:	3301      	adds	r3, #1
 80025e2:	9307      	str	r3, [sp, #28]
 80025e4:	9b07      	ldr	r3, [sp, #28]
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d9e6      	bls.n	80025b8 <mpu_init+0x30>
	}

	for (size_t i=3; i<8; i++) {
 80025ea:	2303      	movs	r3, #3
 80025ec:	9306      	str	r3, [sp, #24]
 80025ee:	e00b      	b.n	8002608 <mpu_init+0x80>
		// Disable unused regions
		MPU->RNR = i; // Select region	
 80025f0:	4a12      	ldr	r2, [pc, #72]	; (800263c <mpu_init+0xb4>)
 80025f2:	9b06      	ldr	r3, [sp, #24]
 80025f4:	6093      	str	r3, [r2, #8]
		MPU->RBAR = 0; // Base address
 80025f6:	4b11      	ldr	r3, [pc, #68]	; (800263c <mpu_init+0xb4>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	60da      	str	r2, [r3, #12]
		MPU->RASR = 0; // Region attribute and size register
 80025fc:	4b0f      	ldr	r3, [pc, #60]	; (800263c <mpu_init+0xb4>)
 80025fe:	2200      	movs	r2, #0
 8002600:	611a      	str	r2, [r3, #16]
	for (size_t i=3; i<8; i++) {
 8002602:	9b06      	ldr	r3, [sp, #24]
 8002604:	3301      	adds	r3, #1
 8002606:	9306      	str	r3, [sp, #24]
 8002608:	9b06      	ldr	r3, [sp, #24]
 800260a:	2b07      	cmp	r3, #7
 800260c:	d9f0      	bls.n	80025f0 <mpu_init+0x68>
	}

	MPU->CTRL |= 1<<2; // Enable privileged background region
 800260e:	4b0b      	ldr	r3, [pc, #44]	; (800263c <mpu_init+0xb4>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4a0a      	ldr	r2, [pc, #40]	; (800263c <mpu_init+0xb4>)
 8002614:	f043 0304 	orr.w	r3, r3, #4
 8002618:	6053      	str	r3, [r2, #4]

	MPU->CTRL = MPU_CTRL_ENABLE_Msk; // Enable MPU
 800261a:	4b08      	ldr	r3, [pc, #32]	; (800263c <mpu_init+0xb4>)
 800261c:	2201      	movs	r2, #1
 800261e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8002620:	f3bf 8f4f 	dsb	sy
}
 8002624:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002626:	f3bf 8f6f 	isb	sy
}
 800262a:	e000      	b.n	800262e <mpu_init+0xa6>
	if (MPU->TYPE == 0) {return;} // Do nothing if MPU don't existPB1PERIPH_BASE + 0x4400U)
 800262c:	bf00      	nop
	
	__DSB(); // Memory barrier for subsequence data & instruction
	__ISB(); // Transfers using updated MPU settings
}
 800262e:	b008      	add	sp, #32
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	080050ac 	.word	0x080050ac
 8002638:	080050b8 	.word	0x080050b8
 800263c:	e000ed90 	.word	0xe000ed90

08002640 <__NVIC_SetPriority>:
{
 8002640:	b082      	sub	sp, #8
 8002642:	4603      	mov	r3, r0
 8002644:	9100      	str	r1, [sp, #0]
 8002646:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 800264a:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800264e:	2b00      	cmp	r3, #0
 8002650:	db0a      	blt.n	8002668 <__NVIC_SetPriority+0x28>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002652:	9b00      	ldr	r3, [sp, #0]
 8002654:	b2da      	uxtb	r2, r3
 8002656:	490c      	ldr	r1, [pc, #48]	; (8002688 <__NVIC_SetPriority+0x48>)
 8002658:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800265c:	0112      	lsls	r2, r2, #4
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	440b      	add	r3, r1
 8002662:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002666:	e00b      	b.n	8002680 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002668:	9b00      	ldr	r3, [sp, #0]
 800266a:	b2da      	uxtb	r2, r3
 800266c:	4907      	ldr	r1, [pc, #28]	; (800268c <__NVIC_SetPriority+0x4c>)
 800266e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002672:	f003 030f 	and.w	r3, r3, #15
 8002676:	3b04      	subs	r3, #4
 8002678:	0112      	lsls	r2, r2, #4
 800267a:	b2d2      	uxtb	r2, r2
 800267c:	440b      	add	r3, r1
 800267e:	761a      	strb	r2, [r3, #24]
}
 8002680:	bf00      	nop
 8002682:	b002      	add	sp, #8
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	e000e100 	.word	0xe000e100
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <HardFault_Handler>:
#include "mcu_init.h"
#include "mcu_mm.h"
#include "mcu_timer.h"

// Hardfault Handler - Send exit signal
void HardFault_Handler(void) {
 8002690:	b500      	push	{lr}
 8002692:	b085      	sub	sp, #20
	// Force reset stack pointer in case of overflow
	sp_reset = (void *)0x20005000;
 8002694:	4b0d      	ldr	r3, [pc, #52]	; (80026cc <HardFault_Handler+0x3c>)
 8002696:	4a0e      	ldr	r2, [pc, #56]	; (80026d0 <HardFault_Handler+0x40>)
 8002698:	601a      	str	r2, [r3, #0]
	asm volatile ("mov sp, %0" : "+r" (sp_reset));
 800269a:	4b0c      	ldr	r3, [pc, #48]	; (80026cc <HardFault_Handler+0x3c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	469d      	mov	sp, r3
 80026a0:	4a0a      	ldr	r2, [pc, #40]	; (80026cc <HardFault_Handler+0x3c>)
 80026a2:	6013      	str	r3, [r2, #0]

	char err[] = "Hard Fault";
 80026a4:	4a0b      	ldr	r2, [pc, #44]	; (80026d4 <HardFault_Handler+0x44>)
 80026a6:	ab01      	add	r3, sp, #4
 80026a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80026aa:	c303      	stmia	r3!, {r0, r1}
 80026ac:	801a      	strh	r2, [r3, #0]
 80026ae:	3302      	adds	r3, #2
 80026b0:	0c12      	lsrs	r2, r2, #16
 80026b2:	701a      	strb	r2, [r3, #0]
	var_print(err);
 80026b4:	ab01      	add	r3, sp, #4
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff fc3e 	bl	8001f38 <var_print>
	mm_finish();
 80026bc:	f7ff fb84 	bl	8001dc8 <mm_finish>
	loop();
 80026c0:	f7ff fc34 	bl	8001f2c <loop>
}
 80026c4:	bf00      	nop
 80026c6:	b005      	add	sp, #20
 80026c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80026cc:	2000005c 	.word	0x2000005c
 80026d0:	20005000 	.word	0x20005000
 80026d4:	080050c4 	.word	0x080050c4

080026d8 <WWDG_IRQHandler>:

// Timer interrupt stopped running - Send exit signal
void WWDG_IRQHandler(void) {
 80026d8:	b500      	push	{lr}
 80026da:	b085      	sub	sp, #20
	// Force reset stack pointer in case of overflow
	sp_reset = (void *)0x20005000;
 80026dc:	4b0d      	ldr	r3, [pc, #52]	; (8002714 <WWDG_IRQHandler+0x3c>)
 80026de:	4a0e      	ldr	r2, [pc, #56]	; (8002718 <WWDG_IRQHandler+0x40>)
 80026e0:	601a      	str	r2, [r3, #0]
	asm volatile ("mov sp, %0" : "+r" (sp_reset));
 80026e2:	4b0c      	ldr	r3, [pc, #48]	; (8002714 <WWDG_IRQHandler+0x3c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	469d      	mov	sp, r3
 80026e8:	4a0a      	ldr	r2, [pc, #40]	; (8002714 <WWDG_IRQHandler+0x3c>)
 80026ea:	6013      	str	r3, [r2, #0]

	char err[] = "WWDG error";
 80026ec:	4a0b      	ldr	r2, [pc, #44]	; (800271c <WWDG_IRQHandler+0x44>)
 80026ee:	ab01      	add	r3, sp, #4
 80026f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80026f2:	c303      	stmia	r3!, {r0, r1}
 80026f4:	801a      	strh	r2, [r3, #0]
 80026f6:	3302      	adds	r3, #2
 80026f8:	0c12      	lsrs	r2, r2, #16
 80026fa:	701a      	strb	r2, [r3, #0]
	var_print(err);
 80026fc:	ab01      	add	r3, sp, #4
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff fc1a 	bl	8001f38 <var_print>
	mm_finish();
 8002704:	f7ff fb60 	bl	8001dc8 <mm_finish>
	loop();
 8002708:	f7ff fc10 	bl	8001f2c <loop>
}
 800270c:	bf00      	nop
 800270e:	b005      	add	sp, #20
 8002710:	f85d fb04 	ldr.w	pc, [sp], #4
 8002714:	2000005c 	.word	0x2000005c
 8002718:	20005000 	.word	0x20005000
 800271c:	080050d0 	.word	0x080050d0

08002720 <MemManage_Handler>:

// Memory fault handler
void MemManage_Handler(void) {
 8002720:	b510      	push	{r4, lr}
 8002722:	b084      	sub	sp, #16
	// Force reset stack pointer in case of overflow
	sp_reset = (void *)0x20005000;
 8002724:	4b0b      	ldr	r3, [pc, #44]	; (8002754 <MemManage_Handler+0x34>)
 8002726:	4a0c      	ldr	r2, [pc, #48]	; (8002758 <MemManage_Handler+0x38>)
 8002728:	601a      	str	r2, [r3, #0]
	asm volatile ("mov sp, %0" : "+r" (sp_reset));
 800272a:	4b0a      	ldr	r3, [pc, #40]	; (8002754 <MemManage_Handler+0x34>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	469d      	mov	sp, r3
 8002730:	4a08      	ldr	r2, [pc, #32]	; (8002754 <MemManage_Handler+0x34>)
 8002732:	6013      	str	r3, [r2, #0]

	char err[] = "Memory error";
 8002734:	4b09      	ldr	r3, [pc, #36]	; (800275c <MemManage_Handler+0x3c>)
 8002736:	466c      	mov	r4, sp
 8002738:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800273a:	c407      	stmia	r4!, {r0, r1, r2}
 800273c:	7023      	strb	r3, [r4, #0]
	var_print(err);
 800273e:	466b      	mov	r3, sp
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fbf9 	bl	8001f38 <var_print>
	mm_finish();
 8002746:	f7ff fb3f 	bl	8001dc8 <mm_finish>
	loop();
 800274a:	f7ff fbef 	bl	8001f2c <loop>
}
 800274e:	bf00      	nop
 8002750:	b004      	add	sp, #16
 8002752:	bd10      	pop	{r4, pc}
 8002754:	2000005c 	.word	0x2000005c
 8002758:	20005000 	.word	0x20005000
 800275c:	080050dc 	.word	0x080050dc

08002760 <memfault_init>:
	NVIC_SetPriority(WWDG_IRQn, 7);
	NVIC_EnableIRQ(WWDG_IRQn);
}

// Initialize memory fault handler
void memfault_init(void) {
 8002760:	b508      	push	{r3, lr}
	SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; // Enable memfault, bit 16
 8002762:	4b06      	ldr	r3, [pc, #24]	; (800277c <memfault_init+0x1c>)
 8002764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002766:	4a05      	ldr	r2, [pc, #20]	; (800277c <memfault_init+0x1c>)
 8002768:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800276c:	6253      	str	r3, [r2, #36]	; 0x24
	NVIC_SetPriority(MemoryManagement_IRQn, 0);
 800276e:	2100      	movs	r1, #0
 8002770:	f06f 000b 	mvn.w	r0, #11
 8002774:	f7ff ff64 	bl	8002640 <__NVIC_SetPriority>
}
 8002778:	bf00      	nop
 800277a:	bd08      	pop	{r3, pc}
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <led_on>:

// Turn on LED
void led_on(led l) {
 8002780:	b082      	sub	sp, #8
 8002782:	4603      	mov	r3, r0
 8002784:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIOD->ODR |= (1U<<l);
 8002788:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <led_on+0x24>)
 800278a:	695a      	ldr	r2, [r3, #20]
 800278c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002790:	2101      	movs	r1, #1
 8002792:	fa01 f303 	lsl.w	r3, r1, r3
 8002796:	4903      	ldr	r1, [pc, #12]	; (80027a4 <led_on+0x24>)
 8002798:	4313      	orrs	r3, r2
 800279a:	614b      	str	r3, [r1, #20]
}
 800279c:	bf00      	nop
 800279e:	b002      	add	sp, #8
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	40020c00 	.word	0x40020c00

080027a8 <led_off>:

// Turn off LED
void led_off(led l) {
 80027a8:	b082      	sub	sp, #8
 80027aa:	4603      	mov	r3, r0
 80027ac:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIOD->ODR &= ~(1U<<l);
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <led_off+0x24>)
 80027b2:	695a      	ldr	r2, [r3, #20]
 80027b4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80027b8:	2101      	movs	r1, #1
 80027ba:	fa01 f303 	lsl.w	r3, r1, r3
 80027be:	43db      	mvns	r3, r3
 80027c0:	4902      	ldr	r1, [pc, #8]	; (80027cc <led_off+0x24>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	614b      	str	r3, [r1, #20]
}
 80027c6:	bf00      	nop
 80027c8:	b002      	add	sp, #8
 80027ca:	4770      	bx	lr
 80027cc:	40020c00 	.word	0x40020c00

080027d0 <led_init>:
}

// Setup LED GPIO
void led_init(void) {
	// Enable GPIOD clock
	RCC->AHB1ENR |= 0x00000008;
 80027d0:	4b0c      	ldr	r3, [pc, #48]	; (8002804 <led_init+0x34>)
 80027d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d4:	4a0b      	ldr	r2, [pc, #44]	; (8002804 <led_init+0x34>)
 80027d6:	f043 0308 	orr.w	r3, r3, #8
 80027da:	6313      	str	r3, [r2, #48]	; 0x30

	// Turn on output mode
	GPIOD->MODER &= 0x00FFFFFF;
 80027dc:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <led_init+0x38>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a09      	ldr	r2, [pc, #36]	; (8002808 <led_init+0x38>)
 80027e2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80027e6:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= 0x55000000;
 80027e8:	4b07      	ldr	r3, [pc, #28]	; (8002808 <led_init+0x38>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a06      	ldr	r2, [pc, #24]	; (8002808 <led_init+0x38>)
 80027ee:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 80027f2:	6013      	str	r3, [r2, #0]

	// Turn off LEDs
	GPIOD->ODR &= 0x0FFF;
 80027f4:	4b04      	ldr	r3, [pc, #16]	; (8002808 <led_init+0x38>)
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	4a03      	ldr	r2, [pc, #12]	; (8002808 <led_init+0x38>)
 80027fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027fe:	6153      	str	r3, [r2, #20]
}
 8002800:	bf00      	nop
 8002802:	4770      	bx	lr
 8002804:	40023800 	.word	0x40023800
 8002808:	40020c00 	.word	0x40020c00

0800280c <mcu_init>:

// Set up LED and fault handlers
void mcu_init(void) {
 800280c:	b508      	push	{r3, lr}
	//wwdg_init();
	memfault_init();
 800280e:	f7ff ffa7 	bl	8002760 <memfault_init>
	led_init();
 8002812:	f7ff ffdd 	bl	80027d0 <led_init>
	// Make SVC call priority 3
	NVIC_SetPriority(SVCall_IRQn, 3);
 8002816:	2103      	movs	r1, #3
 8002818:	f06f 0004 	mvn.w	r0, #4
 800281c:	f7ff ff10 	bl	8002640 <__NVIC_SetPriority>
}
 8002820:	bf00      	nop
 8002822:	bd08      	pop	{r3, pc}

08002824 <SystemInit>:
*************************************************/
void SystemInit(void)
{
	/* FPU settings, can be enabled from project makefile */
	#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002824:	4b13      	ldr	r3, [pc, #76]	; (8002874 <SystemInit+0x50>)
 8002826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800282a:	4a12      	ldr	r2, [pc, #72]	; (8002874 <SystemInit+0x50>)
 800282c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002830:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	#endif

	/* Reset the RCC clock configuration to the default reset state */
	/* Set HSION bit */
	RCC->CR |= (1U << 0);
 8002834:	4b10      	ldr	r3, [pc, #64]	; (8002878 <SystemInit+0x54>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a0f      	ldr	r2, [pc, #60]	; (8002878 <SystemInit+0x54>)
 800283a:	f043 0301 	orr.w	r3, r3, #1
 800283e:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8002840:	4b0d      	ldr	r3, [pc, #52]	; (8002878 <SystemInit+0x54>)
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]

	/* Reset HSEON (16), CSSON (19) and PLLON (24) bits */
	RCC->CR &= ~((1U << 16) | (1U << 19) | (1U << 24));
 8002846:	4b0c      	ldr	r3, [pc, #48]	; (8002878 <SystemInit+0x54>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a0b      	ldr	r2, [pc, #44]	; (8002878 <SystemInit+0x54>)
 800284c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002850:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002854:	6013      	str	r3, [r2, #0]

	/* Reset PLLCFGR register to reset value */
	RCC->PLLCFGR = 0x24003010UL;
 8002856:	4b08      	ldr	r3, [pc, #32]	; (8002878 <SystemInit+0x54>)
 8002858:	4a08      	ldr	r2, [pc, #32]	; (800287c <SystemInit+0x58>)
 800285a:	605a      	str	r2, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= ~(1U << 18);
 800285c:	4b06      	ldr	r3, [pc, #24]	; (8002878 <SystemInit+0x54>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a05      	ldr	r2, [pc, #20]	; (8002878 <SystemInit+0x54>)
 8002862:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002866:	6013      	str	r3, [r2, #0]

	/* Disable all clock interrupts */
	RCC->CIR = 0x00000000UL;
 8002868:	4b03      	ldr	r3, [pc, #12]	; (8002878 <SystemInit+0x54>)
 800286a:	2200      	movs	r2, #0
 800286c:	60da      	str	r2, [r3, #12]
}
 800286e:	bf00      	nop
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	e000ed00 	.word	0xe000ed00
 8002878:	40023800 	.word	0x40023800
 800287c:	24003010 	.word	0x24003010

08002880 <set_sysclk_to_100>:
* this is only tested on stm32f4 discovery board
*************************************************/
void set_sysclk_to_100(void)
{
	/* Enable HSE (CR: bit 16) */
	RCC->CR |= (1U << 16);
 8002880:	4b2a      	ldr	r3, [pc, #168]	; (800292c <set_sysclk_to_100+0xac>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a29      	ldr	r2, [pc, #164]	; (800292c <set_sysclk_to_100+0xac>)
 8002886:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800288a:	6013      	str	r3, [r2, #0]
	/* Wait till HSE is ready (CR: bit 17) */
	while(!(RCC->CR & (1 << 17)));
 800288c:	bf00      	nop
 800288e:	4b27      	ldr	r3, [pc, #156]	; (800292c <set_sysclk_to_100+0xac>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d0f9      	beq.n	800288e <set_sysclk_to_100+0xe>

	/* Enable power interface clock (APB1ENR:bit 28) */
	RCC->APB1ENR |= (1 << 28);
 800289a:	4b24      	ldr	r3, [pc, #144]	; (800292c <set_sysclk_to_100+0xac>)
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	4a23      	ldr	r2, [pc, #140]	; (800292c <set_sysclk_to_100+0xac>)
 80028a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028a4:	6413      	str	r3, [r2, #64]	; 0x40

	/* set voltage scale to 1 for max frequency (PWR_CR:bit 14)
	 * (0b0) scale 2 for fCLK <= 144 Mhz
	 * (0b1) scale 1 for 144 Mhz < fCLK <= 168 Mhz
	 */
	PWR->CR |= (1 << 14);
 80028a6:	4b22      	ldr	r3, [pc, #136]	; (8002930 <set_sysclk_to_100+0xb0>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a21      	ldr	r2, [pc, #132]	; (8002930 <set_sysclk_to_100+0xb0>)
 80028ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028b0:	6013      	str	r3, [r2, #0]

	/* set AHB prescaler to /1 (CFGR:bits 7:4) */
	RCC->CFGR |= (0 << 4);
 80028b2:	4b1e      	ldr	r3, [pc, #120]	; (800292c <set_sysclk_to_100+0xac>)
 80028b4:	4a1d      	ldr	r2, [pc, #116]	; (800292c <set_sysclk_to_100+0xac>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	6093      	str	r3, [r2, #8]
	/* set APB low speed prescaler to /4 (APB1) (CFGR:bits 12:10) */
	RCC->CFGR |= (5 << 10);
 80028ba:	4b1c      	ldr	r3, [pc, #112]	; (800292c <set_sysclk_to_100+0xac>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	4a1b      	ldr	r2, [pc, #108]	; (800292c <set_sysclk_to_100+0xac>)
 80028c0:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80028c4:	6093      	str	r3, [r2, #8]
	/* set APB high speed prescaler to /2 (APB2) (CFGR:bits 15:13) */
	RCC->CFGR |= (4 << 13);
 80028c6:	4b19      	ldr	r3, [pc, #100]	; (800292c <set_sysclk_to_100+0xac>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	4a18      	ldr	r2, [pc, #96]	; (800292c <set_sysclk_to_100+0xac>)
 80028cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028d0:	6093      	str	r3, [r2, #8]

	/* Set M, N, P and Q PLL dividers
	 * PLLCFGR: bits 5:0 (M), 14:6 (N), 17:16 (P), 27:24 (Q)
	 * Set PLL source to HSE, PLLCFGR: bit 22, 1:HSE, 0:HSI
	 */
	RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80028d2:	4b16      	ldr	r3, [pc, #88]	; (800292c <set_sysclk_to_100+0xac>)
 80028d4:	4a17      	ldr	r2, [pc, #92]	; (8002934 <set_sysclk_to_100+0xb4>)
 80028d6:	605a      	str	r2, [r3, #4]
	               (PLL_Q << 24) | (1 << 22);
	/* Enable the main PLL (CR: bit 24) */
	RCC->CR |= (1 << 24);
 80028d8:	4b14      	ldr	r3, [pc, #80]	; (800292c <set_sysclk_to_100+0xac>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a13      	ldr	r2, [pc, #76]	; (800292c <set_sysclk_to_100+0xac>)
 80028de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028e2:	6013      	str	r3, [r2, #0]
	/* Wait till the main PLL is ready (CR: bit 25) */
	while(!(RCC->CR & (1 << 25)));
 80028e4:	bf00      	nop
 80028e6:	4b11      	ldr	r3, [pc, #68]	; (800292c <set_sysclk_to_100+0xac>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f9      	beq.n	80028e6 <set_sysclk_to_100+0x66>
	 * instruction cache enable (ACR:bit 9)
	 * data cache enable (ACR:bit 10)
	 * set latency to 5 wait states (ARC:bits 2:0)
	 *   see Table 10 on page 80 in RM0090
	 */
	FLASH->ACR = (1 << 8) | (1 << 9) | (1 << 10 ) | (5 << 0);
 80028f2:	4b11      	ldr	r3, [pc, #68]	; (8002938 <set_sysclk_to_100+0xb8>)
 80028f4:	f240 7205 	movw	r2, #1797	; 0x705
 80028f8:	601a      	str	r2, [r3, #0]
	/* Select the main PLL as system clock source, (CFGR:bits 1:0)
	 * 0b00 - HSI
	 * 0b01 - HSE
	 * 0b10 - PLL
	 */
	RCC->CFGR &= ~(3U << 0);
 80028fa:	4b0c      	ldr	r3, [pc, #48]	; (800292c <set_sysclk_to_100+0xac>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	4a0b      	ldr	r2, [pc, #44]	; (800292c <set_sysclk_to_100+0xac>)
 8002900:	f023 0303 	bic.w	r3, r3, #3
 8002904:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (2 << 0);
 8002906:	4b09      	ldr	r3, [pc, #36]	; (800292c <set_sysclk_to_100+0xac>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	4a08      	ldr	r2, [pc, #32]	; (800292c <set_sysclk_to_100+0xac>)
 800290c:	f043 0302 	orr.w	r3, r3, #2
 8002910:	6093      	str	r3, [r2, #8]
	/* Wait till the main PLL is used as system clock source (CFGR:bits 3:2) */
	while (!(RCC->CFGR & (2U << 2)));
 8002912:	bf00      	nop
 8002914:	4b05      	ldr	r3, [pc, #20]	; (800292c <set_sysclk_to_100+0xac>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f003 0308 	and.w	r3, r3, #8
 800291c:	2b00      	cmp	r3, #0
 800291e:	d0f9      	beq.n	8002914 <set_sysclk_to_100+0x94>

	// update SystemCoreClock variable
	SystemCoreClock = 100000000;
 8002920:	4b06      	ldr	r3, [pc, #24]	; (800293c <set_sysclk_to_100+0xbc>)
 8002922:	4a07      	ldr	r2, [pc, #28]	; (8002940 <set_sysclk_to_100+0xc0>)
 8002924:	601a      	str	r2, [r3, #0]
}
 8002926:	bf00      	nop
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	40023800 	.word	0x40023800
 8002930:	40007000 	.word	0x40007000
 8002934:	08416008 	.word	0x08416008
 8002938:	40023c00 	.word	0x40023c00
 800293c:	20000060 	.word	0x20000060
 8002940:	05f5e100 	.word	0x05f5e100

08002944 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002944:	f8df d034 	ldr.w	sp, [pc, #52]	; 800297c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002948:	480d      	ldr	r0, [pc, #52]	; (8002980 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800294a:	490e      	ldr	r1, [pc, #56]	; (8002984 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800294c:	4a0e      	ldr	r2, [pc, #56]	; (8002988 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800294e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002950:	e002      	b.n	8002958 <LoopCopyDataInit>

08002952 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002952:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002954:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002956:	3304      	adds	r3, #4

08002958 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002958:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800295a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800295c:	d3f9      	bcc.n	8002952 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800295e:	4a0b      	ldr	r2, [pc, #44]	; (800298c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002960:	4c0b      	ldr	r4, [pc, #44]	; (8002990 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002962:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002964:	e001      	b.n	800296a <LoopFillZerobss>

08002966 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002966:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002968:	3204      	adds	r2, #4

0800296a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800296a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800296c:	d3fb      	bcc.n	8002966 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800296e:	f7ff ff59 	bl	8002824 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002972:	f000 f847 	bl	8002a04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002976:	f7fe f89f 	bl	8000ab8 <main>
  bx  lr    
 800297a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800297c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002980:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002984:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8002988:	08005994 	.word	0x08005994
  ldr r2, =_sbss
 800298c:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8002990:	20000d2c 	.word	0x20000d2c

08002994 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002994:	e7fe      	b.n	8002994 <ADC_IRQHandler>
	...

08002998 <__assert_func>:
 8002998:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800299a:	4614      	mov	r4, r2
 800299c:	461a      	mov	r2, r3
 800299e:	4b09      	ldr	r3, [pc, #36]	; (80029c4 <__assert_func+0x2c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4605      	mov	r5, r0
 80029a4:	68d8      	ldr	r0, [r3, #12]
 80029a6:	b14c      	cbz	r4, 80029bc <__assert_func+0x24>
 80029a8:	4b07      	ldr	r3, [pc, #28]	; (80029c8 <__assert_func+0x30>)
 80029aa:	9100      	str	r1, [sp, #0]
 80029ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80029b0:	4906      	ldr	r1, [pc, #24]	; (80029cc <__assert_func+0x34>)
 80029b2:	462b      	mov	r3, r5
 80029b4:	f000 f814 	bl	80029e0 <fiprintf>
 80029b8:	f000 fdbe 	bl	8003538 <abort>
 80029bc:	4b04      	ldr	r3, [pc, #16]	; (80029d0 <__assert_func+0x38>)
 80029be:	461c      	mov	r4, r3
 80029c0:	e7f3      	b.n	80029aa <__assert_func+0x12>
 80029c2:	bf00      	nop
 80029c4:	20000064 	.word	0x20000064
 80029c8:	08005102 	.word	0x08005102
 80029cc:	0800510f 	.word	0x0800510f
 80029d0:	0800513d 	.word	0x0800513d

080029d4 <__errno>:
 80029d4:	4b01      	ldr	r3, [pc, #4]	; (80029dc <__errno+0x8>)
 80029d6:	6818      	ldr	r0, [r3, #0]
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	20000064 	.word	0x20000064

080029e0 <fiprintf>:
 80029e0:	b40e      	push	{r1, r2, r3}
 80029e2:	b503      	push	{r0, r1, lr}
 80029e4:	4601      	mov	r1, r0
 80029e6:	ab03      	add	r3, sp, #12
 80029e8:	4805      	ldr	r0, [pc, #20]	; (8002a00 <fiprintf+0x20>)
 80029ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80029ee:	6800      	ldr	r0, [r0, #0]
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	f000 f8ff 	bl	8002bf4 <_vfiprintf_r>
 80029f6:	b002      	add	sp, #8
 80029f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80029fc:	b003      	add	sp, #12
 80029fe:	4770      	bx	lr
 8002a00:	20000064 	.word	0x20000064

08002a04 <__libc_init_array>:
 8002a04:	b570      	push	{r4, r5, r6, lr}
 8002a06:	4d0d      	ldr	r5, [pc, #52]	; (8002a3c <__libc_init_array+0x38>)
 8002a08:	4c0d      	ldr	r4, [pc, #52]	; (8002a40 <__libc_init_array+0x3c>)
 8002a0a:	1b64      	subs	r4, r4, r5
 8002a0c:	10a4      	asrs	r4, r4, #2
 8002a0e:	2600      	movs	r6, #0
 8002a10:	42a6      	cmp	r6, r4
 8002a12:	d109      	bne.n	8002a28 <__libc_init_array+0x24>
 8002a14:	4d0b      	ldr	r5, [pc, #44]	; (8002a44 <__libc_init_array+0x40>)
 8002a16:	4c0c      	ldr	r4, [pc, #48]	; (8002a48 <__libc_init_array+0x44>)
 8002a18:	f002 f8be 	bl	8004b98 <_init>
 8002a1c:	1b64      	subs	r4, r4, r5
 8002a1e:	10a4      	asrs	r4, r4, #2
 8002a20:	2600      	movs	r6, #0
 8002a22:	42a6      	cmp	r6, r4
 8002a24:	d105      	bne.n	8002a32 <__libc_init_array+0x2e>
 8002a26:	bd70      	pop	{r4, r5, r6, pc}
 8002a28:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a2c:	4798      	blx	r3
 8002a2e:	3601      	adds	r6, #1
 8002a30:	e7ee      	b.n	8002a10 <__libc_init_array+0xc>
 8002a32:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a36:	4798      	blx	r3
 8002a38:	3601      	adds	r6, #1
 8002a3a:	e7f2      	b.n	8002a22 <__libc_init_array+0x1e>
 8002a3c:	0800598c 	.word	0x0800598c
 8002a40:	0800598c 	.word	0x0800598c
 8002a44:	0800598c 	.word	0x0800598c
 8002a48:	08005990 	.word	0x08005990

08002a4c <memcpy>:
 8002a4c:	440a      	add	r2, r1
 8002a4e:	4291      	cmp	r1, r2
 8002a50:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002a54:	d100      	bne.n	8002a58 <memcpy+0xc>
 8002a56:	4770      	bx	lr
 8002a58:	b510      	push	{r4, lr}
 8002a5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a62:	4291      	cmp	r1, r2
 8002a64:	d1f9      	bne.n	8002a5a <memcpy+0xe>
 8002a66:	bd10      	pop	{r4, pc}

08002a68 <memset>:
 8002a68:	4402      	add	r2, r0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d100      	bne.n	8002a72 <memset+0xa>
 8002a70:	4770      	bx	lr
 8002a72:	f803 1b01 	strb.w	r1, [r3], #1
 8002a76:	e7f9      	b.n	8002a6c <memset+0x4>

08002a78 <sbrk_aligned>:
 8002a78:	b570      	push	{r4, r5, r6, lr}
 8002a7a:	4e0e      	ldr	r6, [pc, #56]	; (8002ab4 <sbrk_aligned+0x3c>)
 8002a7c:	460c      	mov	r4, r1
 8002a7e:	6831      	ldr	r1, [r6, #0]
 8002a80:	4605      	mov	r5, r0
 8002a82:	b911      	cbnz	r1, 8002a8a <sbrk_aligned+0x12>
 8002a84:	f000 f9e4 	bl	8002e50 <_sbrk_r>
 8002a88:	6030      	str	r0, [r6, #0]
 8002a8a:	4621      	mov	r1, r4
 8002a8c:	4628      	mov	r0, r5
 8002a8e:	f000 f9df 	bl	8002e50 <_sbrk_r>
 8002a92:	1c43      	adds	r3, r0, #1
 8002a94:	d00a      	beq.n	8002aac <sbrk_aligned+0x34>
 8002a96:	1cc4      	adds	r4, r0, #3
 8002a98:	f024 0403 	bic.w	r4, r4, #3
 8002a9c:	42a0      	cmp	r0, r4
 8002a9e:	d007      	beq.n	8002ab0 <sbrk_aligned+0x38>
 8002aa0:	1a21      	subs	r1, r4, r0
 8002aa2:	4628      	mov	r0, r5
 8002aa4:	f000 f9d4 	bl	8002e50 <_sbrk_r>
 8002aa8:	3001      	adds	r0, #1
 8002aaa:	d101      	bne.n	8002ab0 <sbrk_aligned+0x38>
 8002aac:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002ab0:	4620      	mov	r0, r4
 8002ab2:	bd70      	pop	{r4, r5, r6, pc}
 8002ab4:	20000d1c 	.word	0x20000d1c

08002ab8 <_malloc_r>:
 8002ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002abc:	1ccd      	adds	r5, r1, #3
 8002abe:	f025 0503 	bic.w	r5, r5, #3
 8002ac2:	3508      	adds	r5, #8
 8002ac4:	2d0c      	cmp	r5, #12
 8002ac6:	bf38      	it	cc
 8002ac8:	250c      	movcc	r5, #12
 8002aca:	2d00      	cmp	r5, #0
 8002acc:	4607      	mov	r7, r0
 8002ace:	db01      	blt.n	8002ad4 <_malloc_r+0x1c>
 8002ad0:	42a9      	cmp	r1, r5
 8002ad2:	d905      	bls.n	8002ae0 <_malloc_r+0x28>
 8002ad4:	230c      	movs	r3, #12
 8002ad6:	603b      	str	r3, [r7, #0]
 8002ad8:	2600      	movs	r6, #0
 8002ada:	4630      	mov	r0, r6
 8002adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ae0:	4e2e      	ldr	r6, [pc, #184]	; (8002b9c <_malloc_r+0xe4>)
 8002ae2:	f000 ff8d 	bl	8003a00 <__malloc_lock>
 8002ae6:	6833      	ldr	r3, [r6, #0]
 8002ae8:	461c      	mov	r4, r3
 8002aea:	bb34      	cbnz	r4, 8002b3a <_malloc_r+0x82>
 8002aec:	4629      	mov	r1, r5
 8002aee:	4638      	mov	r0, r7
 8002af0:	f7ff ffc2 	bl	8002a78 <sbrk_aligned>
 8002af4:	1c43      	adds	r3, r0, #1
 8002af6:	4604      	mov	r4, r0
 8002af8:	d14d      	bne.n	8002b96 <_malloc_r+0xde>
 8002afa:	6834      	ldr	r4, [r6, #0]
 8002afc:	4626      	mov	r6, r4
 8002afe:	2e00      	cmp	r6, #0
 8002b00:	d140      	bne.n	8002b84 <_malloc_r+0xcc>
 8002b02:	6823      	ldr	r3, [r4, #0]
 8002b04:	4631      	mov	r1, r6
 8002b06:	4638      	mov	r0, r7
 8002b08:	eb04 0803 	add.w	r8, r4, r3
 8002b0c:	f000 f9a0 	bl	8002e50 <_sbrk_r>
 8002b10:	4580      	cmp	r8, r0
 8002b12:	d13a      	bne.n	8002b8a <_malloc_r+0xd2>
 8002b14:	6823      	ldr	r3, [r4, #0]
 8002b16:	3503      	adds	r5, #3
 8002b18:	1aed      	subs	r5, r5, r3
 8002b1a:	f025 0503 	bic.w	r5, r5, #3
 8002b1e:	3508      	adds	r5, #8
 8002b20:	2d0c      	cmp	r5, #12
 8002b22:	bf38      	it	cc
 8002b24:	250c      	movcc	r5, #12
 8002b26:	4629      	mov	r1, r5
 8002b28:	4638      	mov	r0, r7
 8002b2a:	f7ff ffa5 	bl	8002a78 <sbrk_aligned>
 8002b2e:	3001      	adds	r0, #1
 8002b30:	d02b      	beq.n	8002b8a <_malloc_r+0xd2>
 8002b32:	6823      	ldr	r3, [r4, #0]
 8002b34:	442b      	add	r3, r5
 8002b36:	6023      	str	r3, [r4, #0]
 8002b38:	e00e      	b.n	8002b58 <_malloc_r+0xa0>
 8002b3a:	6822      	ldr	r2, [r4, #0]
 8002b3c:	1b52      	subs	r2, r2, r5
 8002b3e:	d41e      	bmi.n	8002b7e <_malloc_r+0xc6>
 8002b40:	2a0b      	cmp	r2, #11
 8002b42:	d916      	bls.n	8002b72 <_malloc_r+0xba>
 8002b44:	1961      	adds	r1, r4, r5
 8002b46:	42a3      	cmp	r3, r4
 8002b48:	6025      	str	r5, [r4, #0]
 8002b4a:	bf18      	it	ne
 8002b4c:	6059      	strne	r1, [r3, #4]
 8002b4e:	6863      	ldr	r3, [r4, #4]
 8002b50:	bf08      	it	eq
 8002b52:	6031      	streq	r1, [r6, #0]
 8002b54:	5162      	str	r2, [r4, r5]
 8002b56:	604b      	str	r3, [r1, #4]
 8002b58:	4638      	mov	r0, r7
 8002b5a:	f104 060b 	add.w	r6, r4, #11
 8002b5e:	f000 ff55 	bl	8003a0c <__malloc_unlock>
 8002b62:	f026 0607 	bic.w	r6, r6, #7
 8002b66:	1d23      	adds	r3, r4, #4
 8002b68:	1af2      	subs	r2, r6, r3
 8002b6a:	d0b6      	beq.n	8002ada <_malloc_r+0x22>
 8002b6c:	1b9b      	subs	r3, r3, r6
 8002b6e:	50a3      	str	r3, [r4, r2]
 8002b70:	e7b3      	b.n	8002ada <_malloc_r+0x22>
 8002b72:	6862      	ldr	r2, [r4, #4]
 8002b74:	42a3      	cmp	r3, r4
 8002b76:	bf0c      	ite	eq
 8002b78:	6032      	streq	r2, [r6, #0]
 8002b7a:	605a      	strne	r2, [r3, #4]
 8002b7c:	e7ec      	b.n	8002b58 <_malloc_r+0xa0>
 8002b7e:	4623      	mov	r3, r4
 8002b80:	6864      	ldr	r4, [r4, #4]
 8002b82:	e7b2      	b.n	8002aea <_malloc_r+0x32>
 8002b84:	4634      	mov	r4, r6
 8002b86:	6876      	ldr	r6, [r6, #4]
 8002b88:	e7b9      	b.n	8002afe <_malloc_r+0x46>
 8002b8a:	230c      	movs	r3, #12
 8002b8c:	603b      	str	r3, [r7, #0]
 8002b8e:	4638      	mov	r0, r7
 8002b90:	f000 ff3c 	bl	8003a0c <__malloc_unlock>
 8002b94:	e7a1      	b.n	8002ada <_malloc_r+0x22>
 8002b96:	6025      	str	r5, [r4, #0]
 8002b98:	e7de      	b.n	8002b58 <_malloc_r+0xa0>
 8002b9a:	bf00      	nop
 8002b9c:	20000d18 	.word	0x20000d18

08002ba0 <__sfputc_r>:
 8002ba0:	6893      	ldr	r3, [r2, #8]
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	b410      	push	{r4}
 8002ba8:	6093      	str	r3, [r2, #8]
 8002baa:	da08      	bge.n	8002bbe <__sfputc_r+0x1e>
 8002bac:	6994      	ldr	r4, [r2, #24]
 8002bae:	42a3      	cmp	r3, r4
 8002bb0:	db01      	blt.n	8002bb6 <__sfputc_r+0x16>
 8002bb2:	290a      	cmp	r1, #10
 8002bb4:	d103      	bne.n	8002bbe <__sfputc_r+0x1e>
 8002bb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002bba:	f000 bbeb 	b.w	8003394 <__swbuf_r>
 8002bbe:	6813      	ldr	r3, [r2, #0]
 8002bc0:	1c58      	adds	r0, r3, #1
 8002bc2:	6010      	str	r0, [r2, #0]
 8002bc4:	7019      	strb	r1, [r3, #0]
 8002bc6:	4608      	mov	r0, r1
 8002bc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002bcc:	4770      	bx	lr

08002bce <__sfputs_r>:
 8002bce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bd0:	4606      	mov	r6, r0
 8002bd2:	460f      	mov	r7, r1
 8002bd4:	4614      	mov	r4, r2
 8002bd6:	18d5      	adds	r5, r2, r3
 8002bd8:	42ac      	cmp	r4, r5
 8002bda:	d101      	bne.n	8002be0 <__sfputs_r+0x12>
 8002bdc:	2000      	movs	r0, #0
 8002bde:	e007      	b.n	8002bf0 <__sfputs_r+0x22>
 8002be0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002be4:	463a      	mov	r2, r7
 8002be6:	4630      	mov	r0, r6
 8002be8:	f7ff ffda 	bl	8002ba0 <__sfputc_r>
 8002bec:	1c43      	adds	r3, r0, #1
 8002bee:	d1f3      	bne.n	8002bd8 <__sfputs_r+0xa>
 8002bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002bf4 <_vfiprintf_r>:
 8002bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bf8:	460d      	mov	r5, r1
 8002bfa:	b09d      	sub	sp, #116	; 0x74
 8002bfc:	4614      	mov	r4, r2
 8002bfe:	4698      	mov	r8, r3
 8002c00:	4606      	mov	r6, r0
 8002c02:	b118      	cbz	r0, 8002c0c <_vfiprintf_r+0x18>
 8002c04:	6983      	ldr	r3, [r0, #24]
 8002c06:	b90b      	cbnz	r3, 8002c0c <_vfiprintf_r+0x18>
 8002c08:	f000 fdc8 	bl	800379c <__sinit>
 8002c0c:	4b88      	ldr	r3, [pc, #544]	; (8002e30 <_vfiprintf_r+0x23c>)
 8002c0e:	429d      	cmp	r5, r3
 8002c10:	d11b      	bne.n	8002c4a <_vfiprintf_r+0x56>
 8002c12:	6875      	ldr	r5, [r6, #4]
 8002c14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c16:	07d9      	lsls	r1, r3, #31
 8002c18:	d405      	bmi.n	8002c26 <_vfiprintf_r+0x32>
 8002c1a:	89ab      	ldrh	r3, [r5, #12]
 8002c1c:	059a      	lsls	r2, r3, #22
 8002c1e:	d402      	bmi.n	8002c26 <_vfiprintf_r+0x32>
 8002c20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c22:	f000 fe59 	bl	80038d8 <__retarget_lock_acquire_recursive>
 8002c26:	89ab      	ldrh	r3, [r5, #12]
 8002c28:	071b      	lsls	r3, r3, #28
 8002c2a:	d501      	bpl.n	8002c30 <_vfiprintf_r+0x3c>
 8002c2c:	692b      	ldr	r3, [r5, #16]
 8002c2e:	b9eb      	cbnz	r3, 8002c6c <_vfiprintf_r+0x78>
 8002c30:	4629      	mov	r1, r5
 8002c32:	4630      	mov	r0, r6
 8002c34:	f000 fc12 	bl	800345c <__swsetup_r>
 8002c38:	b1c0      	cbz	r0, 8002c6c <_vfiprintf_r+0x78>
 8002c3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c3c:	07dc      	lsls	r4, r3, #31
 8002c3e:	d50e      	bpl.n	8002c5e <_vfiprintf_r+0x6a>
 8002c40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c44:	b01d      	add	sp, #116	; 0x74
 8002c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c4a:	4b7a      	ldr	r3, [pc, #488]	; (8002e34 <_vfiprintf_r+0x240>)
 8002c4c:	429d      	cmp	r5, r3
 8002c4e:	d101      	bne.n	8002c54 <_vfiprintf_r+0x60>
 8002c50:	68b5      	ldr	r5, [r6, #8]
 8002c52:	e7df      	b.n	8002c14 <_vfiprintf_r+0x20>
 8002c54:	4b78      	ldr	r3, [pc, #480]	; (8002e38 <_vfiprintf_r+0x244>)
 8002c56:	429d      	cmp	r5, r3
 8002c58:	bf08      	it	eq
 8002c5a:	68f5      	ldreq	r5, [r6, #12]
 8002c5c:	e7da      	b.n	8002c14 <_vfiprintf_r+0x20>
 8002c5e:	89ab      	ldrh	r3, [r5, #12]
 8002c60:	0598      	lsls	r0, r3, #22
 8002c62:	d4ed      	bmi.n	8002c40 <_vfiprintf_r+0x4c>
 8002c64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c66:	f000 fe38 	bl	80038da <__retarget_lock_release_recursive>
 8002c6a:	e7e9      	b.n	8002c40 <_vfiprintf_r+0x4c>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	9309      	str	r3, [sp, #36]	; 0x24
 8002c70:	2320      	movs	r3, #32
 8002c72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c76:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c7a:	2330      	movs	r3, #48	; 0x30
 8002c7c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002e3c <_vfiprintf_r+0x248>
 8002c80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c84:	f04f 0901 	mov.w	r9, #1
 8002c88:	4623      	mov	r3, r4
 8002c8a:	469a      	mov	sl, r3
 8002c8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c90:	b10a      	cbz	r2, 8002c96 <_vfiprintf_r+0xa2>
 8002c92:	2a25      	cmp	r2, #37	; 0x25
 8002c94:	d1f9      	bne.n	8002c8a <_vfiprintf_r+0x96>
 8002c96:	ebba 0b04 	subs.w	fp, sl, r4
 8002c9a:	d00b      	beq.n	8002cb4 <_vfiprintf_r+0xc0>
 8002c9c:	465b      	mov	r3, fp
 8002c9e:	4622      	mov	r2, r4
 8002ca0:	4629      	mov	r1, r5
 8002ca2:	4630      	mov	r0, r6
 8002ca4:	f7ff ff93 	bl	8002bce <__sfputs_r>
 8002ca8:	3001      	adds	r0, #1
 8002caa:	f000 80a9 	beq.w	8002e00 <_vfiprintf_r+0x20c>
 8002cae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002cb0:	445a      	add	r2, fp
 8002cb2:	9209      	str	r2, [sp, #36]	; 0x24
 8002cb4:	f89a 3000 	ldrb.w	r3, [sl]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 80a1 	beq.w	8002e00 <_vfiprintf_r+0x20c>
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002cc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cc8:	f10a 0a01 	add.w	sl, sl, #1
 8002ccc:	9304      	str	r3, [sp, #16]
 8002cce:	9307      	str	r3, [sp, #28]
 8002cd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002cd4:	931a      	str	r3, [sp, #104]	; 0x68
 8002cd6:	4654      	mov	r4, sl
 8002cd8:	2205      	movs	r2, #5
 8002cda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cde:	4857      	ldr	r0, [pc, #348]	; (8002e3c <_vfiprintf_r+0x248>)
 8002ce0:	f7fd fa66 	bl	80001b0 <memchr>
 8002ce4:	9a04      	ldr	r2, [sp, #16]
 8002ce6:	b9d8      	cbnz	r0, 8002d20 <_vfiprintf_r+0x12c>
 8002ce8:	06d1      	lsls	r1, r2, #27
 8002cea:	bf44      	itt	mi
 8002cec:	2320      	movmi	r3, #32
 8002cee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cf2:	0713      	lsls	r3, r2, #28
 8002cf4:	bf44      	itt	mi
 8002cf6:	232b      	movmi	r3, #43	; 0x2b
 8002cf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8002d00:	2b2a      	cmp	r3, #42	; 0x2a
 8002d02:	d015      	beq.n	8002d30 <_vfiprintf_r+0x13c>
 8002d04:	9a07      	ldr	r2, [sp, #28]
 8002d06:	4654      	mov	r4, sl
 8002d08:	2000      	movs	r0, #0
 8002d0a:	f04f 0c0a 	mov.w	ip, #10
 8002d0e:	4621      	mov	r1, r4
 8002d10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d14:	3b30      	subs	r3, #48	; 0x30
 8002d16:	2b09      	cmp	r3, #9
 8002d18:	d94d      	bls.n	8002db6 <_vfiprintf_r+0x1c2>
 8002d1a:	b1b0      	cbz	r0, 8002d4a <_vfiprintf_r+0x156>
 8002d1c:	9207      	str	r2, [sp, #28]
 8002d1e:	e014      	b.n	8002d4a <_vfiprintf_r+0x156>
 8002d20:	eba0 0308 	sub.w	r3, r0, r8
 8002d24:	fa09 f303 	lsl.w	r3, r9, r3
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	9304      	str	r3, [sp, #16]
 8002d2c:	46a2      	mov	sl, r4
 8002d2e:	e7d2      	b.n	8002cd6 <_vfiprintf_r+0xe2>
 8002d30:	9b03      	ldr	r3, [sp, #12]
 8002d32:	1d19      	adds	r1, r3, #4
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	9103      	str	r1, [sp, #12]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	bfbb      	ittet	lt
 8002d3c:	425b      	neglt	r3, r3
 8002d3e:	f042 0202 	orrlt.w	r2, r2, #2
 8002d42:	9307      	strge	r3, [sp, #28]
 8002d44:	9307      	strlt	r3, [sp, #28]
 8002d46:	bfb8      	it	lt
 8002d48:	9204      	strlt	r2, [sp, #16]
 8002d4a:	7823      	ldrb	r3, [r4, #0]
 8002d4c:	2b2e      	cmp	r3, #46	; 0x2e
 8002d4e:	d10c      	bne.n	8002d6a <_vfiprintf_r+0x176>
 8002d50:	7863      	ldrb	r3, [r4, #1]
 8002d52:	2b2a      	cmp	r3, #42	; 0x2a
 8002d54:	d134      	bne.n	8002dc0 <_vfiprintf_r+0x1cc>
 8002d56:	9b03      	ldr	r3, [sp, #12]
 8002d58:	1d1a      	adds	r2, r3, #4
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	9203      	str	r2, [sp, #12]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	bfb8      	it	lt
 8002d62:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002d66:	3402      	adds	r4, #2
 8002d68:	9305      	str	r3, [sp, #20]
 8002d6a:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8002e4c <_vfiprintf_r+0x258>
 8002d6e:	7821      	ldrb	r1, [r4, #0]
 8002d70:	2203      	movs	r2, #3
 8002d72:	4650      	mov	r0, sl
 8002d74:	f7fd fa1c 	bl	80001b0 <memchr>
 8002d78:	b138      	cbz	r0, 8002d8a <_vfiprintf_r+0x196>
 8002d7a:	9b04      	ldr	r3, [sp, #16]
 8002d7c:	eba0 000a 	sub.w	r0, r0, sl
 8002d80:	2240      	movs	r2, #64	; 0x40
 8002d82:	4082      	lsls	r2, r0
 8002d84:	4313      	orrs	r3, r2
 8002d86:	3401      	adds	r4, #1
 8002d88:	9304      	str	r3, [sp, #16]
 8002d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d8e:	482c      	ldr	r0, [pc, #176]	; (8002e40 <_vfiprintf_r+0x24c>)
 8002d90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d94:	2206      	movs	r2, #6
 8002d96:	f7fd fa0b 	bl	80001b0 <memchr>
 8002d9a:	2800      	cmp	r0, #0
 8002d9c:	d03f      	beq.n	8002e1e <_vfiprintf_r+0x22a>
 8002d9e:	4b29      	ldr	r3, [pc, #164]	; (8002e44 <_vfiprintf_r+0x250>)
 8002da0:	bb1b      	cbnz	r3, 8002dea <_vfiprintf_r+0x1f6>
 8002da2:	9b03      	ldr	r3, [sp, #12]
 8002da4:	3307      	adds	r3, #7
 8002da6:	f023 0307 	bic.w	r3, r3, #7
 8002daa:	3308      	adds	r3, #8
 8002dac:	9303      	str	r3, [sp, #12]
 8002dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002db0:	443b      	add	r3, r7
 8002db2:	9309      	str	r3, [sp, #36]	; 0x24
 8002db4:	e768      	b.n	8002c88 <_vfiprintf_r+0x94>
 8002db6:	fb0c 3202 	mla	r2, ip, r2, r3
 8002dba:	460c      	mov	r4, r1
 8002dbc:	2001      	movs	r0, #1
 8002dbe:	e7a6      	b.n	8002d0e <_vfiprintf_r+0x11a>
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	3401      	adds	r4, #1
 8002dc4:	9305      	str	r3, [sp, #20]
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	f04f 0c0a 	mov.w	ip, #10
 8002dcc:	4620      	mov	r0, r4
 8002dce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002dd2:	3a30      	subs	r2, #48	; 0x30
 8002dd4:	2a09      	cmp	r2, #9
 8002dd6:	d903      	bls.n	8002de0 <_vfiprintf_r+0x1ec>
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0c6      	beq.n	8002d6a <_vfiprintf_r+0x176>
 8002ddc:	9105      	str	r1, [sp, #20]
 8002dde:	e7c4      	b.n	8002d6a <_vfiprintf_r+0x176>
 8002de0:	fb0c 2101 	mla	r1, ip, r1, r2
 8002de4:	4604      	mov	r4, r0
 8002de6:	2301      	movs	r3, #1
 8002de8:	e7f0      	b.n	8002dcc <_vfiprintf_r+0x1d8>
 8002dea:	ab03      	add	r3, sp, #12
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	462a      	mov	r2, r5
 8002df0:	4b15      	ldr	r3, [pc, #84]	; (8002e48 <_vfiprintf_r+0x254>)
 8002df2:	a904      	add	r1, sp, #16
 8002df4:	4630      	mov	r0, r6
 8002df6:	f3af 8000 	nop.w
 8002dfa:	4607      	mov	r7, r0
 8002dfc:	1c78      	adds	r0, r7, #1
 8002dfe:	d1d6      	bne.n	8002dae <_vfiprintf_r+0x1ba>
 8002e00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e02:	07d9      	lsls	r1, r3, #31
 8002e04:	d405      	bmi.n	8002e12 <_vfiprintf_r+0x21e>
 8002e06:	89ab      	ldrh	r3, [r5, #12]
 8002e08:	059a      	lsls	r2, r3, #22
 8002e0a:	d402      	bmi.n	8002e12 <_vfiprintf_r+0x21e>
 8002e0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e0e:	f000 fd64 	bl	80038da <__retarget_lock_release_recursive>
 8002e12:	89ab      	ldrh	r3, [r5, #12]
 8002e14:	065b      	lsls	r3, r3, #25
 8002e16:	f53f af13 	bmi.w	8002c40 <_vfiprintf_r+0x4c>
 8002e1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e1c:	e712      	b.n	8002c44 <_vfiprintf_r+0x50>
 8002e1e:	ab03      	add	r3, sp, #12
 8002e20:	9300      	str	r3, [sp, #0]
 8002e22:	462a      	mov	r2, r5
 8002e24:	4b08      	ldr	r3, [pc, #32]	; (8002e48 <_vfiprintf_r+0x254>)
 8002e26:	a904      	add	r1, sp, #16
 8002e28:	4630      	mov	r0, r6
 8002e2a:	f001 fa09 	bl	8004240 <_printf_i>
 8002e2e:	e7e4      	b.n	8002dfa <_vfiprintf_r+0x206>
 8002e30:	0800580c 	.word	0x0800580c
 8002e34:	0800582c 	.word	0x0800582c
 8002e38:	080057ec 	.word	0x080057ec
 8002e3c:	08005144 	.word	0x08005144
 8002e40:	0800514e 	.word	0x0800514e
 8002e44:	00000000 	.word	0x00000000
 8002e48:	08002bcf 	.word	0x08002bcf
 8002e4c:	0800514a 	.word	0x0800514a

08002e50 <_sbrk_r>:
 8002e50:	b538      	push	{r3, r4, r5, lr}
 8002e52:	4d06      	ldr	r5, [pc, #24]	; (8002e6c <_sbrk_r+0x1c>)
 8002e54:	2300      	movs	r3, #0
 8002e56:	4604      	mov	r4, r0
 8002e58:	4608      	mov	r0, r1
 8002e5a:	602b      	str	r3, [r5, #0]
 8002e5c:	f001 fe84 	bl	8004b68 <_sbrk>
 8002e60:	1c43      	adds	r3, r0, #1
 8002e62:	d102      	bne.n	8002e6a <_sbrk_r+0x1a>
 8002e64:	682b      	ldr	r3, [r5, #0]
 8002e66:	b103      	cbz	r3, 8002e6a <_sbrk_r+0x1a>
 8002e68:	6023      	str	r3, [r4, #0]
 8002e6a:	bd38      	pop	{r3, r4, r5, pc}
 8002e6c:	20000d24 	.word	0x20000d24

08002e70 <siprintf>:
 8002e70:	b40e      	push	{r1, r2, r3}
 8002e72:	b500      	push	{lr}
 8002e74:	b09c      	sub	sp, #112	; 0x70
 8002e76:	ab1d      	add	r3, sp, #116	; 0x74
 8002e78:	9002      	str	r0, [sp, #8]
 8002e7a:	9006      	str	r0, [sp, #24]
 8002e7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002e80:	4809      	ldr	r0, [pc, #36]	; (8002ea8 <siprintf+0x38>)
 8002e82:	9107      	str	r1, [sp, #28]
 8002e84:	9104      	str	r1, [sp, #16]
 8002e86:	4909      	ldr	r1, [pc, #36]	; (8002eac <siprintf+0x3c>)
 8002e88:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e8c:	9105      	str	r1, [sp, #20]
 8002e8e:	6800      	ldr	r0, [r0, #0]
 8002e90:	9301      	str	r3, [sp, #4]
 8002e92:	a902      	add	r1, sp, #8
 8002e94:	f000 fe96 	bl	8003bc4 <_svfiprintf_r>
 8002e98:	9b02      	ldr	r3, [sp, #8]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	701a      	strb	r2, [r3, #0]
 8002e9e:	b01c      	add	sp, #112	; 0x70
 8002ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8002ea4:	b003      	add	sp, #12
 8002ea6:	4770      	bx	lr
 8002ea8:	20000064 	.word	0x20000064
 8002eac:	ffff0208 	.word	0xffff0208

08002eb0 <siscanf>:
 8002eb0:	b40e      	push	{r1, r2, r3}
 8002eb2:	b510      	push	{r4, lr}
 8002eb4:	b09f      	sub	sp, #124	; 0x7c
 8002eb6:	ac21      	add	r4, sp, #132	; 0x84
 8002eb8:	f44f 7101 	mov.w	r1, #516	; 0x204
 8002ebc:	f854 2b04 	ldr.w	r2, [r4], #4
 8002ec0:	9201      	str	r2, [sp, #4]
 8002ec2:	f8ad 101c 	strh.w	r1, [sp, #28]
 8002ec6:	9004      	str	r0, [sp, #16]
 8002ec8:	9008      	str	r0, [sp, #32]
 8002eca:	f7fd f969 	bl	80001a0 <strlen>
 8002ece:	4b0c      	ldr	r3, [pc, #48]	; (8002f00 <siscanf+0x50>)
 8002ed0:	9005      	str	r0, [sp, #20]
 8002ed2:	9009      	str	r0, [sp, #36]	; 0x24
 8002ed4:	930d      	str	r3, [sp, #52]	; 0x34
 8002ed6:	480b      	ldr	r0, [pc, #44]	; (8002f04 <siscanf+0x54>)
 8002ed8:	9a01      	ldr	r2, [sp, #4]
 8002eda:	6800      	ldr	r0, [r0, #0]
 8002edc:	9403      	str	r4, [sp, #12]
 8002ede:	2300      	movs	r3, #0
 8002ee0:	9311      	str	r3, [sp, #68]	; 0x44
 8002ee2:	9316      	str	r3, [sp, #88]	; 0x58
 8002ee4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ee8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8002eec:	a904      	add	r1, sp, #16
 8002eee:	4623      	mov	r3, r4
 8002ef0:	f000 ffc0 	bl	8003e74 <__ssvfiscanf_r>
 8002ef4:	b01f      	add	sp, #124	; 0x7c
 8002ef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002efa:	b003      	add	sp, #12
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	08002f2b 	.word	0x08002f2b
 8002f04:	20000064 	.word	0x20000064

08002f08 <__sread>:
 8002f08:	b510      	push	{r4, lr}
 8002f0a:	460c      	mov	r4, r1
 8002f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f10:	f001 fc06 	bl	8004720 <_read_r>
 8002f14:	2800      	cmp	r0, #0
 8002f16:	bfab      	itete	ge
 8002f18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f1a:	89a3      	ldrhlt	r3, [r4, #12]
 8002f1c:	181b      	addge	r3, r3, r0
 8002f1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f22:	bfac      	ite	ge
 8002f24:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f26:	81a3      	strhlt	r3, [r4, #12]
 8002f28:	bd10      	pop	{r4, pc}

08002f2a <__seofread>:
 8002f2a:	2000      	movs	r0, #0
 8002f2c:	4770      	bx	lr

08002f2e <__swrite>:
 8002f2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f32:	461f      	mov	r7, r3
 8002f34:	898b      	ldrh	r3, [r1, #12]
 8002f36:	05db      	lsls	r3, r3, #23
 8002f38:	4605      	mov	r5, r0
 8002f3a:	460c      	mov	r4, r1
 8002f3c:	4616      	mov	r6, r2
 8002f3e:	d505      	bpl.n	8002f4c <__swrite+0x1e>
 8002f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f44:	2302      	movs	r3, #2
 8002f46:	2200      	movs	r2, #0
 8002f48:	f000 fcc8 	bl	80038dc <_lseek_r>
 8002f4c:	89a3      	ldrh	r3, [r4, #12]
 8002f4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f56:	81a3      	strh	r3, [r4, #12]
 8002f58:	4632      	mov	r2, r6
 8002f5a:	463b      	mov	r3, r7
 8002f5c:	4628      	mov	r0, r5
 8002f5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f62:	f000 ba69 	b.w	8003438 <_write_r>

08002f66 <__sseek>:
 8002f66:	b510      	push	{r4, lr}
 8002f68:	460c      	mov	r4, r1
 8002f6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f6e:	f000 fcb5 	bl	80038dc <_lseek_r>
 8002f72:	1c43      	adds	r3, r0, #1
 8002f74:	89a3      	ldrh	r3, [r4, #12]
 8002f76:	bf15      	itete	ne
 8002f78:	6560      	strne	r0, [r4, #84]	; 0x54
 8002f7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002f7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002f82:	81a3      	strheq	r3, [r4, #12]
 8002f84:	bf18      	it	ne
 8002f86:	81a3      	strhne	r3, [r4, #12]
 8002f88:	bd10      	pop	{r4, pc}

08002f8a <__sclose>:
 8002f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f8e:	f000 badb 	b.w	8003548 <_close_r>

08002f92 <strcat>:
 8002f92:	b510      	push	{r4, lr}
 8002f94:	4602      	mov	r2, r0
 8002f96:	7814      	ldrb	r4, [r2, #0]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	3201      	adds	r2, #1
 8002f9c:	2c00      	cmp	r4, #0
 8002f9e:	d1fa      	bne.n	8002f96 <strcat+0x4>
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002fa6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002faa:	2a00      	cmp	r2, #0
 8002fac:	d1f9      	bne.n	8002fa2 <strcat+0x10>
 8002fae:	bd10      	pop	{r4, pc}

08002fb0 <_strerror_r>:
 8002fb0:	b510      	push	{r4, lr}
 8002fb2:	4604      	mov	r4, r0
 8002fb4:	4608      	mov	r0, r1
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	288e      	cmp	r0, #142	; 0x8e
 8002fba:	f200 8130 	bhi.w	800321e <_strerror_r+0x26e>
 8002fbe:	e8df f010 	tbh	[pc, r0, lsl #1]
 8002fc2:	0139      	.short	0x0139
 8002fc4:	0092008f 	.word	0x0092008f
 8002fc8:	00960094 	.word	0x00960094
 8002fcc:	009a0098 	.word	0x009a0098
 8002fd0:	009e009c 	.word	0x009e009c
 8002fd4:	00a400a2 	.word	0x00a400a2
 8002fd8:	00aa00a8 	.word	0x00aa00a8
 8002fdc:	00ae00ac 	.word	0x00ae00ac
 8002fe0:	00b0012e 	.word	0x00b0012e
 8002fe4:	00b400b2 	.word	0x00b400b2
 8002fe8:	00b800b6 	.word	0x00b800b6
 8002fec:	00c000be 	.word	0x00c000be
 8002ff0:	00c800c6 	.word	0x00c800c6
 8002ff4:	00cc00ca 	.word	0x00cc00ca
 8002ff8:	00d200ce 	.word	0x00d200ce
 8002ffc:	00d800d6 	.word	0x00d800d6
 8003000:	00dc00da 	.word	0x00dc00da
 8003004:	00e000de 	.word	0x00e000de
 8003008:	00e400e2 	.word	0x00e400e2
 800300c:	012e012e 	.word	0x012e012e
 8003010:	012e012e 	.word	0x012e012e
 8003014:	012e012e 	.word	0x012e012e
 8003018:	012e012e 	.word	0x012e012e
 800301c:	00ec00e8 	.word	0x00ec00e8
 8003020:	012e012e 	.word	0x012e012e
 8003024:	012e012e 	.word	0x012e012e
 8003028:	012e012e 	.word	0x012e012e
 800302c:	012e012e 	.word	0x012e012e
 8003030:	012e012e 	.word	0x012e012e
 8003034:	012e012e 	.word	0x012e012e
 8003038:	00ee012e 	.word	0x00ee012e
 800303c:	00f00108 	.word	0x00f00108
 8003040:	012e00f2 	.word	0x012e00f2
 8003044:	012e012e 	.word	0x012e012e
 8003048:	012e00f4 	.word	0x012e00f4
 800304c:	012e012e 	.word	0x012e012e
 8003050:	012e00f6 	.word	0x012e00f6
 8003054:	00fa012e 	.word	0x00fa012e
 8003058:	012e012e 	.word	0x012e012e
 800305c:	012e00fc 	.word	0x012e00fc
 8003060:	012e012e 	.word	0x012e012e
 8003064:	012e012e 	.word	0x012e012e
 8003068:	012e012e 	.word	0x012e012e
 800306c:	012e012e 	.word	0x012e012e
 8003070:	00fe012e 	.word	0x00fe012e
 8003074:	0100012e 	.word	0x0100012e
 8003078:	01040102 	.word	0x01040102
 800307c:	012e012e 	.word	0x012e012e
 8003080:	012e0126 	.word	0x012e0126
 8003084:	012e012e 	.word	0x012e012e
 8003088:	012e012e 	.word	0x012e012e
 800308c:	012e012e 	.word	0x012e012e
 8003090:	0114012e 	.word	0x0114012e
 8003094:	010a0106 	.word	0x010a0106
 8003098:	010e010c 	.word	0x010e010c
 800309c:	012e0110 	.word	0x012e0110
 80030a0:	01160112 	.word	0x01160112
 80030a4:	00ea011a 	.word	0x00ea011a
 80030a8:	012c00c2 	.word	0x012c00c2
 80030ac:	00d000ba 	.word	0x00d000ba
 80030b0:	00a000bc 	.word	0x00a000bc
 80030b4:	012a00a6 	.word	0x012a00a6
 80030b8:	012e00f8 	.word	0x012e00f8
 80030bc:	00c40118 	.word	0x00c40118
 80030c0:	011c011e 	.word	0x011c011e
 80030c4:	012e012e 	.word	0x012e012e
 80030c8:	012e012e 	.word	0x012e012e
 80030cc:	00d4012e 	.word	0x00d4012e
 80030d0:	012e012e 	.word	0x012e012e
 80030d4:	00e6012e 	.word	0x00e6012e
 80030d8:	01200128 	.word	0x01200128
 80030dc:	01240122 	.word	0x01240122
 80030e0:	4b55      	ldr	r3, [pc, #340]	; (8003238 <_strerror_r+0x288>)
 80030e2:	4618      	mov	r0, r3
 80030e4:	bd10      	pop	{r4, pc}
 80030e6:	4b55      	ldr	r3, [pc, #340]	; (800323c <_strerror_r+0x28c>)
 80030e8:	e7fb      	b.n	80030e2 <_strerror_r+0x132>
 80030ea:	4b55      	ldr	r3, [pc, #340]	; (8003240 <_strerror_r+0x290>)
 80030ec:	e7f9      	b.n	80030e2 <_strerror_r+0x132>
 80030ee:	4b55      	ldr	r3, [pc, #340]	; (8003244 <_strerror_r+0x294>)
 80030f0:	e7f7      	b.n	80030e2 <_strerror_r+0x132>
 80030f2:	4b55      	ldr	r3, [pc, #340]	; (8003248 <_strerror_r+0x298>)
 80030f4:	e7f5      	b.n	80030e2 <_strerror_r+0x132>
 80030f6:	4b55      	ldr	r3, [pc, #340]	; (800324c <_strerror_r+0x29c>)
 80030f8:	e7f3      	b.n	80030e2 <_strerror_r+0x132>
 80030fa:	4b55      	ldr	r3, [pc, #340]	; (8003250 <_strerror_r+0x2a0>)
 80030fc:	e7f1      	b.n	80030e2 <_strerror_r+0x132>
 80030fe:	4b55      	ldr	r3, [pc, #340]	; (8003254 <_strerror_r+0x2a4>)
 8003100:	e7ef      	b.n	80030e2 <_strerror_r+0x132>
 8003102:	4b55      	ldr	r3, [pc, #340]	; (8003258 <_strerror_r+0x2a8>)
 8003104:	e7ed      	b.n	80030e2 <_strerror_r+0x132>
 8003106:	4b55      	ldr	r3, [pc, #340]	; (800325c <_strerror_r+0x2ac>)
 8003108:	e7eb      	b.n	80030e2 <_strerror_r+0x132>
 800310a:	4b55      	ldr	r3, [pc, #340]	; (8003260 <_strerror_r+0x2b0>)
 800310c:	e7e9      	b.n	80030e2 <_strerror_r+0x132>
 800310e:	4b55      	ldr	r3, [pc, #340]	; (8003264 <_strerror_r+0x2b4>)
 8003110:	e7e7      	b.n	80030e2 <_strerror_r+0x132>
 8003112:	4b55      	ldr	r3, [pc, #340]	; (8003268 <_strerror_r+0x2b8>)
 8003114:	e7e5      	b.n	80030e2 <_strerror_r+0x132>
 8003116:	4b55      	ldr	r3, [pc, #340]	; (800326c <_strerror_r+0x2bc>)
 8003118:	e7e3      	b.n	80030e2 <_strerror_r+0x132>
 800311a:	4b55      	ldr	r3, [pc, #340]	; (8003270 <_strerror_r+0x2c0>)
 800311c:	e7e1      	b.n	80030e2 <_strerror_r+0x132>
 800311e:	4b55      	ldr	r3, [pc, #340]	; (8003274 <_strerror_r+0x2c4>)
 8003120:	e7df      	b.n	80030e2 <_strerror_r+0x132>
 8003122:	4b55      	ldr	r3, [pc, #340]	; (8003278 <_strerror_r+0x2c8>)
 8003124:	e7dd      	b.n	80030e2 <_strerror_r+0x132>
 8003126:	4b55      	ldr	r3, [pc, #340]	; (800327c <_strerror_r+0x2cc>)
 8003128:	e7db      	b.n	80030e2 <_strerror_r+0x132>
 800312a:	4b55      	ldr	r3, [pc, #340]	; (8003280 <_strerror_r+0x2d0>)
 800312c:	e7d9      	b.n	80030e2 <_strerror_r+0x132>
 800312e:	4b55      	ldr	r3, [pc, #340]	; (8003284 <_strerror_r+0x2d4>)
 8003130:	e7d7      	b.n	80030e2 <_strerror_r+0x132>
 8003132:	4b55      	ldr	r3, [pc, #340]	; (8003288 <_strerror_r+0x2d8>)
 8003134:	e7d5      	b.n	80030e2 <_strerror_r+0x132>
 8003136:	4b55      	ldr	r3, [pc, #340]	; (800328c <_strerror_r+0x2dc>)
 8003138:	e7d3      	b.n	80030e2 <_strerror_r+0x132>
 800313a:	4b55      	ldr	r3, [pc, #340]	; (8003290 <_strerror_r+0x2e0>)
 800313c:	e7d1      	b.n	80030e2 <_strerror_r+0x132>
 800313e:	4b55      	ldr	r3, [pc, #340]	; (8003294 <_strerror_r+0x2e4>)
 8003140:	e7cf      	b.n	80030e2 <_strerror_r+0x132>
 8003142:	4b55      	ldr	r3, [pc, #340]	; (8003298 <_strerror_r+0x2e8>)
 8003144:	e7cd      	b.n	80030e2 <_strerror_r+0x132>
 8003146:	4b55      	ldr	r3, [pc, #340]	; (800329c <_strerror_r+0x2ec>)
 8003148:	e7cb      	b.n	80030e2 <_strerror_r+0x132>
 800314a:	4b55      	ldr	r3, [pc, #340]	; (80032a0 <_strerror_r+0x2f0>)
 800314c:	e7c9      	b.n	80030e2 <_strerror_r+0x132>
 800314e:	4b55      	ldr	r3, [pc, #340]	; (80032a4 <_strerror_r+0x2f4>)
 8003150:	e7c7      	b.n	80030e2 <_strerror_r+0x132>
 8003152:	4b55      	ldr	r3, [pc, #340]	; (80032a8 <_strerror_r+0x2f8>)
 8003154:	e7c5      	b.n	80030e2 <_strerror_r+0x132>
 8003156:	4b55      	ldr	r3, [pc, #340]	; (80032ac <_strerror_r+0x2fc>)
 8003158:	e7c3      	b.n	80030e2 <_strerror_r+0x132>
 800315a:	4b55      	ldr	r3, [pc, #340]	; (80032b0 <_strerror_r+0x300>)
 800315c:	e7c1      	b.n	80030e2 <_strerror_r+0x132>
 800315e:	4b55      	ldr	r3, [pc, #340]	; (80032b4 <_strerror_r+0x304>)
 8003160:	e7bf      	b.n	80030e2 <_strerror_r+0x132>
 8003162:	4b55      	ldr	r3, [pc, #340]	; (80032b8 <_strerror_r+0x308>)
 8003164:	e7bd      	b.n	80030e2 <_strerror_r+0x132>
 8003166:	4b55      	ldr	r3, [pc, #340]	; (80032bc <_strerror_r+0x30c>)
 8003168:	e7bb      	b.n	80030e2 <_strerror_r+0x132>
 800316a:	4b55      	ldr	r3, [pc, #340]	; (80032c0 <_strerror_r+0x310>)
 800316c:	e7b9      	b.n	80030e2 <_strerror_r+0x132>
 800316e:	4b55      	ldr	r3, [pc, #340]	; (80032c4 <_strerror_r+0x314>)
 8003170:	e7b7      	b.n	80030e2 <_strerror_r+0x132>
 8003172:	4b55      	ldr	r3, [pc, #340]	; (80032c8 <_strerror_r+0x318>)
 8003174:	e7b5      	b.n	80030e2 <_strerror_r+0x132>
 8003176:	4b55      	ldr	r3, [pc, #340]	; (80032cc <_strerror_r+0x31c>)
 8003178:	e7b3      	b.n	80030e2 <_strerror_r+0x132>
 800317a:	4b55      	ldr	r3, [pc, #340]	; (80032d0 <_strerror_r+0x320>)
 800317c:	e7b1      	b.n	80030e2 <_strerror_r+0x132>
 800317e:	4b55      	ldr	r3, [pc, #340]	; (80032d4 <_strerror_r+0x324>)
 8003180:	e7af      	b.n	80030e2 <_strerror_r+0x132>
 8003182:	4b55      	ldr	r3, [pc, #340]	; (80032d8 <_strerror_r+0x328>)
 8003184:	e7ad      	b.n	80030e2 <_strerror_r+0x132>
 8003186:	4b55      	ldr	r3, [pc, #340]	; (80032dc <_strerror_r+0x32c>)
 8003188:	e7ab      	b.n	80030e2 <_strerror_r+0x132>
 800318a:	4b55      	ldr	r3, [pc, #340]	; (80032e0 <_strerror_r+0x330>)
 800318c:	e7a9      	b.n	80030e2 <_strerror_r+0x132>
 800318e:	4b55      	ldr	r3, [pc, #340]	; (80032e4 <_strerror_r+0x334>)
 8003190:	e7a7      	b.n	80030e2 <_strerror_r+0x132>
 8003192:	4b55      	ldr	r3, [pc, #340]	; (80032e8 <_strerror_r+0x338>)
 8003194:	e7a5      	b.n	80030e2 <_strerror_r+0x132>
 8003196:	4b55      	ldr	r3, [pc, #340]	; (80032ec <_strerror_r+0x33c>)
 8003198:	e7a3      	b.n	80030e2 <_strerror_r+0x132>
 800319a:	4b55      	ldr	r3, [pc, #340]	; (80032f0 <_strerror_r+0x340>)
 800319c:	e7a1      	b.n	80030e2 <_strerror_r+0x132>
 800319e:	4b55      	ldr	r3, [pc, #340]	; (80032f4 <_strerror_r+0x344>)
 80031a0:	e79f      	b.n	80030e2 <_strerror_r+0x132>
 80031a2:	4b55      	ldr	r3, [pc, #340]	; (80032f8 <_strerror_r+0x348>)
 80031a4:	e79d      	b.n	80030e2 <_strerror_r+0x132>
 80031a6:	4b55      	ldr	r3, [pc, #340]	; (80032fc <_strerror_r+0x34c>)
 80031a8:	e79b      	b.n	80030e2 <_strerror_r+0x132>
 80031aa:	4b55      	ldr	r3, [pc, #340]	; (8003300 <_strerror_r+0x350>)
 80031ac:	e799      	b.n	80030e2 <_strerror_r+0x132>
 80031ae:	4b55      	ldr	r3, [pc, #340]	; (8003304 <_strerror_r+0x354>)
 80031b0:	e797      	b.n	80030e2 <_strerror_r+0x132>
 80031b2:	4b55      	ldr	r3, [pc, #340]	; (8003308 <_strerror_r+0x358>)
 80031b4:	e795      	b.n	80030e2 <_strerror_r+0x132>
 80031b6:	4b55      	ldr	r3, [pc, #340]	; (800330c <_strerror_r+0x35c>)
 80031b8:	e793      	b.n	80030e2 <_strerror_r+0x132>
 80031ba:	4b55      	ldr	r3, [pc, #340]	; (8003310 <_strerror_r+0x360>)
 80031bc:	e791      	b.n	80030e2 <_strerror_r+0x132>
 80031be:	4b55      	ldr	r3, [pc, #340]	; (8003314 <_strerror_r+0x364>)
 80031c0:	e78f      	b.n	80030e2 <_strerror_r+0x132>
 80031c2:	4b55      	ldr	r3, [pc, #340]	; (8003318 <_strerror_r+0x368>)
 80031c4:	e78d      	b.n	80030e2 <_strerror_r+0x132>
 80031c6:	4b55      	ldr	r3, [pc, #340]	; (800331c <_strerror_r+0x36c>)
 80031c8:	e78b      	b.n	80030e2 <_strerror_r+0x132>
 80031ca:	4b55      	ldr	r3, [pc, #340]	; (8003320 <_strerror_r+0x370>)
 80031cc:	e789      	b.n	80030e2 <_strerror_r+0x132>
 80031ce:	4b55      	ldr	r3, [pc, #340]	; (8003324 <_strerror_r+0x374>)
 80031d0:	e787      	b.n	80030e2 <_strerror_r+0x132>
 80031d2:	4b55      	ldr	r3, [pc, #340]	; (8003328 <_strerror_r+0x378>)
 80031d4:	e785      	b.n	80030e2 <_strerror_r+0x132>
 80031d6:	4b55      	ldr	r3, [pc, #340]	; (800332c <_strerror_r+0x37c>)
 80031d8:	e783      	b.n	80030e2 <_strerror_r+0x132>
 80031da:	4b55      	ldr	r3, [pc, #340]	; (8003330 <_strerror_r+0x380>)
 80031dc:	e781      	b.n	80030e2 <_strerror_r+0x132>
 80031de:	4b55      	ldr	r3, [pc, #340]	; (8003334 <_strerror_r+0x384>)
 80031e0:	e77f      	b.n	80030e2 <_strerror_r+0x132>
 80031e2:	4b55      	ldr	r3, [pc, #340]	; (8003338 <_strerror_r+0x388>)
 80031e4:	e77d      	b.n	80030e2 <_strerror_r+0x132>
 80031e6:	4b55      	ldr	r3, [pc, #340]	; (800333c <_strerror_r+0x38c>)
 80031e8:	e77b      	b.n	80030e2 <_strerror_r+0x132>
 80031ea:	4b55      	ldr	r3, [pc, #340]	; (8003340 <_strerror_r+0x390>)
 80031ec:	e779      	b.n	80030e2 <_strerror_r+0x132>
 80031ee:	4b55      	ldr	r3, [pc, #340]	; (8003344 <_strerror_r+0x394>)
 80031f0:	e777      	b.n	80030e2 <_strerror_r+0x132>
 80031f2:	4b55      	ldr	r3, [pc, #340]	; (8003348 <_strerror_r+0x398>)
 80031f4:	e775      	b.n	80030e2 <_strerror_r+0x132>
 80031f6:	4b55      	ldr	r3, [pc, #340]	; (800334c <_strerror_r+0x39c>)
 80031f8:	e773      	b.n	80030e2 <_strerror_r+0x132>
 80031fa:	4b55      	ldr	r3, [pc, #340]	; (8003350 <_strerror_r+0x3a0>)
 80031fc:	e771      	b.n	80030e2 <_strerror_r+0x132>
 80031fe:	4b55      	ldr	r3, [pc, #340]	; (8003354 <_strerror_r+0x3a4>)
 8003200:	e76f      	b.n	80030e2 <_strerror_r+0x132>
 8003202:	4b55      	ldr	r3, [pc, #340]	; (8003358 <_strerror_r+0x3a8>)
 8003204:	e76d      	b.n	80030e2 <_strerror_r+0x132>
 8003206:	4b55      	ldr	r3, [pc, #340]	; (800335c <_strerror_r+0x3ac>)
 8003208:	e76b      	b.n	80030e2 <_strerror_r+0x132>
 800320a:	4b55      	ldr	r3, [pc, #340]	; (8003360 <_strerror_r+0x3b0>)
 800320c:	e769      	b.n	80030e2 <_strerror_r+0x132>
 800320e:	4b55      	ldr	r3, [pc, #340]	; (8003364 <_strerror_r+0x3b4>)
 8003210:	e767      	b.n	80030e2 <_strerror_r+0x132>
 8003212:	4b55      	ldr	r3, [pc, #340]	; (8003368 <_strerror_r+0x3b8>)
 8003214:	e765      	b.n	80030e2 <_strerror_r+0x132>
 8003216:	4b55      	ldr	r3, [pc, #340]	; (800336c <_strerror_r+0x3bc>)
 8003218:	e763      	b.n	80030e2 <_strerror_r+0x132>
 800321a:	4b55      	ldr	r3, [pc, #340]	; (8003370 <_strerror_r+0x3c0>)
 800321c:	e761      	b.n	80030e2 <_strerror_r+0x132>
 800321e:	2b00      	cmp	r3, #0
 8003220:	bf14      	ite	ne
 8003222:	461a      	movne	r2, r3
 8003224:	4622      	moveq	r2, r4
 8003226:	f000 f8b3 	bl	8003390 <_user_strerror>
 800322a:	4b52      	ldr	r3, [pc, #328]	; (8003374 <_strerror_r+0x3c4>)
 800322c:	2800      	cmp	r0, #0
 800322e:	bf18      	it	ne
 8003230:	4603      	movne	r3, r0
 8003232:	e756      	b.n	80030e2 <_strerror_r+0x132>
 8003234:	4b50      	ldr	r3, [pc, #320]	; (8003378 <_strerror_r+0x3c8>)
 8003236:	e754      	b.n	80030e2 <_strerror_r+0x132>
 8003238:	0800515d 	.word	0x0800515d
 800323c:	08005167 	.word	0x08005167
 8003240:	08005181 	.word	0x08005181
 8003244:	08005191 	.word	0x08005191
 8003248:	080051a9 	.word	0x080051a9
 800324c:	080051b3 	.word	0x080051b3
 8003250:	080051cd 	.word	0x080051cd
 8003254:	080051df 	.word	0x080051df
 8003258:	080051f1 	.word	0x080051f1
 800325c:	0800520a 	.word	0x0800520a
 8003260:	0800521a 	.word	0x0800521a
 8003264:	08005226 	.word	0x08005226
 8003268:	08005243 	.word	0x08005243
 800326c:	08005255 	.word	0x08005255
 8003270:	08005266 	.word	0x08005266
 8003274:	08005278 	.word	0x08005278
 8003278:	08005284 	.word	0x08005284
 800327c:	0800529c 	.word	0x0800529c
 8003280:	080052a8 	.word	0x080052a8
 8003284:	080052ba 	.word	0x080052ba
 8003288:	080052c9 	.word	0x080052c9
 800328c:	080052d9 	.word	0x080052d9
 8003290:	080052e6 	.word	0x080052e6
 8003294:	08005305 	.word	0x08005305
 8003298:	08005314 	.word	0x08005314
 800329c:	08005325 	.word	0x08005325
 80032a0:	08005349 	.word	0x08005349
 80032a4:	08005367 	.word	0x08005367
 80032a8:	08005385 	.word	0x08005385
 80032ac:	080053a5 	.word	0x080053a5
 80032b0:	080053bc 	.word	0x080053bc
 80032b4:	080053cb 	.word	0x080053cb
 80032b8:	080053da 	.word	0x080053da
 80032bc:	080053ee 	.word	0x080053ee
 80032c0:	08005406 	.word	0x08005406
 80032c4:	08005414 	.word	0x08005414
 80032c8:	08005421 	.word	0x08005421
 80032cc:	08005437 	.word	0x08005437
 80032d0:	08005446 	.word	0x08005446
 80032d4:	08005452 	.word	0x08005452
 80032d8:	08005481 	.word	0x08005481
 80032dc:	08005492 	.word	0x08005492
 80032e0:	080054ad 	.word	0x080054ad
 80032e4:	080054c0 	.word	0x080054c0
 80032e8:	080054d6 	.word	0x080054d6
 80032ec:	080054df 	.word	0x080054df
 80032f0:	080054f6 	.word	0x080054f6
 80032f4:	080054fe 	.word	0x080054fe
 80032f8:	0800550b 	.word	0x0800550b
 80032fc:	08005520 	.word	0x08005520
 8003300:	08005534 	.word	0x08005534
 8003304:	0800554c 	.word	0x0800554c
 8003308:	0800555b 	.word	0x0800555b
 800330c:	0800556c 	.word	0x0800556c
 8003310:	0800557f 	.word	0x0800557f
 8003314:	0800558b 	.word	0x0800558b
 8003318:	080055a4 	.word	0x080055a4
 800331c:	080055b8 	.word	0x080055b8
 8003320:	080055d3 	.word	0x080055d3
 8003324:	080055eb 	.word	0x080055eb
 8003328:	08005605 	.word	0x08005605
 800332c:	0800560d 	.word	0x0800560d
 8003330:	0800563d 	.word	0x0800563d
 8003334:	0800565c 	.word	0x0800565c
 8003338:	0800567b 	.word	0x0800567b
 800333c:	08005692 	.word	0x08005692
 8003340:	080056a5 	.word	0x080056a5
 8003344:	080056be 	.word	0x080056be
 8003348:	080056d5 	.word	0x080056d5
 800334c:	080056eb 	.word	0x080056eb
 8003350:	0800570c 	.word	0x0800570c
 8003354:	08005724 	.word	0x08005724
 8003358:	08005740 	.word	0x08005740
 800335c:	08005753 	.word	0x08005753
 8003360:	08005769 	.word	0x08005769
 8003364:	0800577d 	.word	0x0800577d
 8003368:	0800579f 	.word	0x0800579f
 800336c:	080057c5 	.word	0x080057c5
 8003370:	080057d6 	.word	0x080057d6
 8003374:	0800513d 	.word	0x0800513d
 8003378:	08005155 	.word	0x08005155

0800337c <strerror>:
 800337c:	4601      	mov	r1, r0
 800337e:	4803      	ldr	r0, [pc, #12]	; (800338c <strerror+0x10>)
 8003380:	2300      	movs	r3, #0
 8003382:	6800      	ldr	r0, [r0, #0]
 8003384:	461a      	mov	r2, r3
 8003386:	f7ff be13 	b.w	8002fb0 <_strerror_r>
 800338a:	bf00      	nop
 800338c:	20000064 	.word	0x20000064

08003390 <_user_strerror>:
 8003390:	2000      	movs	r0, #0
 8003392:	4770      	bx	lr

08003394 <__swbuf_r>:
 8003394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003396:	460e      	mov	r6, r1
 8003398:	4614      	mov	r4, r2
 800339a:	4605      	mov	r5, r0
 800339c:	b118      	cbz	r0, 80033a6 <__swbuf_r+0x12>
 800339e:	6983      	ldr	r3, [r0, #24]
 80033a0:	b90b      	cbnz	r3, 80033a6 <__swbuf_r+0x12>
 80033a2:	f000 f9fb 	bl	800379c <__sinit>
 80033a6:	4b21      	ldr	r3, [pc, #132]	; (800342c <__swbuf_r+0x98>)
 80033a8:	429c      	cmp	r4, r3
 80033aa:	d12b      	bne.n	8003404 <__swbuf_r+0x70>
 80033ac:	686c      	ldr	r4, [r5, #4]
 80033ae:	69a3      	ldr	r3, [r4, #24]
 80033b0:	60a3      	str	r3, [r4, #8]
 80033b2:	89a3      	ldrh	r3, [r4, #12]
 80033b4:	071a      	lsls	r2, r3, #28
 80033b6:	d52f      	bpl.n	8003418 <__swbuf_r+0x84>
 80033b8:	6923      	ldr	r3, [r4, #16]
 80033ba:	b36b      	cbz	r3, 8003418 <__swbuf_r+0x84>
 80033bc:	6923      	ldr	r3, [r4, #16]
 80033be:	6820      	ldr	r0, [r4, #0]
 80033c0:	1ac0      	subs	r0, r0, r3
 80033c2:	6963      	ldr	r3, [r4, #20]
 80033c4:	b2f6      	uxtb	r6, r6
 80033c6:	4283      	cmp	r3, r0
 80033c8:	4637      	mov	r7, r6
 80033ca:	dc04      	bgt.n	80033d6 <__swbuf_r+0x42>
 80033cc:	4621      	mov	r1, r4
 80033ce:	4628      	mov	r0, r5
 80033d0:	f000 f950 	bl	8003674 <_fflush_r>
 80033d4:	bb30      	cbnz	r0, 8003424 <__swbuf_r+0x90>
 80033d6:	68a3      	ldr	r3, [r4, #8]
 80033d8:	3b01      	subs	r3, #1
 80033da:	60a3      	str	r3, [r4, #8]
 80033dc:	6823      	ldr	r3, [r4, #0]
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	6022      	str	r2, [r4, #0]
 80033e2:	701e      	strb	r6, [r3, #0]
 80033e4:	6963      	ldr	r3, [r4, #20]
 80033e6:	3001      	adds	r0, #1
 80033e8:	4283      	cmp	r3, r0
 80033ea:	d004      	beq.n	80033f6 <__swbuf_r+0x62>
 80033ec:	89a3      	ldrh	r3, [r4, #12]
 80033ee:	07db      	lsls	r3, r3, #31
 80033f0:	d506      	bpl.n	8003400 <__swbuf_r+0x6c>
 80033f2:	2e0a      	cmp	r6, #10
 80033f4:	d104      	bne.n	8003400 <__swbuf_r+0x6c>
 80033f6:	4621      	mov	r1, r4
 80033f8:	4628      	mov	r0, r5
 80033fa:	f000 f93b 	bl	8003674 <_fflush_r>
 80033fe:	b988      	cbnz	r0, 8003424 <__swbuf_r+0x90>
 8003400:	4638      	mov	r0, r7
 8003402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003404:	4b0a      	ldr	r3, [pc, #40]	; (8003430 <__swbuf_r+0x9c>)
 8003406:	429c      	cmp	r4, r3
 8003408:	d101      	bne.n	800340e <__swbuf_r+0x7a>
 800340a:	68ac      	ldr	r4, [r5, #8]
 800340c:	e7cf      	b.n	80033ae <__swbuf_r+0x1a>
 800340e:	4b09      	ldr	r3, [pc, #36]	; (8003434 <__swbuf_r+0xa0>)
 8003410:	429c      	cmp	r4, r3
 8003412:	bf08      	it	eq
 8003414:	68ec      	ldreq	r4, [r5, #12]
 8003416:	e7ca      	b.n	80033ae <__swbuf_r+0x1a>
 8003418:	4621      	mov	r1, r4
 800341a:	4628      	mov	r0, r5
 800341c:	f000 f81e 	bl	800345c <__swsetup_r>
 8003420:	2800      	cmp	r0, #0
 8003422:	d0cb      	beq.n	80033bc <__swbuf_r+0x28>
 8003424:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003428:	e7ea      	b.n	8003400 <__swbuf_r+0x6c>
 800342a:	bf00      	nop
 800342c:	0800580c 	.word	0x0800580c
 8003430:	0800582c 	.word	0x0800582c
 8003434:	080057ec 	.word	0x080057ec

08003438 <_write_r>:
 8003438:	b538      	push	{r3, r4, r5, lr}
 800343a:	4d07      	ldr	r5, [pc, #28]	; (8003458 <_write_r+0x20>)
 800343c:	4604      	mov	r4, r0
 800343e:	4608      	mov	r0, r1
 8003440:	4611      	mov	r1, r2
 8003442:	2200      	movs	r2, #0
 8003444:	602a      	str	r2, [r5, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	f001 fb9c 	bl	8004b84 <_write>
 800344c:	1c43      	adds	r3, r0, #1
 800344e:	d102      	bne.n	8003456 <_write_r+0x1e>
 8003450:	682b      	ldr	r3, [r5, #0]
 8003452:	b103      	cbz	r3, 8003456 <_write_r+0x1e>
 8003454:	6023      	str	r3, [r4, #0]
 8003456:	bd38      	pop	{r3, r4, r5, pc}
 8003458:	20000d24 	.word	0x20000d24

0800345c <__swsetup_r>:
 800345c:	4b32      	ldr	r3, [pc, #200]	; (8003528 <__swsetup_r+0xcc>)
 800345e:	b570      	push	{r4, r5, r6, lr}
 8003460:	681d      	ldr	r5, [r3, #0]
 8003462:	4606      	mov	r6, r0
 8003464:	460c      	mov	r4, r1
 8003466:	b125      	cbz	r5, 8003472 <__swsetup_r+0x16>
 8003468:	69ab      	ldr	r3, [r5, #24]
 800346a:	b913      	cbnz	r3, 8003472 <__swsetup_r+0x16>
 800346c:	4628      	mov	r0, r5
 800346e:	f000 f995 	bl	800379c <__sinit>
 8003472:	4b2e      	ldr	r3, [pc, #184]	; (800352c <__swsetup_r+0xd0>)
 8003474:	429c      	cmp	r4, r3
 8003476:	d10f      	bne.n	8003498 <__swsetup_r+0x3c>
 8003478:	686c      	ldr	r4, [r5, #4]
 800347a:	89a3      	ldrh	r3, [r4, #12]
 800347c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003480:	0719      	lsls	r1, r3, #28
 8003482:	d42c      	bmi.n	80034de <__swsetup_r+0x82>
 8003484:	06dd      	lsls	r5, r3, #27
 8003486:	d411      	bmi.n	80034ac <__swsetup_r+0x50>
 8003488:	2309      	movs	r3, #9
 800348a:	6033      	str	r3, [r6, #0]
 800348c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003490:	81a3      	strh	r3, [r4, #12]
 8003492:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003496:	e03e      	b.n	8003516 <__swsetup_r+0xba>
 8003498:	4b25      	ldr	r3, [pc, #148]	; (8003530 <__swsetup_r+0xd4>)
 800349a:	429c      	cmp	r4, r3
 800349c:	d101      	bne.n	80034a2 <__swsetup_r+0x46>
 800349e:	68ac      	ldr	r4, [r5, #8]
 80034a0:	e7eb      	b.n	800347a <__swsetup_r+0x1e>
 80034a2:	4b24      	ldr	r3, [pc, #144]	; (8003534 <__swsetup_r+0xd8>)
 80034a4:	429c      	cmp	r4, r3
 80034a6:	bf08      	it	eq
 80034a8:	68ec      	ldreq	r4, [r5, #12]
 80034aa:	e7e6      	b.n	800347a <__swsetup_r+0x1e>
 80034ac:	0758      	lsls	r0, r3, #29
 80034ae:	d512      	bpl.n	80034d6 <__swsetup_r+0x7a>
 80034b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034b2:	b141      	cbz	r1, 80034c6 <__swsetup_r+0x6a>
 80034b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034b8:	4299      	cmp	r1, r3
 80034ba:	d002      	beq.n	80034c2 <__swsetup_r+0x66>
 80034bc:	4630      	mov	r0, r6
 80034be:	f000 faab 	bl	8003a18 <_free_r>
 80034c2:	2300      	movs	r3, #0
 80034c4:	6363      	str	r3, [r4, #52]	; 0x34
 80034c6:	89a3      	ldrh	r3, [r4, #12]
 80034c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80034cc:	81a3      	strh	r3, [r4, #12]
 80034ce:	2300      	movs	r3, #0
 80034d0:	6063      	str	r3, [r4, #4]
 80034d2:	6923      	ldr	r3, [r4, #16]
 80034d4:	6023      	str	r3, [r4, #0]
 80034d6:	89a3      	ldrh	r3, [r4, #12]
 80034d8:	f043 0308 	orr.w	r3, r3, #8
 80034dc:	81a3      	strh	r3, [r4, #12]
 80034de:	6923      	ldr	r3, [r4, #16]
 80034e0:	b94b      	cbnz	r3, 80034f6 <__swsetup_r+0x9a>
 80034e2:	89a3      	ldrh	r3, [r4, #12]
 80034e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80034e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034ec:	d003      	beq.n	80034f6 <__swsetup_r+0x9a>
 80034ee:	4621      	mov	r1, r4
 80034f0:	4630      	mov	r0, r6
 80034f2:	f000 fa2b 	bl	800394c <__smakebuf_r>
 80034f6:	89a0      	ldrh	r0, [r4, #12]
 80034f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80034fc:	f010 0301 	ands.w	r3, r0, #1
 8003500:	d00a      	beq.n	8003518 <__swsetup_r+0xbc>
 8003502:	2300      	movs	r3, #0
 8003504:	60a3      	str	r3, [r4, #8]
 8003506:	6963      	ldr	r3, [r4, #20]
 8003508:	425b      	negs	r3, r3
 800350a:	61a3      	str	r3, [r4, #24]
 800350c:	6923      	ldr	r3, [r4, #16]
 800350e:	b943      	cbnz	r3, 8003522 <__swsetup_r+0xc6>
 8003510:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003514:	d1ba      	bne.n	800348c <__swsetup_r+0x30>
 8003516:	bd70      	pop	{r4, r5, r6, pc}
 8003518:	0781      	lsls	r1, r0, #30
 800351a:	bf58      	it	pl
 800351c:	6963      	ldrpl	r3, [r4, #20]
 800351e:	60a3      	str	r3, [r4, #8]
 8003520:	e7f4      	b.n	800350c <__swsetup_r+0xb0>
 8003522:	2000      	movs	r0, #0
 8003524:	e7f7      	b.n	8003516 <__swsetup_r+0xba>
 8003526:	bf00      	nop
 8003528:	20000064 	.word	0x20000064
 800352c:	0800580c 	.word	0x0800580c
 8003530:	0800582c 	.word	0x0800582c
 8003534:	080057ec 	.word	0x080057ec

08003538 <abort>:
 8003538:	b508      	push	{r3, lr}
 800353a:	2006      	movs	r0, #6
 800353c:	f001 f964 	bl	8004808 <raise>
 8003540:	2001      	movs	r0, #1
 8003542:	f001 fb27 	bl	8004b94 <_exit>
	...

08003548 <_close_r>:
 8003548:	b538      	push	{r3, r4, r5, lr}
 800354a:	4d06      	ldr	r5, [pc, #24]	; (8003564 <_close_r+0x1c>)
 800354c:	2300      	movs	r3, #0
 800354e:	4604      	mov	r4, r0
 8003550:	4608      	mov	r0, r1
 8003552:	602b      	str	r3, [r5, #0]
 8003554:	f001 fad0 	bl	8004af8 <_close>
 8003558:	1c43      	adds	r3, r0, #1
 800355a:	d102      	bne.n	8003562 <_close_r+0x1a>
 800355c:	682b      	ldr	r3, [r5, #0]
 800355e:	b103      	cbz	r3, 8003562 <_close_r+0x1a>
 8003560:	6023      	str	r3, [r4, #0]
 8003562:	bd38      	pop	{r3, r4, r5, pc}
 8003564:	20000d24 	.word	0x20000d24

08003568 <__sflush_r>:
 8003568:	898a      	ldrh	r2, [r1, #12]
 800356a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800356e:	4605      	mov	r5, r0
 8003570:	0710      	lsls	r0, r2, #28
 8003572:	460c      	mov	r4, r1
 8003574:	d458      	bmi.n	8003628 <__sflush_r+0xc0>
 8003576:	684b      	ldr	r3, [r1, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	dc05      	bgt.n	8003588 <__sflush_r+0x20>
 800357c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800357e:	2b00      	cmp	r3, #0
 8003580:	dc02      	bgt.n	8003588 <__sflush_r+0x20>
 8003582:	2000      	movs	r0, #0
 8003584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003588:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800358a:	2e00      	cmp	r6, #0
 800358c:	d0f9      	beq.n	8003582 <__sflush_r+0x1a>
 800358e:	2300      	movs	r3, #0
 8003590:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003594:	682f      	ldr	r7, [r5, #0]
 8003596:	6a21      	ldr	r1, [r4, #32]
 8003598:	602b      	str	r3, [r5, #0]
 800359a:	d032      	beq.n	8003602 <__sflush_r+0x9a>
 800359c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800359e:	89a3      	ldrh	r3, [r4, #12]
 80035a0:	075a      	lsls	r2, r3, #29
 80035a2:	d505      	bpl.n	80035b0 <__sflush_r+0x48>
 80035a4:	6863      	ldr	r3, [r4, #4]
 80035a6:	1ac0      	subs	r0, r0, r3
 80035a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035aa:	b10b      	cbz	r3, 80035b0 <__sflush_r+0x48>
 80035ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035ae:	1ac0      	subs	r0, r0, r3
 80035b0:	2300      	movs	r3, #0
 80035b2:	4602      	mov	r2, r0
 80035b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035b6:	6a21      	ldr	r1, [r4, #32]
 80035b8:	4628      	mov	r0, r5
 80035ba:	47b0      	blx	r6
 80035bc:	1c43      	adds	r3, r0, #1
 80035be:	89a3      	ldrh	r3, [r4, #12]
 80035c0:	d106      	bne.n	80035d0 <__sflush_r+0x68>
 80035c2:	6829      	ldr	r1, [r5, #0]
 80035c4:	291d      	cmp	r1, #29
 80035c6:	d82b      	bhi.n	8003620 <__sflush_r+0xb8>
 80035c8:	4a29      	ldr	r2, [pc, #164]	; (8003670 <__sflush_r+0x108>)
 80035ca:	410a      	asrs	r2, r1
 80035cc:	07d6      	lsls	r6, r2, #31
 80035ce:	d427      	bmi.n	8003620 <__sflush_r+0xb8>
 80035d0:	2200      	movs	r2, #0
 80035d2:	6062      	str	r2, [r4, #4]
 80035d4:	04d9      	lsls	r1, r3, #19
 80035d6:	6922      	ldr	r2, [r4, #16]
 80035d8:	6022      	str	r2, [r4, #0]
 80035da:	d504      	bpl.n	80035e6 <__sflush_r+0x7e>
 80035dc:	1c42      	adds	r2, r0, #1
 80035de:	d101      	bne.n	80035e4 <__sflush_r+0x7c>
 80035e0:	682b      	ldr	r3, [r5, #0]
 80035e2:	b903      	cbnz	r3, 80035e6 <__sflush_r+0x7e>
 80035e4:	6560      	str	r0, [r4, #84]	; 0x54
 80035e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035e8:	602f      	str	r7, [r5, #0]
 80035ea:	2900      	cmp	r1, #0
 80035ec:	d0c9      	beq.n	8003582 <__sflush_r+0x1a>
 80035ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035f2:	4299      	cmp	r1, r3
 80035f4:	d002      	beq.n	80035fc <__sflush_r+0x94>
 80035f6:	4628      	mov	r0, r5
 80035f8:	f000 fa0e 	bl	8003a18 <_free_r>
 80035fc:	2000      	movs	r0, #0
 80035fe:	6360      	str	r0, [r4, #52]	; 0x34
 8003600:	e7c0      	b.n	8003584 <__sflush_r+0x1c>
 8003602:	2301      	movs	r3, #1
 8003604:	4628      	mov	r0, r5
 8003606:	47b0      	blx	r6
 8003608:	1c41      	adds	r1, r0, #1
 800360a:	d1c8      	bne.n	800359e <__sflush_r+0x36>
 800360c:	682b      	ldr	r3, [r5, #0]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d0c5      	beq.n	800359e <__sflush_r+0x36>
 8003612:	2b1d      	cmp	r3, #29
 8003614:	d001      	beq.n	800361a <__sflush_r+0xb2>
 8003616:	2b16      	cmp	r3, #22
 8003618:	d101      	bne.n	800361e <__sflush_r+0xb6>
 800361a:	602f      	str	r7, [r5, #0]
 800361c:	e7b1      	b.n	8003582 <__sflush_r+0x1a>
 800361e:	89a3      	ldrh	r3, [r4, #12]
 8003620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003624:	81a3      	strh	r3, [r4, #12]
 8003626:	e7ad      	b.n	8003584 <__sflush_r+0x1c>
 8003628:	690f      	ldr	r7, [r1, #16]
 800362a:	2f00      	cmp	r7, #0
 800362c:	d0a9      	beq.n	8003582 <__sflush_r+0x1a>
 800362e:	0793      	lsls	r3, r2, #30
 8003630:	680e      	ldr	r6, [r1, #0]
 8003632:	bf08      	it	eq
 8003634:	694b      	ldreq	r3, [r1, #20]
 8003636:	600f      	str	r7, [r1, #0]
 8003638:	bf18      	it	ne
 800363a:	2300      	movne	r3, #0
 800363c:	eba6 0807 	sub.w	r8, r6, r7
 8003640:	608b      	str	r3, [r1, #8]
 8003642:	f1b8 0f00 	cmp.w	r8, #0
 8003646:	dd9c      	ble.n	8003582 <__sflush_r+0x1a>
 8003648:	6a21      	ldr	r1, [r4, #32]
 800364a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800364c:	4643      	mov	r3, r8
 800364e:	463a      	mov	r2, r7
 8003650:	4628      	mov	r0, r5
 8003652:	47b0      	blx	r6
 8003654:	2800      	cmp	r0, #0
 8003656:	dc06      	bgt.n	8003666 <__sflush_r+0xfe>
 8003658:	89a3      	ldrh	r3, [r4, #12]
 800365a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800365e:	81a3      	strh	r3, [r4, #12]
 8003660:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003664:	e78e      	b.n	8003584 <__sflush_r+0x1c>
 8003666:	4407      	add	r7, r0
 8003668:	eba8 0800 	sub.w	r8, r8, r0
 800366c:	e7e9      	b.n	8003642 <__sflush_r+0xda>
 800366e:	bf00      	nop
 8003670:	dfbffffe 	.word	0xdfbffffe

08003674 <_fflush_r>:
 8003674:	b538      	push	{r3, r4, r5, lr}
 8003676:	690b      	ldr	r3, [r1, #16]
 8003678:	4605      	mov	r5, r0
 800367a:	460c      	mov	r4, r1
 800367c:	b913      	cbnz	r3, 8003684 <_fflush_r+0x10>
 800367e:	2500      	movs	r5, #0
 8003680:	4628      	mov	r0, r5
 8003682:	bd38      	pop	{r3, r4, r5, pc}
 8003684:	b118      	cbz	r0, 800368e <_fflush_r+0x1a>
 8003686:	6983      	ldr	r3, [r0, #24]
 8003688:	b90b      	cbnz	r3, 800368e <_fflush_r+0x1a>
 800368a:	f000 f887 	bl	800379c <__sinit>
 800368e:	4b14      	ldr	r3, [pc, #80]	; (80036e0 <_fflush_r+0x6c>)
 8003690:	429c      	cmp	r4, r3
 8003692:	d11b      	bne.n	80036cc <_fflush_r+0x58>
 8003694:	686c      	ldr	r4, [r5, #4]
 8003696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d0ef      	beq.n	800367e <_fflush_r+0xa>
 800369e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80036a0:	07d0      	lsls	r0, r2, #31
 80036a2:	d404      	bmi.n	80036ae <_fflush_r+0x3a>
 80036a4:	0599      	lsls	r1, r3, #22
 80036a6:	d402      	bmi.n	80036ae <_fflush_r+0x3a>
 80036a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036aa:	f000 f915 	bl	80038d8 <__retarget_lock_acquire_recursive>
 80036ae:	4628      	mov	r0, r5
 80036b0:	4621      	mov	r1, r4
 80036b2:	f7ff ff59 	bl	8003568 <__sflush_r>
 80036b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80036b8:	07da      	lsls	r2, r3, #31
 80036ba:	4605      	mov	r5, r0
 80036bc:	d4e0      	bmi.n	8003680 <_fflush_r+0xc>
 80036be:	89a3      	ldrh	r3, [r4, #12]
 80036c0:	059b      	lsls	r3, r3, #22
 80036c2:	d4dd      	bmi.n	8003680 <_fflush_r+0xc>
 80036c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036c6:	f000 f908 	bl	80038da <__retarget_lock_release_recursive>
 80036ca:	e7d9      	b.n	8003680 <_fflush_r+0xc>
 80036cc:	4b05      	ldr	r3, [pc, #20]	; (80036e4 <_fflush_r+0x70>)
 80036ce:	429c      	cmp	r4, r3
 80036d0:	d101      	bne.n	80036d6 <_fflush_r+0x62>
 80036d2:	68ac      	ldr	r4, [r5, #8]
 80036d4:	e7df      	b.n	8003696 <_fflush_r+0x22>
 80036d6:	4b04      	ldr	r3, [pc, #16]	; (80036e8 <_fflush_r+0x74>)
 80036d8:	429c      	cmp	r4, r3
 80036da:	bf08      	it	eq
 80036dc:	68ec      	ldreq	r4, [r5, #12]
 80036de:	e7da      	b.n	8003696 <_fflush_r+0x22>
 80036e0:	0800580c 	.word	0x0800580c
 80036e4:	0800582c 	.word	0x0800582c
 80036e8:	080057ec 	.word	0x080057ec

080036ec <std>:
 80036ec:	2300      	movs	r3, #0
 80036ee:	b510      	push	{r4, lr}
 80036f0:	4604      	mov	r4, r0
 80036f2:	e9c0 3300 	strd	r3, r3, [r0]
 80036f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80036fa:	6083      	str	r3, [r0, #8]
 80036fc:	8181      	strh	r1, [r0, #12]
 80036fe:	6643      	str	r3, [r0, #100]	; 0x64
 8003700:	81c2      	strh	r2, [r0, #14]
 8003702:	6183      	str	r3, [r0, #24]
 8003704:	4619      	mov	r1, r3
 8003706:	2208      	movs	r2, #8
 8003708:	305c      	adds	r0, #92	; 0x5c
 800370a:	f7ff f9ad 	bl	8002a68 <memset>
 800370e:	4b05      	ldr	r3, [pc, #20]	; (8003724 <std+0x38>)
 8003710:	6263      	str	r3, [r4, #36]	; 0x24
 8003712:	4b05      	ldr	r3, [pc, #20]	; (8003728 <std+0x3c>)
 8003714:	62a3      	str	r3, [r4, #40]	; 0x28
 8003716:	4b05      	ldr	r3, [pc, #20]	; (800372c <std+0x40>)
 8003718:	62e3      	str	r3, [r4, #44]	; 0x2c
 800371a:	4b05      	ldr	r3, [pc, #20]	; (8003730 <std+0x44>)
 800371c:	6224      	str	r4, [r4, #32]
 800371e:	6323      	str	r3, [r4, #48]	; 0x30
 8003720:	bd10      	pop	{r4, pc}
 8003722:	bf00      	nop
 8003724:	08002f09 	.word	0x08002f09
 8003728:	08002f2f 	.word	0x08002f2f
 800372c:	08002f67 	.word	0x08002f67
 8003730:	08002f8b 	.word	0x08002f8b

08003734 <_cleanup_r>:
 8003734:	4901      	ldr	r1, [pc, #4]	; (800373c <_cleanup_r+0x8>)
 8003736:	f000 b8af 	b.w	8003898 <_fwalk_reent>
 800373a:	bf00      	nop
 800373c:	08003675 	.word	0x08003675

08003740 <__sfmoreglue>:
 8003740:	b570      	push	{r4, r5, r6, lr}
 8003742:	2368      	movs	r3, #104	; 0x68
 8003744:	1e4d      	subs	r5, r1, #1
 8003746:	435d      	muls	r5, r3
 8003748:	460e      	mov	r6, r1
 800374a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800374e:	f7ff f9b3 	bl	8002ab8 <_malloc_r>
 8003752:	4604      	mov	r4, r0
 8003754:	b140      	cbz	r0, 8003768 <__sfmoreglue+0x28>
 8003756:	2100      	movs	r1, #0
 8003758:	e9c0 1600 	strd	r1, r6, [r0]
 800375c:	300c      	adds	r0, #12
 800375e:	60a0      	str	r0, [r4, #8]
 8003760:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003764:	f7ff f980 	bl	8002a68 <memset>
 8003768:	4620      	mov	r0, r4
 800376a:	bd70      	pop	{r4, r5, r6, pc}

0800376c <__sfp_lock_acquire>:
 800376c:	4801      	ldr	r0, [pc, #4]	; (8003774 <__sfp_lock_acquire+0x8>)
 800376e:	f000 b8b3 	b.w	80038d8 <__retarget_lock_acquire_recursive>
 8003772:	bf00      	nop
 8003774:	20000d21 	.word	0x20000d21

08003778 <__sfp_lock_release>:
 8003778:	4801      	ldr	r0, [pc, #4]	; (8003780 <__sfp_lock_release+0x8>)
 800377a:	f000 b8ae 	b.w	80038da <__retarget_lock_release_recursive>
 800377e:	bf00      	nop
 8003780:	20000d21 	.word	0x20000d21

08003784 <__sinit_lock_acquire>:
 8003784:	4801      	ldr	r0, [pc, #4]	; (800378c <__sinit_lock_acquire+0x8>)
 8003786:	f000 b8a7 	b.w	80038d8 <__retarget_lock_acquire_recursive>
 800378a:	bf00      	nop
 800378c:	20000d22 	.word	0x20000d22

08003790 <__sinit_lock_release>:
 8003790:	4801      	ldr	r0, [pc, #4]	; (8003798 <__sinit_lock_release+0x8>)
 8003792:	f000 b8a2 	b.w	80038da <__retarget_lock_release_recursive>
 8003796:	bf00      	nop
 8003798:	20000d22 	.word	0x20000d22

0800379c <__sinit>:
 800379c:	b510      	push	{r4, lr}
 800379e:	4604      	mov	r4, r0
 80037a0:	f7ff fff0 	bl	8003784 <__sinit_lock_acquire>
 80037a4:	69a3      	ldr	r3, [r4, #24]
 80037a6:	b11b      	cbz	r3, 80037b0 <__sinit+0x14>
 80037a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037ac:	f7ff bff0 	b.w	8003790 <__sinit_lock_release>
 80037b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80037b4:	6523      	str	r3, [r4, #80]	; 0x50
 80037b6:	4b13      	ldr	r3, [pc, #76]	; (8003804 <__sinit+0x68>)
 80037b8:	4a13      	ldr	r2, [pc, #76]	; (8003808 <__sinit+0x6c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80037be:	42a3      	cmp	r3, r4
 80037c0:	bf04      	itt	eq
 80037c2:	2301      	moveq	r3, #1
 80037c4:	61a3      	streq	r3, [r4, #24]
 80037c6:	4620      	mov	r0, r4
 80037c8:	f000 f820 	bl	800380c <__sfp>
 80037cc:	6060      	str	r0, [r4, #4]
 80037ce:	4620      	mov	r0, r4
 80037d0:	f000 f81c 	bl	800380c <__sfp>
 80037d4:	60a0      	str	r0, [r4, #8]
 80037d6:	4620      	mov	r0, r4
 80037d8:	f000 f818 	bl	800380c <__sfp>
 80037dc:	2200      	movs	r2, #0
 80037de:	60e0      	str	r0, [r4, #12]
 80037e0:	2104      	movs	r1, #4
 80037e2:	6860      	ldr	r0, [r4, #4]
 80037e4:	f7ff ff82 	bl	80036ec <std>
 80037e8:	68a0      	ldr	r0, [r4, #8]
 80037ea:	2201      	movs	r2, #1
 80037ec:	2109      	movs	r1, #9
 80037ee:	f7ff ff7d 	bl	80036ec <std>
 80037f2:	68e0      	ldr	r0, [r4, #12]
 80037f4:	2202      	movs	r2, #2
 80037f6:	2112      	movs	r1, #18
 80037f8:	f7ff ff78 	bl	80036ec <std>
 80037fc:	2301      	movs	r3, #1
 80037fe:	61a3      	str	r3, [r4, #24]
 8003800:	e7d2      	b.n	80037a8 <__sinit+0xc>
 8003802:	bf00      	nop
 8003804:	08005140 	.word	0x08005140
 8003808:	08003735 	.word	0x08003735

0800380c <__sfp>:
 800380c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800380e:	4607      	mov	r7, r0
 8003810:	f7ff ffac 	bl	800376c <__sfp_lock_acquire>
 8003814:	4b1e      	ldr	r3, [pc, #120]	; (8003890 <__sfp+0x84>)
 8003816:	681e      	ldr	r6, [r3, #0]
 8003818:	69b3      	ldr	r3, [r6, #24]
 800381a:	b913      	cbnz	r3, 8003822 <__sfp+0x16>
 800381c:	4630      	mov	r0, r6
 800381e:	f7ff ffbd 	bl	800379c <__sinit>
 8003822:	3648      	adds	r6, #72	; 0x48
 8003824:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003828:	3b01      	subs	r3, #1
 800382a:	d503      	bpl.n	8003834 <__sfp+0x28>
 800382c:	6833      	ldr	r3, [r6, #0]
 800382e:	b30b      	cbz	r3, 8003874 <__sfp+0x68>
 8003830:	6836      	ldr	r6, [r6, #0]
 8003832:	e7f7      	b.n	8003824 <__sfp+0x18>
 8003834:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003838:	b9d5      	cbnz	r5, 8003870 <__sfp+0x64>
 800383a:	4b16      	ldr	r3, [pc, #88]	; (8003894 <__sfp+0x88>)
 800383c:	60e3      	str	r3, [r4, #12]
 800383e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003842:	6665      	str	r5, [r4, #100]	; 0x64
 8003844:	f000 f847 	bl	80038d6 <__retarget_lock_init_recursive>
 8003848:	f7ff ff96 	bl	8003778 <__sfp_lock_release>
 800384c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003850:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003854:	6025      	str	r5, [r4, #0]
 8003856:	61a5      	str	r5, [r4, #24]
 8003858:	2208      	movs	r2, #8
 800385a:	4629      	mov	r1, r5
 800385c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003860:	f7ff f902 	bl	8002a68 <memset>
 8003864:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003868:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800386c:	4620      	mov	r0, r4
 800386e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003870:	3468      	adds	r4, #104	; 0x68
 8003872:	e7d9      	b.n	8003828 <__sfp+0x1c>
 8003874:	2104      	movs	r1, #4
 8003876:	4638      	mov	r0, r7
 8003878:	f7ff ff62 	bl	8003740 <__sfmoreglue>
 800387c:	4604      	mov	r4, r0
 800387e:	6030      	str	r0, [r6, #0]
 8003880:	2800      	cmp	r0, #0
 8003882:	d1d5      	bne.n	8003830 <__sfp+0x24>
 8003884:	f7ff ff78 	bl	8003778 <__sfp_lock_release>
 8003888:	230c      	movs	r3, #12
 800388a:	603b      	str	r3, [r7, #0]
 800388c:	e7ee      	b.n	800386c <__sfp+0x60>
 800388e:	bf00      	nop
 8003890:	08005140 	.word	0x08005140
 8003894:	ffff0001 	.word	0xffff0001

08003898 <_fwalk_reent>:
 8003898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800389c:	4606      	mov	r6, r0
 800389e:	4688      	mov	r8, r1
 80038a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80038a4:	2700      	movs	r7, #0
 80038a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80038aa:	f1b9 0901 	subs.w	r9, r9, #1
 80038ae:	d505      	bpl.n	80038bc <_fwalk_reent+0x24>
 80038b0:	6824      	ldr	r4, [r4, #0]
 80038b2:	2c00      	cmp	r4, #0
 80038b4:	d1f7      	bne.n	80038a6 <_fwalk_reent+0xe>
 80038b6:	4638      	mov	r0, r7
 80038b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038bc:	89ab      	ldrh	r3, [r5, #12]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d907      	bls.n	80038d2 <_fwalk_reent+0x3a>
 80038c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80038c6:	3301      	adds	r3, #1
 80038c8:	d003      	beq.n	80038d2 <_fwalk_reent+0x3a>
 80038ca:	4629      	mov	r1, r5
 80038cc:	4630      	mov	r0, r6
 80038ce:	47c0      	blx	r8
 80038d0:	4307      	orrs	r7, r0
 80038d2:	3568      	adds	r5, #104	; 0x68
 80038d4:	e7e9      	b.n	80038aa <_fwalk_reent+0x12>

080038d6 <__retarget_lock_init_recursive>:
 80038d6:	4770      	bx	lr

080038d8 <__retarget_lock_acquire_recursive>:
 80038d8:	4770      	bx	lr

080038da <__retarget_lock_release_recursive>:
 80038da:	4770      	bx	lr

080038dc <_lseek_r>:
 80038dc:	b538      	push	{r3, r4, r5, lr}
 80038de:	4d07      	ldr	r5, [pc, #28]	; (80038fc <_lseek_r+0x20>)
 80038e0:	4604      	mov	r4, r0
 80038e2:	4608      	mov	r0, r1
 80038e4:	4611      	mov	r1, r2
 80038e6:	2200      	movs	r2, #0
 80038e8:	602a      	str	r2, [r5, #0]
 80038ea:	461a      	mov	r2, r3
 80038ec:	f001 f92c 	bl	8004b48 <_lseek>
 80038f0:	1c43      	adds	r3, r0, #1
 80038f2:	d102      	bne.n	80038fa <_lseek_r+0x1e>
 80038f4:	682b      	ldr	r3, [r5, #0]
 80038f6:	b103      	cbz	r3, 80038fa <_lseek_r+0x1e>
 80038f8:	6023      	str	r3, [r4, #0]
 80038fa:	bd38      	pop	{r3, r4, r5, pc}
 80038fc:	20000d24 	.word	0x20000d24

08003900 <__swhatbuf_r>:
 8003900:	b570      	push	{r4, r5, r6, lr}
 8003902:	460c      	mov	r4, r1
 8003904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003908:	2900      	cmp	r1, #0
 800390a:	b096      	sub	sp, #88	; 0x58
 800390c:	4615      	mov	r5, r2
 800390e:	461e      	mov	r6, r3
 8003910:	da0d      	bge.n	800392e <__swhatbuf_r+0x2e>
 8003912:	89a3      	ldrh	r3, [r4, #12]
 8003914:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003918:	f04f 0100 	mov.w	r1, #0
 800391c:	bf0c      	ite	eq
 800391e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003922:	2340      	movne	r3, #64	; 0x40
 8003924:	2000      	movs	r0, #0
 8003926:	6031      	str	r1, [r6, #0]
 8003928:	602b      	str	r3, [r5, #0]
 800392a:	b016      	add	sp, #88	; 0x58
 800392c:	bd70      	pop	{r4, r5, r6, pc}
 800392e:	466a      	mov	r2, sp
 8003930:	f001 f8b8 	bl	8004aa4 <_fstat_r>
 8003934:	2800      	cmp	r0, #0
 8003936:	dbec      	blt.n	8003912 <__swhatbuf_r+0x12>
 8003938:	9901      	ldr	r1, [sp, #4]
 800393a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800393e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003942:	4259      	negs	r1, r3
 8003944:	4159      	adcs	r1, r3
 8003946:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800394a:	e7eb      	b.n	8003924 <__swhatbuf_r+0x24>

0800394c <__smakebuf_r>:
 800394c:	898b      	ldrh	r3, [r1, #12]
 800394e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003950:	079d      	lsls	r5, r3, #30
 8003952:	4606      	mov	r6, r0
 8003954:	460c      	mov	r4, r1
 8003956:	d507      	bpl.n	8003968 <__smakebuf_r+0x1c>
 8003958:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800395c:	6023      	str	r3, [r4, #0]
 800395e:	6123      	str	r3, [r4, #16]
 8003960:	2301      	movs	r3, #1
 8003962:	6163      	str	r3, [r4, #20]
 8003964:	b002      	add	sp, #8
 8003966:	bd70      	pop	{r4, r5, r6, pc}
 8003968:	ab01      	add	r3, sp, #4
 800396a:	466a      	mov	r2, sp
 800396c:	f7ff ffc8 	bl	8003900 <__swhatbuf_r>
 8003970:	9900      	ldr	r1, [sp, #0]
 8003972:	4605      	mov	r5, r0
 8003974:	4630      	mov	r0, r6
 8003976:	f7ff f89f 	bl	8002ab8 <_malloc_r>
 800397a:	b948      	cbnz	r0, 8003990 <__smakebuf_r+0x44>
 800397c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003980:	059a      	lsls	r2, r3, #22
 8003982:	d4ef      	bmi.n	8003964 <__smakebuf_r+0x18>
 8003984:	f023 0303 	bic.w	r3, r3, #3
 8003988:	f043 0302 	orr.w	r3, r3, #2
 800398c:	81a3      	strh	r3, [r4, #12]
 800398e:	e7e3      	b.n	8003958 <__smakebuf_r+0xc>
 8003990:	4b0d      	ldr	r3, [pc, #52]	; (80039c8 <__smakebuf_r+0x7c>)
 8003992:	62b3      	str	r3, [r6, #40]	; 0x28
 8003994:	89a3      	ldrh	r3, [r4, #12]
 8003996:	6020      	str	r0, [r4, #0]
 8003998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800399c:	81a3      	strh	r3, [r4, #12]
 800399e:	9b00      	ldr	r3, [sp, #0]
 80039a0:	6163      	str	r3, [r4, #20]
 80039a2:	9b01      	ldr	r3, [sp, #4]
 80039a4:	6120      	str	r0, [r4, #16]
 80039a6:	b15b      	cbz	r3, 80039c0 <__smakebuf_r+0x74>
 80039a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039ac:	4630      	mov	r0, r6
 80039ae:	f001 f88b 	bl	8004ac8 <_isatty_r>
 80039b2:	b128      	cbz	r0, 80039c0 <__smakebuf_r+0x74>
 80039b4:	89a3      	ldrh	r3, [r4, #12]
 80039b6:	f023 0303 	bic.w	r3, r3, #3
 80039ba:	f043 0301 	orr.w	r3, r3, #1
 80039be:	81a3      	strh	r3, [r4, #12]
 80039c0:	89a3      	ldrh	r3, [r4, #12]
 80039c2:	431d      	orrs	r5, r3
 80039c4:	81a5      	strh	r5, [r4, #12]
 80039c6:	e7cd      	b.n	8003964 <__smakebuf_r+0x18>
 80039c8:	08003735 	.word	0x08003735

080039cc <memmove>:
 80039cc:	4288      	cmp	r0, r1
 80039ce:	b510      	push	{r4, lr}
 80039d0:	eb01 0402 	add.w	r4, r1, r2
 80039d4:	d902      	bls.n	80039dc <memmove+0x10>
 80039d6:	4284      	cmp	r4, r0
 80039d8:	4623      	mov	r3, r4
 80039da:	d807      	bhi.n	80039ec <memmove+0x20>
 80039dc:	1e43      	subs	r3, r0, #1
 80039de:	42a1      	cmp	r1, r4
 80039e0:	d008      	beq.n	80039f4 <memmove+0x28>
 80039e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80039e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80039ea:	e7f8      	b.n	80039de <memmove+0x12>
 80039ec:	4402      	add	r2, r0
 80039ee:	4601      	mov	r1, r0
 80039f0:	428a      	cmp	r2, r1
 80039f2:	d100      	bne.n	80039f6 <memmove+0x2a>
 80039f4:	bd10      	pop	{r4, pc}
 80039f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80039fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80039fe:	e7f7      	b.n	80039f0 <memmove+0x24>

08003a00 <__malloc_lock>:
 8003a00:	4801      	ldr	r0, [pc, #4]	; (8003a08 <__malloc_lock+0x8>)
 8003a02:	f7ff bf69 	b.w	80038d8 <__retarget_lock_acquire_recursive>
 8003a06:	bf00      	nop
 8003a08:	20000d20 	.word	0x20000d20

08003a0c <__malloc_unlock>:
 8003a0c:	4801      	ldr	r0, [pc, #4]	; (8003a14 <__malloc_unlock+0x8>)
 8003a0e:	f7ff bf64 	b.w	80038da <__retarget_lock_release_recursive>
 8003a12:	bf00      	nop
 8003a14:	20000d20 	.word	0x20000d20

08003a18 <_free_r>:
 8003a18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003a1a:	2900      	cmp	r1, #0
 8003a1c:	d044      	beq.n	8003aa8 <_free_r+0x90>
 8003a1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a22:	9001      	str	r0, [sp, #4]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f1a1 0404 	sub.w	r4, r1, #4
 8003a2a:	bfb8      	it	lt
 8003a2c:	18e4      	addlt	r4, r4, r3
 8003a2e:	f7ff ffe7 	bl	8003a00 <__malloc_lock>
 8003a32:	4a1e      	ldr	r2, [pc, #120]	; (8003aac <_free_r+0x94>)
 8003a34:	9801      	ldr	r0, [sp, #4]
 8003a36:	6813      	ldr	r3, [r2, #0]
 8003a38:	b933      	cbnz	r3, 8003a48 <_free_r+0x30>
 8003a3a:	6063      	str	r3, [r4, #4]
 8003a3c:	6014      	str	r4, [r2, #0]
 8003a3e:	b003      	add	sp, #12
 8003a40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003a44:	f7ff bfe2 	b.w	8003a0c <__malloc_unlock>
 8003a48:	42a3      	cmp	r3, r4
 8003a4a:	d908      	bls.n	8003a5e <_free_r+0x46>
 8003a4c:	6825      	ldr	r5, [r4, #0]
 8003a4e:	1961      	adds	r1, r4, r5
 8003a50:	428b      	cmp	r3, r1
 8003a52:	bf01      	itttt	eq
 8003a54:	6819      	ldreq	r1, [r3, #0]
 8003a56:	685b      	ldreq	r3, [r3, #4]
 8003a58:	1949      	addeq	r1, r1, r5
 8003a5a:	6021      	streq	r1, [r4, #0]
 8003a5c:	e7ed      	b.n	8003a3a <_free_r+0x22>
 8003a5e:	461a      	mov	r2, r3
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	b10b      	cbz	r3, 8003a68 <_free_r+0x50>
 8003a64:	42a3      	cmp	r3, r4
 8003a66:	d9fa      	bls.n	8003a5e <_free_r+0x46>
 8003a68:	6811      	ldr	r1, [r2, #0]
 8003a6a:	1855      	adds	r5, r2, r1
 8003a6c:	42a5      	cmp	r5, r4
 8003a6e:	d10b      	bne.n	8003a88 <_free_r+0x70>
 8003a70:	6824      	ldr	r4, [r4, #0]
 8003a72:	4421      	add	r1, r4
 8003a74:	1854      	adds	r4, r2, r1
 8003a76:	42a3      	cmp	r3, r4
 8003a78:	6011      	str	r1, [r2, #0]
 8003a7a:	d1e0      	bne.n	8003a3e <_free_r+0x26>
 8003a7c:	681c      	ldr	r4, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	6053      	str	r3, [r2, #4]
 8003a82:	440c      	add	r4, r1
 8003a84:	6014      	str	r4, [r2, #0]
 8003a86:	e7da      	b.n	8003a3e <_free_r+0x26>
 8003a88:	d902      	bls.n	8003a90 <_free_r+0x78>
 8003a8a:	230c      	movs	r3, #12
 8003a8c:	6003      	str	r3, [r0, #0]
 8003a8e:	e7d6      	b.n	8003a3e <_free_r+0x26>
 8003a90:	6825      	ldr	r5, [r4, #0]
 8003a92:	1961      	adds	r1, r4, r5
 8003a94:	428b      	cmp	r3, r1
 8003a96:	bf04      	itt	eq
 8003a98:	6819      	ldreq	r1, [r3, #0]
 8003a9a:	685b      	ldreq	r3, [r3, #4]
 8003a9c:	6063      	str	r3, [r4, #4]
 8003a9e:	bf04      	itt	eq
 8003aa0:	1949      	addeq	r1, r1, r5
 8003aa2:	6021      	streq	r1, [r4, #0]
 8003aa4:	6054      	str	r4, [r2, #4]
 8003aa6:	e7ca      	b.n	8003a3e <_free_r+0x26>
 8003aa8:	b003      	add	sp, #12
 8003aaa:	bd30      	pop	{r4, r5, pc}
 8003aac:	20000d18 	.word	0x20000d18

08003ab0 <_realloc_r>:
 8003ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ab4:	4680      	mov	r8, r0
 8003ab6:	4614      	mov	r4, r2
 8003ab8:	460e      	mov	r6, r1
 8003aba:	b921      	cbnz	r1, 8003ac6 <_realloc_r+0x16>
 8003abc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ac0:	4611      	mov	r1, r2
 8003ac2:	f7fe bff9 	b.w	8002ab8 <_malloc_r>
 8003ac6:	b92a      	cbnz	r2, 8003ad4 <_realloc_r+0x24>
 8003ac8:	f7ff ffa6 	bl	8003a18 <_free_r>
 8003acc:	4625      	mov	r5, r4
 8003ace:	4628      	mov	r0, r5
 8003ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ad4:	f001 f808 	bl	8004ae8 <_malloc_usable_size_r>
 8003ad8:	4284      	cmp	r4, r0
 8003ada:	4607      	mov	r7, r0
 8003adc:	d802      	bhi.n	8003ae4 <_realloc_r+0x34>
 8003ade:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003ae2:	d812      	bhi.n	8003b0a <_realloc_r+0x5a>
 8003ae4:	4621      	mov	r1, r4
 8003ae6:	4640      	mov	r0, r8
 8003ae8:	f7fe ffe6 	bl	8002ab8 <_malloc_r>
 8003aec:	4605      	mov	r5, r0
 8003aee:	2800      	cmp	r0, #0
 8003af0:	d0ed      	beq.n	8003ace <_realloc_r+0x1e>
 8003af2:	42bc      	cmp	r4, r7
 8003af4:	4622      	mov	r2, r4
 8003af6:	4631      	mov	r1, r6
 8003af8:	bf28      	it	cs
 8003afa:	463a      	movcs	r2, r7
 8003afc:	f7fe ffa6 	bl	8002a4c <memcpy>
 8003b00:	4631      	mov	r1, r6
 8003b02:	4640      	mov	r0, r8
 8003b04:	f7ff ff88 	bl	8003a18 <_free_r>
 8003b08:	e7e1      	b.n	8003ace <_realloc_r+0x1e>
 8003b0a:	4635      	mov	r5, r6
 8003b0c:	e7df      	b.n	8003ace <_realloc_r+0x1e>

08003b0e <__ssputs_r>:
 8003b0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b12:	688e      	ldr	r6, [r1, #8]
 8003b14:	461f      	mov	r7, r3
 8003b16:	42be      	cmp	r6, r7
 8003b18:	680b      	ldr	r3, [r1, #0]
 8003b1a:	4682      	mov	sl, r0
 8003b1c:	460c      	mov	r4, r1
 8003b1e:	4690      	mov	r8, r2
 8003b20:	d82c      	bhi.n	8003b7c <__ssputs_r+0x6e>
 8003b22:	898a      	ldrh	r2, [r1, #12]
 8003b24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003b28:	d026      	beq.n	8003b78 <__ssputs_r+0x6a>
 8003b2a:	6965      	ldr	r5, [r4, #20]
 8003b2c:	6909      	ldr	r1, [r1, #16]
 8003b2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003b32:	eba3 0901 	sub.w	r9, r3, r1
 8003b36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003b3a:	1c7b      	adds	r3, r7, #1
 8003b3c:	444b      	add	r3, r9
 8003b3e:	106d      	asrs	r5, r5, #1
 8003b40:	429d      	cmp	r5, r3
 8003b42:	bf38      	it	cc
 8003b44:	461d      	movcc	r5, r3
 8003b46:	0553      	lsls	r3, r2, #21
 8003b48:	d527      	bpl.n	8003b9a <__ssputs_r+0x8c>
 8003b4a:	4629      	mov	r1, r5
 8003b4c:	f7fe ffb4 	bl	8002ab8 <_malloc_r>
 8003b50:	4606      	mov	r6, r0
 8003b52:	b360      	cbz	r0, 8003bae <__ssputs_r+0xa0>
 8003b54:	6921      	ldr	r1, [r4, #16]
 8003b56:	464a      	mov	r2, r9
 8003b58:	f7fe ff78 	bl	8002a4c <memcpy>
 8003b5c:	89a3      	ldrh	r3, [r4, #12]
 8003b5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003b62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b66:	81a3      	strh	r3, [r4, #12]
 8003b68:	6126      	str	r6, [r4, #16]
 8003b6a:	6165      	str	r5, [r4, #20]
 8003b6c:	444e      	add	r6, r9
 8003b6e:	eba5 0509 	sub.w	r5, r5, r9
 8003b72:	6026      	str	r6, [r4, #0]
 8003b74:	60a5      	str	r5, [r4, #8]
 8003b76:	463e      	mov	r6, r7
 8003b78:	42be      	cmp	r6, r7
 8003b7a:	d900      	bls.n	8003b7e <__ssputs_r+0x70>
 8003b7c:	463e      	mov	r6, r7
 8003b7e:	6820      	ldr	r0, [r4, #0]
 8003b80:	4632      	mov	r2, r6
 8003b82:	4641      	mov	r1, r8
 8003b84:	f7ff ff22 	bl	80039cc <memmove>
 8003b88:	68a3      	ldr	r3, [r4, #8]
 8003b8a:	1b9b      	subs	r3, r3, r6
 8003b8c:	60a3      	str	r3, [r4, #8]
 8003b8e:	6823      	ldr	r3, [r4, #0]
 8003b90:	4433      	add	r3, r6
 8003b92:	6023      	str	r3, [r4, #0]
 8003b94:	2000      	movs	r0, #0
 8003b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b9a:	462a      	mov	r2, r5
 8003b9c:	f7ff ff88 	bl	8003ab0 <_realloc_r>
 8003ba0:	4606      	mov	r6, r0
 8003ba2:	2800      	cmp	r0, #0
 8003ba4:	d1e0      	bne.n	8003b68 <__ssputs_r+0x5a>
 8003ba6:	6921      	ldr	r1, [r4, #16]
 8003ba8:	4650      	mov	r0, sl
 8003baa:	f7ff ff35 	bl	8003a18 <_free_r>
 8003bae:	230c      	movs	r3, #12
 8003bb0:	f8ca 3000 	str.w	r3, [sl]
 8003bb4:	89a3      	ldrh	r3, [r4, #12]
 8003bb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bba:	81a3      	strh	r3, [r4, #12]
 8003bbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003bc0:	e7e9      	b.n	8003b96 <__ssputs_r+0x88>
	...

08003bc4 <_svfiprintf_r>:
 8003bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bc8:	4698      	mov	r8, r3
 8003bca:	898b      	ldrh	r3, [r1, #12]
 8003bcc:	061b      	lsls	r3, r3, #24
 8003bce:	b09d      	sub	sp, #116	; 0x74
 8003bd0:	4607      	mov	r7, r0
 8003bd2:	460d      	mov	r5, r1
 8003bd4:	4614      	mov	r4, r2
 8003bd6:	d50e      	bpl.n	8003bf6 <_svfiprintf_r+0x32>
 8003bd8:	690b      	ldr	r3, [r1, #16]
 8003bda:	b963      	cbnz	r3, 8003bf6 <_svfiprintf_r+0x32>
 8003bdc:	2140      	movs	r1, #64	; 0x40
 8003bde:	f7fe ff6b 	bl	8002ab8 <_malloc_r>
 8003be2:	6028      	str	r0, [r5, #0]
 8003be4:	6128      	str	r0, [r5, #16]
 8003be6:	b920      	cbnz	r0, 8003bf2 <_svfiprintf_r+0x2e>
 8003be8:	230c      	movs	r3, #12
 8003bea:	603b      	str	r3, [r7, #0]
 8003bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003bf0:	e0d0      	b.n	8003d94 <_svfiprintf_r+0x1d0>
 8003bf2:	2340      	movs	r3, #64	; 0x40
 8003bf4:	616b      	str	r3, [r5, #20]
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	9309      	str	r3, [sp, #36]	; 0x24
 8003bfa:	2320      	movs	r3, #32
 8003bfc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c00:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c04:	2330      	movs	r3, #48	; 0x30
 8003c06:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003dac <_svfiprintf_r+0x1e8>
 8003c0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c0e:	f04f 0901 	mov.w	r9, #1
 8003c12:	4623      	mov	r3, r4
 8003c14:	469a      	mov	sl, r3
 8003c16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c1a:	b10a      	cbz	r2, 8003c20 <_svfiprintf_r+0x5c>
 8003c1c:	2a25      	cmp	r2, #37	; 0x25
 8003c1e:	d1f9      	bne.n	8003c14 <_svfiprintf_r+0x50>
 8003c20:	ebba 0b04 	subs.w	fp, sl, r4
 8003c24:	d00b      	beq.n	8003c3e <_svfiprintf_r+0x7a>
 8003c26:	465b      	mov	r3, fp
 8003c28:	4622      	mov	r2, r4
 8003c2a:	4629      	mov	r1, r5
 8003c2c:	4638      	mov	r0, r7
 8003c2e:	f7ff ff6e 	bl	8003b0e <__ssputs_r>
 8003c32:	3001      	adds	r0, #1
 8003c34:	f000 80a9 	beq.w	8003d8a <_svfiprintf_r+0x1c6>
 8003c38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c3a:	445a      	add	r2, fp
 8003c3c:	9209      	str	r2, [sp, #36]	; 0x24
 8003c3e:	f89a 3000 	ldrb.w	r3, [sl]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f000 80a1 	beq.w	8003d8a <_svfiprintf_r+0x1c6>
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c52:	f10a 0a01 	add.w	sl, sl, #1
 8003c56:	9304      	str	r3, [sp, #16]
 8003c58:	9307      	str	r3, [sp, #28]
 8003c5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c5e:	931a      	str	r3, [sp, #104]	; 0x68
 8003c60:	4654      	mov	r4, sl
 8003c62:	2205      	movs	r2, #5
 8003c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c68:	4850      	ldr	r0, [pc, #320]	; (8003dac <_svfiprintf_r+0x1e8>)
 8003c6a:	f7fc faa1 	bl	80001b0 <memchr>
 8003c6e:	9a04      	ldr	r2, [sp, #16]
 8003c70:	b9d8      	cbnz	r0, 8003caa <_svfiprintf_r+0xe6>
 8003c72:	06d0      	lsls	r0, r2, #27
 8003c74:	bf44      	itt	mi
 8003c76:	2320      	movmi	r3, #32
 8003c78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c7c:	0711      	lsls	r1, r2, #28
 8003c7e:	bf44      	itt	mi
 8003c80:	232b      	movmi	r3, #43	; 0x2b
 8003c82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c86:	f89a 3000 	ldrb.w	r3, [sl]
 8003c8a:	2b2a      	cmp	r3, #42	; 0x2a
 8003c8c:	d015      	beq.n	8003cba <_svfiprintf_r+0xf6>
 8003c8e:	9a07      	ldr	r2, [sp, #28]
 8003c90:	4654      	mov	r4, sl
 8003c92:	2000      	movs	r0, #0
 8003c94:	f04f 0c0a 	mov.w	ip, #10
 8003c98:	4621      	mov	r1, r4
 8003c9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c9e:	3b30      	subs	r3, #48	; 0x30
 8003ca0:	2b09      	cmp	r3, #9
 8003ca2:	d94d      	bls.n	8003d40 <_svfiprintf_r+0x17c>
 8003ca4:	b1b0      	cbz	r0, 8003cd4 <_svfiprintf_r+0x110>
 8003ca6:	9207      	str	r2, [sp, #28]
 8003ca8:	e014      	b.n	8003cd4 <_svfiprintf_r+0x110>
 8003caa:	eba0 0308 	sub.w	r3, r0, r8
 8003cae:	fa09 f303 	lsl.w	r3, r9, r3
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	9304      	str	r3, [sp, #16]
 8003cb6:	46a2      	mov	sl, r4
 8003cb8:	e7d2      	b.n	8003c60 <_svfiprintf_r+0x9c>
 8003cba:	9b03      	ldr	r3, [sp, #12]
 8003cbc:	1d19      	adds	r1, r3, #4
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	9103      	str	r1, [sp, #12]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	bfbb      	ittet	lt
 8003cc6:	425b      	neglt	r3, r3
 8003cc8:	f042 0202 	orrlt.w	r2, r2, #2
 8003ccc:	9307      	strge	r3, [sp, #28]
 8003cce:	9307      	strlt	r3, [sp, #28]
 8003cd0:	bfb8      	it	lt
 8003cd2:	9204      	strlt	r2, [sp, #16]
 8003cd4:	7823      	ldrb	r3, [r4, #0]
 8003cd6:	2b2e      	cmp	r3, #46	; 0x2e
 8003cd8:	d10c      	bne.n	8003cf4 <_svfiprintf_r+0x130>
 8003cda:	7863      	ldrb	r3, [r4, #1]
 8003cdc:	2b2a      	cmp	r3, #42	; 0x2a
 8003cde:	d134      	bne.n	8003d4a <_svfiprintf_r+0x186>
 8003ce0:	9b03      	ldr	r3, [sp, #12]
 8003ce2:	1d1a      	adds	r2, r3, #4
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	9203      	str	r2, [sp, #12]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	bfb8      	it	lt
 8003cec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003cf0:	3402      	adds	r4, #2
 8003cf2:	9305      	str	r3, [sp, #20]
 8003cf4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003dbc <_svfiprintf_r+0x1f8>
 8003cf8:	7821      	ldrb	r1, [r4, #0]
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	4650      	mov	r0, sl
 8003cfe:	f7fc fa57 	bl	80001b0 <memchr>
 8003d02:	b138      	cbz	r0, 8003d14 <_svfiprintf_r+0x150>
 8003d04:	9b04      	ldr	r3, [sp, #16]
 8003d06:	eba0 000a 	sub.w	r0, r0, sl
 8003d0a:	2240      	movs	r2, #64	; 0x40
 8003d0c:	4082      	lsls	r2, r0
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	3401      	adds	r4, #1
 8003d12:	9304      	str	r3, [sp, #16]
 8003d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d18:	4825      	ldr	r0, [pc, #148]	; (8003db0 <_svfiprintf_r+0x1ec>)
 8003d1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d1e:	2206      	movs	r2, #6
 8003d20:	f7fc fa46 	bl	80001b0 <memchr>
 8003d24:	2800      	cmp	r0, #0
 8003d26:	d038      	beq.n	8003d9a <_svfiprintf_r+0x1d6>
 8003d28:	4b22      	ldr	r3, [pc, #136]	; (8003db4 <_svfiprintf_r+0x1f0>)
 8003d2a:	bb1b      	cbnz	r3, 8003d74 <_svfiprintf_r+0x1b0>
 8003d2c:	9b03      	ldr	r3, [sp, #12]
 8003d2e:	3307      	adds	r3, #7
 8003d30:	f023 0307 	bic.w	r3, r3, #7
 8003d34:	3308      	adds	r3, #8
 8003d36:	9303      	str	r3, [sp, #12]
 8003d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d3a:	4433      	add	r3, r6
 8003d3c:	9309      	str	r3, [sp, #36]	; 0x24
 8003d3e:	e768      	b.n	8003c12 <_svfiprintf_r+0x4e>
 8003d40:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d44:	460c      	mov	r4, r1
 8003d46:	2001      	movs	r0, #1
 8003d48:	e7a6      	b.n	8003c98 <_svfiprintf_r+0xd4>
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	3401      	adds	r4, #1
 8003d4e:	9305      	str	r3, [sp, #20]
 8003d50:	4619      	mov	r1, r3
 8003d52:	f04f 0c0a 	mov.w	ip, #10
 8003d56:	4620      	mov	r0, r4
 8003d58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d5c:	3a30      	subs	r2, #48	; 0x30
 8003d5e:	2a09      	cmp	r2, #9
 8003d60:	d903      	bls.n	8003d6a <_svfiprintf_r+0x1a6>
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0c6      	beq.n	8003cf4 <_svfiprintf_r+0x130>
 8003d66:	9105      	str	r1, [sp, #20]
 8003d68:	e7c4      	b.n	8003cf4 <_svfiprintf_r+0x130>
 8003d6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d6e:	4604      	mov	r4, r0
 8003d70:	2301      	movs	r3, #1
 8003d72:	e7f0      	b.n	8003d56 <_svfiprintf_r+0x192>
 8003d74:	ab03      	add	r3, sp, #12
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	462a      	mov	r2, r5
 8003d7a:	4b0f      	ldr	r3, [pc, #60]	; (8003db8 <_svfiprintf_r+0x1f4>)
 8003d7c:	a904      	add	r1, sp, #16
 8003d7e:	4638      	mov	r0, r7
 8003d80:	f3af 8000 	nop.w
 8003d84:	1c42      	adds	r2, r0, #1
 8003d86:	4606      	mov	r6, r0
 8003d88:	d1d6      	bne.n	8003d38 <_svfiprintf_r+0x174>
 8003d8a:	89ab      	ldrh	r3, [r5, #12]
 8003d8c:	065b      	lsls	r3, r3, #25
 8003d8e:	f53f af2d 	bmi.w	8003bec <_svfiprintf_r+0x28>
 8003d92:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d94:	b01d      	add	sp, #116	; 0x74
 8003d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d9a:	ab03      	add	r3, sp, #12
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	462a      	mov	r2, r5
 8003da0:	4b05      	ldr	r3, [pc, #20]	; (8003db8 <_svfiprintf_r+0x1f4>)
 8003da2:	a904      	add	r1, sp, #16
 8003da4:	4638      	mov	r0, r7
 8003da6:	f000 fa4b 	bl	8004240 <_printf_i>
 8003daa:	e7eb      	b.n	8003d84 <_svfiprintf_r+0x1c0>
 8003dac:	08005144 	.word	0x08005144
 8003db0:	0800514e 	.word	0x0800514e
 8003db4:	00000000 	.word	0x00000000
 8003db8:	08003b0f 	.word	0x08003b0f
 8003dbc:	0800514a 	.word	0x0800514a

08003dc0 <_sungetc_r>:
 8003dc0:	b538      	push	{r3, r4, r5, lr}
 8003dc2:	1c4b      	adds	r3, r1, #1
 8003dc4:	4614      	mov	r4, r2
 8003dc6:	d103      	bne.n	8003dd0 <_sungetc_r+0x10>
 8003dc8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003dcc:	4628      	mov	r0, r5
 8003dce:	bd38      	pop	{r3, r4, r5, pc}
 8003dd0:	8993      	ldrh	r3, [r2, #12]
 8003dd2:	f023 0320 	bic.w	r3, r3, #32
 8003dd6:	8193      	strh	r3, [r2, #12]
 8003dd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003dda:	6852      	ldr	r2, [r2, #4]
 8003ddc:	b2cd      	uxtb	r5, r1
 8003dde:	b18b      	cbz	r3, 8003e04 <_sungetc_r+0x44>
 8003de0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003de2:	4293      	cmp	r3, r2
 8003de4:	dd08      	ble.n	8003df8 <_sungetc_r+0x38>
 8003de6:	6823      	ldr	r3, [r4, #0]
 8003de8:	1e5a      	subs	r2, r3, #1
 8003dea:	6022      	str	r2, [r4, #0]
 8003dec:	f803 5c01 	strb.w	r5, [r3, #-1]
 8003df0:	6863      	ldr	r3, [r4, #4]
 8003df2:	3301      	adds	r3, #1
 8003df4:	6063      	str	r3, [r4, #4]
 8003df6:	e7e9      	b.n	8003dcc <_sungetc_r+0xc>
 8003df8:	4621      	mov	r1, r4
 8003dfa:	f000 fe19 	bl	8004a30 <__submore>
 8003dfe:	2800      	cmp	r0, #0
 8003e00:	d0f1      	beq.n	8003de6 <_sungetc_r+0x26>
 8003e02:	e7e1      	b.n	8003dc8 <_sungetc_r+0x8>
 8003e04:	6921      	ldr	r1, [r4, #16]
 8003e06:	6823      	ldr	r3, [r4, #0]
 8003e08:	b151      	cbz	r1, 8003e20 <_sungetc_r+0x60>
 8003e0a:	4299      	cmp	r1, r3
 8003e0c:	d208      	bcs.n	8003e20 <_sungetc_r+0x60>
 8003e0e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8003e12:	42a9      	cmp	r1, r5
 8003e14:	d104      	bne.n	8003e20 <_sungetc_r+0x60>
 8003e16:	3b01      	subs	r3, #1
 8003e18:	3201      	adds	r2, #1
 8003e1a:	6023      	str	r3, [r4, #0]
 8003e1c:	6062      	str	r2, [r4, #4]
 8003e1e:	e7d5      	b.n	8003dcc <_sungetc_r+0xc>
 8003e20:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8003e24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e28:	6363      	str	r3, [r4, #52]	; 0x34
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	63a3      	str	r3, [r4, #56]	; 0x38
 8003e2e:	4623      	mov	r3, r4
 8003e30:	f803 5f46 	strb.w	r5, [r3, #70]!
 8003e34:	6023      	str	r3, [r4, #0]
 8003e36:	2301      	movs	r3, #1
 8003e38:	e7dc      	b.n	8003df4 <_sungetc_r+0x34>

08003e3a <__ssrefill_r>:
 8003e3a:	b510      	push	{r4, lr}
 8003e3c:	460c      	mov	r4, r1
 8003e3e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003e40:	b169      	cbz	r1, 8003e5e <__ssrefill_r+0x24>
 8003e42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e46:	4299      	cmp	r1, r3
 8003e48:	d001      	beq.n	8003e4e <__ssrefill_r+0x14>
 8003e4a:	f7ff fde5 	bl	8003a18 <_free_r>
 8003e4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e50:	6063      	str	r3, [r4, #4]
 8003e52:	2000      	movs	r0, #0
 8003e54:	6360      	str	r0, [r4, #52]	; 0x34
 8003e56:	b113      	cbz	r3, 8003e5e <__ssrefill_r+0x24>
 8003e58:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003e5a:	6023      	str	r3, [r4, #0]
 8003e5c:	bd10      	pop	{r4, pc}
 8003e5e:	6923      	ldr	r3, [r4, #16]
 8003e60:	6023      	str	r3, [r4, #0]
 8003e62:	2300      	movs	r3, #0
 8003e64:	6063      	str	r3, [r4, #4]
 8003e66:	89a3      	ldrh	r3, [r4, #12]
 8003e68:	f043 0320 	orr.w	r3, r3, #32
 8003e6c:	81a3      	strh	r3, [r4, #12]
 8003e6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e72:	e7f3      	b.n	8003e5c <__ssrefill_r+0x22>

08003e74 <__ssvfiscanf_r>:
 8003e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e78:	460c      	mov	r4, r1
 8003e7a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8003e7e:	2100      	movs	r1, #0
 8003e80:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8003e84:	49a6      	ldr	r1, [pc, #664]	; (8004120 <__ssvfiscanf_r+0x2ac>)
 8003e86:	91a0      	str	r1, [sp, #640]	; 0x280
 8003e88:	f10d 0804 	add.w	r8, sp, #4
 8003e8c:	49a5      	ldr	r1, [pc, #660]	; (8004124 <__ssvfiscanf_r+0x2b0>)
 8003e8e:	4fa6      	ldr	r7, [pc, #664]	; (8004128 <__ssvfiscanf_r+0x2b4>)
 8003e90:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800412c <__ssvfiscanf_r+0x2b8>
 8003e94:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8003e98:	4606      	mov	r6, r0
 8003e9a:	91a1      	str	r1, [sp, #644]	; 0x284
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	7813      	ldrb	r3, [r2, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 815a 	beq.w	800415a <__ssvfiscanf_r+0x2e6>
 8003ea6:	5cf9      	ldrb	r1, [r7, r3]
 8003ea8:	f011 0108 	ands.w	r1, r1, #8
 8003eac:	f102 0501 	add.w	r5, r2, #1
 8003eb0:	d019      	beq.n	8003ee6 <__ssvfiscanf_r+0x72>
 8003eb2:	6863      	ldr	r3, [r4, #4]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	dd0f      	ble.n	8003ed8 <__ssvfiscanf_r+0x64>
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	781a      	ldrb	r2, [r3, #0]
 8003ebc:	5cba      	ldrb	r2, [r7, r2]
 8003ebe:	0712      	lsls	r2, r2, #28
 8003ec0:	d401      	bmi.n	8003ec6 <__ssvfiscanf_r+0x52>
 8003ec2:	462a      	mov	r2, r5
 8003ec4:	e7eb      	b.n	8003e9e <__ssvfiscanf_r+0x2a>
 8003ec6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003ec8:	3201      	adds	r2, #1
 8003eca:	9245      	str	r2, [sp, #276]	; 0x114
 8003ecc:	6862      	ldr	r2, [r4, #4]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	3a01      	subs	r2, #1
 8003ed2:	6062      	str	r2, [r4, #4]
 8003ed4:	6023      	str	r3, [r4, #0]
 8003ed6:	e7ec      	b.n	8003eb2 <__ssvfiscanf_r+0x3e>
 8003ed8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003eda:	4621      	mov	r1, r4
 8003edc:	4630      	mov	r0, r6
 8003ede:	4798      	blx	r3
 8003ee0:	2800      	cmp	r0, #0
 8003ee2:	d0e9      	beq.n	8003eb8 <__ssvfiscanf_r+0x44>
 8003ee4:	e7ed      	b.n	8003ec2 <__ssvfiscanf_r+0x4e>
 8003ee6:	2b25      	cmp	r3, #37	; 0x25
 8003ee8:	d012      	beq.n	8003f10 <__ssvfiscanf_r+0x9c>
 8003eea:	469a      	mov	sl, r3
 8003eec:	6863      	ldr	r3, [r4, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f340 8091 	ble.w	8004016 <__ssvfiscanf_r+0x1a2>
 8003ef4:	6822      	ldr	r2, [r4, #0]
 8003ef6:	7813      	ldrb	r3, [r2, #0]
 8003ef8:	4553      	cmp	r3, sl
 8003efa:	f040 812e 	bne.w	800415a <__ssvfiscanf_r+0x2e6>
 8003efe:	6863      	ldr	r3, [r4, #4]
 8003f00:	3b01      	subs	r3, #1
 8003f02:	6063      	str	r3, [r4, #4]
 8003f04:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8003f06:	3201      	adds	r2, #1
 8003f08:	3301      	adds	r3, #1
 8003f0a:	6022      	str	r2, [r4, #0]
 8003f0c:	9345      	str	r3, [sp, #276]	; 0x114
 8003f0e:	e7d8      	b.n	8003ec2 <__ssvfiscanf_r+0x4e>
 8003f10:	9141      	str	r1, [sp, #260]	; 0x104
 8003f12:	9143      	str	r1, [sp, #268]	; 0x10c
 8003f14:	7853      	ldrb	r3, [r2, #1]
 8003f16:	2b2a      	cmp	r3, #42	; 0x2a
 8003f18:	bf02      	ittt	eq
 8003f1a:	2310      	moveq	r3, #16
 8003f1c:	1c95      	addeq	r5, r2, #2
 8003f1e:	9341      	streq	r3, [sp, #260]	; 0x104
 8003f20:	220a      	movs	r2, #10
 8003f22:	46aa      	mov	sl, r5
 8003f24:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8003f28:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003f2c:	2b09      	cmp	r3, #9
 8003f2e:	d91c      	bls.n	8003f6a <__ssvfiscanf_r+0xf6>
 8003f30:	487e      	ldr	r0, [pc, #504]	; (800412c <__ssvfiscanf_r+0x2b8>)
 8003f32:	2203      	movs	r2, #3
 8003f34:	f7fc f93c 	bl	80001b0 <memchr>
 8003f38:	b138      	cbz	r0, 8003f4a <__ssvfiscanf_r+0xd6>
 8003f3a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003f3c:	eba0 0009 	sub.w	r0, r0, r9
 8003f40:	2301      	movs	r3, #1
 8003f42:	4083      	lsls	r3, r0
 8003f44:	4313      	orrs	r3, r2
 8003f46:	9341      	str	r3, [sp, #260]	; 0x104
 8003f48:	4655      	mov	r5, sl
 8003f4a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003f4e:	2b78      	cmp	r3, #120	; 0x78
 8003f50:	d806      	bhi.n	8003f60 <__ssvfiscanf_r+0xec>
 8003f52:	2b57      	cmp	r3, #87	; 0x57
 8003f54:	d810      	bhi.n	8003f78 <__ssvfiscanf_r+0x104>
 8003f56:	2b25      	cmp	r3, #37	; 0x25
 8003f58:	d0c7      	beq.n	8003eea <__ssvfiscanf_r+0x76>
 8003f5a:	d857      	bhi.n	800400c <__ssvfiscanf_r+0x198>
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d065      	beq.n	800402c <__ssvfiscanf_r+0x1b8>
 8003f60:	2303      	movs	r3, #3
 8003f62:	9347      	str	r3, [sp, #284]	; 0x11c
 8003f64:	230a      	movs	r3, #10
 8003f66:	9342      	str	r3, [sp, #264]	; 0x108
 8003f68:	e076      	b.n	8004058 <__ssvfiscanf_r+0x1e4>
 8003f6a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8003f6c:	fb02 1103 	mla	r1, r2, r3, r1
 8003f70:	3930      	subs	r1, #48	; 0x30
 8003f72:	9143      	str	r1, [sp, #268]	; 0x10c
 8003f74:	4655      	mov	r5, sl
 8003f76:	e7d4      	b.n	8003f22 <__ssvfiscanf_r+0xae>
 8003f78:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8003f7c:	2a20      	cmp	r2, #32
 8003f7e:	d8ef      	bhi.n	8003f60 <__ssvfiscanf_r+0xec>
 8003f80:	a101      	add	r1, pc, #4	; (adr r1, 8003f88 <__ssvfiscanf_r+0x114>)
 8003f82:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003f86:	bf00      	nop
 8003f88:	0800403b 	.word	0x0800403b
 8003f8c:	08003f61 	.word	0x08003f61
 8003f90:	08003f61 	.word	0x08003f61
 8003f94:	08004099 	.word	0x08004099
 8003f98:	08003f61 	.word	0x08003f61
 8003f9c:	08003f61 	.word	0x08003f61
 8003fa0:	08003f61 	.word	0x08003f61
 8003fa4:	08003f61 	.word	0x08003f61
 8003fa8:	08003f61 	.word	0x08003f61
 8003fac:	08003f61 	.word	0x08003f61
 8003fb0:	08003f61 	.word	0x08003f61
 8003fb4:	080040af 	.word	0x080040af
 8003fb8:	08004095 	.word	0x08004095
 8003fbc:	08004013 	.word	0x08004013
 8003fc0:	08004013 	.word	0x08004013
 8003fc4:	08004013 	.word	0x08004013
 8003fc8:	08003f61 	.word	0x08003f61
 8003fcc:	08004051 	.word	0x08004051
 8003fd0:	08003f61 	.word	0x08003f61
 8003fd4:	08003f61 	.word	0x08003f61
 8003fd8:	08003f61 	.word	0x08003f61
 8003fdc:	08003f61 	.word	0x08003f61
 8003fe0:	080040bf 	.word	0x080040bf
 8003fe4:	0800408d 	.word	0x0800408d
 8003fe8:	08004033 	.word	0x08004033
 8003fec:	08003f61 	.word	0x08003f61
 8003ff0:	08003f61 	.word	0x08003f61
 8003ff4:	080040bb 	.word	0x080040bb
 8003ff8:	08003f61 	.word	0x08003f61
 8003ffc:	08004095 	.word	0x08004095
 8004000:	08003f61 	.word	0x08003f61
 8004004:	08003f61 	.word	0x08003f61
 8004008:	0800403b 	.word	0x0800403b
 800400c:	3b45      	subs	r3, #69	; 0x45
 800400e:	2b02      	cmp	r3, #2
 8004010:	d8a6      	bhi.n	8003f60 <__ssvfiscanf_r+0xec>
 8004012:	2305      	movs	r3, #5
 8004014:	e01f      	b.n	8004056 <__ssvfiscanf_r+0x1e2>
 8004016:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004018:	4621      	mov	r1, r4
 800401a:	4630      	mov	r0, r6
 800401c:	4798      	blx	r3
 800401e:	2800      	cmp	r0, #0
 8004020:	f43f af68 	beq.w	8003ef4 <__ssvfiscanf_r+0x80>
 8004024:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004026:	2800      	cmp	r0, #0
 8004028:	f040 808d 	bne.w	8004146 <__ssvfiscanf_r+0x2d2>
 800402c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004030:	e08f      	b.n	8004152 <__ssvfiscanf_r+0x2de>
 8004032:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004034:	f042 0220 	orr.w	r2, r2, #32
 8004038:	9241      	str	r2, [sp, #260]	; 0x104
 800403a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800403c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004040:	9241      	str	r2, [sp, #260]	; 0x104
 8004042:	2210      	movs	r2, #16
 8004044:	2b6f      	cmp	r3, #111	; 0x6f
 8004046:	9242      	str	r2, [sp, #264]	; 0x108
 8004048:	bf34      	ite	cc
 800404a:	2303      	movcc	r3, #3
 800404c:	2304      	movcs	r3, #4
 800404e:	e002      	b.n	8004056 <__ssvfiscanf_r+0x1e2>
 8004050:	2300      	movs	r3, #0
 8004052:	9342      	str	r3, [sp, #264]	; 0x108
 8004054:	2303      	movs	r3, #3
 8004056:	9347      	str	r3, [sp, #284]	; 0x11c
 8004058:	6863      	ldr	r3, [r4, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	dd3d      	ble.n	80040da <__ssvfiscanf_r+0x266>
 800405e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004060:	0659      	lsls	r1, r3, #25
 8004062:	d404      	bmi.n	800406e <__ssvfiscanf_r+0x1fa>
 8004064:	6823      	ldr	r3, [r4, #0]
 8004066:	781a      	ldrb	r2, [r3, #0]
 8004068:	5cba      	ldrb	r2, [r7, r2]
 800406a:	0712      	lsls	r2, r2, #28
 800406c:	d43c      	bmi.n	80040e8 <__ssvfiscanf_r+0x274>
 800406e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004070:	2b02      	cmp	r3, #2
 8004072:	dc4b      	bgt.n	800410c <__ssvfiscanf_r+0x298>
 8004074:	466b      	mov	r3, sp
 8004076:	4622      	mov	r2, r4
 8004078:	a941      	add	r1, sp, #260	; 0x104
 800407a:	4630      	mov	r0, r6
 800407c:	f000 fa02 	bl	8004484 <_scanf_chars>
 8004080:	2801      	cmp	r0, #1
 8004082:	d06a      	beq.n	800415a <__ssvfiscanf_r+0x2e6>
 8004084:	2802      	cmp	r0, #2
 8004086:	f47f af1c 	bne.w	8003ec2 <__ssvfiscanf_r+0x4e>
 800408a:	e7cb      	b.n	8004024 <__ssvfiscanf_r+0x1b0>
 800408c:	2308      	movs	r3, #8
 800408e:	9342      	str	r3, [sp, #264]	; 0x108
 8004090:	2304      	movs	r3, #4
 8004092:	e7e0      	b.n	8004056 <__ssvfiscanf_r+0x1e2>
 8004094:	220a      	movs	r2, #10
 8004096:	e7d5      	b.n	8004044 <__ssvfiscanf_r+0x1d0>
 8004098:	4629      	mov	r1, r5
 800409a:	4640      	mov	r0, r8
 800409c:	f000 fb52 	bl	8004744 <__sccl>
 80040a0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80040a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040a6:	9341      	str	r3, [sp, #260]	; 0x104
 80040a8:	4605      	mov	r5, r0
 80040aa:	2301      	movs	r3, #1
 80040ac:	e7d3      	b.n	8004056 <__ssvfiscanf_r+0x1e2>
 80040ae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80040b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040b4:	9341      	str	r3, [sp, #260]	; 0x104
 80040b6:	2300      	movs	r3, #0
 80040b8:	e7cd      	b.n	8004056 <__ssvfiscanf_r+0x1e2>
 80040ba:	2302      	movs	r3, #2
 80040bc:	e7cb      	b.n	8004056 <__ssvfiscanf_r+0x1e2>
 80040be:	9841      	ldr	r0, [sp, #260]	; 0x104
 80040c0:	06c3      	lsls	r3, r0, #27
 80040c2:	f53f aefe 	bmi.w	8003ec2 <__ssvfiscanf_r+0x4e>
 80040c6:	9b00      	ldr	r3, [sp, #0]
 80040c8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80040ca:	1d19      	adds	r1, r3, #4
 80040cc:	9100      	str	r1, [sp, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	07c0      	lsls	r0, r0, #31
 80040d2:	bf4c      	ite	mi
 80040d4:	801a      	strhmi	r2, [r3, #0]
 80040d6:	601a      	strpl	r2, [r3, #0]
 80040d8:	e6f3      	b.n	8003ec2 <__ssvfiscanf_r+0x4e>
 80040da:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80040dc:	4621      	mov	r1, r4
 80040de:	4630      	mov	r0, r6
 80040e0:	4798      	blx	r3
 80040e2:	2800      	cmp	r0, #0
 80040e4:	d0bb      	beq.n	800405e <__ssvfiscanf_r+0x1ea>
 80040e6:	e79d      	b.n	8004024 <__ssvfiscanf_r+0x1b0>
 80040e8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80040ea:	3201      	adds	r2, #1
 80040ec:	9245      	str	r2, [sp, #276]	; 0x114
 80040ee:	6862      	ldr	r2, [r4, #4]
 80040f0:	3a01      	subs	r2, #1
 80040f2:	2a00      	cmp	r2, #0
 80040f4:	6062      	str	r2, [r4, #4]
 80040f6:	dd02      	ble.n	80040fe <__ssvfiscanf_r+0x28a>
 80040f8:	3301      	adds	r3, #1
 80040fa:	6023      	str	r3, [r4, #0]
 80040fc:	e7b2      	b.n	8004064 <__ssvfiscanf_r+0x1f0>
 80040fe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004100:	4621      	mov	r1, r4
 8004102:	4630      	mov	r0, r6
 8004104:	4798      	blx	r3
 8004106:	2800      	cmp	r0, #0
 8004108:	d0ac      	beq.n	8004064 <__ssvfiscanf_r+0x1f0>
 800410a:	e78b      	b.n	8004024 <__ssvfiscanf_r+0x1b0>
 800410c:	2b04      	cmp	r3, #4
 800410e:	dc0f      	bgt.n	8004130 <__ssvfiscanf_r+0x2bc>
 8004110:	466b      	mov	r3, sp
 8004112:	4622      	mov	r2, r4
 8004114:	a941      	add	r1, sp, #260	; 0x104
 8004116:	4630      	mov	r0, r6
 8004118:	f000 fa0e 	bl	8004538 <_scanf_i>
 800411c:	e7b0      	b.n	8004080 <__ssvfiscanf_r+0x20c>
 800411e:	bf00      	nop
 8004120:	08003dc1 	.word	0x08003dc1
 8004124:	08003e3b 	.word	0x08003e3b
 8004128:	0800588a 	.word	0x0800588a
 800412c:	0800514a 	.word	0x0800514a
 8004130:	4b0b      	ldr	r3, [pc, #44]	; (8004160 <__ssvfiscanf_r+0x2ec>)
 8004132:	2b00      	cmp	r3, #0
 8004134:	f43f aec5 	beq.w	8003ec2 <__ssvfiscanf_r+0x4e>
 8004138:	466b      	mov	r3, sp
 800413a:	4622      	mov	r2, r4
 800413c:	a941      	add	r1, sp, #260	; 0x104
 800413e:	4630      	mov	r0, r6
 8004140:	f3af 8000 	nop.w
 8004144:	e79c      	b.n	8004080 <__ssvfiscanf_r+0x20c>
 8004146:	89a3      	ldrh	r3, [r4, #12]
 8004148:	f013 0f40 	tst.w	r3, #64	; 0x40
 800414c:	bf18      	it	ne
 800414e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8004152:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8004156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800415a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800415c:	e7f9      	b.n	8004152 <__ssvfiscanf_r+0x2de>
 800415e:	bf00      	nop
 8004160:	00000000 	.word	0x00000000

08004164 <_printf_common>:
 8004164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004168:	4616      	mov	r6, r2
 800416a:	4699      	mov	r9, r3
 800416c:	688a      	ldr	r2, [r1, #8]
 800416e:	690b      	ldr	r3, [r1, #16]
 8004170:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004174:	4293      	cmp	r3, r2
 8004176:	bfb8      	it	lt
 8004178:	4613      	movlt	r3, r2
 800417a:	6033      	str	r3, [r6, #0]
 800417c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004180:	4607      	mov	r7, r0
 8004182:	460c      	mov	r4, r1
 8004184:	b10a      	cbz	r2, 800418a <_printf_common+0x26>
 8004186:	3301      	adds	r3, #1
 8004188:	6033      	str	r3, [r6, #0]
 800418a:	6823      	ldr	r3, [r4, #0]
 800418c:	0699      	lsls	r1, r3, #26
 800418e:	bf42      	ittt	mi
 8004190:	6833      	ldrmi	r3, [r6, #0]
 8004192:	3302      	addmi	r3, #2
 8004194:	6033      	strmi	r3, [r6, #0]
 8004196:	6825      	ldr	r5, [r4, #0]
 8004198:	f015 0506 	ands.w	r5, r5, #6
 800419c:	d106      	bne.n	80041ac <_printf_common+0x48>
 800419e:	f104 0a19 	add.w	sl, r4, #25
 80041a2:	68e3      	ldr	r3, [r4, #12]
 80041a4:	6832      	ldr	r2, [r6, #0]
 80041a6:	1a9b      	subs	r3, r3, r2
 80041a8:	42ab      	cmp	r3, r5
 80041aa:	dc26      	bgt.n	80041fa <_printf_common+0x96>
 80041ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80041b0:	1e13      	subs	r3, r2, #0
 80041b2:	6822      	ldr	r2, [r4, #0]
 80041b4:	bf18      	it	ne
 80041b6:	2301      	movne	r3, #1
 80041b8:	0692      	lsls	r2, r2, #26
 80041ba:	d42b      	bmi.n	8004214 <_printf_common+0xb0>
 80041bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041c0:	4649      	mov	r1, r9
 80041c2:	4638      	mov	r0, r7
 80041c4:	47c0      	blx	r8
 80041c6:	3001      	adds	r0, #1
 80041c8:	d01e      	beq.n	8004208 <_printf_common+0xa4>
 80041ca:	6823      	ldr	r3, [r4, #0]
 80041cc:	6922      	ldr	r2, [r4, #16]
 80041ce:	f003 0306 	and.w	r3, r3, #6
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	bf02      	ittt	eq
 80041d6:	68e5      	ldreq	r5, [r4, #12]
 80041d8:	6833      	ldreq	r3, [r6, #0]
 80041da:	1aed      	subeq	r5, r5, r3
 80041dc:	68a3      	ldr	r3, [r4, #8]
 80041de:	bf0c      	ite	eq
 80041e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041e4:	2500      	movne	r5, #0
 80041e6:	4293      	cmp	r3, r2
 80041e8:	bfc4      	itt	gt
 80041ea:	1a9b      	subgt	r3, r3, r2
 80041ec:	18ed      	addgt	r5, r5, r3
 80041ee:	2600      	movs	r6, #0
 80041f0:	341a      	adds	r4, #26
 80041f2:	42b5      	cmp	r5, r6
 80041f4:	d11a      	bne.n	800422c <_printf_common+0xc8>
 80041f6:	2000      	movs	r0, #0
 80041f8:	e008      	b.n	800420c <_printf_common+0xa8>
 80041fa:	2301      	movs	r3, #1
 80041fc:	4652      	mov	r2, sl
 80041fe:	4649      	mov	r1, r9
 8004200:	4638      	mov	r0, r7
 8004202:	47c0      	blx	r8
 8004204:	3001      	adds	r0, #1
 8004206:	d103      	bne.n	8004210 <_printf_common+0xac>
 8004208:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800420c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004210:	3501      	adds	r5, #1
 8004212:	e7c6      	b.n	80041a2 <_printf_common+0x3e>
 8004214:	18e1      	adds	r1, r4, r3
 8004216:	1c5a      	adds	r2, r3, #1
 8004218:	2030      	movs	r0, #48	; 0x30
 800421a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800421e:	4422      	add	r2, r4
 8004220:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004224:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004228:	3302      	adds	r3, #2
 800422a:	e7c7      	b.n	80041bc <_printf_common+0x58>
 800422c:	2301      	movs	r3, #1
 800422e:	4622      	mov	r2, r4
 8004230:	4649      	mov	r1, r9
 8004232:	4638      	mov	r0, r7
 8004234:	47c0      	blx	r8
 8004236:	3001      	adds	r0, #1
 8004238:	d0e6      	beq.n	8004208 <_printf_common+0xa4>
 800423a:	3601      	adds	r6, #1
 800423c:	e7d9      	b.n	80041f2 <_printf_common+0x8e>
	...

08004240 <_printf_i>:
 8004240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004244:	7e0f      	ldrb	r7, [r1, #24]
 8004246:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004248:	2f78      	cmp	r7, #120	; 0x78
 800424a:	4691      	mov	r9, r2
 800424c:	4680      	mov	r8, r0
 800424e:	460c      	mov	r4, r1
 8004250:	469a      	mov	sl, r3
 8004252:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004256:	d807      	bhi.n	8004268 <_printf_i+0x28>
 8004258:	2f62      	cmp	r7, #98	; 0x62
 800425a:	d80a      	bhi.n	8004272 <_printf_i+0x32>
 800425c:	2f00      	cmp	r7, #0
 800425e:	f000 80d4 	beq.w	800440a <_printf_i+0x1ca>
 8004262:	2f58      	cmp	r7, #88	; 0x58
 8004264:	f000 80c0 	beq.w	80043e8 <_printf_i+0x1a8>
 8004268:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800426c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004270:	e03a      	b.n	80042e8 <_printf_i+0xa8>
 8004272:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004276:	2b15      	cmp	r3, #21
 8004278:	d8f6      	bhi.n	8004268 <_printf_i+0x28>
 800427a:	a101      	add	r1, pc, #4	; (adr r1, 8004280 <_printf_i+0x40>)
 800427c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004280:	080042d9 	.word	0x080042d9
 8004284:	080042ed 	.word	0x080042ed
 8004288:	08004269 	.word	0x08004269
 800428c:	08004269 	.word	0x08004269
 8004290:	08004269 	.word	0x08004269
 8004294:	08004269 	.word	0x08004269
 8004298:	080042ed 	.word	0x080042ed
 800429c:	08004269 	.word	0x08004269
 80042a0:	08004269 	.word	0x08004269
 80042a4:	08004269 	.word	0x08004269
 80042a8:	08004269 	.word	0x08004269
 80042ac:	080043f1 	.word	0x080043f1
 80042b0:	08004319 	.word	0x08004319
 80042b4:	080043ab 	.word	0x080043ab
 80042b8:	08004269 	.word	0x08004269
 80042bc:	08004269 	.word	0x08004269
 80042c0:	08004413 	.word	0x08004413
 80042c4:	08004269 	.word	0x08004269
 80042c8:	08004319 	.word	0x08004319
 80042cc:	08004269 	.word	0x08004269
 80042d0:	08004269 	.word	0x08004269
 80042d4:	080043b3 	.word	0x080043b3
 80042d8:	682b      	ldr	r3, [r5, #0]
 80042da:	1d1a      	adds	r2, r3, #4
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	602a      	str	r2, [r5, #0]
 80042e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042e8:	2301      	movs	r3, #1
 80042ea:	e09f      	b.n	800442c <_printf_i+0x1ec>
 80042ec:	6820      	ldr	r0, [r4, #0]
 80042ee:	682b      	ldr	r3, [r5, #0]
 80042f0:	0607      	lsls	r7, r0, #24
 80042f2:	f103 0104 	add.w	r1, r3, #4
 80042f6:	6029      	str	r1, [r5, #0]
 80042f8:	d501      	bpl.n	80042fe <_printf_i+0xbe>
 80042fa:	681e      	ldr	r6, [r3, #0]
 80042fc:	e003      	b.n	8004306 <_printf_i+0xc6>
 80042fe:	0646      	lsls	r6, r0, #25
 8004300:	d5fb      	bpl.n	80042fa <_printf_i+0xba>
 8004302:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004306:	2e00      	cmp	r6, #0
 8004308:	da03      	bge.n	8004312 <_printf_i+0xd2>
 800430a:	232d      	movs	r3, #45	; 0x2d
 800430c:	4276      	negs	r6, r6
 800430e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004312:	485a      	ldr	r0, [pc, #360]	; (800447c <_printf_i+0x23c>)
 8004314:	230a      	movs	r3, #10
 8004316:	e012      	b.n	800433e <_printf_i+0xfe>
 8004318:	682b      	ldr	r3, [r5, #0]
 800431a:	6820      	ldr	r0, [r4, #0]
 800431c:	1d19      	adds	r1, r3, #4
 800431e:	6029      	str	r1, [r5, #0]
 8004320:	0605      	lsls	r5, r0, #24
 8004322:	d501      	bpl.n	8004328 <_printf_i+0xe8>
 8004324:	681e      	ldr	r6, [r3, #0]
 8004326:	e002      	b.n	800432e <_printf_i+0xee>
 8004328:	0641      	lsls	r1, r0, #25
 800432a:	d5fb      	bpl.n	8004324 <_printf_i+0xe4>
 800432c:	881e      	ldrh	r6, [r3, #0]
 800432e:	4853      	ldr	r0, [pc, #332]	; (800447c <_printf_i+0x23c>)
 8004330:	2f6f      	cmp	r7, #111	; 0x6f
 8004332:	bf0c      	ite	eq
 8004334:	2308      	moveq	r3, #8
 8004336:	230a      	movne	r3, #10
 8004338:	2100      	movs	r1, #0
 800433a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800433e:	6865      	ldr	r5, [r4, #4]
 8004340:	60a5      	str	r5, [r4, #8]
 8004342:	2d00      	cmp	r5, #0
 8004344:	bfa2      	ittt	ge
 8004346:	6821      	ldrge	r1, [r4, #0]
 8004348:	f021 0104 	bicge.w	r1, r1, #4
 800434c:	6021      	strge	r1, [r4, #0]
 800434e:	b90e      	cbnz	r6, 8004354 <_printf_i+0x114>
 8004350:	2d00      	cmp	r5, #0
 8004352:	d04b      	beq.n	80043ec <_printf_i+0x1ac>
 8004354:	4615      	mov	r5, r2
 8004356:	fbb6 f1f3 	udiv	r1, r6, r3
 800435a:	fb03 6711 	mls	r7, r3, r1, r6
 800435e:	5dc7      	ldrb	r7, [r0, r7]
 8004360:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004364:	4637      	mov	r7, r6
 8004366:	42bb      	cmp	r3, r7
 8004368:	460e      	mov	r6, r1
 800436a:	d9f4      	bls.n	8004356 <_printf_i+0x116>
 800436c:	2b08      	cmp	r3, #8
 800436e:	d10b      	bne.n	8004388 <_printf_i+0x148>
 8004370:	6823      	ldr	r3, [r4, #0]
 8004372:	07de      	lsls	r6, r3, #31
 8004374:	d508      	bpl.n	8004388 <_printf_i+0x148>
 8004376:	6923      	ldr	r3, [r4, #16]
 8004378:	6861      	ldr	r1, [r4, #4]
 800437a:	4299      	cmp	r1, r3
 800437c:	bfde      	ittt	le
 800437e:	2330      	movle	r3, #48	; 0x30
 8004380:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004384:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004388:	1b52      	subs	r2, r2, r5
 800438a:	6122      	str	r2, [r4, #16]
 800438c:	f8cd a000 	str.w	sl, [sp]
 8004390:	464b      	mov	r3, r9
 8004392:	aa03      	add	r2, sp, #12
 8004394:	4621      	mov	r1, r4
 8004396:	4640      	mov	r0, r8
 8004398:	f7ff fee4 	bl	8004164 <_printf_common>
 800439c:	3001      	adds	r0, #1
 800439e:	d14a      	bne.n	8004436 <_printf_i+0x1f6>
 80043a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043a4:	b004      	add	sp, #16
 80043a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043aa:	6823      	ldr	r3, [r4, #0]
 80043ac:	f043 0320 	orr.w	r3, r3, #32
 80043b0:	6023      	str	r3, [r4, #0]
 80043b2:	4833      	ldr	r0, [pc, #204]	; (8004480 <_printf_i+0x240>)
 80043b4:	2778      	movs	r7, #120	; 0x78
 80043b6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80043ba:	6823      	ldr	r3, [r4, #0]
 80043bc:	6829      	ldr	r1, [r5, #0]
 80043be:	061f      	lsls	r7, r3, #24
 80043c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80043c4:	d402      	bmi.n	80043cc <_printf_i+0x18c>
 80043c6:	065f      	lsls	r7, r3, #25
 80043c8:	bf48      	it	mi
 80043ca:	b2b6      	uxthmi	r6, r6
 80043cc:	07df      	lsls	r7, r3, #31
 80043ce:	bf48      	it	mi
 80043d0:	f043 0320 	orrmi.w	r3, r3, #32
 80043d4:	6029      	str	r1, [r5, #0]
 80043d6:	bf48      	it	mi
 80043d8:	6023      	strmi	r3, [r4, #0]
 80043da:	b91e      	cbnz	r6, 80043e4 <_printf_i+0x1a4>
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	f023 0320 	bic.w	r3, r3, #32
 80043e2:	6023      	str	r3, [r4, #0]
 80043e4:	2310      	movs	r3, #16
 80043e6:	e7a7      	b.n	8004338 <_printf_i+0xf8>
 80043e8:	4824      	ldr	r0, [pc, #144]	; (800447c <_printf_i+0x23c>)
 80043ea:	e7e4      	b.n	80043b6 <_printf_i+0x176>
 80043ec:	4615      	mov	r5, r2
 80043ee:	e7bd      	b.n	800436c <_printf_i+0x12c>
 80043f0:	682b      	ldr	r3, [r5, #0]
 80043f2:	6826      	ldr	r6, [r4, #0]
 80043f4:	6961      	ldr	r1, [r4, #20]
 80043f6:	1d18      	adds	r0, r3, #4
 80043f8:	6028      	str	r0, [r5, #0]
 80043fa:	0635      	lsls	r5, r6, #24
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	d501      	bpl.n	8004404 <_printf_i+0x1c4>
 8004400:	6019      	str	r1, [r3, #0]
 8004402:	e002      	b.n	800440a <_printf_i+0x1ca>
 8004404:	0670      	lsls	r0, r6, #25
 8004406:	d5fb      	bpl.n	8004400 <_printf_i+0x1c0>
 8004408:	8019      	strh	r1, [r3, #0]
 800440a:	2300      	movs	r3, #0
 800440c:	6123      	str	r3, [r4, #16]
 800440e:	4615      	mov	r5, r2
 8004410:	e7bc      	b.n	800438c <_printf_i+0x14c>
 8004412:	682b      	ldr	r3, [r5, #0]
 8004414:	1d1a      	adds	r2, r3, #4
 8004416:	602a      	str	r2, [r5, #0]
 8004418:	681d      	ldr	r5, [r3, #0]
 800441a:	6862      	ldr	r2, [r4, #4]
 800441c:	2100      	movs	r1, #0
 800441e:	4628      	mov	r0, r5
 8004420:	f7fb fec6 	bl	80001b0 <memchr>
 8004424:	b108      	cbz	r0, 800442a <_printf_i+0x1ea>
 8004426:	1b40      	subs	r0, r0, r5
 8004428:	6060      	str	r0, [r4, #4]
 800442a:	6863      	ldr	r3, [r4, #4]
 800442c:	6123      	str	r3, [r4, #16]
 800442e:	2300      	movs	r3, #0
 8004430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004434:	e7aa      	b.n	800438c <_printf_i+0x14c>
 8004436:	6923      	ldr	r3, [r4, #16]
 8004438:	462a      	mov	r2, r5
 800443a:	4649      	mov	r1, r9
 800443c:	4640      	mov	r0, r8
 800443e:	47d0      	blx	sl
 8004440:	3001      	adds	r0, #1
 8004442:	d0ad      	beq.n	80043a0 <_printf_i+0x160>
 8004444:	6823      	ldr	r3, [r4, #0]
 8004446:	079b      	lsls	r3, r3, #30
 8004448:	d413      	bmi.n	8004472 <_printf_i+0x232>
 800444a:	68e0      	ldr	r0, [r4, #12]
 800444c:	9b03      	ldr	r3, [sp, #12]
 800444e:	4298      	cmp	r0, r3
 8004450:	bfb8      	it	lt
 8004452:	4618      	movlt	r0, r3
 8004454:	e7a6      	b.n	80043a4 <_printf_i+0x164>
 8004456:	2301      	movs	r3, #1
 8004458:	4632      	mov	r2, r6
 800445a:	4649      	mov	r1, r9
 800445c:	4640      	mov	r0, r8
 800445e:	47d0      	blx	sl
 8004460:	3001      	adds	r0, #1
 8004462:	d09d      	beq.n	80043a0 <_printf_i+0x160>
 8004464:	3501      	adds	r5, #1
 8004466:	68e3      	ldr	r3, [r4, #12]
 8004468:	9903      	ldr	r1, [sp, #12]
 800446a:	1a5b      	subs	r3, r3, r1
 800446c:	42ab      	cmp	r3, r5
 800446e:	dcf2      	bgt.n	8004456 <_printf_i+0x216>
 8004470:	e7eb      	b.n	800444a <_printf_i+0x20a>
 8004472:	2500      	movs	r5, #0
 8004474:	f104 0619 	add.w	r6, r4, #25
 8004478:	e7f5      	b.n	8004466 <_printf_i+0x226>
 800447a:	bf00      	nop
 800447c:	0800584c 	.word	0x0800584c
 8004480:	0800585d 	.word	0x0800585d

08004484 <_scanf_chars>:
 8004484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004488:	4615      	mov	r5, r2
 800448a:	688a      	ldr	r2, [r1, #8]
 800448c:	4680      	mov	r8, r0
 800448e:	460c      	mov	r4, r1
 8004490:	b932      	cbnz	r2, 80044a0 <_scanf_chars+0x1c>
 8004492:	698a      	ldr	r2, [r1, #24]
 8004494:	2a00      	cmp	r2, #0
 8004496:	bf0c      	ite	eq
 8004498:	2201      	moveq	r2, #1
 800449a:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800449e:	608a      	str	r2, [r1, #8]
 80044a0:	6822      	ldr	r2, [r4, #0]
 80044a2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8004534 <_scanf_chars+0xb0>
 80044a6:	06d1      	lsls	r1, r2, #27
 80044a8:	bf5f      	itttt	pl
 80044aa:	681a      	ldrpl	r2, [r3, #0]
 80044ac:	1d11      	addpl	r1, r2, #4
 80044ae:	6019      	strpl	r1, [r3, #0]
 80044b0:	6816      	ldrpl	r6, [r2, #0]
 80044b2:	2700      	movs	r7, #0
 80044b4:	69a0      	ldr	r0, [r4, #24]
 80044b6:	b188      	cbz	r0, 80044dc <_scanf_chars+0x58>
 80044b8:	2801      	cmp	r0, #1
 80044ba:	d107      	bne.n	80044cc <_scanf_chars+0x48>
 80044bc:	682a      	ldr	r2, [r5, #0]
 80044be:	7811      	ldrb	r1, [r2, #0]
 80044c0:	6962      	ldr	r2, [r4, #20]
 80044c2:	5c52      	ldrb	r2, [r2, r1]
 80044c4:	b952      	cbnz	r2, 80044dc <_scanf_chars+0x58>
 80044c6:	2f00      	cmp	r7, #0
 80044c8:	d031      	beq.n	800452e <_scanf_chars+0xaa>
 80044ca:	e022      	b.n	8004512 <_scanf_chars+0x8e>
 80044cc:	2802      	cmp	r0, #2
 80044ce:	d120      	bne.n	8004512 <_scanf_chars+0x8e>
 80044d0:	682b      	ldr	r3, [r5, #0]
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	f819 3003 	ldrb.w	r3, [r9, r3]
 80044d8:	071b      	lsls	r3, r3, #28
 80044da:	d41a      	bmi.n	8004512 <_scanf_chars+0x8e>
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	06da      	lsls	r2, r3, #27
 80044e0:	bf5e      	ittt	pl
 80044e2:	682b      	ldrpl	r3, [r5, #0]
 80044e4:	781b      	ldrbpl	r3, [r3, #0]
 80044e6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80044ea:	682a      	ldr	r2, [r5, #0]
 80044ec:	686b      	ldr	r3, [r5, #4]
 80044ee:	3201      	adds	r2, #1
 80044f0:	602a      	str	r2, [r5, #0]
 80044f2:	68a2      	ldr	r2, [r4, #8]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	3a01      	subs	r2, #1
 80044f8:	606b      	str	r3, [r5, #4]
 80044fa:	3701      	adds	r7, #1
 80044fc:	60a2      	str	r2, [r4, #8]
 80044fe:	b142      	cbz	r2, 8004512 <_scanf_chars+0x8e>
 8004500:	2b00      	cmp	r3, #0
 8004502:	dcd7      	bgt.n	80044b4 <_scanf_chars+0x30>
 8004504:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004508:	4629      	mov	r1, r5
 800450a:	4640      	mov	r0, r8
 800450c:	4798      	blx	r3
 800450e:	2800      	cmp	r0, #0
 8004510:	d0d0      	beq.n	80044b4 <_scanf_chars+0x30>
 8004512:	6823      	ldr	r3, [r4, #0]
 8004514:	f013 0310 	ands.w	r3, r3, #16
 8004518:	d105      	bne.n	8004526 <_scanf_chars+0xa2>
 800451a:	68e2      	ldr	r2, [r4, #12]
 800451c:	3201      	adds	r2, #1
 800451e:	60e2      	str	r2, [r4, #12]
 8004520:	69a2      	ldr	r2, [r4, #24]
 8004522:	b102      	cbz	r2, 8004526 <_scanf_chars+0xa2>
 8004524:	7033      	strb	r3, [r6, #0]
 8004526:	6923      	ldr	r3, [r4, #16]
 8004528:	443b      	add	r3, r7
 800452a:	6123      	str	r3, [r4, #16]
 800452c:	2000      	movs	r0, #0
 800452e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004532:	bf00      	nop
 8004534:	0800588a 	.word	0x0800588a

08004538 <_scanf_i>:
 8004538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800453c:	4698      	mov	r8, r3
 800453e:	4b74      	ldr	r3, [pc, #464]	; (8004710 <_scanf_i+0x1d8>)
 8004540:	460c      	mov	r4, r1
 8004542:	4682      	mov	sl, r0
 8004544:	4616      	mov	r6, r2
 8004546:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800454a:	b087      	sub	sp, #28
 800454c:	ab03      	add	r3, sp, #12
 800454e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004552:	4b70      	ldr	r3, [pc, #448]	; (8004714 <_scanf_i+0x1dc>)
 8004554:	69a1      	ldr	r1, [r4, #24]
 8004556:	4a70      	ldr	r2, [pc, #448]	; (8004718 <_scanf_i+0x1e0>)
 8004558:	2903      	cmp	r1, #3
 800455a:	bf18      	it	ne
 800455c:	461a      	movne	r2, r3
 800455e:	68a3      	ldr	r3, [r4, #8]
 8004560:	9201      	str	r2, [sp, #4]
 8004562:	1e5a      	subs	r2, r3, #1
 8004564:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004568:	bf88      	it	hi
 800456a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800456e:	4627      	mov	r7, r4
 8004570:	bf82      	ittt	hi
 8004572:	eb03 0905 	addhi.w	r9, r3, r5
 8004576:	f240 135d 	movwhi	r3, #349	; 0x15d
 800457a:	60a3      	strhi	r3, [r4, #8]
 800457c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004580:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8004584:	bf98      	it	ls
 8004586:	f04f 0900 	movls.w	r9, #0
 800458a:	6023      	str	r3, [r4, #0]
 800458c:	463d      	mov	r5, r7
 800458e:	f04f 0b00 	mov.w	fp, #0
 8004592:	6831      	ldr	r1, [r6, #0]
 8004594:	ab03      	add	r3, sp, #12
 8004596:	7809      	ldrb	r1, [r1, #0]
 8004598:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800459c:	2202      	movs	r2, #2
 800459e:	f7fb fe07 	bl	80001b0 <memchr>
 80045a2:	b328      	cbz	r0, 80045f0 <_scanf_i+0xb8>
 80045a4:	f1bb 0f01 	cmp.w	fp, #1
 80045a8:	d159      	bne.n	800465e <_scanf_i+0x126>
 80045aa:	6862      	ldr	r2, [r4, #4]
 80045ac:	b92a      	cbnz	r2, 80045ba <_scanf_i+0x82>
 80045ae:	6822      	ldr	r2, [r4, #0]
 80045b0:	2308      	movs	r3, #8
 80045b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b6:	6063      	str	r3, [r4, #4]
 80045b8:	6022      	str	r2, [r4, #0]
 80045ba:	6822      	ldr	r2, [r4, #0]
 80045bc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80045c0:	6022      	str	r2, [r4, #0]
 80045c2:	68a2      	ldr	r2, [r4, #8]
 80045c4:	1e51      	subs	r1, r2, #1
 80045c6:	60a1      	str	r1, [r4, #8]
 80045c8:	b192      	cbz	r2, 80045f0 <_scanf_i+0xb8>
 80045ca:	6832      	ldr	r2, [r6, #0]
 80045cc:	1c51      	adds	r1, r2, #1
 80045ce:	6031      	str	r1, [r6, #0]
 80045d0:	7812      	ldrb	r2, [r2, #0]
 80045d2:	f805 2b01 	strb.w	r2, [r5], #1
 80045d6:	6872      	ldr	r2, [r6, #4]
 80045d8:	3a01      	subs	r2, #1
 80045da:	2a00      	cmp	r2, #0
 80045dc:	6072      	str	r2, [r6, #4]
 80045de:	dc07      	bgt.n	80045f0 <_scanf_i+0xb8>
 80045e0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80045e4:	4631      	mov	r1, r6
 80045e6:	4650      	mov	r0, sl
 80045e8:	4790      	blx	r2
 80045ea:	2800      	cmp	r0, #0
 80045ec:	f040 8085 	bne.w	80046fa <_scanf_i+0x1c2>
 80045f0:	f10b 0b01 	add.w	fp, fp, #1
 80045f4:	f1bb 0f03 	cmp.w	fp, #3
 80045f8:	d1cb      	bne.n	8004592 <_scanf_i+0x5a>
 80045fa:	6863      	ldr	r3, [r4, #4]
 80045fc:	b90b      	cbnz	r3, 8004602 <_scanf_i+0xca>
 80045fe:	230a      	movs	r3, #10
 8004600:	6063      	str	r3, [r4, #4]
 8004602:	6863      	ldr	r3, [r4, #4]
 8004604:	4945      	ldr	r1, [pc, #276]	; (800471c <_scanf_i+0x1e4>)
 8004606:	6960      	ldr	r0, [r4, #20]
 8004608:	1ac9      	subs	r1, r1, r3
 800460a:	f000 f89b 	bl	8004744 <__sccl>
 800460e:	f04f 0b00 	mov.w	fp, #0
 8004612:	68a3      	ldr	r3, [r4, #8]
 8004614:	6822      	ldr	r2, [r4, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d03d      	beq.n	8004696 <_scanf_i+0x15e>
 800461a:	6831      	ldr	r1, [r6, #0]
 800461c:	6960      	ldr	r0, [r4, #20]
 800461e:	f891 c000 	ldrb.w	ip, [r1]
 8004622:	f810 000c 	ldrb.w	r0, [r0, ip]
 8004626:	2800      	cmp	r0, #0
 8004628:	d035      	beq.n	8004696 <_scanf_i+0x15e>
 800462a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800462e:	d124      	bne.n	800467a <_scanf_i+0x142>
 8004630:	0510      	lsls	r0, r2, #20
 8004632:	d522      	bpl.n	800467a <_scanf_i+0x142>
 8004634:	f10b 0b01 	add.w	fp, fp, #1
 8004638:	f1b9 0f00 	cmp.w	r9, #0
 800463c:	d003      	beq.n	8004646 <_scanf_i+0x10e>
 800463e:	3301      	adds	r3, #1
 8004640:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8004644:	60a3      	str	r3, [r4, #8]
 8004646:	6873      	ldr	r3, [r6, #4]
 8004648:	3b01      	subs	r3, #1
 800464a:	2b00      	cmp	r3, #0
 800464c:	6073      	str	r3, [r6, #4]
 800464e:	dd1b      	ble.n	8004688 <_scanf_i+0x150>
 8004650:	6833      	ldr	r3, [r6, #0]
 8004652:	3301      	adds	r3, #1
 8004654:	6033      	str	r3, [r6, #0]
 8004656:	68a3      	ldr	r3, [r4, #8]
 8004658:	3b01      	subs	r3, #1
 800465a:	60a3      	str	r3, [r4, #8]
 800465c:	e7d9      	b.n	8004612 <_scanf_i+0xda>
 800465e:	f1bb 0f02 	cmp.w	fp, #2
 8004662:	d1ae      	bne.n	80045c2 <_scanf_i+0x8a>
 8004664:	6822      	ldr	r2, [r4, #0]
 8004666:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800466a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800466e:	d1bf      	bne.n	80045f0 <_scanf_i+0xb8>
 8004670:	2310      	movs	r3, #16
 8004672:	6063      	str	r3, [r4, #4]
 8004674:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004678:	e7a2      	b.n	80045c0 <_scanf_i+0x88>
 800467a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800467e:	6022      	str	r2, [r4, #0]
 8004680:	780b      	ldrb	r3, [r1, #0]
 8004682:	f805 3b01 	strb.w	r3, [r5], #1
 8004686:	e7de      	b.n	8004646 <_scanf_i+0x10e>
 8004688:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800468c:	4631      	mov	r1, r6
 800468e:	4650      	mov	r0, sl
 8004690:	4798      	blx	r3
 8004692:	2800      	cmp	r0, #0
 8004694:	d0df      	beq.n	8004656 <_scanf_i+0x11e>
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	05d9      	lsls	r1, r3, #23
 800469a:	d50d      	bpl.n	80046b8 <_scanf_i+0x180>
 800469c:	42bd      	cmp	r5, r7
 800469e:	d909      	bls.n	80046b4 <_scanf_i+0x17c>
 80046a0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80046a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046a8:	4632      	mov	r2, r6
 80046aa:	4650      	mov	r0, sl
 80046ac:	4798      	blx	r3
 80046ae:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80046b2:	464d      	mov	r5, r9
 80046b4:	42bd      	cmp	r5, r7
 80046b6:	d028      	beq.n	800470a <_scanf_i+0x1d2>
 80046b8:	6822      	ldr	r2, [r4, #0]
 80046ba:	f012 0210 	ands.w	r2, r2, #16
 80046be:	d113      	bne.n	80046e8 <_scanf_i+0x1b0>
 80046c0:	702a      	strb	r2, [r5, #0]
 80046c2:	6863      	ldr	r3, [r4, #4]
 80046c4:	9e01      	ldr	r6, [sp, #4]
 80046c6:	4639      	mov	r1, r7
 80046c8:	4650      	mov	r0, sl
 80046ca:	47b0      	blx	r6
 80046cc:	f8d8 3000 	ldr.w	r3, [r8]
 80046d0:	6821      	ldr	r1, [r4, #0]
 80046d2:	1d1a      	adds	r2, r3, #4
 80046d4:	f8c8 2000 	str.w	r2, [r8]
 80046d8:	f011 0f20 	tst.w	r1, #32
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	d00f      	beq.n	8004700 <_scanf_i+0x1c8>
 80046e0:	6018      	str	r0, [r3, #0]
 80046e2:	68e3      	ldr	r3, [r4, #12]
 80046e4:	3301      	adds	r3, #1
 80046e6:	60e3      	str	r3, [r4, #12]
 80046e8:	6923      	ldr	r3, [r4, #16]
 80046ea:	1bed      	subs	r5, r5, r7
 80046ec:	445d      	add	r5, fp
 80046ee:	442b      	add	r3, r5
 80046f0:	6123      	str	r3, [r4, #16]
 80046f2:	2000      	movs	r0, #0
 80046f4:	b007      	add	sp, #28
 80046f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046fa:	f04f 0b00 	mov.w	fp, #0
 80046fe:	e7ca      	b.n	8004696 <_scanf_i+0x15e>
 8004700:	07ca      	lsls	r2, r1, #31
 8004702:	bf4c      	ite	mi
 8004704:	8018      	strhmi	r0, [r3, #0]
 8004706:	6018      	strpl	r0, [r3, #0]
 8004708:	e7eb      	b.n	80046e2 <_scanf_i+0x1aa>
 800470a:	2001      	movs	r0, #1
 800470c:	e7f2      	b.n	80046f4 <_scanf_i+0x1bc>
 800470e:	bf00      	nop
 8004710:	080050ec 	.word	0x080050ec
 8004714:	08004a2d 	.word	0x08004a2d
 8004718:	08004945 	.word	0x08004945
 800471c:	0800587e 	.word	0x0800587e

08004720 <_read_r>:
 8004720:	b538      	push	{r3, r4, r5, lr}
 8004722:	4d07      	ldr	r5, [pc, #28]	; (8004740 <_read_r+0x20>)
 8004724:	4604      	mov	r4, r0
 8004726:	4608      	mov	r0, r1
 8004728:	4611      	mov	r1, r2
 800472a:	2200      	movs	r2, #0
 800472c:	602a      	str	r2, [r5, #0]
 800472e:	461a      	mov	r2, r3
 8004730:	f000 fa12 	bl	8004b58 <_read>
 8004734:	1c43      	adds	r3, r0, #1
 8004736:	d102      	bne.n	800473e <_read_r+0x1e>
 8004738:	682b      	ldr	r3, [r5, #0]
 800473a:	b103      	cbz	r3, 800473e <_read_r+0x1e>
 800473c:	6023      	str	r3, [r4, #0]
 800473e:	bd38      	pop	{r3, r4, r5, pc}
 8004740:	20000d24 	.word	0x20000d24

08004744 <__sccl>:
 8004744:	b570      	push	{r4, r5, r6, lr}
 8004746:	780b      	ldrb	r3, [r1, #0]
 8004748:	4604      	mov	r4, r0
 800474a:	2b5e      	cmp	r3, #94	; 0x5e
 800474c:	bf0b      	itete	eq
 800474e:	784b      	ldrbeq	r3, [r1, #1]
 8004750:	1c4a      	addne	r2, r1, #1
 8004752:	1c8a      	addeq	r2, r1, #2
 8004754:	2100      	movne	r1, #0
 8004756:	bf08      	it	eq
 8004758:	2101      	moveq	r1, #1
 800475a:	3801      	subs	r0, #1
 800475c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8004760:	f800 1f01 	strb.w	r1, [r0, #1]!
 8004764:	42a8      	cmp	r0, r5
 8004766:	d1fb      	bne.n	8004760 <__sccl+0x1c>
 8004768:	b90b      	cbnz	r3, 800476e <__sccl+0x2a>
 800476a:	1e50      	subs	r0, r2, #1
 800476c:	bd70      	pop	{r4, r5, r6, pc}
 800476e:	f081 0101 	eor.w	r1, r1, #1
 8004772:	54e1      	strb	r1, [r4, r3]
 8004774:	4610      	mov	r0, r2
 8004776:	4602      	mov	r2, r0
 8004778:	f812 5b01 	ldrb.w	r5, [r2], #1
 800477c:	2d2d      	cmp	r5, #45	; 0x2d
 800477e:	d005      	beq.n	800478c <__sccl+0x48>
 8004780:	2d5d      	cmp	r5, #93	; 0x5d
 8004782:	d016      	beq.n	80047b2 <__sccl+0x6e>
 8004784:	2d00      	cmp	r5, #0
 8004786:	d0f1      	beq.n	800476c <__sccl+0x28>
 8004788:	462b      	mov	r3, r5
 800478a:	e7f2      	b.n	8004772 <__sccl+0x2e>
 800478c:	7846      	ldrb	r6, [r0, #1]
 800478e:	2e5d      	cmp	r6, #93	; 0x5d
 8004790:	d0fa      	beq.n	8004788 <__sccl+0x44>
 8004792:	42b3      	cmp	r3, r6
 8004794:	dcf8      	bgt.n	8004788 <__sccl+0x44>
 8004796:	3002      	adds	r0, #2
 8004798:	461a      	mov	r2, r3
 800479a:	3201      	adds	r2, #1
 800479c:	4296      	cmp	r6, r2
 800479e:	54a1      	strb	r1, [r4, r2]
 80047a0:	dcfb      	bgt.n	800479a <__sccl+0x56>
 80047a2:	1af2      	subs	r2, r6, r3
 80047a4:	3a01      	subs	r2, #1
 80047a6:	1c5d      	adds	r5, r3, #1
 80047a8:	42b3      	cmp	r3, r6
 80047aa:	bfa8      	it	ge
 80047ac:	2200      	movge	r2, #0
 80047ae:	18ab      	adds	r3, r5, r2
 80047b0:	e7e1      	b.n	8004776 <__sccl+0x32>
 80047b2:	4610      	mov	r0, r2
 80047b4:	e7da      	b.n	800476c <__sccl+0x28>

080047b6 <_raise_r>:
 80047b6:	291f      	cmp	r1, #31
 80047b8:	b538      	push	{r3, r4, r5, lr}
 80047ba:	4604      	mov	r4, r0
 80047bc:	460d      	mov	r5, r1
 80047be:	d904      	bls.n	80047ca <_raise_r+0x14>
 80047c0:	2316      	movs	r3, #22
 80047c2:	6003      	str	r3, [r0, #0]
 80047c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80047c8:	bd38      	pop	{r3, r4, r5, pc}
 80047ca:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80047cc:	b112      	cbz	r2, 80047d4 <_raise_r+0x1e>
 80047ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80047d2:	b94b      	cbnz	r3, 80047e8 <_raise_r+0x32>
 80047d4:	4620      	mov	r0, r4
 80047d6:	f000 f831 	bl	800483c <_getpid_r>
 80047da:	462a      	mov	r2, r5
 80047dc:	4601      	mov	r1, r0
 80047de:	4620      	mov	r0, r4
 80047e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047e4:	f000 b818 	b.w	8004818 <_kill_r>
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d00a      	beq.n	8004802 <_raise_r+0x4c>
 80047ec:	1c59      	adds	r1, r3, #1
 80047ee:	d103      	bne.n	80047f8 <_raise_r+0x42>
 80047f0:	2316      	movs	r3, #22
 80047f2:	6003      	str	r3, [r0, #0]
 80047f4:	2001      	movs	r0, #1
 80047f6:	e7e7      	b.n	80047c8 <_raise_r+0x12>
 80047f8:	2400      	movs	r4, #0
 80047fa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80047fe:	4628      	mov	r0, r5
 8004800:	4798      	blx	r3
 8004802:	2000      	movs	r0, #0
 8004804:	e7e0      	b.n	80047c8 <_raise_r+0x12>
	...

08004808 <raise>:
 8004808:	4b02      	ldr	r3, [pc, #8]	; (8004814 <raise+0xc>)
 800480a:	4601      	mov	r1, r0
 800480c:	6818      	ldr	r0, [r3, #0]
 800480e:	f7ff bfd2 	b.w	80047b6 <_raise_r>
 8004812:	bf00      	nop
 8004814:	20000064 	.word	0x20000064

08004818 <_kill_r>:
 8004818:	b538      	push	{r3, r4, r5, lr}
 800481a:	4d07      	ldr	r5, [pc, #28]	; (8004838 <_kill_r+0x20>)
 800481c:	2300      	movs	r3, #0
 800481e:	4604      	mov	r4, r0
 8004820:	4608      	mov	r0, r1
 8004822:	4611      	mov	r1, r2
 8004824:	602b      	str	r3, [r5, #0]
 8004826:	f000 f987 	bl	8004b38 <_kill>
 800482a:	1c43      	adds	r3, r0, #1
 800482c:	d102      	bne.n	8004834 <_kill_r+0x1c>
 800482e:	682b      	ldr	r3, [r5, #0]
 8004830:	b103      	cbz	r3, 8004834 <_kill_r+0x1c>
 8004832:	6023      	str	r3, [r4, #0]
 8004834:	bd38      	pop	{r3, r4, r5, pc}
 8004836:	bf00      	nop
 8004838:	20000d24 	.word	0x20000d24

0800483c <_getpid_r>:
 800483c:	f000 b96c 	b.w	8004b18 <_getpid>

08004840 <_strtol_l.constprop.0>:
 8004840:	2b01      	cmp	r3, #1
 8004842:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004846:	d001      	beq.n	800484c <_strtol_l.constprop.0+0xc>
 8004848:	2b24      	cmp	r3, #36	; 0x24
 800484a:	d906      	bls.n	800485a <_strtol_l.constprop.0+0x1a>
 800484c:	f7fe f8c2 	bl	80029d4 <__errno>
 8004850:	2316      	movs	r3, #22
 8004852:	6003      	str	r3, [r0, #0]
 8004854:	2000      	movs	r0, #0
 8004856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800485a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004940 <_strtol_l.constprop.0+0x100>
 800485e:	460d      	mov	r5, r1
 8004860:	462e      	mov	r6, r5
 8004862:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004866:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800486a:	f017 0708 	ands.w	r7, r7, #8
 800486e:	d1f7      	bne.n	8004860 <_strtol_l.constprop.0+0x20>
 8004870:	2c2d      	cmp	r4, #45	; 0x2d
 8004872:	d132      	bne.n	80048da <_strtol_l.constprop.0+0x9a>
 8004874:	782c      	ldrb	r4, [r5, #0]
 8004876:	2701      	movs	r7, #1
 8004878:	1cb5      	adds	r5, r6, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d05b      	beq.n	8004936 <_strtol_l.constprop.0+0xf6>
 800487e:	2b10      	cmp	r3, #16
 8004880:	d109      	bne.n	8004896 <_strtol_l.constprop.0+0x56>
 8004882:	2c30      	cmp	r4, #48	; 0x30
 8004884:	d107      	bne.n	8004896 <_strtol_l.constprop.0+0x56>
 8004886:	782c      	ldrb	r4, [r5, #0]
 8004888:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800488c:	2c58      	cmp	r4, #88	; 0x58
 800488e:	d14d      	bne.n	800492c <_strtol_l.constprop.0+0xec>
 8004890:	786c      	ldrb	r4, [r5, #1]
 8004892:	2310      	movs	r3, #16
 8004894:	3502      	adds	r5, #2
 8004896:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800489a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800489e:	f04f 0e00 	mov.w	lr, #0
 80048a2:	fbb8 f9f3 	udiv	r9, r8, r3
 80048a6:	4676      	mov	r6, lr
 80048a8:	fb03 8a19 	mls	sl, r3, r9, r8
 80048ac:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80048b0:	f1bc 0f09 	cmp.w	ip, #9
 80048b4:	d816      	bhi.n	80048e4 <_strtol_l.constprop.0+0xa4>
 80048b6:	4664      	mov	r4, ip
 80048b8:	42a3      	cmp	r3, r4
 80048ba:	dd24      	ble.n	8004906 <_strtol_l.constprop.0+0xc6>
 80048bc:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 80048c0:	d008      	beq.n	80048d4 <_strtol_l.constprop.0+0x94>
 80048c2:	45b1      	cmp	r9, r6
 80048c4:	d31c      	bcc.n	8004900 <_strtol_l.constprop.0+0xc0>
 80048c6:	d101      	bne.n	80048cc <_strtol_l.constprop.0+0x8c>
 80048c8:	45a2      	cmp	sl, r4
 80048ca:	db19      	blt.n	8004900 <_strtol_l.constprop.0+0xc0>
 80048cc:	fb06 4603 	mla	r6, r6, r3, r4
 80048d0:	f04f 0e01 	mov.w	lr, #1
 80048d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80048d8:	e7e8      	b.n	80048ac <_strtol_l.constprop.0+0x6c>
 80048da:	2c2b      	cmp	r4, #43	; 0x2b
 80048dc:	bf04      	itt	eq
 80048de:	782c      	ldrbeq	r4, [r5, #0]
 80048e0:	1cb5      	addeq	r5, r6, #2
 80048e2:	e7ca      	b.n	800487a <_strtol_l.constprop.0+0x3a>
 80048e4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80048e8:	f1bc 0f19 	cmp.w	ip, #25
 80048ec:	d801      	bhi.n	80048f2 <_strtol_l.constprop.0+0xb2>
 80048ee:	3c37      	subs	r4, #55	; 0x37
 80048f0:	e7e2      	b.n	80048b8 <_strtol_l.constprop.0+0x78>
 80048f2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80048f6:	f1bc 0f19 	cmp.w	ip, #25
 80048fa:	d804      	bhi.n	8004906 <_strtol_l.constprop.0+0xc6>
 80048fc:	3c57      	subs	r4, #87	; 0x57
 80048fe:	e7db      	b.n	80048b8 <_strtol_l.constprop.0+0x78>
 8004900:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8004904:	e7e6      	b.n	80048d4 <_strtol_l.constprop.0+0x94>
 8004906:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800490a:	d105      	bne.n	8004918 <_strtol_l.constprop.0+0xd8>
 800490c:	2322      	movs	r3, #34	; 0x22
 800490e:	6003      	str	r3, [r0, #0]
 8004910:	4646      	mov	r6, r8
 8004912:	b942      	cbnz	r2, 8004926 <_strtol_l.constprop.0+0xe6>
 8004914:	4630      	mov	r0, r6
 8004916:	e79e      	b.n	8004856 <_strtol_l.constprop.0+0x16>
 8004918:	b107      	cbz	r7, 800491c <_strtol_l.constprop.0+0xdc>
 800491a:	4276      	negs	r6, r6
 800491c:	2a00      	cmp	r2, #0
 800491e:	d0f9      	beq.n	8004914 <_strtol_l.constprop.0+0xd4>
 8004920:	f1be 0f00 	cmp.w	lr, #0
 8004924:	d000      	beq.n	8004928 <_strtol_l.constprop.0+0xe8>
 8004926:	1e69      	subs	r1, r5, #1
 8004928:	6011      	str	r1, [r2, #0]
 800492a:	e7f3      	b.n	8004914 <_strtol_l.constprop.0+0xd4>
 800492c:	2430      	movs	r4, #48	; 0x30
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1b1      	bne.n	8004896 <_strtol_l.constprop.0+0x56>
 8004932:	2308      	movs	r3, #8
 8004934:	e7af      	b.n	8004896 <_strtol_l.constprop.0+0x56>
 8004936:	2c30      	cmp	r4, #48	; 0x30
 8004938:	d0a5      	beq.n	8004886 <_strtol_l.constprop.0+0x46>
 800493a:	230a      	movs	r3, #10
 800493c:	e7ab      	b.n	8004896 <_strtol_l.constprop.0+0x56>
 800493e:	bf00      	nop
 8004940:	0800588a 	.word	0x0800588a

08004944 <_strtol_r>:
 8004944:	f7ff bf7c 	b.w	8004840 <_strtol_l.constprop.0>

08004948 <_strtoul_l.constprop.0>:
 8004948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800494c:	4f36      	ldr	r7, [pc, #216]	; (8004a28 <_strtoul_l.constprop.0+0xe0>)
 800494e:	4686      	mov	lr, r0
 8004950:	460d      	mov	r5, r1
 8004952:	4628      	mov	r0, r5
 8004954:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004958:	5d3e      	ldrb	r6, [r7, r4]
 800495a:	f016 0608 	ands.w	r6, r6, #8
 800495e:	d1f8      	bne.n	8004952 <_strtoul_l.constprop.0+0xa>
 8004960:	2c2d      	cmp	r4, #45	; 0x2d
 8004962:	d130      	bne.n	80049c6 <_strtoul_l.constprop.0+0x7e>
 8004964:	782c      	ldrb	r4, [r5, #0]
 8004966:	2601      	movs	r6, #1
 8004968:	1c85      	adds	r5, r0, #2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d057      	beq.n	8004a1e <_strtoul_l.constprop.0+0xd6>
 800496e:	2b10      	cmp	r3, #16
 8004970:	d109      	bne.n	8004986 <_strtoul_l.constprop.0+0x3e>
 8004972:	2c30      	cmp	r4, #48	; 0x30
 8004974:	d107      	bne.n	8004986 <_strtoul_l.constprop.0+0x3e>
 8004976:	7828      	ldrb	r0, [r5, #0]
 8004978:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800497c:	2858      	cmp	r0, #88	; 0x58
 800497e:	d149      	bne.n	8004a14 <_strtoul_l.constprop.0+0xcc>
 8004980:	786c      	ldrb	r4, [r5, #1]
 8004982:	2310      	movs	r3, #16
 8004984:	3502      	adds	r5, #2
 8004986:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800498a:	2700      	movs	r7, #0
 800498c:	fbb8 f8f3 	udiv	r8, r8, r3
 8004990:	fb03 f908 	mul.w	r9, r3, r8
 8004994:	ea6f 0909 	mvn.w	r9, r9
 8004998:	4638      	mov	r0, r7
 800499a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800499e:	f1bc 0f09 	cmp.w	ip, #9
 80049a2:	d815      	bhi.n	80049d0 <_strtoul_l.constprop.0+0x88>
 80049a4:	4664      	mov	r4, ip
 80049a6:	42a3      	cmp	r3, r4
 80049a8:	dd23      	ble.n	80049f2 <_strtoul_l.constprop.0+0xaa>
 80049aa:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 80049ae:	d007      	beq.n	80049c0 <_strtoul_l.constprop.0+0x78>
 80049b0:	4580      	cmp	r8, r0
 80049b2:	d31b      	bcc.n	80049ec <_strtoul_l.constprop.0+0xa4>
 80049b4:	d101      	bne.n	80049ba <_strtoul_l.constprop.0+0x72>
 80049b6:	45a1      	cmp	r9, r4
 80049b8:	db18      	blt.n	80049ec <_strtoul_l.constprop.0+0xa4>
 80049ba:	fb00 4003 	mla	r0, r0, r3, r4
 80049be:	2701      	movs	r7, #1
 80049c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80049c4:	e7e9      	b.n	800499a <_strtoul_l.constprop.0+0x52>
 80049c6:	2c2b      	cmp	r4, #43	; 0x2b
 80049c8:	bf04      	itt	eq
 80049ca:	782c      	ldrbeq	r4, [r5, #0]
 80049cc:	1c85      	addeq	r5, r0, #2
 80049ce:	e7cc      	b.n	800496a <_strtoul_l.constprop.0+0x22>
 80049d0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80049d4:	f1bc 0f19 	cmp.w	ip, #25
 80049d8:	d801      	bhi.n	80049de <_strtoul_l.constprop.0+0x96>
 80049da:	3c37      	subs	r4, #55	; 0x37
 80049dc:	e7e3      	b.n	80049a6 <_strtoul_l.constprop.0+0x5e>
 80049de:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80049e2:	f1bc 0f19 	cmp.w	ip, #25
 80049e6:	d804      	bhi.n	80049f2 <_strtoul_l.constprop.0+0xaa>
 80049e8:	3c57      	subs	r4, #87	; 0x57
 80049ea:	e7dc      	b.n	80049a6 <_strtoul_l.constprop.0+0x5e>
 80049ec:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80049f0:	e7e6      	b.n	80049c0 <_strtoul_l.constprop.0+0x78>
 80049f2:	1c7b      	adds	r3, r7, #1
 80049f4:	d106      	bne.n	8004a04 <_strtoul_l.constprop.0+0xbc>
 80049f6:	2322      	movs	r3, #34	; 0x22
 80049f8:	f8ce 3000 	str.w	r3, [lr]
 80049fc:	4638      	mov	r0, r7
 80049fe:	b932      	cbnz	r2, 8004a0e <_strtoul_l.constprop.0+0xc6>
 8004a00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a04:	b106      	cbz	r6, 8004a08 <_strtoul_l.constprop.0+0xc0>
 8004a06:	4240      	negs	r0, r0
 8004a08:	2a00      	cmp	r2, #0
 8004a0a:	d0f9      	beq.n	8004a00 <_strtoul_l.constprop.0+0xb8>
 8004a0c:	b107      	cbz	r7, 8004a10 <_strtoul_l.constprop.0+0xc8>
 8004a0e:	1e69      	subs	r1, r5, #1
 8004a10:	6011      	str	r1, [r2, #0]
 8004a12:	e7f5      	b.n	8004a00 <_strtoul_l.constprop.0+0xb8>
 8004a14:	2430      	movs	r4, #48	; 0x30
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1b5      	bne.n	8004986 <_strtoul_l.constprop.0+0x3e>
 8004a1a:	2308      	movs	r3, #8
 8004a1c:	e7b3      	b.n	8004986 <_strtoul_l.constprop.0+0x3e>
 8004a1e:	2c30      	cmp	r4, #48	; 0x30
 8004a20:	d0a9      	beq.n	8004976 <_strtoul_l.constprop.0+0x2e>
 8004a22:	230a      	movs	r3, #10
 8004a24:	e7af      	b.n	8004986 <_strtoul_l.constprop.0+0x3e>
 8004a26:	bf00      	nop
 8004a28:	0800588a 	.word	0x0800588a

08004a2c <_strtoul_r>:
 8004a2c:	f7ff bf8c 	b.w	8004948 <_strtoul_l.constprop.0>

08004a30 <__submore>:
 8004a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a34:	460c      	mov	r4, r1
 8004a36:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004a38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a3c:	4299      	cmp	r1, r3
 8004a3e:	d11d      	bne.n	8004a7c <__submore+0x4c>
 8004a40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a44:	f7fe f838 	bl	8002ab8 <_malloc_r>
 8004a48:	b918      	cbnz	r0, 8004a52 <__submore+0x22>
 8004a4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a56:	63a3      	str	r3, [r4, #56]	; 0x38
 8004a58:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004a5c:	6360      	str	r0, [r4, #52]	; 0x34
 8004a5e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8004a62:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004a66:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8004a6a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004a6e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8004a72:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004a76:	6020      	str	r0, [r4, #0]
 8004a78:	2000      	movs	r0, #0
 8004a7a:	e7e8      	b.n	8004a4e <__submore+0x1e>
 8004a7c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004a7e:	0077      	lsls	r7, r6, #1
 8004a80:	463a      	mov	r2, r7
 8004a82:	f7ff f815 	bl	8003ab0 <_realloc_r>
 8004a86:	4605      	mov	r5, r0
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	d0de      	beq.n	8004a4a <__submore+0x1a>
 8004a8c:	eb00 0806 	add.w	r8, r0, r6
 8004a90:	4601      	mov	r1, r0
 8004a92:	4632      	mov	r2, r6
 8004a94:	4640      	mov	r0, r8
 8004a96:	f7fd ffd9 	bl	8002a4c <memcpy>
 8004a9a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8004a9e:	f8c4 8000 	str.w	r8, [r4]
 8004aa2:	e7e9      	b.n	8004a78 <__submore+0x48>

08004aa4 <_fstat_r>:
 8004aa4:	b538      	push	{r3, r4, r5, lr}
 8004aa6:	4d07      	ldr	r5, [pc, #28]	; (8004ac4 <_fstat_r+0x20>)
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	4604      	mov	r4, r0
 8004aac:	4608      	mov	r0, r1
 8004aae:	4611      	mov	r1, r2
 8004ab0:	602b      	str	r3, [r5, #0]
 8004ab2:	f000 f829 	bl	8004b08 <_fstat>
 8004ab6:	1c43      	adds	r3, r0, #1
 8004ab8:	d102      	bne.n	8004ac0 <_fstat_r+0x1c>
 8004aba:	682b      	ldr	r3, [r5, #0]
 8004abc:	b103      	cbz	r3, 8004ac0 <_fstat_r+0x1c>
 8004abe:	6023      	str	r3, [r4, #0]
 8004ac0:	bd38      	pop	{r3, r4, r5, pc}
 8004ac2:	bf00      	nop
 8004ac4:	20000d24 	.word	0x20000d24

08004ac8 <_isatty_r>:
 8004ac8:	b538      	push	{r3, r4, r5, lr}
 8004aca:	4d06      	ldr	r5, [pc, #24]	; (8004ae4 <_isatty_r+0x1c>)
 8004acc:	2300      	movs	r3, #0
 8004ace:	4604      	mov	r4, r0
 8004ad0:	4608      	mov	r0, r1
 8004ad2:	602b      	str	r3, [r5, #0]
 8004ad4:	f000 f828 	bl	8004b28 <_isatty>
 8004ad8:	1c43      	adds	r3, r0, #1
 8004ada:	d102      	bne.n	8004ae2 <_isatty_r+0x1a>
 8004adc:	682b      	ldr	r3, [r5, #0]
 8004ade:	b103      	cbz	r3, 8004ae2 <_isatty_r+0x1a>
 8004ae0:	6023      	str	r3, [r4, #0]
 8004ae2:	bd38      	pop	{r3, r4, r5, pc}
 8004ae4:	20000d24 	.word	0x20000d24

08004ae8 <_malloc_usable_size_r>:
 8004ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aec:	1f18      	subs	r0, r3, #4
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	bfbc      	itt	lt
 8004af2:	580b      	ldrlt	r3, [r1, r0]
 8004af4:	18c0      	addlt	r0, r0, r3
 8004af6:	4770      	bx	lr

08004af8 <_close>:
 8004af8:	4b02      	ldr	r3, [pc, #8]	; (8004b04 <_close+0xc>)
 8004afa:	2258      	movs	r2, #88	; 0x58
 8004afc:	601a      	str	r2, [r3, #0]
 8004afe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b02:	4770      	bx	lr
 8004b04:	20000d24 	.word	0x20000d24

08004b08 <_fstat>:
 8004b08:	4b02      	ldr	r3, [pc, #8]	; (8004b14 <_fstat+0xc>)
 8004b0a:	2258      	movs	r2, #88	; 0x58
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b12:	4770      	bx	lr
 8004b14:	20000d24 	.word	0x20000d24

08004b18 <_getpid>:
 8004b18:	4b02      	ldr	r3, [pc, #8]	; (8004b24 <_getpid+0xc>)
 8004b1a:	2258      	movs	r2, #88	; 0x58
 8004b1c:	601a      	str	r2, [r3, #0]
 8004b1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b22:	4770      	bx	lr
 8004b24:	20000d24 	.word	0x20000d24

08004b28 <_isatty>:
 8004b28:	4b02      	ldr	r3, [pc, #8]	; (8004b34 <_isatty+0xc>)
 8004b2a:	2258      	movs	r2, #88	; 0x58
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	2000      	movs	r0, #0
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	20000d24 	.word	0x20000d24

08004b38 <_kill>:
 8004b38:	4b02      	ldr	r3, [pc, #8]	; (8004b44 <_kill+0xc>)
 8004b3a:	2258      	movs	r2, #88	; 0x58
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b42:	4770      	bx	lr
 8004b44:	20000d24 	.word	0x20000d24

08004b48 <_lseek>:
 8004b48:	4b02      	ldr	r3, [pc, #8]	; (8004b54 <_lseek+0xc>)
 8004b4a:	2258      	movs	r2, #88	; 0x58
 8004b4c:	601a      	str	r2, [r3, #0]
 8004b4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b52:	4770      	bx	lr
 8004b54:	20000d24 	.word	0x20000d24

08004b58 <_read>:
 8004b58:	4b02      	ldr	r3, [pc, #8]	; (8004b64 <_read+0xc>)
 8004b5a:	2258      	movs	r2, #88	; 0x58
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b62:	4770      	bx	lr
 8004b64:	20000d24 	.word	0x20000d24

08004b68 <_sbrk>:
 8004b68:	4a04      	ldr	r2, [pc, #16]	; (8004b7c <_sbrk+0x14>)
 8004b6a:	4905      	ldr	r1, [pc, #20]	; (8004b80 <_sbrk+0x18>)
 8004b6c:	6813      	ldr	r3, [r2, #0]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	bf08      	it	eq
 8004b72:	460b      	moveq	r3, r1
 8004b74:	4418      	add	r0, r3
 8004b76:	6010      	str	r0, [r2, #0]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	4770      	bx	lr
 8004b7c:	20000d28 	.word	0x20000d28
 8004b80:	20000d30 	.word	0x20000d30

08004b84 <_write>:
 8004b84:	4b02      	ldr	r3, [pc, #8]	; (8004b90 <_write+0xc>)
 8004b86:	2258      	movs	r2, #88	; 0x58
 8004b88:	601a      	str	r2, [r3, #0]
 8004b8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b8e:	4770      	bx	lr
 8004b90:	20000d24 	.word	0x20000d24

08004b94 <_exit>:
 8004b94:	e7fe      	b.n	8004b94 <_exit>
 8004b96:	bf00      	nop

08004b98 <_init>:
 8004b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b9a:	bf00      	nop
 8004b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b9e:	bc08      	pop	{r3}
 8004ba0:	469e      	mov	lr, r3
 8004ba2:	4770      	bx	lr

08004ba4 <_fini>:
 8004ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba6:	bf00      	nop
 8004ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004baa:	bc08      	pop	{r3}
 8004bac:	469e      	mov	lr, r3
 8004bae:	4770      	bx	lr
