// Seed: 4194127113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout tri id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : -1 'b0 ||  -1] id_9;
  assign id_4 = -1;
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    input wand id_7,
    output wire id_8,
    output wor id_9,
    input supply0 id_10
);
  logic id_12;
  ;
  static logic id_13 = id_5;
  assign id_12 = 1;
  wire id_14;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14
  );
endmodule
