INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/lab10_vivado/question1/question1.srcs/sim_1/new/testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_design_1_wrapper'
