#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jun 03 01:28:51 2016
# Process ID: 15132
# Current directory: D:/ECT-UA/CR/tarefa19_1/hardwareVersion
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4616 D:\ECT-UA\CR\tarefa19_1\hardwareVersion\hardwareVersion.xpr
# Log file: D:/ECT-UA/CR/tarefa19_1/hardwareVersion/vivado.log
# Journal file: D:/ECT-UA/CR/tarefa19_1/hardwareVersion\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECT-UA/CR/tarefa19_1/clockDivider'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECT-UA/CR/tarefa19_1/sendImpar'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Rui Oliveira/Dropbox/testePraticoCR/REPOSITORY/DisplayControl32inputs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECT-UA/CR/tarefa19_1/unroll'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECT-UA/CR/tarefa19_1/checkImpar'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECT-UA/CR/tarefa19_1/imparE'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 804.805 ; gain = 133.699
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding component instance block -- xilinx.com:user:clock_divider:1.0 - clock_divider_0
Adding component instance block -- xilinx.com:user:unroll:1.0 - unroll_0
Adding component instance block -- xilinx.com:user:imparE:1.0 - imparE_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- ua.pt:user:DC32:1.0 - DC32_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:user:sendImpar:1.0 - sendImpar_0
Successfully read diagram <hardversion> from BD file <D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.srcs/sources_1/bd/hardversion/hardversion.bd>
VHDL Output written to : D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.srcs/sources_1/bd/hardversion/hdl/hardversion.vhd
VHDL Output written to : D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.srcs/sources_1/bd/hardversion/hdl/hardversion_wrapper.vhd
Wrote  : <D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.srcs/sources_1/bd/hardversion/hardversion.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block unroll_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block imparE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sendImpar_0 .
Exporting to file D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.srcs/sources_1/bd/hardversion/hw_handoff/hardversion.hwh
Generated Block Design Tcl file D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.srcs/sources_1/bd/hardversion/hw_handoff/hardversion_bd.tcl
Generated Hardware Definition File D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.srcs/sources_1/bd/hardversion/hdl/hardversion.hwdef
[Fri Jun 03 01:29:34 2016] Launched synth_1...
Run output will be captured here: D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.runs/synth_1/runme.log
[Fri Jun 03 01:29:34 2016] Launched impl_1...
Run output will be captured here: D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 886.715 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505290A
set_property PROGRAM.FILE {D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.runs/impl_1/hardversion_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/ECT-UA/CR/tarefa19_1/hardwareVersion/hardwareVersion.runs/impl_1/hardversion_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 03 01:34:49 2016...
