// Seed: 1943750269
module module_0 (
    input wand id_0
);
  logic [1 : 1] id_2 = id_0 === 1 == id_0;
  id_3 :
  assert property (@(posedge id_2) id_2 - 1)
  else;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0  = 32'd71,
    parameter id_14 = 32'd73,
    parameter id_5  = 32'd31,
    parameter id_7  = 32'd81,
    parameter id_8  = 32'd30
) (
    input tri0 _id_0,
    output wand id_1,
    output wand id_2,
    input tri1 id_3,
    output wand id_4,
    output tri0 _id_5,
    output tri0 id_6,
    input supply0 _id_7,
    input tri1 _id_8,
    input wor id_9,
    input tri id_10,
    output wire id_11
);
  assign id_1 = id_8;
  wire id_13;
  assign id_13 = id_3;
  logic [id_0  ==  id_5 : -1] _id_14 = id_8;
  wire id_15;
  assign id_11 = -1;
  wire [id_8 : id_7  +  id_14] id_16;
  module_0 modCall_1 (id_9);
  assign modCall_1.id_0 = 0;
  assign id_6 = -1'b0;
endmodule
