m255
K4
z2
!s11f vlog 2021.3_2 2021.09, Sep 10 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/q18ky/risc_v/fpga
vsim_rst_gen_v1_0_2_sim_rst_gen
!s110 1644241387
!i10b 1
!s100 aAZ8h;FX^o^Md?E^z:cGj1
IDN<[ohGJ0Jg[:nf5Ha@KK3
R0
w1590640639
8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/sim_rst_gen_v1_0/hdl/sim_rst_gen_v1_0_vl_rfs.v
F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/sim_rst_gen_v1_0/hdl/sim_rst_gen_v1_0_vl_rfs.v
!i122 0
L0 20 30
VDg1SIo80bB@j0V0VzS_@n1
OL;L;2021.3_2;73
r1
!s85 0
31
!s108 1644241387.000000
!s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/sim_rst_gen_v1_0/hdl/sim_rst_gen_v1_0_vl_rfs.v|
!s90 -64|+incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl|-work|sim_rst_gen_v1_0_2|-f|/homes/q18ky/risc_v/fpga/lib_xilinx_questa/sim_rst_gen_v1_0_2/.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.lin64.cmf|
!i113 0
o-64 -work sim_rst_gen_v1_0_2 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -64 +incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl -work sim_rst_gen_v1_0_2 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
