Classic Timing Analyzer report for lab
Wed Oct 27 15:54:53 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.224 ns   ; BY   ; Y0 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 15.224 ns       ; BY   ; Y0 ;
; N/A   ; None              ; 15.067 ns       ; a0   ; Y0 ;
; N/A   ; None              ; 14.942 ns       ; b0   ; Y0 ;
; N/A   ; None              ; 14.923 ns       ; a1   ; Y1 ;
; N/A   ; None              ; 14.898 ns       ; AY   ; Y0 ;
; N/A   ; None              ; 14.809 ns       ; BY   ; Y1 ;
; N/A   ; None              ; 14.735 ns       ; AY   ; Y1 ;
; N/A   ; None              ; 14.710 ns       ; BY   ; Y2 ;
; N/A   ; None              ; 14.642 ns       ; b1   ; Y1 ;
; N/A   ; None              ; 14.586 ns       ; a2   ; Y2 ;
; N/A   ; None              ; 14.567 ns       ; a3   ; Y3 ;
; N/A   ; None              ; 14.426 ns       ; BY   ; Y3 ;
; N/A   ; None              ; 14.385 ns       ; AY   ; Y2 ;
; N/A   ; None              ; 14.351 ns       ; AY   ; Y3 ;
; N/A   ; None              ; 14.041 ns       ; b2   ; Y2 ;
; N/A   ; None              ; 13.922 ns       ; b3   ; Y3 ;
; N/A   ; None              ; 13.820 ns       ; CY   ; Y0 ;
; N/A   ; None              ; 13.667 ns       ; CY   ; Y1 ;
; N/A   ; None              ; 13.619 ns       ; CY   ; Y2 ;
; N/A   ; None              ; 13.333 ns       ; c1   ; Y1 ;
; N/A   ; None              ; 13.263 ns       ; c2   ; Y2 ;
; N/A   ; None              ; 13.228 ns       ; CY   ; Y3 ;
; N/A   ; None              ; 13.124 ns       ; c0   ; Y0 ;
; N/A   ; None              ; 13.011 ns       ; c3   ; Y3 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Oct 27 15:54:53 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only
Info: Longest tpd from source pin "BY" to destination pin "Y0" is 15.224 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; PIN Node = 'BY'
    Info: 2: + IC(6.480 ns) + CELL(0.624 ns) = 8.088 ns; Loc. = LCCOMB_X16_Y1_N0; Fanout = 1; COMB Node = 'inst12~6'
    Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 9.079 ns; Loc. = LCCOMB_X16_Y1_N10; Fanout = 1; COMB Node = 'inst12'
    Info: 4: + IC(3.049 ns) + CELL(3.096 ns) = 15.224 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'Y0'
    Info: Total cell delay = 5.328 ns ( 35.00 % )
    Info: Total interconnect delay = 9.896 ns ( 65.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Wed Oct 27 15:54:53 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


