/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  reg [21:0] _02_;
  wire [27:0] _03_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [22:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [24:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  reg [3:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_6z ? celloutsig_1_9z[2] : celloutsig_1_0z;
  assign celloutsig_0_7z = celloutsig_0_0z ? celloutsig_0_2z : celloutsig_0_17z;
  assign celloutsig_0_30z = !(celloutsig_0_26z ? celloutsig_0_13z : celloutsig_0_17z);
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  assign celloutsig_1_5z = ~celloutsig_1_4z;
  assign celloutsig_0_24z = ~celloutsig_0_23z[1];
  assign celloutsig_1_2z = in_data[106] | celloutsig_1_0z;
  assign celloutsig_1_17z = celloutsig_1_4z | celloutsig_1_13z;
  assign celloutsig_0_8z = celloutsig_0_7z | celloutsig_0_17z;
  assign celloutsig_0_12z = celloutsig_0_9z[9] | in_data[75];
  assign celloutsig_0_26z = celloutsig_0_2z | _00_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_1z[17:8], celloutsig_0_8z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 22'h000000;
    else _02_ <= { celloutsig_0_10z[4], celloutsig_0_5z, _01_, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_6z };
  reg [27:0] _17_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 28'h0000000;
    else _17_ <= in_data[76:49];
  assign { _03_[27:2], _00_, _03_[0] } = _17_;
  assign celloutsig_1_7z = { in_data[191:189], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z } / { 1'h1, in_data[104:96], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z } / { 1'h1, celloutsig_1_8z[2:0], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_10z = { in_data[128:112], celloutsig_1_5z, celloutsig_1_3z } / { 1'h1, in_data[135:120], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_5z } / { 1'h1, celloutsig_0_10z[6:2], celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[103:98] === in_data[139:134];
  assign celloutsig_0_17z = { in_data[46:44], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } > celloutsig_0_1z[14:9];
  assign celloutsig_0_2z = { in_data[31:17], celloutsig_0_0z, celloutsig_0_0z } > in_data[59:43];
  assign celloutsig_1_13z = { in_data[149:147], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z } <= { celloutsig_1_9z[3:1], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_10z } <= { celloutsig_0_9z[9:0], celloutsig_0_8z };
  assign celloutsig_0_4z = in_data[39:35] < { in_data[54:51], celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_7z[7:6], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z } < celloutsig_1_9z;
  assign celloutsig_1_19z = { celloutsig_1_7z[12:9], celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_18z } < { celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[25] & ~(in_data[91]);
  assign celloutsig_1_6z = celloutsig_1_2z & ~(celloutsig_1_0z);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_5z[4]);
  assign celloutsig_0_15z = celloutsig_0_7z & ~(celloutsig_0_7z);
  assign celloutsig_0_19z = celloutsig_0_10z[5] & ~(celloutsig_0_9z[5]);
  assign celloutsig_1_16z = { celloutsig_1_10z[13:3], celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z } % { 1'h1, celloutsig_1_10z[10:0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_0_10z = { in_data[9:7], celloutsig_0_8z, celloutsig_0_5z } % { 1'h1, celloutsig_0_1z[4:2], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[23:2], celloutsig_0_0z } % { 1'h1, in_data[81:60] };
  assign celloutsig_0_29z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_19z } % { 1'h1, _01_[3:0], celloutsig_0_0z };
  assign celloutsig_1_4z = ^ { in_data[149:108], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_14z = ^ { in_data[159:157], celloutsig_1_13z };
  assign celloutsig_1_18z = ^ { celloutsig_1_16z[23:19], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_1z = in_data[143:140] >> in_data[190:187];
  assign celloutsig_1_11z = { celloutsig_1_9z[3:2], celloutsig_1_3z } >> { celloutsig_1_8z[1:0], celloutsig_1_2z };
  assign celloutsig_0_23z = { celloutsig_0_16z[5:0], celloutsig_0_17z, celloutsig_0_15z } >> _02_[17:10];
  assign celloutsig_0_5z = { celloutsig_0_1z[21:18], celloutsig_0_17z } <<< { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_9z = in_data[12:2] <<< { celloutsig_0_1z[15:6], celloutsig_0_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 4'h0;
    else if (clkin_data[96]) celloutsig_1_8z = in_data[157:154];
  assign _03_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
