begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  *  Versatec matrix printer/plotter   *  dma interface driver  */
end_comment

begin_include
include|#
directive|include
file|"../h/param.h"
end_include

begin_include
include|#
directive|include
file|"../h/dir.h"
end_include

begin_include
include|#
directive|include
file|"../h/user.h"
end_include

begin_include
include|#
directive|include
file|"../h/buf.h"
end_include

begin_include
include|#
directive|include
file|"../h/systm.h"
end_include

begin_define
define|#
directive|define
name|VPPRI
value|(PZERO+8)
end_define

begin_comment
comment|/* device registers */
end_comment

begin_struct
struct|struct
name|vpregs
block|{
name|int
name|plbcr
decl_stmt|;
name|int
name|fill
decl_stmt|;
name|int
name|prbcr
decl_stmt|;
name|caddr_t
name|pbaddr
decl_stmt|;
name|int
name|plcsr
decl_stmt|;
name|int
name|plbuf
decl_stmt|;
name|int
name|prcsr
decl_stmt|;
name|caddr_t
name|prbuf
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|VPADDR
value|((struct vpregs *)0177500)
end_define

begin_comment
comment|/* status bits */
end_comment

begin_define
define|#
directive|define
name|ERROR
value|0100000
end_define

begin_define
define|#
directive|define
name|DTCINTR
value|040000
end_define

begin_define
define|#
directive|define
name|DMAACT
value|020000
end_define

begin_define
define|#
directive|define
name|READY
value|0200
end_define

begin_define
define|#
directive|define
name|IENABLE
value|0100
end_define

begin_define
define|#
directive|define
name|TERMCOM
value|040
end_define

begin_define
define|#
directive|define
name|FFCOM
value|020
end_define

begin_define
define|#
directive|define
name|EOTCOM
value|010
end_define

begin_define
define|#
directive|define
name|CLRCOM
value|04
end_define

begin_define
define|#
directive|define
name|RESET
value|02
end_define

begin_define
define|#
directive|define
name|SPP
value|01
end_define

begin_struct
struct|struct
block|{
name|int
name|vp_state
decl_stmt|;
name|int
name|vp_count
decl_stmt|;
name|struct
name|buf
modifier|*
name|vp_buf
decl_stmt|;
name|caddr_t
name|vp_bufp
decl_stmt|;
block|}
name|vp11
struct|;
end_struct

begin_comment
comment|/*states */
end_comment

begin_define
define|#
directive|define
name|ISOPEN
value|01
end_define

begin_define
define|#
directive|define
name|CMNDS
value|076
end_define

begin_define
define|#
directive|define
name|MODE
value|0700
end_define

begin_define
define|#
directive|define
name|PRINT
value|0100
end_define

begin_define
define|#
directive|define
name|PLOT
value|0200
end_define

begin_define
define|#
directive|define
name|PPLOT
value|0400
end_define

begin_define
define|#
directive|define
name|BUSY
value|01000
end_define

begin_macro
name|vpopen
argument_list|()
end_macro

begin_block
block|{
if|if
condition|(
name|vp11
operator|.
name|vp_state
operator|&
name|ISOPEN
condition|)
block|{
name|u
operator|.
name|u_error
operator|=
name|ENXIO
expr_stmt|;
return|return;
block|}
name|vp11
operator|.
name|vp_state
operator|=
name|ISOPEN
operator||
name|PRINT
operator||
name|CLRCOM
operator||
name|FFCOM
operator||
name|RESET
expr_stmt|;
name|vp11
operator|.
name|vp_count
operator|=
literal|0
expr_stmt|;
name|vp11
operator|.
name|vp_buf
operator|=
name|geteblk
argument_list|()
expr_stmt|;
name|vp11
operator|.
name|vp_bufp
operator|=
name|vp11
operator|.
name|vp_buf
operator|->
name|b_un
operator|.
name|b_addr
expr_stmt|;
name|VPADDR
operator|->
name|prcsr
operator|=
name|IENABLE
operator||
name|DTCINTR
expr_stmt|;
name|vptimo
argument_list|()
expr_stmt|;
while|while
condition|(
name|vp11
operator|.
name|vp_state
operator|&
name|CMNDS
condition|)
block|{
name|spl4
argument_list|()
expr_stmt|;
if|if
condition|(
name|vperror
argument_list|(
name|READY
argument_list|)
condition|)
block|{
name|vpclose
argument_list|()
expr_stmt|;
name|u
operator|.
name|u_error
operator|=
name|EIO
expr_stmt|;
return|return;
block|}
name|vpstart
argument_list|()
expr_stmt|;
name|spl0
argument_list|()
expr_stmt|;
block|}
block|}
end_block

begin_macro
name|vpwrite
argument_list|()
end_macro

begin_block
block|{
specifier|register
name|int
name|i
decl_stmt|,
name|e
decl_stmt|;
if|if
condition|(
name|u
operator|.
name|u_count
operator|==
literal|0
condition|)
return|return;
name|spl4
argument_list|()
expr_stmt|;
while|while
condition|(
name|vp11
operator|.
name|vp_state
operator|&
name|BUSY
condition|)
name|sleep
argument_list|(
operator|(
name|caddr_t
operator|)
operator|&
name|vp11
argument_list|,
name|VPPRI
argument_list|)
expr_stmt|;
name|vp11
operator|.
name|vp_state
operator||=
name|BUSY
expr_stmt|;
name|spl0
argument_list|()
expr_stmt|;
while|while
condition|(
name|i
operator|=
name|vp11
operator|.
name|vp_count
operator|=
name|min
argument_list|(
literal|512
argument_list|,
name|u
operator|.
name|u_count
argument_list|)
condition|)
block|{
name|u
operator|.
name|u_offset
operator|=
literal|0
expr_stmt|;
comment|/* Make even, speed up iomove */
name|iomove
argument_list|(
name|vp11
operator|.
name|vp_buf
operator|->
name|b_un
operator|.
name|b_addr
argument_list|,
name|i
argument_list|,
name|B_WRITE
argument_list|)
expr_stmt|;
name|spl4
argument_list|()
expr_stmt|;
if|if
condition|(
name|e
operator|=
name|vperror
argument_list|(
name|READY
argument_list|)
condition|)
break|break;
name|vpstart
argument_list|()
expr_stmt|;
while|while
condition|(
operator|(
name|vp11
operator|.
name|vp_state
operator|&
name|PLOT
condition|?
name|VPADDR
operator|->
name|plcsr
else|:
name|VPADDR
operator|->
name|prcsr
operator|)
operator|&
name|DMAACT
condition|)
name|sleep
argument_list|(
operator|(
name|caddr_t
operator|)
operator|&
name|vp11
argument_list|,
name|VPPRI
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|vp11
operator|.
name|vp_state
operator|&
name|MODE
operator|)
operator|==
name|PPLOT
condition|)
name|vp11
operator|.
name|vp_state
operator|=
name|vp11
operator|.
name|vp_state
operator|&
operator|~
name|MODE
operator||
name|PLOT
expr_stmt|;
name|spl0
argument_list|()
expr_stmt|;
block|}
name|vp11
operator|.
name|vp_state
operator|&=
operator|~
name|BUSY
expr_stmt|;
if|if
condition|(
name|e
condition|)
name|u
operator|.
name|u_error
operator|=
name|EIO
expr_stmt|;
name|wakeup
argument_list|(
operator|(
name|caddr_t
operator|)
operator|&
name|vp11
argument_list|)
expr_stmt|;
block|}
end_block

begin_macro
name|vperror
argument_list|(
argument|bit
argument_list|)
end_macro

begin_block
block|{
specifier|register
name|state
operator|,
name|e
expr_stmt|;
name|state
operator|=
name|vp11
operator|.
name|vp_state
operator|&
name|PLOT
expr_stmt|;
while|while
condition|(
operator|(
name|e
operator|=
operator|(
name|state
condition|?
name|VPADDR
operator|->
name|plcsr
else|:
name|VPADDR
operator|->
name|prcsr
operator|)
operator|&
operator|(
name|bit
operator||
name|ERROR
operator|)
operator|)
operator|==
literal|0
condition|)
name|sleep
argument_list|(
operator|(
name|caddr_t
operator|)
operator|&
name|vp11
argument_list|,
name|VPPRI
argument_list|)
expr_stmt|;
return|return
operator|(
name|e
operator|&
name|ERROR
operator|)
return|;
block|}
end_block

begin_macro
name|vpstart
argument_list|()
end_macro

begin_block
block|{
specifier|register
name|bit
expr_stmt|;
if|if
condition|(
name|vp11
operator|.
name|vp_count
condition|)
block|{
name|VPADDR
operator|->
name|pbaddr
operator|=
name|vp11
operator|.
name|vp_bufp
expr_stmt|;
if|if
condition|(
name|vp11
operator|.
name|vp_state
operator|&
operator|(
name|PRINT
operator||
name|PPLOT
operator|)
condition|)
name|VPADDR
operator|->
name|prbcr
operator|=
name|vp11
operator|.
name|vp_count
expr_stmt|;
else|else
name|VPADDR
operator|->
name|plbcr
operator|=
name|vp11
operator|.
name|vp_count
expr_stmt|;
return|return;
block|}
for|for
control|(
name|bit
operator|=
literal|1
init|;
name|bit
operator|!=
literal|0
condition|;
name|bit
operator|<<=
literal|1
control|)
if|if
condition|(
name|vp11
operator|.
name|vp_state
operator|&
name|bit
operator|&
name|CMNDS
condition|)
block|{
name|VPADDR
operator|->
name|plcsr
operator||=
name|bit
expr_stmt|;
name|vp11
operator|.
name|vp_state
operator|&=
operator|~
name|bit
expr_stmt|;
return|return;
block|}
block|}
end_block

begin_expr_stmt
name|vpioctl
argument_list|(
name|dev
argument_list|,
name|cmd
argument_list|,
name|addr
argument_list|,
name|flag
argument_list|)
specifier|register
name|caddr_t
name|addr
expr_stmt|;
end_expr_stmt

begin_block
block|{
specifier|register
name|m
expr_stmt|;
switch|switch
condition|(
name|cmd
condition|)
block|{
comment|/* get mode */
case|case
operator|(
literal|'v'
operator|<<
literal|8
operator|)
operator|+
literal|0
case|:
name|suword
argument_list|(
name|addr
argument_list|,
name|vp11
operator|.
name|vp_state
argument_list|)
expr_stmt|;
return|return;
comment|/* set mode */
case|case
operator|(
literal|'v'
operator|<<
literal|8
operator|)
operator|+
literal|1
case|:
name|m
operator|=
name|fuword
argument_list|(
name|addr
argument_list|)
expr_stmt|;
if|if
condition|(
name|m
operator|==
operator|-
literal|1
condition|)
block|{
name|u
operator|.
name|u_error
operator|=
name|EFAULT
expr_stmt|;
return|return;
block|}
name|spl4
argument_list|()
expr_stmt|;
name|vperror
argument_list|(
name|READY
argument_list|)
expr_stmt|;
name|vp11
operator|.
name|vp_state
operator|=
operator|(
name|vp11
operator|.
name|vp_state
operator|&
operator|~
name|MODE
operator|)
operator||
operator|(
name|m
operator|&
operator|(
name|MODE
operator||
name|CMNDS
operator|)
operator|)
expr_stmt|;
if|if
condition|(
name|vp11
operator|.
name|vp_state
operator|&
name|PPLOT
condition|)
name|VPADDR
operator|->
name|plcsr
operator||=
name|SPP
expr_stmt|;
else|else
name|VPADDR
operator|->
name|plcsr
operator|&=
operator|~
name|SPP
expr_stmt|;
name|vp11
operator|.
name|vp_count
operator|=
literal|0
expr_stmt|;
while|while
condition|(
name|CMNDS
operator|&
name|vp11
operator|.
name|vp_state
condition|)
block|{
name|vperror
argument_list|(
name|READY
argument_list|)
expr_stmt|;
name|vpstart
argument_list|()
expr_stmt|;
block|}
name|spl0
argument_list|()
expr_stmt|;
return|return;
default|default:
name|u
operator|.
name|u_error
operator|=
name|ENOTTY
expr_stmt|;
return|return;
block|}
block|}
end_block

begin_macro
name|vptimo
argument_list|()
end_macro

begin_block
block|{
if|if
condition|(
name|vp11
operator|.
name|vp_state
operator|&
name|ISOPEN
condition|)
name|timeout
argument_list|(
name|vptimo
argument_list|,
operator|(
name|caddr_t
operator|)
literal|0
argument_list|,
name|HZ
operator|/
literal|10
argument_list|)
expr_stmt|;
name|vpintr
argument_list|(
literal|0
argument_list|)
expr_stmt|;
block|}
end_block

begin_macro
name|vpintr
argument_list|(
argument|dev
argument_list|)
end_macro

begin_block
block|{
name|wakeup
argument_list|(
operator|(
name|caddr_t
operator|)
operator|&
name|vp11
argument_list|)
expr_stmt|;
block|}
end_block

begin_macro
name|vpclose
argument_list|()
end_macro

begin_block
block|{
name|brelse
argument_list|(
name|vp11
operator|.
name|vp_buf
argument_list|)
expr_stmt|;
name|vp11
operator|.
name|vp_state
operator|=
literal|0
expr_stmt|;
name|vp11
operator|.
name|vp_count
operator|=
literal|0
expr_stmt|;
name|vp11
operator|.
name|vp_buf
operator|=
literal|0
expr_stmt|;
name|vp11
operator|.
name|vp_bufp
operator|=
literal|0
expr_stmt|;
name|VPADDR
operator|->
name|plcsr
operator|=
literal|0
expr_stmt|;
block|}
end_block

end_unit

