/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[103] : in_data[140]);
  assign celloutsig_1_5z = !(in_data[106] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_11z = !(celloutsig_1_5z ? celloutsig_1_1z : celloutsig_1_9z[4]);
  assign celloutsig_0_3z = ~celloutsig_0_0z;
  assign celloutsig_1_16z = ~celloutsig_1_5z;
  assign celloutsig_0_10z = ~celloutsig_0_1z[0];
  assign celloutsig_1_0z = in_data[133] ^ in_data[176];
  assign celloutsig_1_13z = in_data[148] ^ celloutsig_1_9z[4];
  assign celloutsig_0_11z = { celloutsig_0_5z[2], celloutsig_0_1z } + celloutsig_0_5z[12:9];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_11z[2], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[18:16] / { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[55:53] == in_data[82:80];
  assign celloutsig_0_8z = { celloutsig_0_5z[12:8], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } === { celloutsig_0_5z[14:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_15z = in_data[61:54] === { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z } >= { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_18z = { in_data[172:170], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_11z } > { celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_0_4z = { in_data[56:20], celloutsig_0_3z } > { in_data[71:65], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_14z = _00_[6:1] > { in_data[80:78], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_9z = { in_data[43:39], celloutsig_0_7z } % { 1'h1, celloutsig_0_2z[6:2] };
  assign celloutsig_1_14z = { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_2z } % { 1'h1, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_5z = { in_data[39:27], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } % { 1'h1, in_data[38:24] };
  assign celloutsig_0_6z = & { celloutsig_0_2z[6:4], celloutsig_0_0z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_19z = ^ { celloutsig_1_18z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_3z = ^ { in_data[101:98], celloutsig_1_0z };
  assign celloutsig_1_4z = ^ { in_data[108:107], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_12z = ^ { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_2z = { in_data[25:18], celloutsig_0_1z, celloutsig_0_1z } << { in_data[90:78], celloutsig_0_0z };
  assign celloutsig_0_12z = ~((celloutsig_0_9z[5] & celloutsig_0_10z) | celloutsig_0_3z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[141]) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_2z & in_data[115]) | celloutsig_1_5z);
  always_latch
    if (!clkin_data[32]) celloutsig_1_9z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_8z = ~((celloutsig_1_6z & celloutsig_1_3z) | (celloutsig_1_2z & in_data[106]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
