Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Apr 13 17:26:05 2020
| Host         : FREDRIK-III running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             236 |           83 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           24 |
| Yes          | No                    | No                     |             808 |          367 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             283 |          101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|             Clock Signal            |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  control/alu_cont/alu_con_reg[3]/G0 |                                         |                                         |                1 |              1 |
|  control/u_pc/E[0]                  |                                         | control/u_pc/AR[0]                      |                1 |              3 |
|  sevseg/clk/Q[0]                    |                                         |                                         |                1 |              4 |
|  clk_BUFG                           | control/u_pc/PC_out_reg[0]_1[0]         |                                         |                1 |              4 |
|  top_clk_IBUF_BUFG                  |                                         |                                         |                1 |              5 |
|  periph_sel                         |                                         |                                         |                8 |             16 |
|  datapath/d1/E[0]                   |                                         |                                         |                7 |             16 |
|  clk_BUFG                           |                                         | periph_sel                              |                5 |             16 |
|  clk_BUFG                           | datapath/ir_data/top_reset_0            | datapath/ir_data/rt_out_reg[1]_rep__0_3 |                6 |             31 |
|  clk_BUFG                           | datapath/ir_data/top_reset_2            | datapath/ir_data/rt_out_reg[0]_rep__0_3 |                8 |             31 |
|  clk_BUFG                           |                                         | control/alu_cont/alu_con_reg[0]_0       |               18 |             31 |
|  clk_BUFG                           | datapath/ir_data/top_reset_3            | datapath/ir_data/top_reset_7            |                9 |             31 |
|  clk_BUFG                           | datapath/ir_data/top_reset_1            | datapath/ir_data/rt_out_reg[0]_rep__0_4 |               17 |             31 |
|  clk_BUFG                           | datapath/ir_data/top_reset              | datapath/ir_data/rt_out_reg[1]_rep__0_4 |               13 |             31 |
|  clk_BUFG                           | datapath/PC_we_n_1                      | datapath/PC_we__0_n_1                   |               14 |             32 |
|  all_cs_BUFG[14]                    |                                         |                                         |               10 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_0        | datapath/ir_data/top_reset_4            |                7 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_1        | datapath/ir_data/top_reset_5            |                8 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_5        | datapath/ir_data/top_reset_6            |               19 |             32 |
|  clk_BUFG                           | datapath/ir_data/E[0]                   |                                         |               13 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[0]_1[0]     |                                         |               16 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[1]_2[0]     |                                         |               10 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[2]_1[0]     |                                         |               18 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_8[0]     |                                         |               13 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_9[0]     |                                         |               16 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[0]_3[0]     |                                         |               13 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[0]_2[0]     |                                         |               15 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[0]_4[0]     |                                         |               21 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[0]_rep_2[0] |                                         |               18 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_2[0]     |                                         |               12 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[2]_3[0]     |                                         |               14 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[0]_rep_1[0] |                                         |                9 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[1]_0[0]     |                                         |               22 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_4[0]     |                                         |               16 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_3[0]     |                                         |               13 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[2]_2[0]     |                                         |               11 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_6[0]     |                                         |               19 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[2]_0[0]     |                                         |               15 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[1]_3[0]     |                                         |               11 |             32 |
|  clk_BUFG                           | datapath/ir_data/rd_out_reg[3]_7[0]     |                                         |               23 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[1]_rep_2[0] |                                         |               13 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[1]_1[0]     |                                         |               14 |             32 |
|  clk_BUFG                           | datapath/ir_data/rt_out_reg[1]_rep_0[0] |                                         |               12 |             32 |
|  clk_BUFG                           | control/u_pc/PC_out_reg[0]_2[2]         |                                         |                9 |             36 |
|  n_0_102_BUFG                       |                                         |                                         |               22 |             64 |
|  clk_BUFG                           |                                         |                                         |               57 |            194 |
+-------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


