<session sof_file="" top_level_entity="z88_de1_top">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
    <multi attribute="window position" size="9" value="1424,681,398,124,356,50,124,0,51"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2016/10/10 23:01:36  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="512" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="r_kb_brk_p1" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[0]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[1]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[2]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[3]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[4]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[5]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[6]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[7]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[8]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_ext_p1" tap_mode="probeonly" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="r_kb_brk_p1" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[0]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[1]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[2]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[3]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[4]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[5]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[6]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[7]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[8]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_ext_p1" tap_mode="probeonly" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="r_kb_brk_p1" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[0]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[1]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[2]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[3]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[4]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[5]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[6]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[7]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_data_p1[8]" tap_mode="probeonly" type="register"/>
          <wire name="r_kb_ext_p1" tap_mode="probeonly" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="r_kb_brk_p1"/>
          <bus is_signal_inverted="no" link="all" name="r_kb_data_p1" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="r_kb_data_p1[0]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[1]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[2]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[3]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[4]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[5]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[6]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[7]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[8]"/>
          </bus>
          <net is_signal_inverted="no" name="r_kb_ext_p1"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="r_kb_brk_p1"/>
          <bus is_signal_inverted="no" link="all" name="r_kb_data_p1" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="r_kb_data_p1[0]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[1]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[2]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[3]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[4]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[5]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[6]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[7]"/>
            <net is_signal_inverted="no" name="r_kb_data_p1[8]"/>
          </bus>
          <net is_signal_inverted="no" name="r_kb_ext_p1"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2016/10/10 23:01:36  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="port" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="r_kb_vld_p1" storage_qualifier_port_tap_mode="probeonly" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000
            <pwr_up_transitional>00000000000
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
</session>
