// Seed: 4262024811
module module_0 (
    id_1,
    id_2[-1 : 1'b0],
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd22
);
  reg [1 : 1] id_1;
  assign id_1 = 1;
  wire _id_2;
  parameter id_3[id_2 : 1] = 1;
  wire id_4, id_5;
  parameter id_6 = -1;
  wire id_7;
  assign id_7 = id_6;
  wire  id_8;
  logic id_9 = id_2;
  logic [7:0] id_10, id_11, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_8,
      id_5,
      id_8,
      id_9
  );
  always if (id_6) id_1 <= id_14;
  always @(posedge id_9 or posedge id_5) @(posedge -1) id_12[1'h0] <= 1 - id_2;
  generate
    logic [7:0][-1 : 1] id_15;
  endgenerate
  for (id_16 = -1; id_2 % 1; id_1 = id_13) parameter id_17 = id_3;
  assign id_11 = id_2;
endmodule
