digraph G {
"steveicarus/iverilog" -> "verilator/verilator"
"steveicarus/iverilog" -> "YosysHQ/yosys"
"steveicarus/iverilog" -> "gtkwave/gtkwave"
"steveicarus/iverilog" -> "cocotb/cocotb"
"steveicarus/iverilog" -> "chipsalliance/verible"
"steveicarus/iverilog" -> "ghdl/ghdl"
"steveicarus/iverilog" -> "YosysHQ/picorv32" ["e"=1]
"steveicarus/iverilog" -> "chipsalliance/chisel" ["e"=1]
"steveicarus/iverilog" -> "MikePopoloski/slang"
"steveicarus/iverilog" -> "verilog-to-routing/vtr-verilog-to-routing"
"steveicarus/iverilog" -> "YosysHQ/nextpnr"
"steveicarus/iverilog" -> "chipsalliance/rocket-chip" ["e"=1]
"steveicarus/iverilog" -> "olofk/fusesoc"
"steveicarus/iverilog" -> "wavedrom/wavedrom"
"steveicarus/iverilog" -> "alexforencich/verilog-ethernet" ["e"=1]
"olofk/fusesoc" -> "olofk/edalize"
"olofk/fusesoc" -> "olofk/serv" ["e"=1]
"olofk/fusesoc" -> "enjoy-digital/litex"
"olofk/fusesoc" -> "lowRISC/ibex" ["e"=1]
"olofk/fusesoc" -> "m-labs/migen"
"olofk/fusesoc" -> "cocotb/cocotb"
"olofk/fusesoc" -> "amaranth-lang/amaranth"
"olofk/fusesoc" -> "VUnit/vunit"
"olofk/fusesoc" -> "pulp-platform/axi" ["e"=1]
"olofk/fusesoc" -> "aolofsson/oh" ["e"=1]
"olofk/fusesoc" -> "chipsalliance/verible"
"olofk/fusesoc" -> "trabucayre/openFPGALoader"
"olofk/fusesoc" -> "VLSI-EDA/PoC"
"olofk/fusesoc" -> "YosysHQ/yosys"
"olofk/fusesoc" -> "ben-marshall/awesome-open-hardware-verification"
"verilator/verilator" -> "steveicarus/iverilog"
"verilator/verilator" -> "YosysHQ/yosys"
"verilator/verilator" -> "chipsalliance/verible"
"verilator/verilator" -> "chipsalliance/chisel" ["e"=1]
"verilator/verilator" -> "cocotb/cocotb"
"verilator/verilator" -> "gtkwave/gtkwave"
"verilator/verilator" -> "chipsalliance/rocket-chip" ["e"=1]
"verilator/verilator" -> "lowRISC/ibex" ["e"=1]
"verilator/verilator" -> "MikePopoloski/slang"
"verilator/verilator" -> "riscv-boom/riscv-boom" ["e"=1]
"verilator/verilator" -> "ucb-bar/chipyard" ["e"=1]
"verilator/verilator" -> "openhwgroup/cva6" ["e"=1]
"verilator/verilator" -> "llvm/circt" ["e"=1]
"verilator/verilator" -> "YosysHQ/picorv32" ["e"=1]
"verilator/verilator" -> "SpinalHDL/SpinalHDL"
"cornell-brg/pymtl3-net" -> "pnnl/arena"
"pulp-platform/bender" -> "chipsalliance/synlig"
"pulp-platform/bender" -> "olofk/edalize"
"pulp-platform/bender" -> "chipsalliance/UHDM"
"pulp-platform/bender" -> "pulp-platform/morty"
"pulp-platform/bender" -> "pulp-platform/FlooNoC" ["e"=1]
"pulp-platform/bender" -> "dalance/sv-parser"
"pulp-platform/bender" -> "fabianschuiki/llhd"
"pulp-platform/bender" -> "pulp-platform/common_cells" ["e"=1]
"pulp-platform/bender" -> "dalance/svlint"
"pulp-platform/bender" -> "chipsalliance/Surelog"
"pulp-platform/bender" -> "pulp-platform/mempool" ["e"=1]
"pulp-platform/bender" -> "pulp-platform/iDMA" ["e"=1]
"pulp-platform/bender" -> "MikePopoloski/slang"
"pulp-platform/bender" -> "fabianschuiki/moore"
"pulp-platform/bender" -> "chipsalliance/verible"
"PrincetonUniversity/prga" -> "FPGA-Research/FABulous"
"PrincetonUniversity/prga" -> "lnis-uofu/SOFA"
"PrincetonUniversity/prga" -> "haojunliu/OpenFPGA"
"wavedrom/wavedrom.github.io" -> "wavedrom/wavedrom"
"wavedrom/wavedrom.github.io" -> "vhda/verilog_systemverilog.vim"
"wavedrom/wavedrom.github.io" -> "chipsalliance/verible"
"wavedrom/wavedrom.github.io" -> "pulp-platform/axi" ["e"=1]
"wavedrom/wavedrom.github.io" -> "alexforencich/verilog-axi" ["e"=1]
"wavedrom/wavedrom.github.io" -> "SpinalHDL/SpinalHDL"
"wavedrom/wavedrom.github.io" -> "chipsalliance/Cores-VeeR-EH1" ["e"=1]
"wavedrom/wavedrom.github.io" -> "steveicarus/iverilog"
"wavedrom/wavedrom.github.io" -> "cocotb/cocotb"
"wavedrom/wavedrom.github.io" -> "gtkwave/gtkwave"
"wavedrom/wavedrom.github.io" -> "wavedrom/bitfield"
"wavedrom/wavedrom.github.io" -> "lowRISC/ibex" ["e"=1]
"wavedrom/wavedrom.github.io" -> "syntacore/scr1" ["e"=1]
"wavedrom/wavedrom.github.io" -> "openhwgroup/cv32e40p" ["e"=1]
"wavedrom/wavedrom.github.io" -> "verilator/verilator"
"litex-hub/litex-boards" -> "litex-hub/linux-on-litex-vexriscv"
"litex-hub/litex-boards" -> "litex-hub/fpga_101"
"litex-hub/litex-boards" -> "enjoy-digital/litex"
"litex-hub/litex-boards" -> "timvideos/litex-buildenv"
"litex-hub/litex-boards" -> "q3k/chubby75"
"litex-hub/litex-boards" -> "wuxx/Colorlight-FPGA-Projects"
"litex-hub/litex-boards" -> "enjoy-digital/litedram"
"litex-hub/litex-boards" -> "trabucayre/openFPGALoader"
"litex-hub/litex-boards" -> "YosysHQ/prjtrellis"
"litex-hub/litex-boards" -> "nand2mario/nestang"
"litex-hub/litex-boards" -> "enjoy-digital/litepcie" ["e"=1]
"litex-hub/litex-boards" -> "gatecat/nextpnr-xilinx"
"litex-hub/litex-boards" -> "JulianKemmerer/PipelineC"
"litex-hub/litex-boards" -> "amaranth-lang/amaranth"
"litex-hub/litex-boards" -> "olofk/edalize"
"ZipCPU/dspfilters" -> "ZipCPU/interpolation"
"ZipCPU/dspfilters" -> "ahmedshahein/DSP-RTL-Lib"
"ZipCPU/dspfilters" -> "alexforencich/verilog-dsp" ["e"=1]
"ZipCPU/dspfilters" -> "ZipCPU/dblclockfft"
"timvideos/litex-buildenv" -> "im-tomu/foboot" ["e"=1]
"timvideos/litex-buildenv" -> "litex-hub/fpga_101"
"timvideos/litex-buildenv" -> "icebreaker-fpga/icebreaker-litex-examples"
"timvideos/litex-buildenv" -> "enjoy-digital/usb3_pipe"
"timvideos/litex-buildenv" -> "im-tomu/valentyusb"
"timvideos/litex-buildenv" -> "fusesoc/blinky"
"timvideos/litex-buildenv" -> "litex-hub/litex-boards"
"icebreaker-fpga/icebreaker" -> "smunaut/ice40-playground"
"icebreaker-fpga/icebreaker" -> "icebreaker-fpga/icebreaker-verilog-examples"
"icebreaker-fpga/icebreaker" -> "orangecrab-fpga/orangecrab-hardware"
"icebreaker-fpga/icebreaker" -> "YosysHQ/icestorm"
"icebreaker-fpga/icebreaker" -> "esden/WTFpga"
"icebreaker-fpga/icebreaker" -> "emard/ulx3s"
"icebreaker-fpga/icebreaker" -> "tinyfpga/TinyFPGA-BX"
"icebreaker-fpga/icebreaker" -> "icebreaker-fpga/icebreaker-workshop"
"icebreaker-fpga/icebreaker" -> "tinyfpga/TinyFPGA-Bootloader"
"icebreaker-fpga/icebreaker" -> "YosysHQ/prjtrellis"
"icebreaker-fpga/icebreaker" -> "FPGAwars/icestudio"
"icebreaker-fpga/icebreaker" -> "YosysHQ/nextpnr"
"icebreaker-fpga/icebreaker" -> "icebreaker-fpga/icebreaker-pmod"
"icebreaker-fpga/icebreaker" -> "FPGAwars/apio"
"icebreaker-fpga/icebreaker" -> "wuxx/icesugar"
"GlasgowEmbedded/glasgow" -> "amaranth-lang/amaranth"
"GlasgowEmbedded/glasgow" -> "m-labs/nmigen"
"GlasgowEmbedded/glasgow" -> "enjoy-digital/litex"
"GlasgowEmbedded/glasgow" -> "m-labs/migen"
"GlasgowEmbedded/glasgow" -> "greatscottgadgets/luna"
"GlasgowEmbedded/glasgow" -> "YosysHQ/nextpnr"
"GlasgowEmbedded/glasgow" -> "orangecrab-fpga/orangecrab-hardware"
"GlasgowEmbedded/glasgow" -> "icebreaker-fpga/icebreaker"
"GlasgowEmbedded/glasgow" -> "q3k/chubby75"
"GlasgowEmbedded/glasgow" -> "azonenberg/pcb-checklist" ["e"=1]
"GlasgowEmbedded/glasgow" -> "YosysHQ/yosys"
"GlasgowEmbedded/glasgow" -> "trabucayre/openFPGALoader"
"GlasgowEmbedded/glasgow" -> "f4pga/prjxray"
"GlasgowEmbedded/glasgow" -> "FPGAwars/icestudio"
"GlasgowEmbedded/glasgow" -> "blackmagic-debug/blackmagic" ["e"=1]
"YosysHQ/prjtrellis" -> "YosysHQ/nextpnr"
"YosysHQ/prjtrellis" -> "YosysHQ/icestorm"
"YosysHQ/prjtrellis" -> "f4pga/prjxray"
"YosysHQ/prjtrellis" -> "YosysHQ/sby"
"YosysHQ/prjtrellis" -> "orangecrab-fpga/orangecrab-hardware"
"YosysHQ/prjtrellis" -> "gatecat/prjoxide"
"YosysHQ/prjtrellis" -> "f4pga/f4pga-arch-defs"
"YosysHQ/prjtrellis" -> "gatecat/nextpnr-xilinx"
"YosysHQ/prjtrellis" -> "ECP5-PCIe/ECP5-PCIe"
"YosysHQ/prjtrellis" -> "YosysHQ/fpga-toolchain"
"YosysHQ/prjtrellis" -> "emard/ulx3s"
"YosysHQ/prjtrellis" -> "YosysHQ/apicula"
"YosysHQ/prjtrellis" -> "whitequark/Yumewatari"
"YosysHQ/prjtrellis" -> "m-labs/nmigen"
"YosysHQ/prjtrellis" -> "grahamedgecombe/icicle"
"whitequark/Yumewatari" -> "ECP5-PCIe/ECP5-PCIe"
"lucysrausch/pcbtc" -> "gregdavill/advent-calendar-of-circuits-2020"
"m-labs/nmigen" -> "amaranth-lang/amaranth"
"m-labs/nmigen" -> "RobertBaruch/nmigen-tutorial"
"m-labs/nmigen" -> "m-labs/migen"
"m-labs/nmigen" -> "YosysHQ/nextpnr"
"m-labs/nmigen" -> "minerva-cpu/minerva"
"m-labs/nmigen" -> "YosysHQ/prjtrellis"
"m-labs/nmigen" -> "enjoy-digital/litex"
"m-labs/nmigen" -> "GlasgowEmbedded/glasgow"
"m-labs/nmigen" -> "olofk/fusesoc"
"m-labs/nmigen" -> "YosysHQ/sby"
"m-labs/nmigen" -> "greatscottgadgets/luna"
"m-labs/nmigen" -> "olofk/edalize"
"m-labs/nmigen" -> "YosysHQ/fpga-toolchain"
"m-labs/nmigen" -> "m-labs/misoc"
"m-labs/nmigen" -> "litex-hub/linux-on-litex-vexriscv"
"minerva-cpu/minerva" -> "m-labs/nmigen"
"minerva-cpu/minerva" -> "lambdaconcept/lambdasoc"
"minerva-cpu/minerva" -> "kbob/nmigen-examples"
"minerva-cpu/minerva" -> "ECP5-PCIe/ECP5-PCIe"
"im-tomu/valentyusb" -> "im-tomu/foboot" ["e"=1]
"im-tomu/valentyusb" -> "tinyfpga/TinyUSB"
"litex-hub/linux-on-litex-vexriscv" -> "litex-hub/litex-boards"
"litex-hub/linux-on-litex-vexriscv" -> "SpinalHDL/VexRiscv" ["e"=1]
"litex-hub/linux-on-litex-vexriscv" -> "enjoy-digital/litex"
"litex-hub/linux-on-litex-vexriscv" -> "litex-hub/fpga_101"
"litex-hub/linux-on-litex-vexriscv" -> "enjoy-digital/litedram"
"litex-hub/linux-on-litex-vexriscv" -> "m-labs/migen"
"litex-hub/linux-on-litex-vexriscv" -> "trabucayre/openFPGALoader"
"litex-hub/linux-on-litex-vexriscv" -> "timvideos/litex-buildenv"
"litex-hub/linux-on-litex-vexriscv" -> "SpinalHDL/NaxRiscv" ["e"=1]
"litex-hub/linux-on-litex-vexriscv" -> "olofk/fusesoc"
"litex-hub/linux-on-litex-vexriscv" -> "olofk/serv" ["e"=1]
"litex-hub/linux-on-litex-vexriscv" -> "SpinalHDL/SaxonSoc" ["e"=1]
"litex-hub/linux-on-litex-vexriscv" -> "SpinalHDL/SpinalHDL"
"litex-hub/linux-on-litex-vexriscv" -> "litex-hub/linux-on-litex-rocket"
"litex-hub/linux-on-litex-vexriscv" -> "orangecrab-fpga/orangecrab-hardware"
"orangecrab-fpga/orangecrab-hardware" -> "butterstick-fpga/butterstick-hardware"
"orangecrab-fpga/orangecrab-hardware" -> "orangecrab-fpga/orangecrab-examples"
"orangecrab-fpga/orangecrab-hardware" -> "emard/ulx3s"
"orangecrab-fpga/orangecrab-hardware" -> "icebreaker-fpga/icebreaker"
"orangecrab-fpga/orangecrab-hardware" -> "YosysHQ/prjtrellis"
"orangecrab-fpga/orangecrab-hardware" -> "gregdavill/advent-calendar-of-circuits-2020"
"orangecrab-fpga/orangecrab-hardware" -> "smunaut/ice40-playground"
"orangecrab-fpga/orangecrab-hardware" -> "davidthings/tinyfpga_bx_usbserial"
"orangecrab-fpga/orangecrab-hardware" -> "kelu124/awesome-latticeFPGAs"
"orangecrab-fpga/orangecrab-hardware" -> "m-labs/migen"
"orangecrab-fpga/orangecrab-hardware" -> "joshajohnson/ecp5-mini"
"orangecrab-fpga/orangecrab-hardware" -> "q3k/chubby75"
"orangecrab-fpga/orangecrab-hardware" -> "gregdavill/foboot"
"orangecrab-fpga/orangecrab-hardware" -> "wuxx/Colorlight-FPGA-Projects"
"orangecrab-fpga/orangecrab-hardware" -> "wuxx/icesugar"
"wavedrom/wavedrom" -> "wavedrom/wavedrom.github.io"
"wavedrom/wavedrom" -> "chipsalliance/verible"
"wavedrom/wavedrom" -> "YosysHQ/yosys"
"wavedrom/wavedrom" -> "cocotb/cocotb"
"wavedrom/wavedrom" -> "wavedrom/bitfield"
"wavedrom/wavedrom" -> "verilator/verilator"
"wavedrom/wavedrom" -> "steveicarus/iverilog"
"wavedrom/wavedrom" -> "enjoy-digital/litex"
"wavedrom/wavedrom" -> "YosysHQ/picorv32" ["e"=1]
"wavedrom/wavedrom" -> "olofk/fusesoc"
"wavedrom/wavedrom" -> "chipsalliance/chisel" ["e"=1]
"wavedrom/wavedrom" -> "alexforencich/verilog-axi" ["e"=1]
"wavedrom/wavedrom" -> "ghdl/ghdl"
"wavedrom/wavedrom" -> "VUnit/vunit"
"wavedrom/wavedrom" -> "pulp-platform/axi" ["e"=1]
"grahamedgecombe/icicle" -> "osresearch/up5k"
"grahamedgecombe/icicle" -> "smunaut/ice40-playground"
"grahamedgecombe/icicle" -> "YosysHQ/prjtrellis"
"grahamedgecombe/icicle" -> "tinyfpga/TinyFPGA-Bootloader"
"grahamedgecombe/icicle" -> "gtjennings1/HyperBUS"
"grahamedgecombe/icicle" -> "tomverbeure/upduino"
"grahamedgecombe/icicle" -> "mystorm-org/BlackIce-II"
"grahamedgecombe/icicle" -> "YosysHQ/icestorm"
"grahamedgecombe/icicle" -> "damdoy/ice40_ultraplus_examples"
"zephray/VerilogBoy" -> "seldridge/verilog" ["e"=1]
"zephray/VerilogBoy" -> "brianbennett/fpga_nes"
"zephray/VerilogBoy" -> "geky/gb"
"zephray/VerilogBoy" -> "trun/fpgaboy"
"zephray/VerilogBoy" -> "projf/projf-explore"
"zephray/VerilogBoy" -> "tomverbeure/panologic-g2"
"zephray/VerilogBoy" -> "zephray/NekoCart-GB" ["e"=1]
"zephray/VerilogBoy" -> "nand2mario/nestang"
"zephray/VerilogBoy" -> "tomverbeure/panologic"
"zephray/VerilogBoy" -> "twj42/PanoLogicG2_ReverseEngineering"
"zephray/VerilogBoy" -> "hdl-util/hdmi"
"zephray/VerilogBoy" -> "RobertPeip/VHDLBoy"
"zephray/VerilogBoy" -> "skiphansen/pano_progfpga"
"zephray/VerilogBoy" -> "jmahler/mips-cpu" ["e"=1]
"zephray/VerilogBoy" -> "nand2mario/snestang"
"zachjs/sv2v" -> "chipsalliance/Surelog"
"zachjs/sv2v" -> "MikePopoloski/slang"
"zachjs/sv2v" -> "chipsalliance/synlig"
"zachjs/sv2v" -> "chipsalliance/sv-tests"
"zachjs/sv2v" -> "dalance/sv-parser"
"zachjs/sv2v" -> "chipsalliance/verible"
"zachjs/sv2v" -> "bespoke-silicon-group/basejump_stl"
"zachjs/sv2v" -> "chipsalliance/UHDM"
"zachjs/sv2v" -> "dalance/svlint"
"zachjs/sv2v" -> "VLSIDA/OpenRAM" ["e"=1]
"zachjs/sv2v" -> "pulp-platform/common_cells" ["e"=1]
"zachjs/sv2v" -> "olofk/edalize"
"zachjs/sv2v" -> "black-parrot/black-parrot" ["e"=1]
"zachjs/sv2v" -> "YosysHQ/sby"
"zachjs/sv2v" -> "Nic30/hdlConvertor"
"cocotb/cocotb" -> "verilator/verilator"
"cocotb/cocotb" -> "chipsalliance/verible"
"cocotb/cocotb" -> "pyuvm/pyuvm"
"cocotb/cocotb" -> "olofk/fusesoc"
"cocotb/cocotb" -> "VUnit/vunit"
"cocotb/cocotb" -> "YosysHQ/yosys"
"cocotb/cocotb" -> "steveicarus/iverilog"
"cocotb/cocotb" -> "tpoikela/uvm-python"
"cocotb/cocotb" -> "alexforencich/verilog-axi" ["e"=1]
"cocotb/cocotb" -> "olofk/edalize"
"cocotb/cocotb" -> "alexforencich/verilog-ethernet" ["e"=1]
"cocotb/cocotb" -> "pulp-platform/axi" ["e"=1]
"cocotb/cocotb" -> "SpinalHDL/SpinalHDL"
"cocotb/cocotb" -> "YosysHQ/picorv32" ["e"=1]
"cocotb/cocotb" -> "ghdl/ghdl"
"YosysHQ/nextpnr" -> "YosysHQ/yosys"
"YosysHQ/nextpnr" -> "YosysHQ/icestorm"
"YosysHQ/nextpnr" -> "YosysHQ/prjtrellis"
"YosysHQ/nextpnr" -> "f4pga/prjxray"
"YosysHQ/nextpnr" -> "verilog-to-routing/vtr-verilog-to-routing"
"YosysHQ/nextpnr" -> "trabucayre/openFPGALoader"
"YosysHQ/nextpnr" -> "YosysHQ/arachne-pnr"
"YosysHQ/nextpnr" -> "gatecat/nextpnr-xilinx"
"YosysHQ/nextpnr" -> "YosysHQ/apicula"
"YosysHQ/nextpnr" -> "YosysHQ/sby"
"YosysHQ/nextpnr" -> "FPGAwars/icestudio"
"YosysHQ/nextpnr" -> "YosysHQ/oss-cad-suite-build"
"YosysHQ/nextpnr" -> "amaranth-lang/amaranth"
"YosysHQ/nextpnr" -> "nturley/netlistsvg"
"YosysHQ/nextpnr" -> "enjoy-digital/litex"
"PyHDI/Pyverilog" -> "PyHDI/veriloggen"
"PyHDI/Pyverilog" -> "dalance/sv-parser"
"PyHDI/Pyverilog" -> "chipsalliance/Surelog"
"PyHDI/Pyverilog" -> "zachjs/sv2v"
"PyHDI/Pyverilog" -> "MikePopoloski/slang"
"PyHDI/Pyverilog" -> "Nic30/hdlConvertor"
"PyHDI/Pyverilog" -> "chipsalliance/verible"
"PyHDI/Pyverilog" -> "pymtl/pymtl3"
"PyHDI/Pyverilog" -> "YosysHQ/yosys"
"PyHDI/Pyverilog" -> "ben-marshall/awesome-open-hardware-verification"
"PyHDI/Pyverilog" -> "myhdl/myhdl"
"PyHDI/Pyverilog" -> "cocotb/cocotb"
"PyHDI/Pyverilog" -> "veripool/verilog-perl"
"PyHDI/Pyverilog" -> "tpoikela/uvm-python"
"PyHDI/Pyverilog" -> "ben-marshall/verilog-parser"
"lnis-uofu/OpenFPGA" -> "verilog-to-routing/vtr-verilog-to-routing"
"lnis-uofu/OpenFPGA" -> "The-OpenROAD-Project/OpenLane" ["e"=1]
"lnis-uofu/OpenFPGA" -> "os-fpga/open-source-fpga-resource"
"lnis-uofu/OpenFPGA" -> "VLSIDA/OpenRAM" ["e"=1]
"lnis-uofu/OpenFPGA" -> "olofk/edalize"
"lnis-uofu/OpenFPGA" -> "trabucayre/openFPGALoader"
"lnis-uofu/OpenFPGA" -> "lnis-uofu/SOFA"
"lnis-uofu/OpenFPGA" -> "olofk/fusesoc"
"lnis-uofu/OpenFPGA" -> "YosysHQ/nextpnr"
"lnis-uofu/OpenFPGA" -> "PrincetonUniversity/prga"
"lnis-uofu/OpenFPGA" -> "FPGA-Research/FABulous"
"lnis-uofu/OpenFPGA" -> "YosysHQ/yosys"
"lnis-uofu/OpenFPGA" -> "zachjs/sv2v"
"lnis-uofu/OpenFPGA" -> "olofk/serv" ["e"=1]
"lnis-uofu/OpenFPGA" -> "siliconcompiler/siliconcompiler" ["e"=1]
"wallento/wavedrompy" -> "fvutils/pyucis"
"wallento/wavedrompy" -> "fvutils/pyhdl-if"
"wallento/wavedrompy" -> "Toroid-io/vcd2wavedrom"
"jdocampom/JPEG-Decoder" -> "freecores/jpegencode"
"bespoke-silicon-group/basejump_stl" -> "black-parrot/black-parrot" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "pulp-platform/common_cells" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "bespoke-silicon-group/bsg_manycore" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "zachjs/sv2v"
"bespoke-silicon-group/basejump_stl" -> "chipsalliance/Surelog"
"bespoke-silicon-group/basejump_stl" -> "dalance/sv-parser"
"bespoke-silicon-group/basejump_stl" -> "chipsalliance/sv-tests"
"bespoke-silicon-group/basejump_stl" -> "pulp-platform/axi" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "PrincetonUniversity/openpiton" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "MikePopoloski/slang"
"bespoke-silicon-group/basejump_stl" -> "aolofsson/oh" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "pymtl/pymtl3"
"bespoke-silicon-group/basejump_stl" -> "VLSIDA/OpenRAM" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "chipsalliance/verible"
"bespoke-silicon-group/basejump_stl" -> "drom/awesome-hdl"
"TerosTechnology/terosHDL" -> "kevinpt/symbolator"
"TerosTechnology/terosHDL" -> "VHDL/news"
"TerosTechnology/terosHDL" -> "OSVVM/OSVVM"
"TerosTechnology/terosHDL" -> "ghdl/ghdl-cosim"
"TerosTechnology/terosHDL" -> "jeremiah-c-leary/vhdl-style-guide"
"TerosTechnology/terosHDL" -> "Paebbels/pyVHDLParser"
"TerosTechnology/terosHDL" -> "umarcor/osvb"
"TerosTechnology/terosHDL" -> "Paebbels/JSON-for-VHDL"
"TerosTechnology/terosHDL" -> "hdl/containers"
"hukenovs/intfftk" -> "hukenovs/fp23fftk"
"hukenovs/intfftk" -> "owocomm-0/fpga-fft"
"hukenovs/intfftk" -> "ZipCPU/dblclockfft"
"MPSLab-ASU/ccf" -> "MPSLab-ASU/DiRAC" ["e"=1]
"MPSLab-ASU/ccf" -> "pku-dasys/pillars"
"MPSLab-ASU/ccf" -> "MPSLab-ASU/dMazeRunner" ["e"=1]
"MPSLab-ASU/ccf" -> "pnnl/OpenCGRA"
"MPSLab-ASU/ccf" -> "PolyArch/dsa-framework"
"MPSLab-ASU/ccf" -> "ecolab-nus/lisa"
"MPSLab-ASU/ccf" -> "tancheng/CGRA-Flow"
"MPSLab-ASU/ccf" -> "tancheng/CGRA-Mapper"
"MPSLab-ASU/ccf" -> "StanfordAHA/garnet"
"StanfordAHA/garnet" -> "StanfordAHA/aha"
"StanfordAHA/garnet" -> "StanfordAHA/Halide-to-Hardware"
"StanfordAHA/garnet" -> "tancheng/CGRA-Flow"
"StanfordAHA/garnet" -> "ecolab-nus/lisa"
"StanfordAHA/garnet" -> "StanfordAHA/CGRAGenerator"
"StanfordAHA/garnet" -> "tancheng/mlir-cgra"
"StanfordAHA/garnet" -> "pku-dasys/pillars"
"StanfordAHA/garnet" -> "phanrahan/magma"
"VHDL-LS/rust_hdl" -> "VHDL-LS/rust_hdl_vscode"
"VHDL-LS/rust_hdl" -> "suoto/hdl_checker"
"VHDL-LS/rust_hdl" -> "jeremiah-c-leary/vhdl-style-guide"
"VHDL-LS/rust_hdl" -> "VUnit/vunit"
"VHDL-LS/rust_hdl" -> "nickg/nvc"
"VHDL-LS/rust_hdl" -> "OSVVM/OSVVM"
"VHDL-LS/rust_hdl" -> "UVVM/UVVM"
"VHDL-LS/rust_hdl" -> "Paebbels/pyVHDLParser"
"VHDL-LS/rust_hdl" -> "ghdl/ghdl-language-server"
"VHDL-LS/rust_hdl" -> "ghdl/ghdl-yosys-plugin"
"VHDL-LS/rust_hdl" -> "ghdl/ghdl"
"VHDL-LS/rust_hdl" -> "kevinpt/vhdl-extras"
"VHDL-LS/rust_hdl" -> "TerosTechnology/vscode-terosHDL"
"VHDL-LS/rust_hdl" -> "dalance/svls"
"VHDL-LS/rust_hdl" -> "tmeissner/psl_with_ghdl"
"RHSResearchLLC/NiteFury-and-LiteFury" -> "RHSResearchLLC/PicoEVB"
"RHSResearchLLC/NiteFury-and-LiteFury" -> "SMB784/SQRL_quickstart"
"RHSResearchLLC/NiteFury-and-LiteFury" -> "gatecat/TrellisBoard"
"RHSResearchLLC/NiteFury-and-LiteFury" -> "NVIDIA/jetson-rdma-picoevb"
"RHSResearchLLC/NiteFury-and-LiteFury" -> "slaclab/surf"
"RHSResearchLLC/NiteFury-and-LiteFury" -> "enjoy-digital/usb3_pipe"
"RHSResearchLLC/NiteFury-and-LiteFury" -> "enjoy-digital/litex-acorn-baseboard"
"projf/display_controller" -> "cliffordwolf/SimpleVOut"
"projf/display_controller" -> "hamsternz/DisplayPort_Verilog"
"projf/display_controller" -> "splinedrive/my_hdmi_device"
"projf/display_controller" -> "hdl-util/hdmi"
"olofk/edalize" -> "olofk/fusesoc"
"olofk/edalize" -> "MikePopoloski/slang"
"olofk/edalize" -> "chipsalliance/Surelog"
"olofk/edalize" -> "siliconcompiler/siliconcompiler" ["e"=1]
"olofk/edalize" -> "chipsalliance/UHDM"
"olofk/edalize" -> "tpoikela/uvm-python"
"olofk/edalize" -> "chipsalliance/verible"
"olofk/edalize" -> "VUnit/vunit"
"olofk/edalize" -> "chipsalliance/sv-tests"
"olofk/edalize" -> "zachjs/sv2v"
"olofk/edalize" -> "olofk/serv" ["e"=1]
"olofk/edalize" -> "trabucayre/openFPGALoader"
"olofk/edalize" -> "lnis-uofu/OpenFPGA"
"olofk/edalize" -> "pulp-platform/bender"
"olofk/edalize" -> "m-labs/migen"
"emsec/hal" -> "kevinpt/symbolator"
"emsec/hal" -> "osresearch/spispy" ["e"=1]
"emsec/hal" -> "ghdl/ghdl-yosys-plugin"
"emsec/hal" -> "nickg/nvc"
"emsec/hal" -> "olofk/edalize"
"emsec/hal" -> "OpenTimer/OpenTimer" ["e"=1]
"emsec/hal" -> "chipsalliance/UHDM"
"emsec/hal" -> "chipsalliance/Surelog"
"emsec/hal" -> "fraktalcyber/lfi-rig"
"emsec/hal" -> "berkeley-abc/abc" ["e"=1]
"calyxir/calyx" -> "cucapra/dahlia"
"calyxir/calyx" -> "fabianschuiki/llhd"
"calyxir/calyx" -> "llvm/circt" ["e"=1]
"calyxir/calyx" -> "cucapra/filament"
"calyxir/calyx" -> "fabianschuiki/moore"
"calyxir/calyx" -> "cornell-zhang/heterocl" ["e"=1]
"calyxir/calyx" -> "mit-plv/koika" ["e"=1]
"calyxir/calyx" -> "cucapra/pollen"
"calyxir/calyx" -> "phanrahan/magma"
"calyxir/calyx" -> "cornell-zhang/allo" ["e"=1]
"calyxir/calyx" -> "pymtl/pymtl3"
"calyxir/calyx" -> "stanford-ppl/spatial" ["e"=1]
"calyxir/calyx" -> "UIUC-ChenLab/scalehls" ["e"=1]
"calyxir/calyx" -> "circt-hls/circt-hls" ["e"=1]
"calyxir/calyx" -> "dalance/sv-parser"
"Xilinx/RapidWright" -> "verilog-to-routing/vtr-verilog-to-routing"
"Xilinx/RapidWright" -> "zslwyuan/AMF-Placer" ["e"=1]
"Xilinx/RapidWright" -> "rachelselinar/DREAMPlaceFPGA" ["e"=1]
"Xilinx/RapidWright" -> "UCLA-VAST/AutoBridge" ["e"=1]
"Xilinx/RapidWright" -> "cuhk-eda/ripple-fpga" ["e"=1]
"Xilinx/RapidWright" -> "UCLA-VAST/RapidStream" ["e"=1]
"Xilinx/RapidWright" -> "gatecat/nextpnr-xilinx"
"Xilinx/RapidWright" -> "cornell-zhang/rosetta" ["e"=1]
"Xilinx/RapidWright" -> "f4pga/prjxray"
"Xilinx/RapidWright" -> "Xilinx/HLS" ["e"=1]
"Xilinx/RapidWright" -> "YosysHQ/nextpnr"
"Xilinx/RapidWright" -> "Xilinx/SDAccel_Examples" ["e"=1]
"Xilinx/RapidWright" -> "lana555/dynamatic" ["e"=1]
"Xilinx/RapidWright" -> "lnis-uofu/OpenFPGA"
"Xilinx/RapidWright" -> "chipsalliance/firrtl" ["e"=1]
"hamsternz/DisplayPort_Verilog" -> "hamsternz/FPGA_DisplayPort"
"hamsternz/DisplayPort_Verilog" -> "Parretto/DisplayPort"
"hamsternz/DisplayPort_Verilog" -> "hamsternz/Artix-7-HDMI-processing"
"hamsternz/DisplayPort_Verilog" -> "projf/display_controller"
"hamsternz/DisplayPort_Verilog" -> "gatecat/CSI2Rx"
"hamsternz/DisplayPort_Verilog" -> "hdl-util/hdmi"
"eirikpre/VSCode-SystemVerilog" -> "mshr-h/vscode-verilog-hdl-support"
"eirikpre/VSCode-SystemVerilog" -> "dalance/svlint"
"eirikpre/VSCode-SystemVerilog" -> "dalance/sv-parser"
"vhda/verilog_systemverilog.vim" -> "dalance/svls"
"vhda/verilog_systemverilog.vim" -> "HonkW93/automatic-verilog"
"vhda/verilog_systemverilog.vim" -> "veripool/verilog-mode"
"vhda/verilog_systemverilog.vim" -> "chipsalliance/verible"
"vhda/verilog_systemverilog.vim" -> "nachumk/systemverilog.vim"
"vhda/verilog_systemverilog.vim" -> "dalance/svlint"
"vhda/verilog_systemverilog.vim" -> "WeiChungWu/vim-SystemVerilog"
"vhda/verilog_systemverilog.vim" -> "tpoikela/uvm-python"
"vhda/verilog_systemverilog.vim" -> "chipsalliance/Surelog"
"vhda/verilog_systemverilog.vim" -> "chipsalliance/riscv-dv" ["e"=1]
"vhda/verilog_systemverilog.vim" -> "dalance/sv-parser"
"vhda/verilog_systemverilog.vim" -> "thomasrussellmurphy/istyle-verilog-formatter"
"vhda/verilog_systemverilog.vim" -> "antoinemadec/vim-verilog-instance"
"vhda/verilog_systemverilog.vim" -> "suoto/hdl_checker"
"vhda/verilog_systemverilog.vim" -> "MikePopoloski/slang"
"ghdl/ghdl-language-server" -> "tmeissner/psl_with_ghdl"
"ghdl/ghdl-language-server" -> "tmeissner/formal_hw_verification"
"ghdl/ghdl-language-server" -> "ghdl/ghdl-cosim"
"ghdl/ghdl-language-server" -> "VHDL/news"
"davidthings/tinyfpga_bx_usbserial" -> "lawrie/tiny_usb_examples"
"davidthings/tinyfpga_bx_usbserial" -> "ulixxe/usb_cdc"
"davidthings/tinyfpga_bx_usbserial" -> "im-tomu/valentyusb"
"davidthings/tinyfpga_bx_usbserial" -> "tinyfpga/TinyFPGA-BX"
"JulianKemmerer/PipelineC" -> "sylefeb/Silice"
"JulianKemmerer/PipelineC" -> "suarezvictor/CflexHDL" ["e"=1]
"JulianKemmerer/PipelineC" -> "projf/projf-explore"
"JulianKemmerer/PipelineC" -> "olofk/edalize"
"JulianKemmerer/PipelineC" -> "google/xls"
"JulianKemmerer/PipelineC" -> "bespoke-silicon-group/basejump_stl"
"JulianKemmerer/PipelineC" -> "trabucayre/openFPGALoader"
"JulianKemmerer/PipelineC" -> "laforest/FPGADesignElements"
"JulianKemmerer/PipelineC" -> "chipsalliance/Surelog"
"JulianKemmerer/PipelineC" -> "drom/awesome-hdl"
"JulianKemmerer/PipelineC" -> "amaranth-lang/amaranth"
"JulianKemmerer/PipelineC" -> "litex-hub/litex-boards"
"JulianKemmerer/PipelineC" -> "lnis-uofu/OpenFPGA"
"JulianKemmerer/PipelineC" -> "m-labs/migen"
"JulianKemmerer/PipelineC" -> "zachjs/sv2v"
"q3k/chubby75" -> "wuxx/Colorlight-FPGA-Projects"
"q3k/chubby75" -> "lucysrausch/colorlight-led-cube"
"q3k/chubby75" -> "YosysHQ/apicula"
"q3k/chubby75" -> "kholia/Colorlight-5A-75B"
"q3k/chubby75" -> "litex-hub/litex-boards"
"q3k/chubby75" -> "orangecrab-fpga/orangecrab-hardware"
"q3k/chubby75" -> "trabucayre/openFPGALoader"
"q3k/chubby75" -> "enjoy-digital/colorlite"
"q3k/chubby75" -> "smunaut/ice40-playground"
"q3k/chubby75" -> "xjtuecho/EBAZ4205" ["e"=1]
"q3k/chubby75" -> "YosysHQ/prjtrellis"
"q3k/chubby75" -> "Peter-van-Tol/LiteX-CNC" ["e"=1]
"q3k/chubby75" -> "dirtyjtag/DirtyJTAG" ["e"=1]
"q3k/chubby75" -> "kazkojima/colorlight-i5-tips"
"q3k/chubby75" -> "emard/ulx3s"
"smunaut/ice40-playground" -> "icebreaker-fpga/icebreaker-verilog-examples"
"smunaut/ice40-playground" -> "smunaut/doom_riscv"
"smunaut/ice40-playground" -> "no2fpga/no2usb"
"smunaut/ice40-playground" -> "icebreaker-fpga/icebreaker"
"smunaut/ice40-playground" -> "tinyfpga/TinyFPGA-Bootloader"
"smunaut/ice40-playground" -> "damdoy/ice40_ultraplus_examples"
"smunaut/ice40-playground" -> "smunaut/iCE40linux"
"smunaut/ice40-playground" -> "no2fpga/no2bootloader"
"smunaut/ice40-playground" -> "dan-rodrigues/icestation-32"
"smunaut/ice40-playground" -> "smunaut/iua"
"smunaut/ice40-playground" -> "esden/WTFpga"
"smunaut/ice40-playground" -> "grahamedgecombe/icicle"
"smunaut/ice40-playground" -> "davidthings/tinyfpga_bx_usbserial"
"smunaut/ice40-playground" -> "icebreaker-fpga/icebreaker-litex-examples"
"smunaut/ice40-playground" -> "arturo182/awesome-pmod"
"esden/WTFpga" -> "securelyfitz/WTFpga"
"esden/WTFpga" -> "icebreaker-fpga/icebreaker-workshop"
"esden/WTFpga" -> "icebreaker-fpga/icebreaker-verilog-examples"
"esden/WTFpga" -> "icebreaker-fpga/icebreaker"
"esden/WTFpga" -> "smunaut/ice40-playground"
"rggen/rggen" -> "dalance/sv-parser"
"rggen/rggen" -> "SystemRDL/PeakRDL"
"rggen/rggen" -> "Juniper/open-register-design-tool"
"rggen/rggen" -> "pyuvm/pyuvm"
"rggen/rggen" -> "chipsalliance/Surelog"
"rggen/rggen" -> "taichi-ishitani/tvip-axi" ["e"=1]
"rggen/rggen" -> "olofk/edalize"
"rggen/rggen" -> "veryl-lang/veryl"
"rggen/rggen" -> "tpoikela/uvm-python"
"rggen/rggen" -> "esynr3z/corsair"
"rggen/rggen" -> "ben-marshall/awesome-open-hardware-verification"
"rggen/rggen" -> "pulp-platform/axi" ["e"=1]
"rggen/rggen" -> "pulp-platform/common_cells" ["e"=1]
"rggen/rggen" -> "dalance/svlint"
"rggen/rggen" -> "zachjs/sv2v"
"aiminickwong/H264" -> "tishi43/h265_decoder"
"SystemRDL/systemrdl-compiler" -> "Juniper/open-register-design-tool"
"SystemRDL/systemrdl-compiler" -> "SystemRDL/PeakRDL"
"SystemRDL/systemrdl-compiler" -> "SystemRDL/PeakRDL-html"
"SystemRDL/systemrdl-compiler" -> "SystemRDL/PeakRDL-regblock"
"SystemRDL/systemrdl-compiler" -> "SystemRDL/PeakRDL-ipxact"
"SystemRDL/systemrdl-compiler" -> "zhajio1988/YASA"
"SystemRDL/systemrdl-compiler" -> "SystemRDL/PeakRDL-uvm"
"SystemRDL/systemrdl-compiler" -> "intel/systemc-compiler" ["e"=1]
"SystemRDL/systemrdl-compiler" -> "rggen/rggen"
"SystemRDL/systemrdl-compiler" -> "olofk/ipyxact"
"SystemRDL/systemrdl-compiler" -> "tpoikela/uvm-python"
"SystemRDL/systemrdl-compiler" -> "chipsalliance/Surelog"
"SystemRDL/systemrdl-compiler" -> "kactus2/kactus2dev"
"icebreaker-fpga/icebreaker-workshop" -> "icebreaker-fpga/WTFpga"
"icebreaker-fpga/icebreaker-workshop" -> "im-tomu/fomu-toolchain" ["e"=1]
"icebreaker-fpga/icebreaker-workshop" -> "esden/WTFpga"
"icebreaker-fpga/icebreaker-workshop" -> "icebreaker-fpga/icebreaker-pmod"
"icebreaker-fpga/icebreaker-workshop" -> "icebreaker-fpga/icebreaker"
"ryuz/BinaryBrain" -> "ryuz/jelly"
"ryuz/BinaryBrain" -> "nlsynth/karuta"
"ben-marshall/awesome-open-hardware-verification" -> "drom/awesome-hdl"
"ben-marshall/awesome-open-hardware-verification" -> "pyuvm/pyuvm"
"ben-marshall/awesome-open-hardware-verification" -> "tpoikela/uvm-python"
"ben-marshall/awesome-open-hardware-verification" -> "chipsalliance/sv-tests"
"ben-marshall/awesome-open-hardware-verification" -> "olofk/fusesoc"
"ben-marshall/awesome-open-hardware-verification" -> "rggen/rggen"
"ben-marshall/awesome-open-hardware-verification" -> "zachjs/sv2v"
"ben-marshall/awesome-open-hardware-verification" -> "bespoke-silicon-group/basejump_stl"
"ben-marshall/awesome-open-hardware-verification" -> "chipsalliance/Surelog"
"ben-marshall/awesome-open-hardware-verification" -> "hdl/awesome" ["e"=1]
"ben-marshall/awesome-open-hardware-verification" -> "lowRISC/style-guides"
"ben-marshall/awesome-open-hardware-verification" -> "MikePopoloski/slang"
"ben-marshall/awesome-open-hardware-verification" -> "chipsalliance/verible"
"ben-marshall/awesome-open-hardware-verification" -> "dalance/sv-parser"
"ben-marshall/awesome-open-hardware-verification" -> "pulp-platform/axi" ["e"=1]
"lowRISC/style-guides" -> "ben-marshall/awesome-open-hardware-verification"
"lowRISC/style-guides" -> "pulp-platform/common_cells" ["e"=1]
"lowRISC/style-guides" -> "chipsalliance/verible"
"lowRISC/style-guides" -> "rggen/rggen"
"lowRISC/style-guides" -> "chipsalliance/riscv-dv" ["e"=1]
"lowRISC/style-guides" -> "pulp-platform/axi" ["e"=1]
"lowRISC/style-guides" -> "bespoke-silicon-group/basejump_stl"
"lowRISC/style-guides" -> "pyuvm/pyuvm"
"lowRISC/style-guides" -> "openhwgroup/cvw" ["e"=1]
"lowRISC/style-guides" -> "dalance/sv-parser"
"lowRISC/style-guides" -> "lowRISC/ibex" ["e"=1]
"lowRISC/style-guides" -> "zachjs/sv2v"
"lowRISC/style-guides" -> "syntacore/scr1" ["e"=1]
"lowRISC/style-guides" -> "openhwgroup/cv32e40p" ["e"=1]
"lowRISC/style-guides" -> "dalance/svls"
"zhajio1988/YASA" -> "zhajio1988/Open_RegModel"
"zhajio1988/YASA" -> "zhajio1988/YasaUvk"
"zhajio1988/YASA" -> "seabeam/yuu_register_productor" ["e"=1]
"devbisme/myhdl-resources" -> "cfelton/rhea"
"devbisme/myhdl-resources" -> "hgomersall/Veriutils"
"devbisme/myhdl-resources" -> "devbisme/myhdlpeek"
"SystemRDL/PeakRDL-html" -> "SystemRDL/PeakRDL-regblock"
"SystemRDL/PeakRDL-html" -> "SystemRDL/PeakRDL-ipxact"
"SystemRDL/PeakRDL-html" -> "SystemRDL/PeakRDL-uvm"
"SystemRDL/PeakRDL-html" -> "SystemRDL/systemrdl-compiler"
"f4pga/prjxray" -> "YosysHQ/nextpnr"
"f4pga/prjxray" -> "gatecat/nextpnr-xilinx"
"f4pga/prjxray" -> "f4pga/f4pga-arch-defs"
"f4pga/prjxray" -> "YosysHQ/prjtrellis"
"f4pga/prjxray" -> "YosysHQ/icestorm"
"f4pga/prjxray" -> "trabucayre/openFPGALoader"
"f4pga/prjxray" -> "chipsalliance/f4pga"
"f4pga/prjxray" -> "YosysHQ/yosys"
"f4pga/prjxray" -> "olofk/edalize"
"f4pga/prjxray" -> "YosysHQ/arachne-pnr"
"f4pga/prjxray" -> "olofk/fusesoc"
"f4pga/prjxray" -> "verilog-to-routing/vtr-verilog-to-routing"
"f4pga/prjxray" -> "enjoy-digital/litex"
"f4pga/prjxray" -> "Xilinx/RapidWright"
"f4pga/prjxray" -> "ghdl/ghdl-yosys-plugin"
"ATaylorCEngFIET/Hackster" -> "VideoGPU/MIPI_CSI2_TX"
"VHDL-LS/rust_hdl_vscode" -> "VHDL-LS/rust_hdl"
"tinyfpga/TinyFPGA-Bootloader" -> "tinyfpga/TinyFPGA-BX"
"tinyfpga/TinyFPGA-Bootloader" -> "tinyfpga/TinyFPGA-B-Series"
"tinyfpga/TinyFPGA-Bootloader" -> "smunaut/ice40-playground"
"tinyfpga/TinyFPGA-Bootloader" -> "davidthings/tinyfpga_bx_usbserial"
"tinyfpga/TinyFPGA-Bootloader" -> "im-tomu/valentyusb"
"tinyfpga/TinyFPGA-Bootloader" -> "icebreaker-fpga/icebreaker"
"tinyfpga/TinyFPGA-Bootloader" -> "smunaut/iua"
"tinyfpga/TinyFPGA-Bootloader" -> "YosysHQ/prjtrellis"
"tinyfpga/TinyFPGA-Bootloader" -> "icebreaker-fpga/icebreaker-verilog-examples"
"tinyfpga/TinyFPGA-Bootloader" -> "grahamedgecombe/icicle"
"tinyfpga/TinyFPGA-Bootloader" -> "FPGAwars/apio"
"tinyfpga/TinyFPGA-Bootloader" -> "icebreaker-fpga/icebreaker-pmod"
"tinyfpga/TinyFPGA-Bootloader" -> "emard/ulx3s"
"tinyfpga/TinyFPGA-Bootloader" -> "YosysHQ/icestorm"
"tinyfpga/TinyFPGA-Bootloader" -> "timvideos/litex-buildenv"
"ultraembedded/core_usb_host" -> "ultraembedded/core_ulpi_wrapper"
"strigeus/fpganes" -> "brianbennett/fpga_nes"
"strigeus/fpganes" -> "strfry/nesfpga"
"strigeus/fpganes" -> "Feuerwerk/fpgaNES"
"litex-hub/fpga_101" -> "litex-hub/litex-boards"
"litex-hub/fpga_101" -> "timvideos/litex-buildenv"
"litex-hub/fpga_101" -> "litex-hub/linux-on-litex-vexriscv"
"litex-hub/fpga_101" -> "enjoy-digital/liteeth"
"litex-hub/fpga_101" -> "m-labs/migen"
"litex-hub/fpga_101" -> "icebreaker-fpga/icebreaker-litex-examples"
"litex-hub/fpga_101" -> "smunaut/ice40-playground"
"litex-hub/fpga_101" -> "enjoy-digital/litex"
"litex-hub/fpga_101" -> "trabucayre/openFPGALoader"
"litex-hub/fpga_101" -> "enjoy-digital/litepcie" ["e"=1]
"litex-hub/fpga_101" -> "wuxx/icesugar"
"f4pga/f4pga-arch-defs" -> "chipsalliance/f4pga-examples"
"f4pga/f4pga-arch-defs" -> "f4pga/prjxray"
"f4pga/f4pga-arch-defs" -> "chipsalliance/f4pga"
"f4pga/f4pga-arch-defs" -> "gatecat/nextpnr-xilinx"
"f4pga/f4pga-arch-defs" -> "YosysHQ/prjtrellis"
"f4pga/f4pga-arch-defs" -> "chipsalliance/fpga-tool-perf"
"f4pga/f4pga-arch-defs" -> "PrincetonUniversity/prga"
"f4pga/f4pga-arch-defs" -> "YosysHQ/nextpnr"
"f4pga/f4pga-arch-defs" -> "verilog-to-routing/vtr-verilog-to-routing"
"f4pga/f4pga-arch-defs" -> "olofk/edalize"
"f4pga/f4pga-arch-defs" -> "ghdl/ghdl-yosys-plugin"
"f4pga/f4pga-arch-defs" -> "f4pga/prjuray"
"pablorubma/escornabot-DIY" -> "abierto-cc/escornabot"
"cornell-brg/pymtl" -> "pymtl/pymtl3"
"cornell-brg/pymtl" -> "UCSBarchlab/PyRTL"
"cornell-brg/pymtl" -> "phanrahan/magma"
"cornell-brg/pymtl" -> "Nic30/hwt"
"cornell-brg/pymtl" -> "NVlabs/matchlib" ["e"=1]
"UCSBarchlab/PyRTL" -> "UCSBarchlab/OpenTPU" ["e"=1]
"UCSBarchlab/PyRTL" -> "pymtl/pymtl3"
"UCSBarchlab/PyRTL" -> "cornell-brg/pymtl"
"UCSBarchlab/PyRTL" -> "UCSBarchlab/Charm"
"UCSBarchlab/PyRTL" -> "Nic30/hwt"
"UCSBarchlab/PyRTL" -> "phanrahan/magma"
"UCSBarchlab/PyRTL" -> "ucb-bar/midas" ["e"=1]
"UCSBarchlab/PyRTL" -> "ucb-bar/hammer" ["e"=1]
"UCSBarchlab/PyRTL" -> "ucsc-vama/essent" ["e"=1]
"UCSBarchlab/PyRTL" -> "myhdl/myhdl"
"UCSBarchlab/PyRTL" -> "fvutils/pyvsc"
"UCSBarchlab/PyRTL" -> "PyHDI/Pyverilog"
"UCSBarchlab/PyRTL" -> "PyHDI/veriloggen"
"Kuree/kratos" -> "Kuree/hgdb"
"dalance/sv-parser" -> "dalance/svlint"
"dalance/sv-parser" -> "dalance/svls"
"dalance/sv-parser" -> "MikePopoloski/slang"
"dalance/sv-parser" -> "chipsalliance/Surelog"
"dalance/sv-parser" -> "chipsalliance/sv-tests"
"dalance/sv-parser" -> "chipsalliance/verible"
"dalance/sv-parser" -> "zachjs/sv2v"
"dalance/sv-parser" -> "rggen/rggen"
"dalance/sv-parser" -> "chipsalliance/UHDM"
"dalance/sv-parser" -> "veryl-lang/veryl"
"dalance/sv-parser" -> "pyuvm/pyuvm"
"dalance/sv-parser" -> "Nic30/hdlConvertor"
"dalance/sv-parser" -> "bespoke-silicon-group/basejump_stl"
"dalance/sv-parser" -> "vivekmalneedi/veridian"
"dalance/sv-parser" -> "sgherbst/svinst"
"xesscorp/VHDL_Lib" -> "kevinpt/vhdl-extras"
"xesscorp/VHDL_Lib" -> "silverjam/VHDL"
"xesscorp/VHDL_Lib" -> "VLSI-EDA/PoC"
"xesscorp/VHDL_Lib" -> "slaclab/surf"
"xesscorp/VHDL_Lib" -> "BG2BKK/img_process_vhdl"
"xesscorp/VHDL_Lib" -> "OSVVM/OSVVM"
"xesscorp/VHDL_Lib" -> "kevinpt/symbolator"
"xesscorp/VHDL_Lib" -> "UVVM/UVVM"
"damdoy/ice40_ultraplus_examples" -> "smunaut/ice40-playground"
"damdoy/ice40_ultraplus_examples" -> "icebreaker-fpga/icebreaker-verilog-examples"
"damdoy/ice40_ultraplus_examples" -> "no2fpga/no2bootloader"
"damdoy/ice40_ultraplus_examples" -> "nesl/ice40_examples"
"damdoy/ice40_ultraplus_examples" -> "osresearch/up5k"
"damdoy/ice40_ultraplus_examples" -> "wuxx/icesugar"
"damdoy/ice40_ultraplus_examples" -> "icebreaker-fpga/icebreaker"
"damdoy/ice40_ultraplus_examples" -> "grahamedgecombe/icicle"
"damdoy/ice40_ultraplus_examples" -> "wuxx/icesugar-nano"
"vmware-archive/cascade" -> "chipsalliance/Surelog"
"vmware-archive/cascade" -> "rdaly525/coreir"
"vmware-archive/cascade" -> "google/xls"
"vmware-archive/cascade" -> "Xilinx/RapidWright"
"vmware-archive/cascade" -> "zachjs/sv2v"
"vmware-archive/cascade" -> "MikePopoloski/slang"
"vmware-archive/cascade" -> "lastweek/fpga_readings" ["e"=1]
"vmware-archive/cascade" -> "cucapra/dahlia"
"vmware-archive/cascade" -> "fabianschuiki/llhd"
"vmware-archive/cascade" -> "openpower-cores/a2i"
"vmware-archive/cascade" -> "chipsalliance/firrtl" ["e"=1]
"vmware-archive/cascade" -> "nturley/netlistsvg"
"vmware-archive/cascade" -> "StanfordAHA/garnet"
"vmware-archive/cascade" -> "chipsalliance/UHDM"
"vmware-archive/cascade" -> "B-Lang-org/bsc" ["e"=1]
"liyanqing1987/libertyParser" -> "liyanqing1987/libView"
"liyanqing1987/libView" -> "liyanqing1987/libertyParser"
"cucapra/dahlia" -> "calyxir/calyx"
"cucapra/dahlia" -> "cucapra/filament"
"cucapra/dahlia" -> "vegaluisjose/reticle"
"cucapra/dahlia" -> "David-Durst/aetherling"
"cucapra/dahlia" -> "ymherklotz/vericert" ["e"=1]
"fvutils/pyvsc" -> "mciepluc/cocotb-coverage"
"fvutils/pyvsc" -> "fvutils/pyucis"
"fvutils/pyvsc" -> "tpoikela/uvm-python"
"fvutils/pyvsc" -> "themperek/cocotb-test"
"fvutils/pyvsc" -> "pyuvm/pyuvm"
"hellgate202/csi2_rx" -> "VideoGPU/MIPI_CSI2_TX"
"blue-oil/blueoil" -> "nlsynth/karuta"
"blue-oil/blueoil" -> "HirokiNakahara/GUINNESS" ["e"=1]
"tomverbeure/panologic" -> "tomverbeure/panologic-g2"
"tomverbeure/panologic" -> "twj42/PanoLogicG2_ReverseEngineering"
"tomverbeure/panologic-g2" -> "tomverbeure/panologic"
"tomverbeure/panologic-g2" -> "twj42/PanoLogicG2_ReverseEngineering"
"tomverbeure/panologic-g2" -> "skiphansen/pano_progfpga"
"tomverbeure/panologic-g2" -> "skiphansen/panog2_linux"
"tomverbeure/panologic-g2" -> "skiphansen/pano_z80"
"chipsalliance/f4pga" -> "chipsalliance/f4pga-examples"
"chipsalliance/f4pga" -> "f4pga/f4pga-arch-defs"
"chipsalliance/f4pga" -> "f4pga/prjxray"
"chipsalliance/f4pga" -> "olofk/edalize"
"chipsalliance/f4pga" -> "gatecat/nextpnr-xilinx"
"chipsalliance/f4pga" -> "chipsalliance/Surelog"
"chipsalliance/f4pga" -> "YosysHQ/nextpnr"
"chipsalliance/f4pga" -> "lnis-uofu/OpenFPGA"
"chipsalliance/f4pga" -> "slaclab/surf"
"chipsalliance/f4pga" -> "chipsalliance/sv-tests"
"chipsalliance/f4pga" -> "chipsalliance/fpga-tool-perf"
"chipsalliance/f4pga" -> "olofk/fusesoc"
"chipsalliance/f4pga" -> "idea-fasoc/OpenFASOC" ["e"=1]
"chipsalliance/f4pga" -> "hdl/conda-eda" ["e"=1]
"chipsalliance/f4pga" -> "trabucayre/openFPGALoader"
"NVIDIA/jetson-rdma-picoevb" -> "karakozov/gpudma" ["e"=1]
"NVIDIA/jetson-rdma-picoevb" -> "RHSResearchLLC/PicoEVB"
"NVIDIA/jetson-rdma-picoevb" -> "RHSResearchLLC/NiteFury-and-LiteFury"
"NVIDIA/jetson-rdma-picoevb" -> "Mellanox/gpu_direct_rdma_access" ["e"=1]
"Wren6991/RISCBoy" -> "dan-rodrigues/icestation-32"
"Wren6991/RISCBoy" -> "Wren6991/PicoStation3D"
"Wren6991/RISCBoy" -> "Wren6991/Snowflake-FPGA"
"icebreaker-fpga/icebreaker-pmod" -> "icebreaker-fpga/WTFpga"
"icebreaker-fpga/icebreaker-pmod" -> "icebreaker-fpga/icebreaker-verilog-examples"
"owocomm-0/fpga-fft" -> "ZipCPU/dblclockfft"
"owocomm-0/fpga-fft" -> "hukenovs/intfftk"
"owocomm-0/fpga-fft" -> "thasti/fft"
"owocomm-0/fpga-fft" -> "hukenovs/fp23fftk"
"butterstick-fpga/butterstick-hardware" -> "orangecrab-fpga/orangecrab-hardware"
"butterstick-fpga/butterstick-hardware" -> "orangecrab-fpga/orangecrab-examples"
"butterstick-fpga/butterstick-hardware" -> "joshajohnson/ecp5-mini"
"butterstick-fpga/butterstick-hardware" -> "pergola-fpga/pergola"
"butterstick-fpga/butterstick-hardware" -> "intergalaktik/ulx4m"
"butterstick-fpga/butterstick-hardware" -> "emard/ulx3s"
"butterstick-fpga/butterstick-hardware" -> "mattvenn/basic-ecp5-pcb"
"butterstick-fpga/butterstick-hardware" -> "oskirby/logicbone"
"butterstick-fpga/butterstick-hardware" -> "ECP5-PCIe/ECP5-PCIe"
"gundy/tiny-synth" -> "gundy/tinyfpga-bx-demos"
"gatecat/TrellisBoard" -> "mattvenn/basic-ecp5-pcb"
"psurply/dwfv" -> "lachlansneff/ligeia"
"lawrie/tiny_usb_examples" -> "davidthings/tinyfpga_bx_usbserial"
"lawrie/tiny_usb_examples" -> "lawrie/tinyfpga_examples"
"tmeissner/formal_hw_verification" -> "nobodywasishere/VHDLproc"
"tmeissner/formal_hw_verification" -> "VHDL/news"
"tmeissner/formal_hw_verification" -> "VHDL/Compliance-Tests"
"tmeissner/formal_hw_verification" -> "TerosTechnology/teroshdl-documenter-demo"
"tmeissner/formal_hw_verification" -> "tmeissner/vhdl_verification"
"mciepluc/cocotb-coverage" -> "fvutils/pyvsc"
"mciepluc/cocotb-coverage" -> "tpoikela/uvm-python"
"mciepluc/cocotb-coverage" -> "themperek/cocotb-test"
"mciepluc/cocotb-coverage" -> "mciepluc/apbi2c_cocotb_example"
"mciepluc/cocotb-coverage" -> "alexforencich/cocotbext-eth"
"mciepluc/cocotb-coverage" -> "alexforencich/cocotbext-pcie"
"emard/ulx3s-misc" -> "kost/ulx3s-ghdl-examples"
"themperek/cocotb-test" -> "alexforencich/cocotbext-axi"
"themperek/cocotb-test" -> "mciepluc/cocotb-coverage"
"themperek/cocotb-test" -> "cocotb/cocotb-bus"
"themperek/cocotb-test" -> "fvutils/pyvsc"
"themperek/cocotb-test" -> "tpoikela/uvm-python"
"themperek/cocotb-test" -> "alexforencich/cocotbext-pcie"
"themperek/cocotb-test" -> "pyuvm/pyuvm"
"themperek/cocotb-test" -> "alexforencich/cocotbext-eth"
"themperek/cocotb-test" -> "jeremiah-c-leary/vhdl-style-guide"
"shinyblink/sled" -> "arturo182/awesome-pmod"
"ahmedshahein/DSP-RTL-Lib" -> "uwemeyerbaese/DSP_with_FPGAs_ed4"
"ahmedshahein/DSP-RTL-Lib" -> "uwemeyerbaese/DSP_with_FPGAs_ed3"
"sergicuen/collection-iPxs" -> "RCoeurjoly/Space-Invaders"
"sergicuen/collection-iPxs" -> "mattvenn/crap-o-scope"
"lawrie/tinyfpga_bx_gaming" -> "gundy/tinyfpga-bx-demos"
"leonardt/fault" -> "phanrahan/mantle"
"cdonovick/peak" -> "StanfordAHA/lassen"
"cdonovick/peak" -> "leonardt/silica"
"Obijuan/Entregas-Tutorial-Electronica-Digital-FPGAs" -> "Obijuan/digital-electronics-with-open-FPGAs-tutorial"
"Obijuan/Entregas-Tutorial-Electronica-Digital-FPGAs" -> "FPGAwars/workshops"
"icebreaker-fpga/icebreaker-verilog-examples" -> "smunaut/ice40-playground"
"icebreaker-fpga/icebreaker-verilog-examples" -> "icebreaker-fpga/icebreaker-pmod"
"icebreaker-fpga/icebreaker-verilog-examples" -> "icebreaker-fpga/icebreaker"
"icebreaker-fpga/icebreaker-verilog-examples" -> "esden/WTFpga"
"icebreaker-fpga/icebreaker-verilog-examples" -> "blackmesalabs/hyperram"
"blackmesalabs/hyperram" -> "gtjennings1/HyperBUS"
"Nic30/d3-wave" -> "Nic30/d3-hwschematic"
"Nic30/d3-wave" -> "Nic30/pyDigitalWaveTools"
"PolyArch/dsa-framework" -> "pku-dasys/pillars"
"PolyArch/dsa-framework" -> "MPSLab-ASU/ccf"
"PolyArch/dsa-framework" -> "pnnl/OpenCGRA"
"PolyArch/dsa-framework" -> "PolyArch/dsagen2"
"StanfordVLSI/DaVE" -> "StanfordVLSI/dragonphy2"
"juanmard/screen-pong" -> "sergicuen/collection-iPxs"
"juanmard/screen-pong" -> "matt-kimball/toygpu"
"juanmard/screen-pong" -> "gundy/tinyfpga-bx-demos"
"juanmard/screen-pong" -> "RCoeurjoly/Space-Invaders"
"juanmard/screen-pong" -> "RobertBaruch/nmigen-exercises"
"juanmard/screen-pong" -> "lawrie/tinyfpga_examples"
"amiq-consulting/fc4sc" -> "agra-uni-bremen/crave"
"amiq-consulting/fc4sc" -> "fvutils/pyucis"
"Nic30/d3-hwschematic" -> "Nic30/d3-wave"
"Nic30/d3-hwschematic" -> "dkilfoyle/logic2"
"osresearch/up5k" -> "tomverbeure/upduino"
"osresearch/up5k" -> "grahamedgecombe/icicle"
"SystemRDL/PeakRDL-ipxact" -> "SystemRDL/PeakRDL-regblock"
"SystemRDL/PeakRDL-ipxact" -> "SystemRDL/PeakRDL-html"
"ericsonj/verilog-format" -> "thomasrussellmurphy/istyle-verilog-formatter"
"ericsonj/verilog-format" -> "dalance/svlint"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-B-Series"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-Bootloader"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-Programmer-Application"
"tinyfpga/TinyFPGA-BX" -> "davidthings/tinyfpga_bx_usbserial"
"tinyfpga/TinyFPGA-BX" -> "icebreaker-fpga/icebreaker"
"tinyfpga/TinyFPGA-BX" -> "mattvenn/basic-ecp5-pcb"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-A-Series"
"tinyfpga/TinyFPGA-BX" -> "smunaut/ice40-playground"
"tinyfpga/TinyFPGA-BX" -> "juanmard/screen-pong"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-EX"
"tinyfpga/TinyFPGA-BX" -> "Ravenslofty/yosys-cookbook"
"tinyfpga/TinyFPGA-BX" -> "FPGAwars/FPGA-peripherals"
"tinyfpga/TinyFPGA-BX" -> "icebreaker-fpga/icebreaker-verilog-examples"
"tinyfpga/TinyFPGA-BX" -> "lawrie/tinyfpga_examples"
"tinyfpga/TinyFPGA-BX" -> "ktemkin/homebrew-oss-fpga"
"VHDL/awesome-vhdl" -> "VHDL/news"
"VHDL/awesome-vhdl" -> "nobodywasishere/VHDLproc"
"VHDL/awesome-vhdl" -> "VHDL/Compliance-Tests"
"VHDL/awesome-vhdl" -> "VHDL/Interfaces"
"Obijuan/tutoriales-freecad" -> "Obijuan/3D-parts"
"StanfordAHA/Halide-to-Hardware" -> "StanfordAHA/garnet"
"StanfordAHA/Halide-to-Hardware" -> "jingpu/Halide-HLS"
"tree-sitter/tree-sitter-verilog" -> "sifive/duh"
"gtjennings1/HyperBUS" -> "blackmesalabs/hyperram"
"paulscherrerinstitute/psi_common" -> "paulscherrerinstitute/psi_fix"
"xenowing/xenowing" -> "yupferris/kaze"
"melynx/peekaboo" -> "ljiahao/TeLL"
"melynx/peekaboo" -> "mimicji/FlowMatrix"
"melynx/peekaboo" -> "mimicji/GAINS"
"sgherbst/svreal" -> "sgherbst/msdsl"
"sgherbst/svreal" -> "sgherbst/anasymod"
"sgherbst/svreal" -> "sgherbst/pysvinst"
"skatanik/dsi_controller" -> "daveshah1/DSITx"
"skatanik/dsi_controller" -> "hellgate202/csi2_rx"
"skatanik/dsi_controller" -> "circuitvalley/mipi_dsi_bridge_fpga"
"skatanik/dsi_controller" -> "VideoGPU/MIPI_CSI2_TX"
"StanfordAHA/CGRAFlowDoc" -> "StanfordAHA/lassen"
"pulp-platform/morty" -> "sgherbst/svinst"
"zhajio1988/uvm_candy_lover" -> "zhajio1988/YasaUvk"
"sgherbst/msdsl" -> "sgherbst/anasymod"
"sgherbst/msdsl" -> "sgherbst/svreal"
"sgherbst/msdsl" -> "StanfordVLSI/DaVE"
"skiphansen/pano_progfpga" -> "skiphansen/panog2_ldr"
"skiphansen/pano_progfpga" -> "skiphansen/panog2_linux"
"StanfordAHA/lassen" -> "StanfordAHA/CGRAFlowDoc"
"tinyfpga/TinyFPGA-Programmer-Application" -> "tinyfpga/TinyFPGA-A-Programmer"
"tinyfpga/TinyFPGA-Programmer-Application" -> "tinyfpga/TinyFPGA-B-Series"
"tinyfpga/TinyFPGA-Programmer-Application" -> "tinyfpga/TinyFPGA-Computer-Project-Board"
"zhajio1988/my_vimrc" -> "zhajio1988/uvm_candy_lover"
"g2384/VHDLFormatter" -> "Paebbels/pyVHDLParser"
"sgherbst/anasymod" -> "sgherbst/msdsl"
"sgherbst/anasymod" -> "sgherbst/svreal"
"lawrie/tinyfpga_examples" -> "gundy/tinyfpga-bx-demos"
"twj42/PanoLogicG2_ReverseEngineering" -> "cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo"
"tinyfpga/TinyFPGA-SoC" -> "tinyfpga/TinyFPGA-Computer-Project-Board"
"tinyfpga/TinyFPGA-Computer-Project-Board" -> "tinyfpga/TinyFPGA-SoC"
"trabucayre/openFPGALoader" -> "YosysHQ/nextpnr"
"trabucayre/openFPGALoader" -> "YosysHQ/apicula"
"trabucayre/openFPGALoader" -> "olofk/edalize"
"trabucayre/openFPGALoader" -> "olofk/fusesoc"
"trabucayre/openFPGALoader" -> "enjoy-digital/litex"
"trabucayre/openFPGALoader" -> "lnis-uofu/OpenFPGA"
"trabucayre/openFPGALoader" -> "YosysHQ/oss-cad-suite-build"
"trabucayre/openFPGALoader" -> "amaranth-lang/amaranth"
"trabucayre/openFPGALoader" -> "hdl-util/hdmi"
"trabucayre/openFPGALoader" -> "f4pga/prjxray"
"trabucayre/openFPGALoader" -> "sylefeb/Silice"
"trabucayre/openFPGALoader" -> "YosysHQ/yosys"
"trabucayre/openFPGALoader" -> "BrunoLevy/learn-fpga"
"trabucayre/openFPGALoader" -> "olofk/serv" ["e"=1]
"trabucayre/openFPGALoader" -> "projf/projf-explore"
"kelu124/awesome-latticeFPGAs" -> "Vitorian/awesome-fpga" ["e"=1]
"kelu124/awesome-latticeFPGAs" -> "TM90/awesome-hwd-tools" ["e"=1]
"kelu124/awesome-latticeFPGAs" -> "orangecrab-fpga/orangecrab-hardware"
"kelu124/awesome-latticeFPGAs" -> "wuxx/Colorlight-FPGA-Projects"
"kelu124/awesome-latticeFPGAs" -> "emard/ulx3s"
"kelu124/awesome-latticeFPGAs" -> "gatecat/TrellisBoard"
"kelu124/awesome-latticeFPGAs" -> "mattvenn/basic-ecp5-pcb"
"kelu124/awesome-latticeFPGAs" -> "mcmayer/iCE40"
"kelu124/awesome-latticeFPGAs" -> "kazkojima/colorlight-i5-tips"
"kelu124/awesome-latticeFPGAs" -> "oskirby/logicbone"
"kelu124/awesome-latticeFPGAs" -> "hdl/awesome" ["e"=1]
"kelu124/awesome-latticeFPGAs" -> "joshajohnson/ecp5-mini"
"kelu124/awesome-latticeFPGAs" -> "mattvenn/first-fpga-pcb"
"kelu124/awesome-latticeFPGAs" -> "mmicko/fpga101-workshop"
"chipsalliance/sv-tests" -> "chipsalliance/Surelog"
"chipsalliance/sv-tests" -> "chipsalliance/UHDM"
"chipsalliance/sv-tests" -> "dalance/sv-parser"
"chipsalliance/sv-tests" -> "MikePopoloski/slang"
"chipsalliance/sv-tests" -> "zachjs/sv2v"
"chipsalliance/sv-tests" -> "chipsalliance/verible"
"chipsalliance/sv-tests" -> "dalance/svlint"
"chipsalliance/sv-tests" -> "chipsalliance/synlig"
"chipsalliance/sv-tests" -> "tpoikela/uvm-python"
"chipsalliance/sv-tests" -> "bespoke-silicon-group/basejump_stl"
"chipsalliance/sv-tests" -> "black-parrot/black-parrot" ["e"=1]
"chipsalliance/sv-tests" -> "olofk/edalize"
"chipsalliance/sv-tests" -> "ben-marshall/awesome-open-hardware-verification"
"chipsalliance/sv-tests" -> "dalance/svls"
"chipsalliance/sv-tests" -> "pyuvm/pyuvm"
"nickg/nvc" -> "OSVVM/OSVVM"
"nickg/nvc" -> "VUnit/vunit"
"nickg/nvc" -> "ghdl/ghdl"
"nickg/nvc" -> "VHDL-LS/rust_hdl"
"nickg/nvc" -> "UVVM/UVVM"
"nickg/nvc" -> "jeremiah-c-leary/vhdl-style-guide"
"nickg/nvc" -> "VLSI-EDA/PoC"
"nickg/nvc" -> "slaclab/surf"
"nickg/nvc" -> "ghdl/ghdl-yosys-plugin"
"nickg/nvc" -> "kevinpt/vhdl-extras"
"nickg/nvc" -> "sergeykhbr/riscv_vhdl" ["e"=1]
"nickg/nvc" -> "gtkwave/gtkwave"
"nickg/nvc" -> "open-logic/open-logic"
"nickg/nvc" -> "stnolting/neorv32" ["e"=1]
"nickg/nvc" -> "MikePopoloski/slang"
"RobertBaruch/nmigen-tutorial" -> "m-labs/nmigen"
"RobertBaruch/nmigen-tutorial" -> "RobertBaruch/nmigen-exercises"
"RobertBaruch/nmigen-tutorial" -> "amaranth-lang/amaranth"
"RobertBaruch/nmigen-tutorial" -> "kbob/nmigen-examples"
"RobertBaruch/nmigen-tutorial" -> "amaranth-farm/amlib"
"RobertBaruch/nmigen-tutorial" -> "lambdaconcept/lambdasoc"
"RobertBaruch/nmigen-tutorial" -> "m-labs/migen"
"RobertBaruch/nmigen-tutorial" -> "timvideos/litex-buildenv"
"RobertBaruch/nmigen-tutorial" -> "lachlansneff/ligeia"
"RobertBaruch/nmigen-tutorial" -> "kbeckmann/pergola_projects"
"RobertBaruch/nmigen-tutorial" -> "m-labs/nmigen-boards"
"RobertBaruch/nmigen-tutorial" -> "RobertBaruch/n6800"
"RobertBaruch/nmigen-tutorial" -> "gatecat/prjoxide"
"RobertBaruch/nmigen-tutorial" -> "RobertBaruch/riscv-reboot"
"RobertBaruch/nmigen-tutorial" -> "whitequark/Boneless-CPU"
"greatscottgadgets/luna" -> "greatscottgadgets/ViewSB" ["e"=1]
"greatscottgadgets/luna" -> "greatscottgadgets/facedancer" ["e"=1]
"greatscottgadgets/luna" -> "amaranth-lang/amaranth"
"greatscottgadgets/luna" -> "greatscottgadgets/packetry" ["e"=1]
"greatscottgadgets/luna" -> "m-labs/nmigen"
"greatscottgadgets/luna" -> "ECP5-PCIe/ECP5-PCIe"
"greatscottgadgets/luna" -> "greatscottgadgets/apollo" ["e"=1]
"greatscottgadgets/luna" -> "enjoy-digital/usb3_pipe"
"greatscottgadgets/luna" -> "GlasgowEmbedded/glasgow"
"greatscottgadgets/luna" -> "YosysHQ/prjtrellis"
"greatscottgadgets/luna" -> "tinyfpga/TinyFPGA-Bootloader"
"greatscottgadgets/luna" -> "trabucayre/openFPGALoader"
"greatscottgadgets/luna" -> "greatscottgadgets/greatfet" ["e"=1]
"greatscottgadgets/luna" -> "RobertBaruch/nmigen-tutorial"
"greatscottgadgets/luna" -> "litex-hub/litex-boards"
"Toroid-io/vcd2wavedrom" -> "davidthings/hdelk"
"gatecat/prjoxide" -> "ECP5-PCIe/ECP5-PCIe"
"amaranth-lang/amaranth" -> "m-labs/nmigen"
"amaranth-lang/amaranth" -> "m-labs/migen"
"amaranth-lang/amaranth" -> "enjoy-digital/litex"
"amaranth-lang/amaranth" -> "olofk/fusesoc"
"amaranth-lang/amaranth" -> "GlasgowEmbedded/glasgow"
"amaranth-lang/amaranth" -> "RobertBaruch/nmigen-tutorial"
"amaranth-lang/amaranth" -> "YosysHQ/nextpnr"
"amaranth-lang/amaranth" -> "greatscottgadgets/luna"
"amaranth-lang/amaranth" -> "YosysHQ/yosys"
"amaranth-lang/amaranth" -> "trabucayre/openFPGALoader"
"amaranth-lang/amaranth" -> "olofk/edalize"
"amaranth-lang/amaranth" -> "sylefeb/Silice"
"amaranth-lang/amaranth" -> "olofk/serv" ["e"=1]
"amaranth-lang/amaranth" -> "BrunoLevy/learn-fpga"
"amaranth-lang/amaranth" -> "siliconcompiler/siliconcompiler" ["e"=1]
"chipmuenk/pyfda" -> "m-labs/migen"
"chipmuenk/pyfda" -> "amaranth-lang/amaranth"
"chipmuenk/pyfda" -> "olofk/fusesoc"
"chipmuenk/pyfda" -> "ghdl/ghdl-yosys-plugin"
"chipmuenk/pyfda" -> "olofk/edalize"
"chipmuenk/pyfda" -> "UVVM/UVVM"
"chipmuenk/pyfda" -> "m-labs/nmigen"
"chipmuenk/pyfda" -> "VLSI-EDA/PoC"
"chipmuenk/pyfda" -> "VUnit/vunit"
"chipmuenk/pyfda" -> "slaclab/surf"
"chipmuenk/pyfda" -> "myhdl/myhdl"
"chipmuenk/pyfda" -> "ZipCPU/dblclockfft"
"chipmuenk/pyfda" -> "scikit-rf/scikit-rf" ["e"=1]
"chipmuenk/pyfda" -> "devbisme/skidl" ["e"=1]
"chipmuenk/pyfda" -> "jeremiah-c-leary/vhdl-style-guide"
"ECP5-PCIe/ECP5-PCIe" -> "whitequark/Yumewatari"
"ECP5-PCIe/ECP5-PCIe" -> "gatecat/prjoxide"
"ECP5-PCIe/ECP5-PCIe" -> "splinedrive/my_hdmi_device"
"ECP5-PCIe/ECP5-PCIe" -> "greatscottgadgets/bucatini"
"m-labs/migen" -> "enjoy-digital/litex"
"m-labs/migen" -> "m-labs/misoc"
"m-labs/migen" -> "m-labs/nmigen"
"m-labs/migen" -> "amaranth-lang/amaranth"
"m-labs/migen" -> "myhdl/myhdl"
"m-labs/migen" -> "olofk/fusesoc"
"m-labs/migen" -> "olofk/edalize"
"m-labs/migen" -> "FPGAwars/icestudio"
"m-labs/migen" -> "orangecrab-fpga/orangecrab-hardware"
"m-labs/migen" -> "litex-hub/linux-on-litex-vexriscv"
"m-labs/migen" -> "YosysHQ/nextpnr"
"m-labs/migen" -> "SpinalHDL/SpinalHDL"
"m-labs/migen" -> "timvideos/litex-buildenv"
"m-labs/migen" -> "SpinalHDL/VexRiscv" ["e"=1]
"m-labs/migen" -> "YosysHQ/sby"
"VLSI-EDA/PoC" -> "OSVVM/OSVVM"
"VLSI-EDA/PoC" -> "UVVM/UVVM"
"VLSI-EDA/PoC" -> "VUnit/vunit"
"VLSI-EDA/PoC" -> "slaclab/surf"
"VLSI-EDA/PoC" -> "kevinpt/vhdl-extras"
"VLSI-EDA/PoC" -> "open-logic/open-logic"
"VLSI-EDA/PoC" -> "olofk/fusesoc"
"VLSI-EDA/PoC" -> "nickg/nvc"
"VLSI-EDA/PoC" -> "hdl-modules/hdl-modules"
"VLSI-EDA/PoC" -> "jeremiah-c-leary/vhdl-style-guide"
"VLSI-EDA/PoC" -> "ZipCPU/wb2axip" ["e"=1]
"VLSI-EDA/PoC" -> "alexforencich/verilog-axis" ["e"=1]
"VLSI-EDA/PoC" -> "olofk/edalize"
"VLSI-EDA/PoC" -> "VHDL-LS/rust_hdl"
"VLSI-EDA/PoC" -> "ghdl/ghdl"
"SpinalHDL/SpinalHDL" -> "SpinalHDL/VexRiscv" ["e"=1]
"SpinalHDL/SpinalHDL" -> "chipsalliance/chisel" ["e"=1]
"SpinalHDL/SpinalHDL" -> "chipsalliance/rocket-chip" ["e"=1]
"SpinalHDL/SpinalHDL" -> "enjoy-digital/litex"
"SpinalHDL/SpinalHDL" -> "chipsalliance/firrtl" ["e"=1]
"SpinalHDL/SpinalHDL" -> "SpinalHDL/SpinalWorkshop" ["e"=1]
"SpinalHDL/SpinalHDL" -> "verilator/verilator"
"SpinalHDL/SpinalHDL" -> "YosysHQ/yosys"
"SpinalHDL/SpinalHDL" -> "ucb-bar/chipyard" ["e"=1]
"SpinalHDL/SpinalHDL" -> "pulp-platform/axi" ["e"=1]
"SpinalHDL/SpinalHDL" -> "schoeberl/chisel-book" ["e"=1]
"SpinalHDL/SpinalHDL" -> "jijingg/Spinal-bootcamp" ["e"=1]
"SpinalHDL/SpinalHDL" -> "cocotb/cocotb"
"SpinalHDL/SpinalHDL" -> "drom/awesome-hdl"
"SpinalHDL/SpinalHDL" -> "YosysHQ/picorv32" ["e"=1]
"chipsalliance/verible" -> "MikePopoloski/slang"
"chipsalliance/verible" -> "chipsalliance/Surelog"
"chipsalliance/verible" -> "dalance/sv-parser"
"chipsalliance/verible" -> "verilator/verilator"
"chipsalliance/verible" -> "dalance/svls"
"chipsalliance/verible" -> "dalance/svlint"
"chipsalliance/verible" -> "chipsalliance/sv-tests"
"chipsalliance/verible" -> "cocotb/cocotb"
"chipsalliance/verible" -> "zachjs/sv2v"
"chipsalliance/verible" -> "pulp-platform/axi" ["e"=1]
"chipsalliance/verible" -> "YosysHQ/yosys"
"chipsalliance/verible" -> "chipsalliance/riscv-dv" ["e"=1]
"chipsalliance/verible" -> "olofk/edalize"
"chipsalliance/verible" -> "olofk/fusesoc"
"chipsalliance/verible" -> "steveicarus/iverilog"
"gtkwave/gtkwave" -> "steveicarus/iverilog"
"gtkwave/gtkwave" -> "verilator/verilator"
"gtkwave/gtkwave" -> "ghdl/ghdl-yosys-plugin"
"gtkwave/gtkwave" -> "ghdl/ghdl"
"gtkwave/gtkwave" -> "zachjs/sv2v"
"gtkwave/gtkwave" -> "YosysHQ/yosys"
"gtkwave/gtkwave" -> "MikePopoloski/slang"
"gtkwave/gtkwave" -> "TerosTechnology/vscode-terosHDL"
"gtkwave/gtkwave" -> "VUnit/vunit"
"gtkwave/gtkwave" -> "YosysHQ/sby"
"gtkwave/gtkwave" -> "olofk/edalize"
"gtkwave/gtkwave" -> "YosysHQ/nextpnr"
"gtkwave/gtkwave" -> "nickg/nvc"
"gtkwave/gtkwave" -> "nturley/netlistsvg"
"gtkwave/gtkwave" -> "dalance/svlint"
"hdl-util/hdmi" -> "trabucayre/openFPGALoader"
"hdl-util/hdmi" -> "sylefeb/Silice"
"hdl-util/hdmi" -> "projf/display_controller"
"hdl-util/hdmi" -> "hamsternz/DisplayPort_Verilog"
"hdl-util/hdmi" -> "projf/projf-explore"
"hdl-util/hdmi" -> "cliffordwolf/SimpleVOut"
"hdl-util/hdmi" -> "WangXuan95/FPGA-USB-Device" ["e"=1]
"hdl-util/hdmi" -> "hamsternz/Artix-7-HDMI-processing"
"hdl-util/hdmi" -> "hamsternz/FPGA_DisplayPort"
"hdl-util/hdmi" -> "enjoy-digital/litex"
"hdl-util/hdmi" -> "laforest/FPGADesignElements"
"hdl-util/hdmi" -> "gatecat/CSI2Rx"
"hdl-util/hdmi" -> "olofk/fusesoc"
"hdl-util/hdmi" -> "ultraembedded/FPGAmp"
"hdl-util/hdmi" -> "olofk/serv" ["e"=1]
"twlostow/dsi-shield" -> "daveshah1/DSITx"
"twlostow/dsi-shield" -> "circuitvalley/mipi_dsi_bridge_fpga"
"twlostow/dsi-shield" -> "gatecat/CSI2Rx"
"twlostow/dsi-shield" -> "skatanik/dsi_controller"
"twlostow/dsi-shield" -> "cyrozap/HDMI-to-MIPI"
"twlostow/dsi-shield" -> "circuitvalley/mipi_csi_receiver_FPGA"
"twlostow/dsi-shield" -> "hdl-util/hdmi"
"twlostow/dsi-shield" -> "VideoGPU/MIPI_CSI2_TX"
"twlostow/dsi-shield" -> "Elphel/x393"
"twlostow/dsi-shield" -> "ylj2000/HDMI_To_MIPI" ["e"=1]
"twlostow/dsi-shield" -> "circuitvalley/USB_C_Industrial_Camera_FPGA_USB3"
"twlostow/dsi-shield" -> "RHSResearchLLC/PicoEVB"
"twlostow/dsi-shield" -> "MightyDevices/DSITx"
"twlostow/dsi-shield" -> "Digilent/vivado-library" ["e"=1]
"twlostow/dsi-shield" -> "bxinquan/zynq_cam_isp_demo" ["e"=1]
"ultraembedded/FPGAmp" -> "ultraembedded/core_jpeg"
"ultraembedded/FPGAmp" -> "laforest/FPGADesignElements"
"ultraembedded/FPGAmp" -> "lulinchen/jpeg_open"
"ultraembedded/FPGAmp" -> "nand2mario/usb_hid_host"
"ultraembedded/FPGAmp" -> "hdl-util/hdmi"
"circuitvalley/mipi_csi_receiver_FPGA" -> "circuitvalley/USB_C_Industrial_Camera_FPGA_USB3"
"circuitvalley/mipi_csi_receiver_FPGA" -> "gatecat/CSI2Rx"
"circuitvalley/mipi_csi_receiver_FPGA" -> "hdl-util/mipi-csi-2"
"circuitvalley/mipi_csi_receiver_FPGA" -> "circuitvalley/mipi_dsi_bridge_fpga"
"circuitvalley/mipi_csi_receiver_FPGA" -> "circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX"
"circuitvalley/mipi_csi_receiver_FPGA" -> "VideoGPU/MIPI_CSI2_TX"
"circuitvalley/mipi_csi_receiver_FPGA" -> "hdl-util/mipi-demo"
"circuitvalley/mipi_csi_receiver_FPGA" -> "rellimmot/Sony-IMX219-Raspberry-Pi-V2-CMOS"
"circuitvalley/mipi_csi_receiver_FPGA" -> "aquaxis/aq_mipi_csi2rx_ultrascaleplus"
"circuitvalley/mipi_csi_receiver_FPGA" -> "gtaylormb/ultra96v2_imx219_to_displayport"
"circuitvalley/mipi_csi_receiver_FPGA" -> "bcattle/hardh264"
"circuitvalley/mipi_csi_receiver_FPGA" -> "hellgate202/csi2_rx"
"circuitvalley/mipi_csi_receiver_FPGA" -> "bxinquan/zynq_cam_isp_demo" ["e"=1]
"circuitvalley/mipi_csi_receiver_FPGA" -> "twlostow/dsi-shield"
"circuitvalley/mipi_csi_receiver_FPGA" -> "ultraembedded/cores" ["e"=1]
"tinyvision-ai-inc/UPduino-v3.0" -> "tinyvision-ai-inc/pico-ice"
"tinyvision-ai-inc/UPduino-v3.0" -> "tinyvision-ai-inc/Vision-FPGA-SoM"
"tinyvision-ai-inc/UPduino-v3.0" -> "tinyvision-ai-inc/UPduino-v2.1"
"tinyvision-ai-inc/UPduino-v3.0" -> "osresearch/up5k"
"tinyvision-ai-inc/UPduino-v3.0" -> "gtjennings1/UPDuino_v2_0"
"tinyvision-ai-inc/UPduino-v3.0" -> "grahamedgecombe/icicle"
"BrunoLevy/learn-fpga" -> "sylefeb/Silice"
"BrunoLevy/learn-fpga" -> "enjoy-digital/litex"
"BrunoLevy/learn-fpga" -> "olofk/serv" ["e"=1]
"BrunoLevy/learn-fpga" -> "YosysHQ/picorv32" ["e"=1]
"BrunoLevy/learn-fpga" -> "projf/projf-explore"
"BrunoLevy/learn-fpga" -> "SpinalHDL/VexRiscv" ["e"=1]
"BrunoLevy/learn-fpga" -> "stnolting/neorv32" ["e"=1]
"BrunoLevy/learn-fpga" -> "trabucayre/openFPGALoader"
"BrunoLevy/learn-fpga" -> "splinedrive/kianRiscV"
"BrunoLevy/learn-fpga" -> "YosysHQ/yosys"
"BrunoLevy/learn-fpga" -> "amaranth-lang/amaranth"
"BrunoLevy/learn-fpga" -> "riscv/learn" ["e"=1]
"BrunoLevy/learn-fpga" -> "YosysHQ/oss-cad-suite-build"
"BrunoLevy/learn-fpga" -> "darklife/darkriscv" ["e"=1]
"BrunoLevy/learn-fpga" -> "YosysHQ/nextpnr"
"tancheng/CGRA-Mapper" -> "tancheng/CGRA-Flow"
"tancheng/CGRA-Mapper" -> "tancheng/mlir-cgra"
"tancheng/CGRA-Mapper" -> "pnnl/OpenCGRA"
"tancheng/CGRA-Mapper" -> "tancheng/CGRA-Bench"
"tancheng/CGRA-Mapper" -> "pnnl/arena"
"tancheng/CGRA-Mapper" -> "ecolab-nus/morpher"
"tancheng/CGRA-Mapper" -> "pku-dasys/pillars"
"tancheng/CGRA-Mapper" -> "ecolab-nus/morpher-v2"
"tancheng/CGRA-Flow" -> "pnnl/OpenCGRA"
"tancheng/CGRA-Flow" -> "tancheng/CGRA-Mapper"
"tancheng/CGRA-Flow" -> "tancheng/mlir-cgra"
"tancheng/CGRA-Flow" -> "ecolab-nus/morpher"
"tancheng/CGRA-Flow" -> "tancheng/VectorCGRA"
"tancheng/CGRA-Flow" -> "StanfordAHA/garnet"
"tancheng/CGRA-Flow" -> "pku-dasys/pillars"
"tancheng/CGRA-Flow" -> "tancheng/CGRA-Bench"
"tancheng/CGRA-Flow" -> "MPSLab-ASU/ccf"
"tancheng/CGRA-Flow" -> "ecolab-nus/morpher-v2"
"pku-dasys/pillars" -> "MPSLab-ASU/ccf"
"pku-dasys/pillars" -> "ecolab-nus/morpher"
"pku-dasys/pillars" -> "pnnl/OpenCGRA"
"pku-dasys/pillars" -> "tancheng/CGRA-Mapper"
"pku-dasys/pillars" -> "PolyArch/dsa-framework"
"pku-dasys/pillars" -> "ecolab-nus/lisa"
"pku-dasys/pillars" -> "tancheng/mlir-cgra"
"pku-dasys/pillars" -> "tancheng/CGRA-Flow"
"pku-dasys/pillars" -> "StanfordAHA/garnet"
"pnnl/OpenCGRA" -> "tancheng/CGRA-Flow"
"pnnl/OpenCGRA" -> "tancheng/CGRA-Mapper"
"pnnl/OpenCGRA" -> "tancheng/mlir-cgra"
"pnnl/OpenCGRA" -> "MPSLab-ASU/ccf"
"pnnl/OpenCGRA" -> "ecolab-nus/morpher"
"pnnl/OpenCGRA" -> "pku-dasys/pillars"
"pnnl/OpenCGRA" -> "tancheng/VectorCGRA"
"pnnl/OpenCGRA" -> "ecolab-nus/morpher-v2"
"pnnl/OpenCGRA" -> "PolyArch/dsa-framework"
"pnnl/OpenCGRA" -> "pnnl/arena"
"pnnl/OpenCGRA" -> "ecolab-nus/lisa"
"pnnl/OpenCGRA" -> "StanfordAHA/garnet"
"arachnidlabs/cyflash" -> "cyrozap/psoc-bitstream-parsing-tools"
"arachnidlabs/cyflash" -> "kiml/PSOC_compiler"
"kiml/PSOC_programmer" -> "kiml/PSOC_compiler"
"VHDL/Compliance-Tests" -> "VHDL/news"
"VHDL/Compliance-Tests" -> "nobodywasishere/VHDLproc"
"VHDL/Compliance-Tests" -> "bpadalino/vhdl-format"
"wuxx/icesugar" -> "wuxx/icesugar-nano"
"wuxx/icesugar" -> "wuxx/Colorlight-FPGA-Projects"
"wuxx/icesugar" -> "wuxx/icesugar-pro"
"wuxx/icesugar" -> "orangecrab-fpga/orangecrab-hardware"
"wuxx/icesugar" -> "damdoy/ice40_ultraplus_examples"
"wuxx/icesugar" -> "emard/ulx3s"
"wuxx/icesugar" -> "smunaut/ice40-playground"
"wuxx/icesugar" -> "YosysHQ/apicula"
"wuxx/icesugar" -> "icebreaker-fpga/icebreaker"
"wuxx/icesugar" -> "YosysHQ/icestorm"
"wuxx/icesugar" -> "YosysHQ/nextpnr"
"wuxx/icesugar" -> "FPGAwars/apio"
"wuxx/icesugar" -> "litex-hub/fpga_101"
"wuxx/icesugar" -> "smunaut/iCE40linux"
"wuxx/icesugar" -> "Elrori/EBAZ4205" ["e"=1]
"google/xls" -> "llvm/circt" ["e"=1]
"google/xls" -> "B-Lang-org/bsc" ["e"=1]
"google/xls" -> "chipsalliance/Surelog"
"google/xls" -> "olofk/fusesoc"
"google/xls" -> "YosysHQ/yosys"
"google/xls" -> "The-OpenROAD-Project/OpenLane" ["e"=1]
"google/xls" -> "MikePopoloski/slang"
"google/xls" -> "chipsalliance/verible"
"google/xls" -> "chipsalliance/firrtl" ["e"=1]
"google/xls" -> "Xilinx/HLS" ["e"=1]
"google/xls" -> "verilog-to-routing/vtr-verilog-to-routing"
"google/xls" -> "NVlabs/matchlib" ["e"=1]
"google/xls" -> "UIUC-ChenLab/scalehls" ["e"=1]
"google/xls" -> "JulianKemmerer/PipelineC"
"google/xls" -> "olofk/edalize"
"antonblanchard/microwatt" -> "openpower-cores/a2i"
"antonblanchard/microwatt" -> "ghdl/ghdl-yosys-plugin"
"antonblanchard/microwatt" -> "OSVVM/OSVVM"
"antonblanchard/microwatt" -> "olofk/serv" ["e"=1]
"antonblanchard/microwatt" -> "laforest/FPGADesignElements"
"antonblanchard/microwatt" -> "litex-hub/linux-on-litex-vexriscv"
"antonblanchard/microwatt" -> "olofk/fusesoc"
"antonblanchard/microwatt" -> "black-parrot/black-parrot" ["e"=1]
"antonblanchard/microwatt" -> "nickg/nvc"
"antonblanchard/microwatt" -> "UVVM/UVVM"
"antonblanchard/microwatt" -> "rsd-devel/rsd" ["e"=1]
"antonblanchard/microwatt" -> "openpower-cores/a2o"
"antonblanchard/microwatt" -> "antonblanchard/chiselwatt"
"antonblanchard/microwatt" -> "sylefeb/Silice"
"antonblanchard/microwatt" -> "PrincetonUniversity/openpiton" ["e"=1]
"wuxx/Colorlight-FPGA-Projects" -> "kazkojima/colorlight-i5-tips"
"wuxx/Colorlight-FPGA-Projects" -> "q3k/chubby75"
"wuxx/Colorlight-FPGA-Projects" -> "wuxx/icesugar-pro"
"wuxx/Colorlight-FPGA-Projects" -> "wuxx/icesugar"
"wuxx/Colorlight-FPGA-Projects" -> "kelu124/awesome-latticeFPGAs"
"wuxx/Colorlight-FPGA-Projects" -> "benitoss/ColorLight_FPGA_boards"
"wuxx/Colorlight-FPGA-Projects" -> "litex-hub/litex-boards"
"wuxx/Colorlight-FPGA-Projects" -> "joshajohnson/ecp5-mini"
"wuxx/Colorlight-FPGA-Projects" -> "smunaut/ice40-playground"
"wuxx/Colorlight-FPGA-Projects" -> "enjoy-digital/colorlite"
"wuxx/Colorlight-FPGA-Projects" -> "orangecrab-fpga/orangecrab-hardware"
"wuxx/Colorlight-FPGA-Projects" -> "mattvenn/basic-ecp5-pcb"
"wuxx/Colorlight-FPGA-Projects" -> "emard/ulx3s"
"wuxx/Colorlight-FPGA-Projects" -> "splinedrive/my_hdmi_device"
"wuxx/Colorlight-FPGA-Projects" -> "litex-hub/linux-on-litex-vexriscv"
"mattvenn/basic-ecp5-pcb" -> "mattvenn/first-fpga-pcb"
"mattvenn/basic-ecp5-pcb" -> "gatecat/TrellisBoard"
"dalance/svlint" -> "dalance/svls"
"dalance/svlint" -> "dalance/sv-parser"
"dalance/svlint" -> "chipsalliance/Surelog"
"dalance/svlint" -> "vivekmalneedi/veridian"
"dalance/svlint" -> "MikePopoloski/slang"
"dalance/svlint" -> "chipsalliance/verible"
"dalance/svlint" -> "veryl-lang/veryl"
"dalance/svlint" -> "chipsalliance/sv-tests"
"dalance/svlint" -> "chipsalliance/UHDM"
"dalance/svlint" -> "zachjs/sv2v"
"dalance/svlint" -> "sgherbst/svinst"
"dalance/svlint" -> "thomasrussellmurphy/istyle-verilog-formatter"
"dalance/svlint" -> "imc-trading/svlangserver"
"dalance/svlint" -> "tpoikela/uvm-python"
"dalance/svlint" -> "bespoke-silicon-group/basejump_stl"
"dalance/svls" -> "dalance/svlint"
"dalance/svls" -> "dalance/sv-parser"
"dalance/svls" -> "vivekmalneedi/veridian"
"dalance/svls" -> "chipsalliance/verible"
"dalance/svls" -> "chipsalliance/Surelog"
"dalance/svls" -> "imc-trading/svlangserver"
"dalance/svls" -> "MikePopoloski/slang"
"dalance/svls" -> "chipsalliance/sv-tests"
"dalance/svls" -> "vhda/verilog_systemverilog.vim"
"dalance/svls" -> "veryl-lang/veryl"
"dalance/svls" -> "suoto/hdl_checker"
"dalance/svls" -> "VHDL-LS/rust_hdl"
"dalance/svls" -> "mshr-h/vscode-verilog-hdl-support"
"dalance/svls" -> "chipsalliance/UHDM"
"dalance/svls" -> "chipsalliance/firrtl" ["e"=1]
"sipeed/Tang-Nano-Doc" -> "sipeed/Tang-Nano-examples"
"YosysHQ/apicula" -> "trabucayre/openFPGALoader"
"YosysHQ/apicula" -> "YosysHQ/nextpnr"
"YosysHQ/apicula" -> "YosysHQ/icestorm"
"YosysHQ/apicula" -> "q3k/chubby75"
"YosysHQ/apicula" -> "YosysHQ/prjtrellis"
"YosysHQ/apicula" -> "YosysHQ/oss-cad-suite-build"
"YosysHQ/apicula" -> "lushaylabs/tangnano9k-series-examples"
"YosysHQ/apicula" -> "mmicko/prjtang" ["e"=1]
"YosysHQ/apicula" -> "gatecat/nextpnr-xilinx"
"YosysHQ/apicula" -> "sylefeb/Silice"
"YosysHQ/apicula" -> "FPGAwars/apio"
"YosysHQ/apicula" -> "f4pga/prjxray"
"YosysHQ/apicula" -> "wuxx/icesugar"
"YosysHQ/apicula" -> "smunaut/ice40-playground"
"YosysHQ/apicula" -> "sipeed/TangNano-20K-example"
"pergola-fpga/pergola" -> "kbeckmann/pergola_projects"
"laforest/FPGADesignElements" -> "sylefeb/Silice"
"laforest/FPGADesignElements" -> "olofk/edalize"
"laforest/FPGADesignElements" -> "ZipCPU/wb2axip" ["e"=1]
"laforest/FPGADesignElements" -> "projf/projf-explore"
"laforest/FPGADesignElements" -> "aignacio/ravenoc" ["e"=1]
"laforest/FPGADesignElements" -> "trabucayre/openFPGALoader"
"laforest/FPGADesignElements" -> "JulianKemmerer/PipelineC"
"laforest/FPGADesignElements" -> "YosysHQ/fpga-toolchain"
"laforest/FPGADesignElements" -> "ghdl/ghdl-yosys-plugin"
"laforest/FPGADesignElements" -> "splinedrive/kianRiscV"
"laforest/FPGADesignElements" -> "ultraembedded/FPGAmp"
"laforest/FPGADesignElements" -> "hdl4fpga/hdl4fpga"
"laforest/FPGADesignElements" -> "olofk/corescore"
"laforest/FPGADesignElements" -> "olofk/fusesoc"
"laforest/FPGADesignElements" -> "dan-rodrigues/icestation-32"
"chipsalliance/f4pga-examples" -> "chipsalliance/f4pga"
"chipsalliance/f4pga-examples" -> "f4pga/f4pga-arch-defs"
"chipsalliance/f4pga-examples" -> "chipsalliance/fpga-tool-perf"
"chipsalliance/f4pga-examples" -> "gatecat/nextpnr-xilinx"
"chipsalliance/f4pga-examples" -> "hdl/containers"
"chipsalliance/f4pga-examples" -> "olofk/edalize"
"chipsalliance/f4pga-examples" -> "chipsalliance/python-fpga-interchange"
"chipsalliance/f4pga-examples" -> "lnis-uofu/SOFA"
"projf/projf-explore" -> "sylefeb/Silice"
"projf/projf-explore" -> "BrunoLevy/learn-fpga"
"projf/projf-explore" -> "JulianKemmerer/PipelineC"
"projf/projf-explore" -> "laforest/FPGADesignElements"
"projf/projf-explore" -> "trabucayre/openFPGALoader"
"projf/projf-explore" -> "olofk/serv" ["e"=1]
"projf/projf-explore" -> "pulp-platform/common_cells" ["e"=1]
"projf/projf-explore" -> "AngeloJacobo/UberDDR3" ["e"=1]
"projf/projf-explore" -> "hdl-util/hdmi"
"projf/projf-explore" -> "splinedrive/kianRiscV"
"projf/projf-explore" -> "dan-rodrigues/icestation-32"
"projf/projf-explore" -> "lnis-uofu/OpenFPGA"
"projf/projf-explore" -> "PrincetonUniversity/prga"
"projf/projf-explore" -> "aolofsson/oh" ["e"=1]
"projf/projf-explore" -> "enjoy-digital/litedram"
"SystemRDL/PeakRDL" -> "SystemRDL/PeakRDL-regblock"
"SystemRDL/PeakRDL" -> "SystemRDL/systemrdl-compiler"
"SystemRDL/PeakRDL" -> "rggen/rggen"
"SystemRDL/PeakRDL" -> "SystemRDL/PeakRDL-html"
"SystemRDL/PeakRDL" -> "SystemRDL/PeakRDL-uvm"
"SystemRDL/PeakRDL" -> "Juniper/open-register-design-tool"
"SystemRDL/PeakRDL" -> "SystemRDL/PeakRDL-ipxact"
"SystemRDL/PeakRDL" -> "esynr3z/corsair"
"tpoikela/uvm-python" -> "pyuvm/pyuvm"
"tpoikela/uvm-python" -> "mciepluc/cocotb-coverage"
"tpoikela/uvm-python" -> "fvutils/pyvsc"
"tpoikela/uvm-python" -> "themperek/cocotb-test"
"tpoikela/uvm-python" -> "chipsalliance/Surelog"
"tpoikela/uvm-python" -> "svunit/svunit"
"tpoikela/uvm-python" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" ["e"=1]
"tpoikela/uvm-python" -> "chipsalliance/sv-tests"
"tpoikela/uvm-python" -> "olofk/edalize"
"tpoikela/uvm-python" -> "chipsalliance/UHDM"
"tpoikela/uvm-python" -> "ben-marshall/awesome-open-hardware-verification"
"sylefeb/Silice" -> "JulianKemmerer/PipelineC"
"sylefeb/Silice" -> "BrunoLevy/learn-fpga"
"sylefeb/Silice" -> "projf/projf-explore"
"sylefeb/Silice" -> "amaranth-lang/amaranth"
"sylefeb/Silice" -> "laforest/FPGADesignElements"
"sylefeb/Silice" -> "trabucayre/openFPGALoader"
"sylefeb/Silice" -> "enjoy-digital/litex"
"sylefeb/Silice" -> "olofk/serv" ["e"=1]
"sylefeb/Silice" -> "olofk/fusesoc"
"sylefeb/Silice" -> "hdl-util/hdmi"
"sylefeb/Silice" -> "olofk/edalize"
"sylefeb/Silice" -> "YosysHQ/apicula"
"sylefeb/Silice" -> "stnolting/neorv32" ["e"=1]
"sylefeb/Silice" -> "YosysHQ/fpga-toolchain"
"sylefeb/Silice" -> "YosysHQ/yosys"
"NNgen/nngen" -> "PyHDI/veriloggen"
"NNgen/nngen" -> "polyphony-dev/polyphony"
"NNgen/nngen" -> "IBM/AccDNN" ["e"=1]
"NNgen/nngen" -> "TF2-Engine/TF2" ["e"=1]
"NNgen/nngen" -> "rggen/rggen"
"NNgen/nngen" -> "nlsynth/karuta"
"circuitvalley/mipi_dsi_bridge_fpga" -> "circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX"
"circuitvalley/mipi_dsi_bridge_fpga" -> "daveshah1/DSITx"
"circuitvalley/mipi_dsi_bridge_fpga" -> "skatanik/dsi_controller"
"fboris/STM32Cube_FW_F4" -> "chipsalliance/f4pga-examples"
"ghdl/ghdl-cosim" -> "VHDL/news"
"ghdl/ghdl-cosim" -> "tmeissner/cryptocores"
"VUnit/vunit" -> "UVVM/UVVM"
"VUnit/vunit" -> "OSVVM/OSVVM"
"VUnit/vunit" -> "nickg/nvc"
"VUnit/vunit" -> "ghdl/ghdl"
"VUnit/vunit" -> "VLSI-EDA/PoC"
"VUnit/vunit" -> "VHDL-LS/rust_hdl"
"VUnit/vunit" -> "olofk/fusesoc"
"VUnit/vunit" -> "jeremiah-c-leary/vhdl-style-guide"
"VUnit/vunit" -> "cocotb/cocotb"
"VUnit/vunit" -> "olofk/edalize"
"VUnit/vunit" -> "slaclab/surf"
"VUnit/vunit" -> "svunit/svunit"
"VUnit/vunit" -> "kevinpt/vhdl-extras"
"VUnit/vunit" -> "TerosTechnology/vscode-terosHDL"
"VUnit/vunit" -> "TerosTechnology/terosHDL"
"VHDL/news" -> "nobodywasishere/VHDLproc"
"VHDL/news" -> "VUnit/cosim"
"VHDL/news" -> "VHDL/Compliance-Tests"
"openpower-cores/a2o" -> "openpower-cores/a2i"
"openpower-cores/a2o" -> "OpenPOWERFoundation/a2o"
"TerosTechnology/vscode-terosHDL" -> "chipsalliance/verible"
"TerosTechnology/vscode-terosHDL" -> "MikePopoloski/slang"
"TerosTechnology/vscode-terosHDL" -> "jeremiah-c-leary/vhdl-style-guide"
"TerosTechnology/vscode-terosHDL" -> "olofk/edalize"
"TerosTechnology/vscode-terosHDL" -> "VUnit/vunit"
"TerosTechnology/vscode-terosHDL" -> "VHDL-LS/rust_hdl"
"TerosTechnology/vscode-terosHDL" -> "mshr-h/vscode-verilog-hdl-support"
"TerosTechnology/vscode-terosHDL" -> "rggen/rggen"
"TerosTechnology/vscode-terosHDL" -> "olofk/fusesoc"
"TerosTechnology/vscode-terosHDL" -> "TerosTechnology/terosHDL"
"TerosTechnology/vscode-terosHDL" -> "gtkwave/gtkwave"
"TerosTechnology/vscode-terosHDL" -> "dalance/sv-parser"
"TerosTechnology/vscode-terosHDL" -> "pyuvm/pyuvm"
"TerosTechnology/vscode-terosHDL" -> "OSVVM/OSVVM"
"TerosTechnology/vscode-terosHDL" -> "dalance/svlint"
"gatecat/nextpnr-xilinx" -> "f4pga/prjxray"
"gatecat/nextpnr-xilinx" -> "openXC7/nextpnr-xilinx"
"gatecat/nextpnr-xilinx" -> "YosysHQ/nextpnr"
"gatecat/nextpnr-xilinx" -> "ghdl/ghdl-yosys-plugin"
"gatecat/nextpnr-xilinx" -> "gatecat/prjoxide"
"gatecat/nextpnr-xilinx" -> "chipsalliance/f4pga-examples"
"gatecat/nextpnr-xilinx" -> "f4pga/f4pga-arch-defs"
"gatecat/nextpnr-xilinx" -> "f4pga/prjuray"
"gatecat/nextpnr-xilinx" -> "chipsalliance/UHDM"
"gatecat/nextpnr-xilinx" -> "YosysHQ/prjtrellis"
"gatecat/nextpnr-xilinx" -> "Xilinx/RapidWright"
"gatecat/nextpnr-xilinx" -> "chipsalliance/Surelog"
"openpower-cores/a2i" -> "openpower-cores/a2o"
"openpower-cores/a2i" -> "antonblanchard/microwatt"
"openpower-cores/a2i" -> "antonblanchard/chiselwatt"
"freecores/jpegencode" -> "jdocampom/JPEG-Decoder"
"freecores/jpegencode" -> "ultraembedded/core_jpeg"
"freecores/jpegencode" -> "ultraembedded/core_jpeg_decoder"
"freecores/jpegencode" -> "gtjennings1/JPEG_Encoder"
"tmeissner/libvhdl" -> "tmeissner/formal_hw_verification"
"zhajio1988/Open_RegModel" -> "zhajio1988/YASA"
"zhajio1988/Open_RegModel" -> "SystemRDL/PeakRDL-uvm"
"zhajio1988/Open_RegModel" -> "zhajio1988/uvm_candy_lover"
"m-labs/misoc" -> "m-labs/migen"
"m-labs/misoc" -> "m-labs/microscope"
"FPGA-Research/FABulous" -> "PrincetonUniversity/prga"
"FPGA-Research/FABulous" -> "lnis-uofu/SOFA"
"FPGA-Research/FABulous" -> "FPGA-Research/FABulator"
"FPGA-Research/FABulous" -> "FPGA-Research/eFPGA---RTL-to-GDS-with-SKY130"
"the-aerospace-corporation/satcat5" -> "tmeissner/psl_with_ghdl"
"the-aerospace-corporation/satcat5" -> "slaclab/surf"
"the-aerospace-corporation/satcat5" -> "nobodywasishere/VHDLproc"
"the-aerospace-corporation/satcat5" -> "enjoy-digital/liteeth"
"the-aerospace-corporation/satcat5" -> "butterstick-fpga/butterstick-hardware"
"the-aerospace-corporation/satcat5" -> "fransschreuder/xpm_vhdl"
"the-aerospace-corporation/satcat5" -> "yol/ethernet_mac"
"Ravenslofty/yosys-cookbook" -> "Ravenslofty/blog"
"yne/vcd" -> "SanDisk-Open-Source/pyvcd"
"yupferris/kaze" -> "xenowing/xenowing"
"yupferris/kaze" -> "tcr/hoodlum"
"yupferris/kaze" -> "fabianschuiki/moore"
"yupferris/kaze" -> "fabianschuiki/llhd-sim"
"amaranth-lang/amaranth-soc" -> "amaranth-lang/amaranth-stdio"
"amaranth-lang/amaranth-soc" -> "amaranth-lang/rtl-debugger"
"amaranth-lang/amaranth-soc" -> "amaranth-lang/rfcs"
"chipsalliance/Surelog" -> "chipsalliance/UHDM"
"chipsalliance/Surelog" -> "chipsalliance/sv-tests"
"chipsalliance/Surelog" -> "MikePopoloski/slang"
"chipsalliance/Surelog" -> "dalance/sv-parser"
"chipsalliance/Surelog" -> "chipsalliance/verible"
"chipsalliance/Surelog" -> "Nic30/hdlConvertor"
"chipsalliance/Surelog" -> "chipsalliance/synlig"
"chipsalliance/Surelog" -> "zachjs/sv2v"
"chipsalliance/Surelog" -> "dalance/svlint"
"chipsalliance/Surelog" -> "tpoikela/uvm-python"
"chipsalliance/Surelog" -> "dalance/svls"
"chipsalliance/Surelog" -> "olofk/edalize"
"chipsalliance/Surelog" -> "bespoke-silicon-group/basejump_stl"
"chipsalliance/Surelog" -> "ben-marshall/verilog-parser"
"chipsalliance/Surelog" -> "black-parrot/black-parrot" ["e"=1]
"tmeissner/psl_with_ghdl" -> "tmeissner/formal_hw_verification"
"tmeissner/psl_with_ghdl" -> "MJoergen/formal"
"tmeissner/psl_with_ghdl" -> "Paebbels/JSON-for-VHDL"
"tmeissner/psl_with_ghdl" -> "tmeissner/vhdl_verification"
"orangecrab-fpga/orangecrab-examples" -> "gregdavill/foboot"
"CospanDesign/nysa-sata" -> "Elphel/x393_sata"
"CospanDesign/nysa-sata" -> "enjoy-digital/litesata"
"CospanDesign/nysa-sata" -> "CospanDesign/nysa-verilog"
"fabianschuiki/llhd" -> "fabianschuiki/moore"
"fabianschuiki/llhd" -> "fabianschuiki/llhd-sim"
"fabianschuiki/llhd" -> "calyxir/calyx"
"fabianschuiki/llhd" -> "dalance/sv-parser"
"fabianschuiki/llhd" -> "cucapra/dahlia"
"fabianschuiki/llhd" -> "chipsalliance/firrtl" ["e"=1]
"fabianschuiki/llhd" -> "llvm/circt" ["e"=1]
"fabianschuiki/llhd" -> "masc-ucsc/livehd" ["e"=1]
"fabianschuiki/llhd" -> "rdaly525/coreir"
"fabianschuiki/llhd" -> "yupferris/kaze"
"fabianschuiki/llhd" -> "pulp-platform/bender"
"fabianschuiki/llhd" -> "phanrahan/magma"
"fabianschuiki/llhd" -> "ucsc-vama/essent" ["e"=1]
"fabianschuiki/llhd" -> "cucapra/filament"
"fabianschuiki/llhd" -> "chipsalliance/sv-tests"
"joshajohnson/ecp5-mini" -> "kazkojima/colorlight-i5-tips"
"icebreaker-fpga/WTFpga" -> "icebreaker-fpga/icebreaker-workshop"
"uwemeyerbaese/DSP_with_FPGAs_ed4" -> "uwemeyerbaese/DSP_with_FPGAs_ed3"
"uwemeyerbaese/DSP_with_FPGAs_ed4" -> "ahmedshahein/DSP-RTL-Lib"
"amaranth-lang/amaranth-boards" -> "amaranth-lang/amaranth-stdio"
"amaranth-lang/amaranth-boards" -> "amaranth-lang/amaranth-soc"
"amaranth-lang/amaranth-stdio" -> "amaranth-lang/amaranth-soc"
"enjoy-digital/usb3_pipe" -> "enjoy-digital/daisho"
"enjoy-digital/usb3_pipe" -> "im-tomu/valentyusb"
"enjoy-digital/usb3_pipe" -> "ECP5-PCIe/ECP5-PCIe"
"enjoy-digital/usb3_pipe" -> "avakar/usbcorev"
"enjoy-digital/usb3_pipe" -> "timvideos/litex-buildenv"
"enjoy-digital/usb3_pipe" -> "greatscottgadgets/daisho"
"chipsalliance/UHDM" -> "chipsalliance/Surelog"
"chipsalliance/UHDM" -> "chipsalliance/synlig"
"chipsalliance/UHDM" -> "chipsalliance/sv-tests"
"chipsalliance/UHDM" -> "MikePopoloski/slang"
"chipsalliance/UHDM" -> "dalance/sv-parser"
"chipsalliance/UHDM" -> "dalance/svlint"
"chipsalliance/UHDM" -> "zachjs/sv2v"
"chipsalliance/UHDM" -> "chipsalliance/UHDM-integration-tests"
"chipsalliance/UHDM" -> "olofk/edalize"
"chipsalliance/UHDM" -> "pieter3d/simview"
"chipsalliance/UHDM" -> "tpoikela/uvm-python"
"chipsalliance/UHDM" -> "YosysHQ/sby"
"veripool/verilog-perl" -> "veripool/verilog-mode"
"securelyfitz/WTFpga" -> "esden/WTFpga"
"rftafas/stdcores" -> "tmeissner/cocotb_with_ghdl"
"fvutils/pyucis" -> "fvutils/py-hpi"
"hdl/containers" -> "tmeissner/formal_hw_verification"
"hdl/containers" -> "VHDL/news"
"hdl/containers" -> "hdl/constraints"
"hdl/containers" -> "tmeissner/cryptocores"
"hdl/containers" -> "TerosTechnology/teroshdl-documenter-demo"
"hdl/containers" -> "ghdl/ghdl-cosim"
"hdl/containers" -> "fossi-foundation/wishbone"
"hdl/containers" -> "nobodywasishere/VHDLproc"
"nobodywasishere/VHDLproc" -> "VHDL/news"
"nobodywasishere/VHDLproc" -> "VHDL/Compliance-Tests"
"cocotb/cocotb-bus" -> "schang412/cocotbext-spi"
"cocotb/cocotb-bus" -> "themperek/cocotb-test"
"cocotb/cocotb-bus" -> "alexforencich/cocotbext-axi"
"cocotb/cocotb-bus" -> "alexforencich/cocotbext-i2c"
"tomas-fryza/vhdl-labs" -> "tomas-fryza/avr-labs"
"tomas-fryza/vhdl-labs" -> "silverjam/VHDL"
"lucysrausch/colorlight-led-cube" -> "haraldkubota/colorlight"
"CospanDesign/nysa-verilog" -> "linuxbest/ahci_mpi"
"vivekmalneedi/veridian" -> "imc-trading/svlangserver"
"vivekmalneedi/veridian" -> "dalance/svls"
"vivekmalneedi/veridian" -> "dalance/svlint"
"vivekmalneedi/veridian" -> "dalance/sv-parser"
"vivekmalneedi/veridian" -> "MikePopoloski/slang"
"vivekmalneedi/veridian" -> "suoto/hdl_checker"
"vivekmalneedi/veridian" -> "MikePopoloski/pyslang"
"StanfordAHA/aha" -> "StanfordAHA/garnet"
"sipeed/Tang-Nano-examples" -> "sipeed/Tang-Nano-Doc"
"sipeed/Tang-Nano-examples" -> "sipeed/TangNano-1K-examples"
"SystemRDL/PeakRDL-uvm" -> "SystemRDL/PeakRDL-ipxact"
"SystemRDL/PeakRDL-uvm" -> "SystemRDL/PeakRDL-html"
"OSVVM/Documentation" -> "OSVVM/OsvvmLibraries"
"OSVVM/Documentation" -> "OSVVM/OSVVM-Scripts"
"StanfordVLSI/dragonphy2" -> "StanfordVLSI/DaVE"
"circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX" -> "aquaxis/aq_mipi_csi2rx_ultrascaleplus"
"circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX" -> "FeldmeierMichael/MIPI_CSI_2"
"dan-rodrigues/icestation-32" -> "dan-rodrigues/super-miyamoto-sprint"
"dan-rodrigues/icestation-32" -> "fredrequin/fpga_1943"
"dan-rodrigues/icestation-32" -> "Wren6991/RISCBoy"
"Elphel/x393" -> "Elphel/x393_sata"
"OSVVM/OsvvmLibraries" -> "OSVVM/Documentation"
"cclienti/svmodule" -> "sgherbst/pysvinst"
"skiphansen/pano_z80" -> "dkgrizzly/panopticon"
"sgherbst/svinst" -> "sgherbst/pysvinst"
"sgherbst/svinst" -> "pulp-platform/morty"
"no2fpga/no2usb" -> "no2fpga/no2bootloader"
"YosysHQ/fpga-toolchain" -> "ghdl/ghdl-yosys-plugin"
"YosysHQ/fpga-toolchain" -> "YosysHQ/prjtrellis"
"YosysHQ/fpga-toolchain" -> "YosysHQ/mcy"
"YosysHQ/fpga-toolchain" -> "laforest/FPGADesignElements"
"YosysHQ/fpga-toolchain" -> "sylefeb/Silice"
"YosysHQ/fpga-toolchain" -> "litex-hub/linux-on-litex-vexriscv"
"YosysHQ/fpga-toolchain" -> "YosysHQ/icestorm"
"YosysHQ/fpga-toolchain" -> "m-labs/nmigen"
"umarcor/osvb" -> "VHDL/news"
"umarcor/osvb" -> "nobodywasishere/VHDLproc"
"nobodywasishere/vhdlref" -> "nobodywasishere/VHDLproc"
"nobodywasishere/vhdlref" -> "VHDL/news"
"mattvenn/first-fpga-pcb" -> "mattvenn/basic-ecp5-pcb"
"vegaluisjose/reticle" -> "uwsampl/lastlayer"
"vegaluisjose/reticle" -> "vegaluisjose/vast"
"liyanqing1987/lsfMonitor" -> "liyanqing1987/openlavaMonitor"
"liyanqing1987/lsfMonitor" -> "bytedance/batchRun"
"liyanqing1987/lsfMonitor" -> "liyanqing1987/libView"
"liyanqing1987/lsfMonitor" -> "bytedance/volclava"
"mimicji/GAINS" -> "melynx/peekaboo"
"mimicji/GAINS" -> "ljiahao/TeLL"
"mimicji/GAINS" -> "mimicji/FlowMatrix"
"gregdavill/foboot" -> "orangecrab-fpga/orangecrab-examples"
"kiml/PSOC_compiler" -> "kiml/PSOC_programmer"
"uwsampl/lastlayer" -> "vegaluisjose/reticle"
"tinyvision-ai-inc/UPduino-v2.1" -> "nobodywasishere/upduino-projects"
"tmeissner/cryptocores" -> "VUnit/cosim"
"tmeissner/cryptocores" -> "VHDL/news"
"sgherbst/pysvinst" -> "cclienti/svmodule"
"sgherbst/pysvinst" -> "sgherbst/svreal"
"sgherbst/pysvinst" -> "sgherbst/svinst"
"VUnit/cosim" -> "VHDL/news"
"YosysHQ/oss-cad-suite-build" -> "YosysHQ/yosys"
"YosysHQ/oss-cad-suite-build" -> "YosysHQ/nextpnr"
"YosysHQ/oss-cad-suite-build" -> "trabucayre/openFPGALoader"
"YosysHQ/oss-cad-suite-build" -> "YosysHQ/apicula"
"YosysHQ/oss-cad-suite-build" -> "zachjs/sv2v"
"YosysHQ/oss-cad-suite-build" -> "amaranth-lang/amaranth"
"YosysHQ/oss-cad-suite-build" -> "verilator/verilator"
"YosysHQ/oss-cad-suite-build" -> "siliconcompiler/siliconcompiler" ["e"=1]
"YosysHQ/oss-cad-suite-build" -> "YosysHQ/sby"
"YosysHQ/oss-cad-suite-build" -> "olofk/fusesoc"
"YosysHQ/oss-cad-suite-build" -> "olofk/edalize"
"YosysHQ/oss-cad-suite-build" -> "enjoy-digital/litex"
"YosysHQ/oss-cad-suite-build" -> "The-OpenROAD-Project/OpenLane" ["e"=1]
"YosysHQ/oss-cad-suite-build" -> "BrunoLevy/learn-fpga"
"YosysHQ/oss-cad-suite-build" -> "chipsalliance/verible"
"myhdl/myhdl" -> "m-labs/migen"
"myhdl/myhdl" -> "olofk/fusesoc"
"myhdl/myhdl" -> "pymtl/pymtl3"
"myhdl/myhdl" -> "amaranth-lang/amaranth"
"myhdl/myhdl" -> "PyHDI/Pyverilog"
"myhdl/myhdl" -> "VUnit/vunit"
"myhdl/myhdl" -> "cocotb/cocotb"
"myhdl/myhdl" -> "steveicarus/iverilog"
"myhdl/myhdl" -> "UCSBarchlab/PyRTL"
"myhdl/myhdl" -> "SpinalHDL/SpinalHDL"
"myhdl/myhdl" -> "cfelton/rhea"
"myhdl/myhdl" -> "chipsalliance/chisel" ["e"=1]
"myhdl/myhdl" -> "drom/awesome-hdl"
"myhdl/myhdl" -> "VLSI-EDA/PoC"
"myhdl/myhdl" -> "YosysHQ/yosys"
"yol/ethernet_mac" -> "slaclab/surf"
"YosysHQ/icestorm" -> "YosysHQ/arachne-pnr"
"YosysHQ/icestorm" -> "YosysHQ/nextpnr"
"YosysHQ/icestorm" -> "YosysHQ/yosys"
"YosysHQ/icestorm" -> "FPGAwars/icestudio"
"YosysHQ/icestorm" -> "YosysHQ/prjtrellis"
"YosysHQ/icestorm" -> "f4pga/prjxray"
"YosysHQ/icestorm" -> "icebreaker-fpga/icebreaker"
"YosysHQ/icestorm" -> "FPGAwars/apio"
"YosysHQ/icestorm" -> "YosysHQ/apicula"
"YosysHQ/icestorm" -> "trabucayre/openFPGALoader"
"YosysHQ/icestorm" -> "gatecat/nextpnr-xilinx"
"YosysHQ/icestorm" -> "YosysHQ/picorv32" ["e"=1]
"YosysHQ/icestorm" -> "m-labs/migen"
"YosysHQ/icestorm" -> "YosysHQ/fpga-toolchain"
"YosysHQ/icestorm" -> "YosysHQ/oss-cad-suite-build"
"olofk/ipyxact" -> "oddball/ipxact2systemverilog"
"olofk/ipyxact" -> "kactus2/kactus2dev"
"olofk/ipyxact" -> "fvutils/pyvsc"
"olofk/ipyxact" -> "SystemRDL/PeakRDL-ipxact"
"pyuvm/pyuvm" -> "tpoikela/uvm-python"
"pyuvm/pyuvm" -> "fvutils/pyvsc"
"pyuvm/pyuvm" -> "cocotb/cocotb"
"pyuvm/pyuvm" -> "ben-marshall/awesome-open-hardware-verification"
"pyuvm/pyuvm" -> "themperek/cocotb-test"
"pyuvm/pyuvm" -> "raysalemi/Python4RTLVerification"
"pyuvm/pyuvm" -> "mciepluc/cocotb-coverage"
"pyuvm/pyuvm" -> "dalance/sv-parser"
"pyuvm/pyuvm" -> "rggen/rggen"
"pyuvm/pyuvm" -> "chipsalliance/sv-tests"
"pyuvm/pyuvm" -> "MikePopoloski/slang"
"pyuvm/pyuvm" -> "chipsalliance/Surelog"
"pyuvm/pyuvm" -> "alexforencich/cocotbext-axi"
"pyuvm/pyuvm" -> "cocotb/cocotb-bus"
"pyuvm/pyuvm" -> "olofk/edalize"
"hansfbaier/adat-usb2-audio-interface" -> "amaranth-farm/amlib"
"hansfbaier/adat-usb2-audio-interface" -> "kazkojima/pcm2pdm-example"
"google/CFU-Playground" -> "google/xls"
"google/CFU-Playground" -> "tensil-ai/tensil" ["e"=1]
"google/CFU-Playground" -> "SingularityKChen/dl_accelerator" ["e"=1]
"google/CFU-Playground" -> "ucb-bar/gemmini" ["e"=1]
"google/CFU-Playground" -> "UCSBarchlab/OpenTPU" ["e"=1]
"google/CFU-Playground" -> "chipsalliance/f4pga"
"google/CFU-Playground" -> "sld-columbia/esp" ["e"=1]
"verilog-to-routing/vtr-verilog-to-routing" -> "YosysHQ/nextpnr"
"verilog-to-routing/vtr-verilog-to-routing" -> "lnis-uofu/OpenFPGA"
"verilog-to-routing/vtr-verilog-to-routing" -> "YosysHQ/yosys"
"verilog-to-routing/vtr-verilog-to-routing" -> "berkeley-abc/abc" ["e"=1]
"verilog-to-routing/vtr-verilog-to-routing" -> "Xilinx/RapidWright"
"verilog-to-routing/vtr-verilog-to-routing" -> "The-OpenROAD-Project/OpenROAD" ["e"=1]
"verilog-to-routing/vtr-verilog-to-routing" -> "The-OpenROAD-Project/OpenSTA" ["e"=1]
"verilog-to-routing/vtr-verilog-to-routing" -> "OpenTimer/OpenTimer" ["e"=1]
"verilog-to-routing/vtr-verilog-to-routing" -> "limbo018/DREAMPlace" ["e"=1]
"verilog-to-routing/vtr-verilog-to-routing" -> "The-OpenROAD-Project/OpenLane" ["e"=1]
"verilog-to-routing/vtr-verilog-to-routing" -> "zachjs/sv2v"
"verilog-to-routing/vtr-verilog-to-routing" -> "steveicarus/iverilog"
"verilog-to-routing/vtr-verilog-to-routing" -> "google/xls"
"verilog-to-routing/vtr-verilog-to-routing" -> "chipsalliance/Surelog"
"verilog-to-routing/vtr-verilog-to-routing" -> "olofk/edalize"
"tishi43/h265_decoder" -> "tishi43/h264_decoder"
"tishi43/h265_decoder" -> "tishi43/h265_c_reference"
"tishi43/h265_decoder" -> "aiminickwong/H264"
"enjoy-digital/litedram" -> "enjoy-digital/liteeth"
"enjoy-digital/litedram" -> "enjoy-digital/litepcie" ["e"=1]
"enjoy-digital/litedram" -> "AngeloJacobo/UberDDR3" ["e"=1]
"enjoy-digital/litedram" -> "litex-hub/linux-on-litex-vexriscv"
"enjoy-digital/litedram" -> "litex-hub/litex-boards"
"enjoy-digital/litedram" -> "ultraembedded/core_ddr3_controller" ["e"=1]
"enjoy-digital/litedram" -> "ZipCPU/wb2axip" ["e"=1]
"enjoy-digital/litedram" -> "ananthbhat94/DDR4MemoryController" ["e"=1]
"enjoy-digital/litedram" -> "m-labs/migen"
"enjoy-digital/litedram" -> "gatecat/nextpnr-xilinx"
"enjoy-digital/litedram" -> "timvideos/litex-buildenv"
"enjoy-digital/litedram" -> "projf/projf-explore"
"enjoy-digital/litedram" -> "chipsalliance/VeeRwolf" ["e"=1]
"enjoy-digital/litedram" -> "enjoy-digital/litex"
"enjoy-digital/litedram" -> "enjoy-digital/litescope"
"litex-hub/linux-on-litex-rocket" -> "litex-hub/pythondata-cpu-rocket"
"litex-hub/linux-on-litex-rocket" -> "litex-hub/linux-on-litex-vexriscv"
"lawrie/fpga_pio" -> "smunaut/iCE40linux"
"lawrie/fpga_pio" -> "gsmecher/minimax"
"lawrie/fpga_pio" -> "ulixxe/usb_cdc"
"lawrie/fpga_pio" -> "no2fpga/no2usb"
"YosysHQ/arachne-pnr" -> "YosysHQ/icestorm"
"YosysHQ/arachne-pnr" -> "YosysHQ/nextpnr"
"YosysHQ/arachne-pnr" -> "azonenberg/openfpga"
"YosysHQ/arachne-pnr" -> "Wolfgang-Spraul/fpgatools"
"YosysHQ/arachne-pnr" -> "YosysHQ/yosys"
"YosysHQ/arachne-pnr" -> "rubund/graywolf" ["e"=1]
"YosysHQ/arachne-pnr" -> "f4pga/prjxray"
"YosysHQ/arachne-pnr" -> "knielsen/ice40_viewer"
"YosysHQ/arachne-pnr" -> "forflo/yodl"
"YosysHQ/arachne-pnr" -> "tinyfpga/TinyFPGA-B-Series"
"YosysHQ/arachne-pnr" -> "YosysHQ/sby"
"YosysHQ/arachne-pnr" -> "YosysHQ/prjtrellis"
"YosysHQ/arachne-pnr" -> "jamesbowman/swapforth" ["e"=1]
"YosysHQ/arachne-pnr" -> "m-labs/migen"
"YosysHQ/arachne-pnr" -> "FPGAwars/icestudio"
"imc-trading/svlangserver" -> "vivekmalneedi/veridian"
"imc-trading/svlangserver" -> "dalance/svls"
"imc-trading/svlangserver" -> "suoto/hdl_checker"
"imc-trading/svlangserver" -> "dalance/svlint"
"wuxx/icesugar-pro" -> "wuxx/icesugar-nano"
"wuxx/icesugar-pro" -> "wuxx/Colorlight-FPGA-Projects"
"wuxx/icesugar-pro" -> "wuxx/icesugar"
"wuxx/icesugar-pro" -> "mattvenn/basic-ecp5-pcb"
"hdl4fpga/hdl4fpga" -> "goran-mahovlic/ulx3s-extensions"
"hdl4fpga/hdl4fpga" -> "intergalaktik/ulx4m"
"tinyvision-ai-inc/pico-ice" -> "tinyvision-ai-inc/pico-ice-sdk"
"tinyvision-ai-inc/pico-ice" -> "tinyvision-ai-inc/UPduino-v3.0"
"smunaut/doom_riscv" -> "zxmarcos/huedeon-gpu" ["e"=1]
"smunaut/doom_riscv" -> "smunaut/iCE40linux"
"smunaut/doom_riscv" -> "smunaut/ice40-playground"
"HonkW93/automatic-verilog" -> "WilsonChen003/HDLGen"
"HonkW93/automatic-verilog" -> "vhda/verilog_systemverilog.vim"
"HonkW93/automatic-verilog" -> "veripool/verilog-mode"
"HonkW93/automatic-verilog" -> "adki/gen_amba_2021" ["e"=1]
"HonkW93/automatic-verilog" -> "wudayemen/gen_apb_file"
"HonkW93/automatic-verilog" -> "bytedance/ic_flow_platform"
"HonkW93/automatic-verilog" -> "RV-BOSC/OpenNoC" ["e"=1]
"HonkW93/automatic-verilog" -> "veripool/verilog-perl"
"gregdavill/advent-calendar-of-circuits-2020" -> "Ravenslofty/yosys-cookbook"
"gregdavill/advent-calendar-of-circuits-2020" -> "smunaut/iCE40linux"
"gregdavill/advent-calendar-of-circuits-2020" -> "kazkojima/colorlight-i5-tips"
"gregdavill/advent-calendar-of-circuits-2020" -> "orangecrab-fpga/orangecrab-hardware"
"gregdavill/advent-calendar-of-circuits-2020" -> "joshajohnson/ecp5-mini"
"ulixxe/usb_cdc" -> "nand2mario/usb_hid_host"
"ulixxe/usb_cdc" -> "ultraembedded/core_usb_cdc"
"ulixxe/usb_cdc" -> "davidthings/tinyfpga_bx_usbserial"
"chipsalliance/synlig" -> "povik/yosys-slang"
"chipsalliance/synlig" -> "chipsalliance/UHDM"
"chipsalliance/synlig" -> "chipsalliance/Surelog"
"chipsalliance/synlig" -> "zachjs/sv2v"
"chipsalliance/synlig" -> "chipsalliance/sv-tests"
"chipsalliance/synlig" -> "MikePopoloski/slang"
"chipsalliance/synlig" -> "pulp-platform/bender"
"chipsalliance/synlig" -> "YosysHQ/sby"
"PyHDI/veriloggen" -> "PyHDI/Pyverilog"
"PyHDI/veriloggen" -> "NNgen/nngen"
"PyHDI/veriloggen" -> "pymtl/pymtl3"
"PyHDI/veriloggen" -> "PyHDI/PyCoRAM"
"PyHDI/veriloggen" -> "fukatani/Pyverilog_toolbox"
"PyHDI/veriloggen" -> "phanrahan/magma"
"PyHDI/veriloggen" -> "Nic30/hdlConvertor"
"PyHDI/veriloggen" -> "etherzhhb/Shang" ["e"=1]
"PyHDI/veriloggen" -> "polyphony-dev/polyphony"
"PyHDI/veriloggen" -> "tpoikela/uvm-python"
"PyHDI/veriloggen" -> "chipsalliance/Surelog"
"PyHDI/veriloggen" -> "PyHDI/ipgen"
"PyHDI/veriloggen" -> "Nic30/hwt"
"PyHDI/veriloggen" -> "UCSBarchlab/PyRTL"
"PyHDI/veriloggen" -> "rggen/rggen"
"wudayemen/gen_apb_file" -> "zhajio1988/Open_RegModel"
"esynr3z/corsair" -> "SystemRDL/PeakRDL"
"esynr3z/corsair" -> "rggen/rggen"
"alexforencich/cocotbext-eth" -> "alexforencich/cocotbext-uart"
"alexforencich/cocotbext-eth" -> "alexforencich/cocotbext-i2c"
"alexforencich/cocotbext-eth" -> "schang412/cocotbext-spi"
"alexforencich/cocotbext-eth" -> "alexforencich/cocotbext-axi"
"os-fpga/open-source-fpga-resource" -> "lnis-uofu/OpenFPGA"
"os-fpga/open-source-fpga-resource" -> "PrincetonUniversity/prga"
"os-fpga/open-source-fpga-resource" -> "mattvenn/awesome-opensource-asic-resources" ["e"=1]
"os-fpga/open-source-fpga-resource" -> "lnis-uofu/SOFA"
"os-fpga/open-source-fpga-resource" -> "os-fpga/Virtual-FPGA-Lab" ["e"=1]
"os-fpga/open-source-fpga-resource" -> "chipsalliance/f4pga-examples"
"os-fpga/open-source-fpga-resource" -> "drom/awesome-hdl"
"os-fpga/open-source-fpga-resource" -> "ben-marshall/awesome-open-hardware-verification"
"os-fpga/open-source-fpga-resource" -> "hdl/awesome" ["e"=1]
"os-fpga/open-source-fpga-resource" -> "chipsalliance/f4pga"
"os-fpga/open-source-fpga-resource" -> "olofk/edalize"
"os-fpga/open-source-fpga-resource" -> "siliconcompiler/siliconcompiler" ["e"=1]
"os-fpga/open-source-fpga-resource" -> "projf/projf-explore"
"os-fpga/open-source-fpga-resource" -> "ZipCPU/wb2axip" ["e"=1]
"os-fpga/open-source-fpga-resource" -> "stevehoover/warp-v" ["e"=1]
"sipeed/TangNano-4K-example" -> "verilog-indeed/gowin_fpga_tutorials"
"sipeed/TangNano-4K-example" -> "Martoni/GbHdmi"
"wuxx/icesugar-nano" -> "wuxx/icesugar-pro"
"wuxx/icesugar-nano" -> "wuxx/icesugar"
"ultraembedded/core_jpeg" -> "freecores/jpegencode"
"ultraembedded/core_jpeg" -> "ultraembedded/core_jpeg_decoder"
"ultraembedded/core_jpeg" -> "ultraembedded/FPGAmp"
"ultraembedded/core_jpeg" -> "jdocampom/JPEG-Decoder"
"ultraembedded/core_jpeg" -> "WangXuan95/FPGA-JPEG-LS-encoder" ["e"=1]
"ultraembedded/core_jpeg" -> "WangXuan95/UH-JLS" ["e"=1]
"alexforencich/cocotbext-axi" -> "alexforencich/cocotbext-pcie"
"alexforencich/cocotbext-axi" -> "themperek/cocotb-test"
"alexforencich/cocotbext-axi" -> "alexforencich/cocotbext-eth"
"alexforencich/cocotbext-axi" -> "cocotb/cocotb-bus"
"alexforencich/cocotbext-axi" -> "alexforencich/cocotbext-uart"
"alexforencich/cocotbext-axi" -> "alexforencich/verilog-axis" ["e"=1]
"alexforencich/cocotbext-axi" -> "alexforencich/cocotbext-i2c"
"alexforencich/cocotbext-axi" -> "pyuvm/pyuvm"
"alexforencich/cocotbext-axi" -> "mciepluc/cocotb-coverage"
"alexforencich/cocotbext-axi" -> "alexforencich/corundum" ["e"=1]
"cliffordwolf/SimpleVOut" -> "projf/display_controller"
"cliffordwolf/SimpleVOut" -> "sipeed/TangNano-4K-example"
"cliffordwolf/SimpleVOut" -> "smunaut/ice40-playground"
"cliffordwolf/SimpleVOut" -> "hdl-util/hdmi"
"Nic30/hwt" -> "Nic30/hdlConvertor"
"Nic30/hwt" -> "Nic30/hwtLib"
"Nic30/hwt" -> "Paebbels/pyVHDLParser"
"Nic30/hwt" -> "phanrahan/magma"
"Nic30/hwt" -> "Nic30/hdlConvertorAst"
"Nic30/hwt" -> "pymtl/pymtl3"
"Nic30/hwt" -> "mortbopet/VSRTL"
"Nic30/hwt" -> "hdl/containers"
"timvideos/HDMI2USB-litex-firmware" -> "timvideos/HDMI2USB-numato-opsis-hardware"
"timvideos/HDMI2USB-litex-firmware" -> "timvideos/HDMI2USB-numato-opsis-sample-code"
"kevinpt/vhdl-extras" -> "xesscorp/VHDL_Lib"
"kevinpt/vhdl-extras" -> "OSVVM/OSVVM"
"kevinpt/vhdl-extras" -> "slaclab/surf"
"kevinpt/vhdl-extras" -> "kevinpt/symbolator"
"kevinpt/vhdl-extras" -> "VLSI-EDA/PoC"
"kevinpt/vhdl-extras" -> "jeremiah-c-leary/vhdl-style-guide"
"kevinpt/vhdl-extras" -> "UVVM/UVVM"
"kevinpt/vhdl-extras" -> "Paebbels/pyVHDLParser"
"kevinpt/vhdl-extras" -> "VUnit/vunit"
"kevinpt/vhdl-extras" -> "fransschreuder/xpm_vhdl"
"kevinpt/vhdl-extras" -> "VHDL-LS/rust_hdl"
"kevinpt/vhdl-extras" -> "TerosTechnology/terosHDL"
"PyFPGA/pyfpga" -> "tmeissner/psl_with_ghdl"
"timvideos/HDMI2USB-numato-opsis-hardware" -> "timvideos/HDMI2USB-numato-opsis-sample-code"
"timvideos/HDMI2USB-numato-opsis-hardware" -> "timvideos/HDMI2USB-numato-opsis-docs"
"timvideos/HDMI2USB-numato-opsis-hardware" -> "timvideos/HDMI2USB-litex-firmware"
"alexforencich/cocotbext-pcie" -> "alexforencich/cocotbext-axi"
"alexforencich/cocotbext-pcie" -> "alexforencich/cocotbext-eth"
"alexforencich/cocotbext-pcie" -> "alexforencich/cocotbext-uart"
"alexforencich/cocotbext-pcie" -> "mciepluc/cocotb-coverage"
"alexforencich/cocotbext-pcie" -> "alexforencich/cocotbext-i2c"
"alexforencich/cocotbext-pcie" -> "themperek/cocotb-test"
"alexforencich/cocotbext-pcie" -> "cocotb/cocotb-bus"
"Kuree/hgdb" -> "Kuree/kratos"
"Kuree/hgdb" -> "Kuree/fsim"
"ztachip/ztachip" -> "amaranth-farm/amlib"
"theexperimentgroup/Atlas-FPGA" -> "Kyp069/ep"
"fabriziotappero/Free-Range-VHDL-book" -> "fabriziotappero/ip-cores" ["e"=1]
"fabriziotappero/Free-Range-VHDL-book" -> "jeremiah-c-leary/vhdl-style-guide"
"fabriziotappero/Free-Range-VHDL-book" -> "tomas-fryza/vhdl-labs"
"fabriziotappero/Free-Range-VHDL-book" -> "suoto/hdl_checker"
"fabriziotappero/Free-Range-VHDL-book" -> "xesscorp/VHDL_Lib"
"fabriziotappero/Free-Range-VHDL-book" -> "hamsternz/IntroToSpartanFPGABook"
"SystemRDL/PeakRDL-regblock" -> "SystemRDL/PeakRDL-ipxact"
"SystemRDL/PeakRDL-regblock" -> "SystemRDL/PeakRDL-html"
"SystemRDL/PeakRDL-regblock" -> "SystemRDL/PeakRDL"
"SystemRDL/PeakRDL-regblock" -> "SystemRDL/PeakRDL-cheader"
"Elphel/x393_sata" -> "Elphel/x393"
"adamgreig/ecpdap" -> "kazkojima/colorlight-i5-tips"
"alexforencich/cocotbext-uart" -> "alexforencich/cocotbext-i2c"
"alexforencich/cocotbext-uart" -> "alexforencich/cocotbext-eth"
"amaranth-farm/amlib" -> "amaranth-farm/usb2-highspeed-core"
"hdl/constraints" -> "TerosTechnology/teroshdl-documenter-demo"
"hdl/constraints" -> "tmeissner/cocotb_with_ghdl"
"fransschreuder/xpm_vhdl" -> "nobodywasishere/VHDLproc"
"fransschreuder/xpm_vhdl" -> "tmeissner/formal_hw_verification"
"MJoergen/formal" -> "tmeissner/psl_with_ghdl"
"MJoergen/formal" -> "tmeissner/formal_hw_verification"
"raysalemi/Python4RTLVerification" -> "pyuvm/pyuvm"
"djn3m0/debit" -> "florianbenz/bil"
"robinsonb5/DeMiSTify" -> "ChinaQMTECH/EP4CGX150DF27_CORE_BOARD"
"robinsonb5/DeMiSTify" -> "somhi/PCXT_DeMiSTify"
"benitoss/ColorLight_FPGA_boards" -> "kazkojima/colorlight-i5-tips"
"thomasrussellmurphy/istyle-verilog-formatter" -> "ericsonj/verilog-format"
"thomasrussellmurphy/istyle-verilog-formatter" -> "dalance/svlint"
"thomasrussellmurphy/istyle-verilog-formatter" -> "mshr-h/vscode-verilog-hdl-support"
"thomasrussellmurphy/istyle-verilog-formatter" -> "dalance/svls"
"splinedrive/my_hdmi_device" -> "amaranth-farm/amlib"
"avidan-efody/wave_rerunner" -> "avidan-efody/wave_searcher"
"avidan-efody/wave_rerunner" -> "fvutils/pyucis"
"lnis-uofu/SOFA" -> "FPGA-Research/FABulous"
"AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm" -> "nanamake/r22sdf"
"kazkojima/colorlight-i5-tips" -> "benitoss/ColorLight_FPGA_boards"
"synthesijer/synthesijer" -> "aquaxis/synverll"
"yellekelyk/PyVerilog" -> "jimwang99/parser-for-chip-design"
"cucapra/filament" -> "cucapra/dahlia"
"cucapra/filament" -> "apl-cornell/PDL"
"cucapra/filament" -> "cucapra/pollen"
"cucapra/filament" -> "calyxir/calyx"
"alexforencich/cocotbext-i2c" -> "alexforencich/cocotbext-uart"
"alexforencich/cocotbext-i2c" -> "schang412/cocotbext-spi"
"alexforencich/cocotbext-i2c" -> "alexforencich/cocotbext-eth"
"VHDL/pyVHDLModel" -> "Paebbels/pyVHDLParser"
"timvideos/HDMI2USB-numato-opsis-sample-code" -> "timvideos/HDMI2USB-numato-opsis-docs"
"timvideos/HDMI2USB-numato-opsis-sample-code" -> "timvideos/HDMI2USB-numato-opsis-hardware"
"tishi43/h264_decoder" -> "tishi43/h265_decoder"
"Obijuan/open-fpga-verilog-tutorial" -> "FPGAwars/icestudio"
"Obijuan/open-fpga-verilog-tutorial" -> "seldridge/verilog" ["e"=1]
"Obijuan/open-fpga-verilog-tutorial" -> "Obijuan/digital-electronics-with-open-FPGAs-tutorial"
"Obijuan/open-fpga-verilog-tutorial" -> "aolofsson/oh" ["e"=1]
"Obijuan/open-fpga-verilog-tutorial" -> "YosysHQ/icestorm"
"Obijuan/open-fpga-verilog-tutorial" -> "FPGAwars/icezum"
"Obijuan/open-fpga-verilog-tutorial" -> "ultraembedded/cores" ["e"=1]
"Obijuan/open-fpga-verilog-tutorial" -> "damdoy/ice40_ultraplus_examples"
"Obijuan/open-fpga-verilog-tutorial" -> "wuxx/icesugar"
"Obijuan/open-fpga-verilog-tutorial" -> "trabucayre/openFPGALoader"
"Obijuan/open-fpga-verilog-tutorial" -> "FPGAwars/FPGA-peripherals"
"Obijuan/open-fpga-verilog-tutorial" -> "FPGAwars/apio"
"Obijuan/open-fpga-verilog-tutorial" -> "pConst/basic_verilog" ["e"=1]
"Obijuan/open-fpga-verilog-tutorial" -> "BrunoLevy/learn-fpga"
"Obijuan/open-fpga-verilog-tutorial" -> "YosysHQ/nextpnr"
"sipeed/TangNano-9K-example" -> "lushaylabs/tangnano9k-series-examples"
"sipeed/TangNano-9K-example" -> "sipeed/TangPrimer-20K-example"
"sipeed/TangNano-9K-example" -> "sipeed/TangNano-20K-example"
"sipeed/TangNano-9K-example" -> "sipeed/TangNano-4K-example"
"sipeed/TangNano-9K-example" -> "hi631/tang-nano-9K"
"sipeed/TangNano-9K-example" -> "Martoni/GbHdmi"
"sipeed/TangNano-9K-example" -> "verilog-indeed/gowin_fpga_tutorials"
"sipeed/TangNano-9K-example" -> "sipeed/Tang-Nano-examples"
"sipeed/TangNano-9K-example" -> "nand2mario/nestang"
"sipeed/TangNano-9K-example" -> "YosysHQ/apicula"
"sipeed/TangNano-9K-example" -> "nand2mario/usb_hid_host"
"sipeed/TangNano-9K-example" -> "litex-hub/litex-boards"
"ghdl/ghdl" -> "VUnit/vunit"
"ghdl/ghdl" -> "nickg/nvc"
"ghdl/ghdl" -> "YosysHQ/yosys"
"ghdl/ghdl" -> "steveicarus/iverilog"
"ghdl/ghdl" -> "gtkwave/gtkwave"
"ghdl/ghdl" -> "UVVM/UVVM"
"ghdl/ghdl" -> "VHDL-LS/rust_hdl"
"ghdl/ghdl" -> "cocotb/cocotb"
"ghdl/ghdl" -> "OSVVM/OSVVM"
"ghdl/ghdl" -> "ghdl/ghdl-yosys-plugin"
"ghdl/ghdl" -> "VLSI-EDA/PoC"
"ghdl/ghdl" -> "olofk/fusesoc"
"ghdl/ghdl" -> "YosysHQ/nextpnr"
"ghdl/ghdl" -> "stnolting/neorv32" ["e"=1]
"ghdl/ghdl" -> "verilator/verilator"
"enjoy-digital/litex" -> "m-labs/migen"
"enjoy-digital/litex" -> "SpinalHDL/VexRiscv" ["e"=1]
"enjoy-digital/litex" -> "amaranth-lang/amaranth"
"enjoy-digital/litex" -> "litex-hub/linux-on-litex-vexriscv"
"enjoy-digital/litex" -> "YosysHQ/picorv32" ["e"=1]
"enjoy-digital/litex" -> "olofk/fusesoc"
"enjoy-digital/litex" -> "YosysHQ/yosys"
"enjoy-digital/litex" -> "olofk/serv" ["e"=1]
"enjoy-digital/litex" -> "BrunoLevy/learn-fpga"
"enjoy-digital/litex" -> "trabucayre/openFPGALoader"
"enjoy-digital/litex" -> "stnolting/neorv32" ["e"=1]
"enjoy-digital/litex" -> "litex-hub/litex-boards"
"enjoy-digital/litex" -> "YosysHQ/nextpnr"
"enjoy-digital/litex" -> "SpinalHDL/SpinalHDL"
"enjoy-digital/litex" -> "verilator/verilator"
"hamsternz/Artix-7-HDMI-processing" -> "hamsternz/FPGA_DisplayPort"
"hamsternz/Artix-7-HDMI-processing" -> "hamsternz/DisplayPort_Verilog"
"hamsternz/Artix-7-HDMI-processing" -> "timvideos/HDMI2USB-numato-opsis-hardware"
"enjoy-digital/liteeth" -> "enjoy-digital/litedram"
"enjoy-digital/liteeth" -> "enjoy-digital/litescope"
"enjoy-digital/liteeth" -> "enjoy-digital/litepcie" ["e"=1]
"enjoy-digital/liteeth" -> "enjoy-digital/liteiclink"
"intel/rohd" -> "intel/rohd-hcl"
"intel/rohd" -> "intel/rohd-vf"
"intel/rohd" -> "intel/rohd-cosim"
"intel/rohd" -> "ben-marshall/awesome-open-hardware-verification"
"intel/rohd" -> "drom/awesome-hdl"
"intel/rohd" -> "pyuvm/pyuvm"
"intel/rohd" -> "MikePopoloski/slang"
"intel/rohd" -> "dalance/sv-parser"
"intel/rohd" -> "olofk/edalize"
"intel/rohd" -> "chipsalliance/UHDM"
"intel/rohd" -> "Kuree/hgdb"
"intel/rohd" -> "fabianschuiki/moore"
"intel/rohd" -> "llvm/circt" ["e"=1]
"intel/rohd" -> "dian-lun-lin/RTLflow" ["e"=1]
"intel/rohd" -> "svunit/svunit"
"splinedrive/kianRiscV" -> "BrunoLevy/learn-fpga"
"splinedrive/kianRiscV" -> "openhwgroup/cvw" ["e"=1]
"splinedrive/kianRiscV" -> "Wren6991/Hazard3" ["e"=1]
"splinedrive/kianRiscV" -> "projf/projf-explore"
"splinedrive/kianRiscV" -> "laforest/FPGADesignElements"
"splinedrive/kianRiscV" -> "olofk/serv" ["e"=1]
"splinedrive/kianRiscV" -> "darklife/darkriscv" ["e"=1]
"splinedrive/kianRiscV" -> "smunaut/iCE40linux"
"splinedrive/kianRiscV" -> "sylefeb/Silice"
"splinedrive/kianRiscV" -> "AngeloJacobo/UberDDR3" ["e"=1]
"splinedrive/kianRiscV" -> "trabucayre/openFPGALoader"
"splinedrive/kianRiscV" -> "regymm/quasiSoC" ["e"=1]
"splinedrive/kianRiscV" -> "splinedrive/lets_build_a_compiler_for_riscv"
"splinedrive/kianRiscV" -> "nand2mario/nestang"
"splinedrive/kianRiscV" -> "enjoy-digital/litex"
"Martoni/GbHdmi" -> "Martoni/GbVga"
"Martoni/GbHdmi" -> "sillyhatday/GAMEBOY-MBC5-2MB"
"Martoni/GbHdmi" -> "Martoni/HdmiCore"
"ecolab-nus/morpher" -> "ecolab-nus/morpher-v2"
"ecolab-nus/morpher" -> "tancheng/CGRA-Flow"
"ecolab-nus/morpher" -> "tancheng/mlir-cgra"
"ecolab-nus/morpher" -> "pku-dasys/pillars"
"ecolab-nus/morpher" -> "ecolab-nus/lisa"
"ecolab-nus/morpher" -> "pnnl/OpenCGRA"
"ecolab-nus/morpher" -> "tancheng/CGRA-Mapper"
"ecolab-nus/lisa" -> "tancheng/mlir-cgra"
"ecolab-nus/lisa" -> "ljiahao/TeLL"
"ecolab-nus/lisa" -> "mimicji/FlowMatrix"
"tancheng/VectorCGRA" -> "tancheng/mlir-cgra"
"clementleger/cypress_linux_tools" -> "gv1/cybootload_linux"
"clementleger/cypress_linux_tools" -> "kiml/PSOC_programmer"
"bcattle/hardh264" -> "Bearzeng/h.265_encoder"
"bcattle/hardh264" -> "openasic-org/xk265"
"bcattle/hardh264" -> "gatecat/CSI2Rx"
"bcattle/hardh264" -> "adsc-hls/synthesizable_h264"
"bcattle/hardh264" -> "circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX"
"bcattle/hardh264" -> "freecores/jpegencode"
"bcattle/hardh264" -> "circuitvalley/mipi_csi_receiver_FPGA"
"bcattle/hardh264" -> "ultraembedded/core_jpeg"
"bcattle/hardh264" -> "VideoGPU/MIPI_CSI2_TX"
"bcattle/hardh264" -> "aiminickwong/H264"
"svunit/svunit" -> "amiq-consulting/svaunit" ["e"=1]
"svunit/svunit" -> "tpoikela/uvm-python"
"svunit/svunit" -> "VUnit/vunit"
"svunit/svunit" -> "chipsalliance/Surelog"
"svunit/svunit" -> "svunit/svmock"
"svunit/svunit" -> "fvutils/pyvsc"
"svunit/svunit" -> "Juniper/open-register-design-tool"
"svunit/svunit" -> "dalance/sv-parser"
"svunit/svunit" -> "themperek/cocotb-test"
"nlsynth/karuta" -> "nlsynth/iroha"
"nlsynth/karuta" -> "synthesijer/synthesijer"
"hamsternz/FPGA_DisplayPort" -> "hamsternz/DisplayPort_Verilog"
"hamsternz/FPGA_DisplayPort" -> "hamsternz/Artix-7-HDMI-processing"
"hamsternz/FPGA_DisplayPort" -> "timvideos/HDMI2USB-numato-opsis-hardware"
"hamsternz/FPGA_DisplayPort" -> "hdl-util/hdmi"
"hamsternz/FPGA_DisplayPort" -> "timvideos/HDMI2USB-litex-firmware"
"hamsternz/FPGA_DisplayPort" -> "Parretto/DisplayPort"
"enjoy-digital/litescope" -> "enjoy-digital/liteiclink"
"enjoy-digital/litescope" -> "enjoy-digital/liteeth"
"enjoy-digital/litescope" -> "enjoy-digital/litesata"
"brianbennett/fpga_nes" -> "strigeus/fpganes"
"brianbennett/fpga_nes" -> "jonthomasson/Spartan-Mini-NES"
"brianbennett/fpga_nes" -> "geky/gb"
"brianbennett/fpga_nes" -> "MiSTer-devel/NES_MiSTer" ["e"=1]
"brianbennett/fpga_nes" -> "archlabo/Frix" ["e"=1]
"mshr-h/vscode-verilog-hdl-support" -> "eirikpre/VSCode-SystemVerilog"
"mshr-h/vscode-verilog-hdl-support" -> "TerosTechnology/vscode-terosHDL"
"mshr-h/vscode-verilog-hdl-support" -> "dalance/svls"
"mshr-h/vscode-verilog-hdl-support" -> "thomasrussellmurphy/istyle-verilog-formatter"
"mshr-h/vscode-verilog-hdl-support" -> "MikePopoloski/slang"
"mshr-h/vscode-verilog-hdl-support" -> "chipsalliance/verible"
"mshr-h/vscode-verilog-hdl-support" -> "themperek/cocotb-test"
"mshr-h/vscode-verilog-hdl-support" -> "chipsalliance/sv-tests"
"mshr-h/vscode-verilog-hdl-support" -> "zachjs/sv2v"
"mshr-h/vscode-verilog-hdl-support" -> "vivekmalneedi/veridian"
"mshr-h/vscode-verilog-hdl-support" -> "kevinpt/symbolator"
"mshr-h/vscode-verilog-hdl-support" -> "pulp-platform/common_cells" ["e"=1]
"mshr-h/vscode-verilog-hdl-support" -> "tpoikela/uvm-python"
"mshr-h/vscode-verilog-hdl-support" -> "gtkwave/gtkwave"
"mshr-h/vscode-verilog-hdl-support" -> "Nic30/hdlConvertor"
"cucapra/pollen" -> "marschall-lab/GFAffix" ["e"=1]
"jingpu/Halide-HLS" -> "StanfordAHA/Halide-to-Hardware"
"ChinaQMTECH/EP4CGX150DF27_CORE_BOARD" -> "robinsonb5/DeMiSTify"
"ChinaQMTECH/EP4CGX150DF27_CORE_BOARD" -> "theexperimentgroup/Atlas-FPGA"
"agra-uni-bremen/crave" -> "amiq-consulting/fc4sc"
"Wolfgang-Spraul/fpgatools" -> "YosysHQ/arachne-pnr"
"Wolfgang-Spraul/fpgatools" -> "azonenberg/openfpga"
"Wolfgang-Spraul/fpgatools" -> "djn3m0/debit"
"FPGAwars/FPGA-peripherals" -> "benreynwar/fft-dit-fpga"
"FPGAwars/FPGA-peripherals" -> "cyrozap/osdvu"
"suisuisi/FPGAandUSB3.0" -> "circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX"
"cfelton/rhea" -> "jck/uhdl"
"cfelton/rhea" -> "udara28/SDRAM_Controller"
"cfelton/rhea" -> "devbisme/myhdl-resources"
"enjoy-digital/litesata" -> "CospanDesign/nysa-sata"
"enjoy-digital/litesata" -> "enjoy-digital/daisho"
"enjoy-digital/litesata" -> "enjoy-digital/litescope"
"kazkojima/pcm2pdm-example" -> "kazkojima/pdmmic-example"
"OSVVM/OSVVM" -> "UVVM/UVVM"
"OSVVM/OSVVM" -> "VUnit/vunit"
"OSVVM/OSVVM" -> "OSVVM/OsvvmLibraries"
"OSVVM/OSVVM" -> "Paebbels/JSON-for-VHDL"
"OSVVM/OSVVM" -> "kevinpt/vhdl-extras"
"OSVVM/OSVVM" -> "VLSI-EDA/PoC"
"OSVVM/OSVVM" -> "nickg/nvc"
"OSVVM/OSVVM" -> "VHDL/news"
"OSVVM/OSVVM" -> "OSVVM/Documentation"
"OSVVM/OSVVM" -> "slaclab/surf"
"OSVVM/OSVVM" -> "ghdl/ghdl-cosim"
"OSVVM/OSVVM" -> "VHDL-LS/rust_hdl"
"OSVVM/OSVVM" -> "TerosTechnology/terosHDL"
"OSVVM/OSVVM" -> "jeremiah-c-leary/vhdl-style-guide"
"OSVVM/OSVVM" -> "tmeissner/psl_with_ghdl"
"hi631/tang-nano-9K" -> "zf3/psram-tang-nano-9k"
"hi631/tang-nano-9K" -> "nand2mario/nestang"
"hi631/tang-nano-9K" -> "nand2mario/usb_hid_host"
"hi631/tang-nano-9K" -> "ryomuk/tangnano-5V"
"hi631/tang-nano-9K" -> "harbaum/NanoMig"
"hi631/tang-nano-9K" -> "harbaum/MiSTeryNano"
"Paebbels/JSON-for-VHDL" -> "tmeissner/psl_with_ghdl"
"Paebbels/JSON-for-VHDL" -> "VHDL/news"
"Paebbels/JSON-for-VHDL" -> "fossi-foundation/wishbone"
"Paebbels/JSON-for-VHDL" -> "nobodywasishere/VHDLproc"
"wavedrom/bitfield" -> "kevinpt/symbolator"
"wavedrom/bitfield" -> "wavedrom/wavedrom"
"wavedrom/bitfield" -> "OSVVM/OSVVM"
"wavedrom/bitfield" -> "drom/logidrom"
"wavedrom/bitfield" -> "drom/awesome-hdl"
"wavedrom/bitfield" -> "rggen/rggen"
"wavedrom/bitfield" -> "Nic30/d3-hwschematic"
"wavedrom/bitfield" -> "esynr3z/corsair"
"wavedrom/bitfield" -> "SystemRDL/systemrdl-compiler"
"wavedrom/bitfield" -> "dalance/svlint"
"suoto/vim-hdl" -> "suoto/hdl_checker"
"intel/rohd-vf" -> "intel/rohd-cosim"
"intel/rohd-vf" -> "intel/rohd-hcl"
"verilog-indeed/nano_4k_1602_lcd" -> "verilog-indeed/nano_4k_empu"
"OpenPOWERFoundation/a2i" -> "OpenPOWERFoundation/a2o"
"ljiahao/TeLL" -> "mimicji/FlowMatrix"
"ljiahao/TeLL" -> "melynx/peekaboo"
"ljiahao/TeLL" -> "YuanchengJiang/recipe-benchmark"
"polyphony-dev/polyphony" -> "synthesijer/synthesijer"
"polyphony-dev/polyphony" -> "etherzhhb/Shang" ["e"=1]
"OpenPOWERFoundation/a2o" -> "OpenPOWERFoundation/a2i"
"verilog-indeed/nano_4k_empu" -> "verilog-indeed/nano_4k_1602_lcd"
"YuanchengJiang/recipe-benchmark" -> "mimicji/FlowMatrix"
"YuanchengJiang/recipe-benchmark" -> "ljiahao/TeLL"
"lushaylabs/tangnano9k-series-examples" -> "sipeed/TangNano-9K-example"
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "circuitvalley/mipi_csi_receiver_FPGA"
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "WangXuan95/FPGA-USB-Device" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "gatecat/CSI2Rx"
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "EEVengers/ThunderScope" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "hdl-util/hdmi"
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "alexforencich/verilog-pcie" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "jankae/LibreVNA" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "enjoy-digital/usb3_pipe"
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "WangXuan95/FPGA-FOC" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "twlostow/dsi-shield"
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "AngeloJacobo/UberDDR3" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "enjoy-digital/litex"
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "ultraembedded/core_ddr3_controller" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "alexforencich/verilog-ethernet" ["e"=1]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" -> "ultraembedded/FPGAmp"
"sipeed/TangPrimer-20K-example" -> "sipeed/TangNano-20K-example"
"sipeed/TangPrimer-20K-example" -> "nand2mario/ddr3-tang-primer-20k"
"sipeed/TangPrimer-20K-example" -> "sipeed/TangNano-9K-example"
"sipeed/TangPrimer-20K-example" -> "sipeed/TangMega-138KPro-example"
"sipeed/TangPrimer-20K-example" -> "Xinyuan-LilyGO/T-FPGA"
"sipeed/TangPrimer-20K-example" -> "nand2mario/nestang"
"sipeed/TangPrimer-20K-example" -> "BigPig-Bro/Gowin"
"FPGAwars/icestudio" -> "FPGAwars/apio"
"FPGAwars/icestudio" -> "YosysHQ/icestorm"
"FPGAwars/icestudio" -> "FPGAwars/icezum"
"FPGAwars/icestudio" -> "YosysHQ/nextpnr"
"FPGAwars/icestudio" -> "Obijuan/open-fpga-verilog-tutorial"
"FPGAwars/icestudio" -> "m-labs/migen"
"FPGAwars/icestudio" -> "trabucayre/openFPGALoader"
"FPGAwars/icestudio" -> "enjoy-digital/litex"
"FPGAwars/icestudio" -> "icebreaker-fpga/icebreaker"
"FPGAwars/icestudio" -> "YosysHQ/yosys"
"FPGAwars/icestudio" -> "SpinalHDL/VexRiscv" ["e"=1]
"FPGAwars/icestudio" -> "YosysHQ/prjtrellis"
"FPGAwars/icestudio" -> "YosysHQ/picorv32" ["e"=1]
"FPGAwars/icestudio" -> "amaranth-lang/amaranth"
"FPGAwars/icestudio" -> "YosysHQ/arachne-pnr"
"hamsternz/FPGA_Webserver" -> "hamsternz/FPGA_DisplayPort"
"hamsternz/FPGA_Webserver" -> "VLSI-EDA/PoC"
"hamsternz/FPGA_Webserver" -> "graphitemaster/moreram"
"hamsternz/FPGA_Webserver" -> "progranism/Open-Source-FPGA-Bitcoin-Miner" ["e"=1]
"hamsternz/FPGA_Webserver" -> "YosysHQ/arachne-pnr"
"hamsternz/FPGA_Webserver" -> "mntmn/amiga2000-gfxcard" ["e"=1]
"hamsternz/FPGA_Webserver" -> "aws/aws-fpga" ["e"=1]
"hamsternz/FPGA_Webserver" -> "hamsternz/DisplayPort_Verilog"
"hamsternz/FPGA_Webserver" -> "fpgasystems/fpga-network-stack" ["e"=1]
"hamsternz/FPGA_Webserver" -> "eratosthenesia/lispc" ["e"=1]
"hamsternz/FPGA_Webserver" -> "jpiat/hard-cv"
"hamsternz/FPGA_Webserver" -> "hamsternz/Artix-7-HDMI-processing"
"hamsternz/FPGA_Webserver" -> "hamsternz/IntroToSpartanFPGABook"
"hamsternz/FPGA_Webserver" -> "balde/balde" ["e"=1]
"hamsternz/FPGA_Webserver" -> "dtysky/FPGA-Imaging-Library" ["e"=1]
"tancheng/mlir-cgra" -> "tancheng/VectorCGRA"
"tancheng/mlir-cgra" -> "tancheng/CGRA-Mapper"
"tancheng/mlir-cgra" -> "ecolab-nus/lisa"
"tancheng/mlir-cgra" -> "tancheng/CGRA-Flow"
"tancheng/mlir-cgra" -> "pnnl/OpenCGRA"
"tancheng/mlir-cgra" -> "ecolab-nus/morpher"
"tancheng/mlir-cgra" -> "tancheng/CGRA-Bench"
"ecolab-nus/morpher-v2" -> "ecolab-nus/morpher"
"FPGAwars/apio" -> "FPGAwars/icestudio"
"FPGAwars/apio" -> "FPGAwars/icezum"
"FPGAwars/apio" -> "YosysHQ/icestorm"
"FPGAwars/apio" -> "YosysHQ/nextpnr"
"FPGAwars/apio" -> "tinyfpga/TinyFPGA-Bootloader"
"FPGAwars/apio" -> "YosysHQ/apicula"
"FPGAwars/apio" -> "icebreaker-fpga/icebreaker"
"FPGAwars/apio" -> "trabucayre/openFPGALoader"
"FPGAwars/apio" -> "wuxx/icesugar"
"FPGAwars/apio" -> "FPGAwars/FPGA-peripherals"
"FPGAwars/apio" -> "tinyfpga/TinyFPGA-BX"
"FPGAwars/apio" -> "YosysHQ/prjtrellis"
"FPGAwars/apio" -> "BrunoLevy/learn-fpga"
"FPGAwars/apio" -> "enjoy-digital/litex"
"FPGAwars/apio" -> "wuxx/icesugar-nano"
"benreynwar/fft-dit-fpga" -> "DexWen/FFT_Verilog"
"benreynwar/fft-dit-fpga" -> "vinamarora8/Radix-2-FFT"
"benreynwar/fft-dit-fpga" -> "FPGAwars/FPGA-peripherals"
"benreynwar/fft-dit-fpga" -> "VenciFreeman/FFT_ChipDesign"
"benreynwar/fft-dit-fpga" -> "AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm"
"benreynwar/fft-dit-fpga" -> "nanamake/r22sdf"
"benreynwar/fft-dit-fpga" -> "ZipCPU/dblclockfft"
"emard/ulx3s" -> "goran-mahovlic/ulx3s-extensions"
"emard/ulx3s" -> "orangecrab-fpga/orangecrab-hardware"
"emard/ulx3s" -> "emard/ulx3s-misc"
"emard/ulx3s" -> "emard/ulx3s-bin"
"emard/ulx3s" -> "icebreaker-fpga/icebreaker"
"emard/ulx3s" -> "butterstick-fpga/butterstick-hardware"
"emard/ulx3s" -> "YosysHQ/prjtrellis"
"emard/ulx3s" -> "RadionaOrg/ulx3s-links"
"emard/ulx3s" -> "oskirby/logicbone"
"emard/ulx3s" -> "kelu124/awesome-latticeFPGAs"
"emard/ulx3s" -> "hdl4fpga/hdl4fpga"
"emard/ulx3s" -> "intergalaktik/ulx4m"
"emard/ulx3s" -> "gatecat/TrellisBoard"
"emard/ulx3s" -> "smunaut/ice40-playground"
"emard/ulx3s" -> "Ravenslofty/yosys-cookbook"
"fischermoseley/manta" -> "amaranth-lang/amaranth-soc"
"nesl/ice40_examples" -> "mcmayer/iCE40"
"WilsonChen003/HDLGen" -> "zhajio1988/Open_RegModel"
"WilsonChen003/HDLGen" -> "HonkW93/automatic-verilog"
"suoto/hdl_checker" -> "suoto/vim-hdl"
"suoto/hdl_checker" -> "VHDL-LS/rust_hdl"
"suoto/hdl_checker" -> "nobodywasishere/VHDLproc"
"suoto/hdl_checker" -> "tmeissner/psl_with_ghdl"
"suoto/hdl_checker" -> "Nic30/hdlConvertor"
"suoto/hdl_checker" -> "fossi-foundation/wishbone"
"suoto/hdl_checker" -> "Paebbels/pyVHDLParser"
"suoto/hdl_checker" -> "jeremiah-c-leary/vhdl-style-guide"
"suoto/hdl_checker" -> "hdl/containers"
"suoto/hdl_checker" -> "imc-trading/svlangserver"
"suoto/hdl_checker" -> "tmeissner/formal_hw_verification"
"suoto/hdl_checker" -> "tpoikela/uvm-python"
"suoto/hdl_checker" -> "VHDL/awesome-vhdl"
"suoto/hdl_checker" -> "VHDL/news"
"suoto/hdl_checker" -> "ghdl/ghdl-language-server"
"samitbasu/rust-hdl" -> "samitbasu/rhdl"
"samitbasu/rust-hdl" -> "veryl-lang/veryl"
"samitbasu/rust-hdl" -> "VHDL-LS/rust_hdl"
"samitbasu/rust-hdl" -> "yupferris/kaze"
"UVVM/UVVM" -> "OSVVM/OSVVM"
"UVVM/UVVM" -> "VUnit/vunit"
"UVVM/UVVM" -> "slaclab/surf"
"UVVM/UVVM" -> "VLSI-EDA/PoC"
"UVVM/UVVM" -> "nickg/nvc"
"UVVM/UVVM" -> "kevinpt/vhdl-extras"
"UVVM/UVVM" -> "jeremiah-c-leary/vhdl-style-guide"
"UVVM/UVVM" -> "open-logic/open-logic"
"UVVM/UVVM" -> "VHDL-LS/rust_hdl"
"UVVM/UVVM" -> "Paebbels/pyVHDLParser"
"UVVM/UVVM" -> "ghdl/ghdl"
"UVVM/UVVM" -> "Nic30/hdlConvertor"
"UVVM/UVVM" -> "VHDL/news"
"UVVM/UVVM" -> "pyuvm/pyuvm"
"UVVM/UVVM" -> "rggen/rggen"
"azonenberg/openfpga" -> "YosysHQ/arachne-pnr"
"azonenberg/openfpga" -> "gatecat/prjoxide"
"azonenberg/openfpga" -> "cyrozap/psoc-bitstream-parsing-tools"
"azonenberg/openfpga" -> "Wolfgang-Spraul/fpgatools"
"verilog-indeed/gowin_fpga_tutorials" -> "verilog-indeed/nano_4k_empu"
"verilog-indeed/gowin_fpga_tutorials" -> "verilog-indeed/nano_4k_1602_lcd"
"veryl-lang/veryl" -> "dalance/svlint"
"veryl-lang/veryl" -> "dalance/sv-parser"
"veryl-lang/veryl" -> "rggen/rggen"
"veryl-lang/veryl" -> "dalance/svls"
"veryl-lang/veryl" -> "pulp-platform/bender"
"veryl-lang/veryl" -> "zachjs/sv2v"
"veryl-lang/veryl" -> "samitbasu/rust-hdl"
"veryl-lang/veryl" -> "MikePopoloski/slang"
"veryl-lang/veryl" -> "chipsalliance/Surelog"
"veryl-lang/veryl" -> "chipsalliance/synlig"
"veryl-lang/veryl" -> "povik/yosys-slang"
"veryl-lang/veryl" -> "black-parrot/black-parrot" ["e"=1]
"veryl-lang/veryl" -> "SystemRDL/PeakRDL"
"veryl-lang/veryl" -> "rsd-devel/rsd" ["e"=1]
"veryl-lang/veryl" -> "cucapra/filament"
"nand2mario/nestang" -> "nand2mario/snestang"
"nand2mario/nestang" -> "hi631/tang-nano-9K"
"nand2mario/nestang" -> "harbaum/MiSTeryNano"
"nand2mario/nestang" -> "vossstef/tang_nano_20k_c64"
"nand2mario/nestang" -> "nand2mario/gbatang"
"nand2mario/nestang" -> "MiSTeX-devel/MiSTeX-hardware"
"nand2mario/nestang" -> "sipeed/TangNano-20K-example"
"nand2mario/nestang" -> "harbaum/NanoMig"
"nand2mario/nestang" -> "MiSTeX-devel/MiSTeX-ports"
"nand2mario/nestang" -> "zf3/psram-tang-nano-9k"
"nand2mario/nestang" -> "nukeykt/Nuked-MD-FPGA" ["e"=1]
"nand2mario/nestang" -> "litex-hub/litex-boards"
"nand2mario/nestang" -> "sipeed/TangPrimer-20K-example"
"nand2mario/nestang" -> "nand2mario/usb_hid_host"
"nand2mario/nestang" -> "robinsonb5/DeMiSTify"
"FPGAwars/icezum" -> "Obijuan/digital-electronics-with-open-FPGAs-tutorial"
"FPGAwars/icezum" -> "FPGAwars/icestudio"
"FPGAwars/icezum" -> "FPGAwars/apio"
"FPGAwars/icezum" -> "Resaj/cyclops-project"
"FPGAwars/icezum" -> "FPGAwars/FPGA-peripherals"
"FPGAwars/icezum" -> "Obijuan/Entregas-Tutorial-Electronica-Digital-FPGAs"
"FPGAwars/icezum" -> "Obijuan/myslides"
"FPGAwars/icezum" -> "Obijuan/3D-parts"
"FPGAwars/icezum" -> "Obijuan/simplez-fpga" ["e"=1]
"FPGAwars/icezum" -> "Obijuan/open-fpga-verilog-tutorial"
"FPGAwars/icezum" -> "FPGAwars/apio-ide"
"FPGAwars/icezum" -> "FPGAwars/workshops"
"FPGAwars/icezum" -> "icebreaker-fpga/icebreaker"
"FPGAwars/icezum" -> "PCBPrints/PCbPrints"
"FPGAwars/icezum" -> "jcarolinares/fpga-biorobots"
"DexWen/FFT_Verilog" -> "benreynwar/fft-dit-fpga"
"graphitemaster/moreram" -> "hamsternz/FPGA_Webserver"
"graphitemaster/moreram" -> "mntmn/amiga2000-gfxcard" ["e"=1]
"bytedance/ic_flow_platform" -> "liyanqing1987/lsfMonitor"
"bytedance/ic_flow_platform" -> "bytedance/batchRun"
"bytedance/ic_flow_platform" -> "liyanqing1987/libView"
"bytedance/ic_flow_platform" -> "WilsonChen003/HDLGen"
"bytedance/ic_flow_platform" -> "xbwpc/EDA_FeatureColle"
"Icegrave0391/Palantir" -> "mimicji/FlowMatrix"
"Icegrave0391/Palantir" -> "YuanchengJiang/recipe-benchmark"
"Icegrave0391/Palantir" -> "ljiahao/TeLL"
"tinyvision-ai-inc/pico-ice-sdk" -> "tinyvision-ai-inc/pico-ice"
"MikePopoloski/pyslang" -> "sgherbst/svinst"
"ben-marshall/verilog-parser" -> "OpenTimer/Parser-Verilog" ["e"=1]
"ben-marshall/verilog-parser" -> "chipsalliance/Surelog"
"ben-marshall/verilog-parser" -> "ben-marshall/verilog-dot"
"ben-marshall/verilog-parser" -> "yellekelyk/PyVerilog"
"bl0x/learn-fpga-amaranth" -> "amaranth-farm/amlib"
"bl0x/learn-fpga-amaranth" -> "amaranth-lang/amaranth-soc"
"gmlarumbe/verilog-ext" -> "gmlarumbe/vhdl-ext"
"gmlarumbe/verilog-ext" -> "gmlarumbe/verilog-ts-mode"
"somhi/PCXT_DeMiSTify" -> "robinsonb5/DeMiSTify"
"sipeed/TangNano-20K-example" -> "sipeed/TangPrimer-20K-example"
"sipeed/TangNano-20K-example" -> "harbaum/MiSTeryNano"
"sipeed/TangNano-20K-example" -> "hi631/tang-nano-9K"
"sipeed/TangNano-20K-example" -> "nand2mario/nestang"
"sipeed/TangNano-20K-example" -> "zf3/psram-tang-nano-9k"
"m42uko/model-ghdl" -> "tmeissner/vhdl_verification"
"zf3/psram-tang-nano-9k" -> "hi631/tang-nano-9K"
"zf3/psram-tang-nano-9k" -> "calint/tang-nano-9k--riscv--cache-psram"
"jun-zeng/Tailor" -> "ljiahao/TeLL"
"jun-zeng/Tailor" -> "mimicji/FlowMatrix"
"jun-zeng/Tailor" -> "YuanchengJiang/recipe-benchmark"
"jun-zeng/Tailor" -> "melynx/peekaboo"
"jun-zeng/Tailor" -> "Icegrave0391/Palantir"
"jun-zeng/Tailor" -> "ecolab-nus/lisa"
"mimicji/FlowMatrix" -> "ljiahao/TeLL"
"mimicji/FlowMatrix" -> "YuanchengJiang/recipe-benchmark"
"mimicji/FlowMatrix" -> "melynx/peekaboo"
"mimicji/FlowMatrix" -> "Icegrave0391/Palantir"
"intel/rohd-cosim" -> "intel/rohd-vf"
"bpadalino/vhdl-format" -> "VHDL/Compliance-Tests"
"bpadalino/vhdl-format" -> "nobodywasishere/VHDLproc"
"gmlarumbe/vhdl-ext" -> "gmlarumbe/verilog-ext"
"gmlarumbe/vhdl-ext" -> "gmlarumbe/fpga"
"gmlarumbe/vhdl-ext" -> "embed-me/vunit-mode"
"samitbasu/rhdl" -> "samitbasu/rust-hdl"
"MiSTeX-devel/MiSTeX-hardware" -> "MiSTeX-devel/MiSTeX-ports"
"MiSTeX-devel/MiSTeX-hardware" -> "MiSTeX-devel/Main_MiSTeX"
"MiSTeX-devel/MiSTeX-hardware" -> "robinsonb5/DeMiSTify"
"MiSTeX-devel/MiSTeX-hardware" -> "ManuFerHi/Poseidon"
"ZipCPU/dblclockfft" -> "owocomm-0/fpga-fft"
"ZipCPU/dblclockfft" -> "hukenovs/intfftk"
"ZipCPU/dblclockfft" -> "ZipCPU/fftdemo"
"ZipCPU/dblclockfft" -> "benreynwar/fft-dit-fpga"
"ZipCPU/dblclockfft" -> "AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm"
"ZipCPU/dblclockfft" -> "mattvenn/fpga-sdft"
"ZipCPU/dblclockfft" -> "ZipCPU/dpll"
"nand2mario/usb_hid_host" -> "hi631/tang-nano-9K"
"nand2mario/usb_hid_host" -> "ulixxe/usb_cdc"
"nand2mario/usb_hid_host" -> "qubeck78/tangyRiscVSOC"
"sipeed/TangMega-138KPro-example" -> "sipeed/TangMega-138K-example"
"Juniper/open-register-design-tool" -> "SystemRDL/systemrdl-compiler"
"Juniper/open-register-design-tool" -> "zhajio1988/Open_RegModel"
"Juniper/open-register-design-tool" -> "SystemRDL/PeakRDL-uvm"
"Juniper/open-register-design-tool" -> "rggen/rggen"
"Juniper/open-register-design-tool" -> "SystemRDL/PeakRDL"
"Juniper/open-register-design-tool" -> "oddball/ipxact2systemverilog"
"Juniper/open-register-design-tool" -> "SystemRDL/PeakRDL-html"
"Juniper/open-register-design-tool" -> "olofk/ipyxact"
"Juniper/open-register-design-tool" -> "kactus2/kactus2dev"
"Juniper/open-register-design-tool" -> "svunit/svunit"
"Juniper/open-register-design-tool" -> "WilsonChen003/HDLGen"
"Juniper/open-register-design-tool" -> "seabeam/yuu_register_productor" ["e"=1]
"slaclab/surf" -> "slaclab/ruckus"
"slaclab/surf" -> "UVVM/UVVM"
"slaclab/surf" -> "kevinpt/vhdl-extras"
"slaclab/surf" -> "open-logic/open-logic"
"slaclab/surf" -> "VLSI-EDA/PoC"
"slaclab/surf" -> "OSVVM/OSVVM"
"slaclab/surf" -> "hdl-modules/hdl-modules"
"slaclab/surf" -> "jeremiah-c-leary/vhdl-style-guide"
"slaclab/surf" -> "fransschreuder/xpm_vhdl"
"slaclab/surf" -> "VUnit/vunit"
"slaclab/surf" -> "nickg/nvc"
"slaclab/surf" -> "paulscherrerinstitute/psi_fpga_all"
"slaclab/surf" -> "hdl/containers"
"slaclab/surf" -> "TerosTechnology/terosHDL"
"slaclab/surf" -> "Paebbels/pyVHDLParser"
"BigPig-Bro/Gowin" -> "BigPig-Bro/Cyclone-IV"
"MiSTeX-devel/Main_MiSTeX" -> "MiSTeX-devel/MiSTeX-ports"
"ryomuk/tangnano-5V" -> "ryomuk/TangNanoDCJ11MEM"
"vossstef/tang_nano_20k_c64" -> "harbaum/MiSTeryNano"
"vossstef/tang_nano_20k_c64" -> "harbaum/FPGA-Companion"
"vossstef/tang_nano_20k_c64" -> "harbaum/NanoMig"
"vossstef/tang_nano_20k_c64" -> "vossstef/A2600Nano"
"vossstef/tang_nano_20k_c64" -> "vossstef/VIC20Nano"
"harbaum/MiSTeryNano" -> "vossstef/tang_nano_20k_c64"
"harbaum/MiSTeryNano" -> "harbaum/NanoMig"
"harbaum/MiSTeryNano" -> "harbaum/FPGA-Companion"
"harbaum/MiSTeryNano" -> "nand2mario/nestang"
"harbaum/MiSTeryNano" -> "hi631/tang-nano-9K"
"harbaum/MiSTeryNano" -> "vossstef/A2600Nano"
"harbaum/MiSTeryNano" -> "nand2mario/snestang"
"harbaum/MiSTeryNano" -> "harbaum/Pacman-TangNano9k"
"harbaum/MiSTeryNano" -> "sipeed/TangNano-20K-example"
"harbaum/MiSTeryNano" -> "sporniket/kicad-conversions--atari-ste-motherboard--c300780-001" ["e"=1]
"harbaum/MiSTeryNano" -> "sidecartridge/atarist-sidecart-raspberry-pico" ["e"=1]
"ichi4096/vivado-on-silicon-mac" -> "trabucayre/openFPGALoader"
"ichi4096/vivado-on-silicon-mac" -> "ZipCPU/wb2axip" ["e"=1]
"ichi4096/vivado-on-silicon-mac" -> "YosysHQ/oss-cad-suite-build"
"mciepluc/apbi2c_cocotb_example" -> "schang412/cocotbext-spi"
"Nic30/hdlConvertor" -> "chipsalliance/Surelog"
"Nic30/hdlConvertor" -> "Paebbels/pyVHDLParser"
"Nic30/hdlConvertor" -> "Nic30/hwt"
"Nic30/hdlConvertor" -> "kevinpt/hdlparse"
"Nic30/hdlConvertor" -> "MikePopoloski/slang"
"Nic30/hdlConvertor" -> "dalance/sv-parser"
"Nic30/hdlConvertor" -> "suoto/hdl_checker"
"Nic30/hdlConvertor" -> "kevinpt/symbolator"
"Nic30/hdlConvertor" -> "tpoikela/uvm-python"
"Nic30/hdlConvertor" -> "chipsalliance/UHDM"
"Nic30/hdlConvertor" -> "olofk/edalize"
"Nic30/hdlConvertor" -> "zachjs/sv2v"
"Nic30/hdlConvertor" -> "PyHDI/Pyverilog"
"Nic30/hdlConvertor" -> "Nic30/hdlConvertorAst"
"Nic30/hdlConvertor" -> "dalance/svlint"
"MiSTeX-devel/MiSTeX-ports" -> "MiSTeX-devel/Main_MiSTeX"
"MiSTeX-devel/MiSTeX-ports" -> "MiSTeX-devel/MiSTeX-hardware"
"SanDisk-Open-Source/pyvcd" -> "wallento/wavedrompy"
"SanDisk-Open-Source/pyvcd" -> "yne/vcd"
"Paebbels/pyVHDLParser" -> "VHDL/pyVHDLModel"
"Paebbels/pyVHDLParser" -> "VHDL/news"
"Paebbels/pyVHDLParser" -> "nobodywasishere/VHDLproc"
"Kyp069/ep" -> "theexperimentgroup/Atlas-FPGA"
"mcmayer/iCE40" -> "nesl/ice40_examples"
"harbaum/Pacman-TangNano9k" -> "vossstef/VIC20Nano"
"fabianschuiki/moore" -> "fabianschuiki/llhd"
"fabianschuiki/moore" -> "fabianschuiki/llhd-sim"
"fabianschuiki/moore" -> "yupferris/kaze"
"fabianschuiki/moore" -> "dalance/sv-parser"
"slaclab/ruckus" -> "slaclab/surf"
"slaclab/ruckus" -> "slaclab/rogue"
"intel/rohd-hcl" -> "intel/rohd-vf"
"intel/rohd-hcl" -> "intel/rohd"
"intel/rohd-hcl" -> "intel/rohd-cosim"
"itsfrank/MinecraftHDL" -> "Redcrafter/verilog2factorio" ["e"=1]
"itsfrank/MinecraftHDL" -> "chipsalliance/sv-tests"
"itsfrank/MinecraftHDL" -> "YosysHQ/yosys"
"itsfrank/MinecraftHDL" -> "MCHPR/MCHPRS" ["e"=1]
"itsfrank/MinecraftHDL" -> "chipsalliance/verible"
"itsfrank/MinecraftHDL" -> "lnis-uofu/OpenFPGA"
"itsfrank/MinecraftHDL" -> "rsd-devel/rsd" ["e"=1]
"itsfrank/MinecraftHDL" -> "drom/awesome-hdl"
"itsfrank/MinecraftHDL" -> "laforest/FPGADesignElements"
"itsfrank/MinecraftHDL" -> "dalance/svlint"
"itsfrank/MinecraftHDL" -> "trabucayre/openFPGALoader"
"itsfrank/MinecraftHDL" -> "MikePopoloski/slang"
"itsfrank/MinecraftHDL" -> "YosysHQ/picorv32" ["e"=1]
"itsfrank/MinecraftHDL" -> "enjoy-digital/litex"
"itsfrank/MinecraftHDL" -> "YosysHQ/nextpnr"
"YosysHQ/yosys" -> "YosysHQ/nextpnr"
"YosysHQ/yosys" -> "steveicarus/iverilog"
"YosysHQ/yosys" -> "verilator/verilator"
"YosysHQ/yosys" -> "YosysHQ/picorv32" ["e"=1]
"YosysHQ/yosys" -> "YosysHQ/icestorm"
"YosysHQ/yosys" -> "berkeley-abc/abc" ["e"=1]
"YosysHQ/yosys" -> "The-OpenROAD-Project/OpenROAD" ["e"=1]
"YosysHQ/yosys" -> "verilog-to-routing/vtr-verilog-to-routing"
"YosysHQ/yosys" -> "chipsalliance/chisel" ["e"=1]
"YosysHQ/yosys" -> "enjoy-digital/litex"
"YosysHQ/yosys" -> "The-OpenROAD-Project/OpenLane" ["e"=1]
"YosysHQ/yosys" -> "chipsalliance/verible"
"YosysHQ/yosys" -> "YosysHQ/oss-cad-suite-build"
"YosysHQ/yosys" -> "google/skywater-pdk" ["e"=1]
"YosysHQ/yosys" -> "ghdl/ghdl"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/Entregas-Tutorial-Electronica-Digital-FPGAs"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "FPGAwars/icezum"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "PCBPrints/PCbPrints"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/3D-parts"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/open-fpga-verilog-tutorial"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/Cuadernos-tecnicos-FPGAs-libres"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "FPGAwars/workshops"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Resaj/cyclops-project"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/RISC-V-FPGA" ["e"=1]
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/videoblog"
"nturley/netlistsvg" -> "YosysHQ/nextpnr"
"nturley/netlistsvg" -> "Nic30/d3-hwschematic"
"nturley/netlistsvg" -> "kevinpt/symbolator"
"nturley/netlistsvg" -> "olofk/edalize"
"nturley/netlistsvg" -> "Nic30/hdlConvertor"
"nturley/netlistsvg" -> "YosysHQ/yosys"
"nturley/netlistsvg" -> "chipsalliance/Surelog"
"nturley/netlistsvg" -> "MikePopoloski/slang"
"nturley/netlistsvg" -> "zachjs/sv2v"
"nturley/netlistsvg" -> "gtkwave/gtkwave"
"nturley/netlistsvg" -> "ghdl/ghdl-yosys-plugin"
"nturley/netlistsvg" -> "dalance/svlint"
"nturley/netlistsvg" -> "YosysHQ/sby"
"nturley/netlistsvg" -> "OpenTimer/OpenTimer" ["e"=1]
"nturley/netlistsvg" -> "chipsalliance/synlig"
"gatecat/CSI2Rx" -> "VideoGPU/MIPI_CSI2_TX"
"gatecat/CSI2Rx" -> "circuitvalley/mipi_csi_receiver_FPGA"
"gatecat/CSI2Rx" -> "hamsternz/DisplayPort_Verilog"
"gatecat/CSI2Rx" -> "stevenbell/csirx"
"gatecat/CSI2Rx" -> "daveshah1/DSITx"
"gatecat/CSI2Rx" -> "twlostow/dsi-shield"
"gatecat/CSI2Rx" -> "bcattle/hardh264"
"gatecat/CSI2Rx" -> "Digilent/vivado-library" ["e"=1]
"gatecat/CSI2Rx" -> "circuitvalley/USB_C_Industrial_Camera_FPGA_USB3"
"gatecat/CSI2Rx" -> "hdl-util/hdmi"
"gatecat/CSI2Rx" -> "aquaxis/aq_mipi_csi2rx_ultrascaleplus"
"gatecat/CSI2Rx" -> "circuitvalley/mipi_dsi_bridge_fpga"
"gatecat/CSI2Rx" -> "hdl-util/mipi-csi-2"
"gatecat/CSI2Rx" -> "VLSI-EDA/PoC"
"gatecat/CSI2Rx" -> "enjoy-digital/daisho"
"siliconcompiler/logik" -> "FPGA-Research/FABulous"
"openasic-org/xk265" -> "openasic-org/xk264"
"openasic-org/xk265" -> "openasic-org/xkISP" ["e"=1]
"openasic-org/xk265" -> "bcattle/hardh264"
"openasic-org/xk265" -> "openasic-org/xkDLA"
"openasic-org/xk265" -> "WangXuan95/FPGA-MPEG2-encoder" ["e"=1]
"openasic-org/xk265" -> "Bearzeng/h.265_encoder"
"openasic-org/xk265" -> "tishi43/h265_decoder"
"openasic-org/xk265" -> "aiminickwong/H264"
"YosysHQ/sby" -> "YosysHQ/mcy"
"YosysHQ/sby" -> "SymbioticEDA/riscv-formal" ["e"=1]
"YosysHQ/sby" -> "MikePopoloski/slang"
"YosysHQ/sby" -> "YosysHQ/prjtrellis"
"YosysHQ/sby" -> "chipsalliance/UHDM"
"YosysHQ/sby" -> "YosysHQ/nextpnr"
"YosysHQ/sby" -> "chipsalliance/Surelog"
"YosysHQ/sby" -> "chipsalliance/synlig"
"YosysHQ/sby" -> "zachjs/sv2v"
"YosysHQ/sby" -> "YosysHQ/yosys"
"YosysHQ/sby" -> "YosysHQ/riscv-formal" ["e"=1]
"YosysHQ/sby" -> "diffblue/hw-cbmc" ["e"=1]
"YosysHQ/sby" -> "olofk/edalize"
"YosysHQ/sby" -> "chipsalliance/sv-tests"
"YosysHQ/sby" -> "dalance/sv-parser"
"hdl-modules/hdl-modules" -> "open-logic/open-logic"
"hdl-modules/hdl-modules" -> "hdl-registers/hdl-registers"
"hdl-modules/hdl-modules" -> "slaclab/surf"
"hdl-modules/hdl-modules" -> "tmeissner/psl_with_ghdl"
"hdl-modules/hdl-modules" -> "paulscherrerinstitute/psi_fpga_all"
"hdl-modules/hdl-modules" -> "OSVVM/OSVVM"
"hdl-modules/hdl-modules" -> "VLSI-EDA/PoC"
"hdl-modules/hdl-modules" -> "MJoergen/formal"
"hdl-modules/hdl-modules" -> "paulscherrerinstitute/psi_common"
"kactus2/kactus2dev" -> "olofk/ipyxact"
"kactus2/kactus2dev" -> "kactus2/ipxactexamplelib"
"kactus2/kactus2dev" -> "Juniper/open-register-design-tool"
"kactus2/kactus2dev" -> "Xilinx/libsystemctlm-soc" ["e"=1]
"nand2mario/snestang" -> "nand2mario/nestang"
"nand2mario/snestang" -> "nand2mario/gbatang"
"nand2mario/snestang" -> "vossstef/tang_nano_20k_c64"
"nand2mario/snestang" -> "harbaum/MiSTeryNano"
"nand2mario/snestang" -> "MiSTeX-devel/MiSTeX-hardware"
"nand2mario/snestang" -> "nand2mario/mdtang"
"nand2mario/snestang" -> "fjpolo/GBTang"
"nand2mario/snestang" -> "harbaum/NanoMig"
"nand2mario/snestang" -> "nand2mario/tangcore"
"nand2mario/snestang" -> "sipeed/TangNano-20K-example"
"ryomuk/TangNanoDCJ11MEM" -> "ryomuk/tangnano-5V"
"open-logic/open-logic" -> "hdl-modules/hdl-modules"
"open-logic/open-logic" -> "slaclab/surf"
"open-logic/open-logic" -> "VLSI-EDA/PoC"
"open-logic/open-logic" -> "UVVM/UVVM"
"open-logic/open-logic" -> "VUnit/vunit"
"open-logic/open-logic" -> "nickg/nvc"
"open-logic/open-logic" -> "OSVVM/OSVVM"
"open-logic/open-logic" -> "AngeloJacobo/UberDDR3" ["e"=1]
"open-logic/open-logic" -> "suisuisi/FPGA_Library" ["e"=1]
"open-logic/open-logic" -> "iic-jku/IIC-OSIC-TOOLS" ["e"=1]
"open-logic/open-logic" -> "olofk/fusesoc"
"open-logic/open-logic" -> "hdl-registers/hdl-registers"
"open-logic/open-logic" -> "olofk/edalize"
"open-logic/open-logic" -> "lnis-uofu/OpenFPGA"
"open-logic/open-logic" -> "paulscherrerinstitute/psi_fpga_all"
"greatscottgadgets/daisho" -> "enjoy-digital/daisho"
"greatscottgadgets/daisho" -> "avakar/usbcorev"
"greatscottgadgets/daisho" -> "enjoy-digital/usb3_pipe"
"rdaly525/coreir" -> "phanrahan/magma"
"rdaly525/coreir" -> "leonardt/fault"
"rdaly525/coreir" -> "cdonovick/peak"
"rdaly525/coreir" -> "cristian-mattarei/CoSA" ["e"=1]
"rdaly525/coreir" -> "Kuree/kratos"
"rdaly525/coreir" -> "StanfordAHA/garnet"
"themperek/cocotb-vivado" -> "schang412/cocotbext-spi"
"rellimmot/Sony-IMX219-Raspberry-Pi-V2-CMOS" -> "circuitvalley/mipi_csi_receiver_FPGA"
"rellimmot/Sony-IMX219-Raspberry-Pi-V2-CMOS" -> "Kevin-WSCU/96Boards-Camera"
"povik/yosys-slang" -> "chipsalliance/synlig"
"povik/yosys-slang" -> "pulp-platform/svase"
"PCBPrints/PCbPrints" -> "PCBPrints/Alhambra-button"
"PCBPrints/PCbPrints" -> "cavearr/icecrystal" ["e"=1]
"drom/awesome-hdl" -> "ben-marshall/awesome-open-hardware-verification"
"drom/awesome-hdl" -> "dalance/sv-parser"
"drom/awesome-hdl" -> "bespoke-silicon-group/basejump_stl"
"drom/awesome-hdl" -> "olofk/fusesoc"
"drom/awesome-hdl" -> "chipsalliance/verible"
"drom/awesome-hdl" -> "zachjs/sv2v"
"drom/awesome-hdl" -> "MikePopoloski/slang"
"drom/awesome-hdl" -> "aolofsson/awesome-opensource-hardware" ["e"=1]
"drom/awesome-hdl" -> "pymtl/pymtl3"
"drom/awesome-hdl" -> "olofk/edalize"
"drom/awesome-hdl" -> "SpinalHDL/SpinalHDL"
"drom/awesome-hdl" -> "aolofsson/oh" ["e"=1]
"drom/awesome-hdl" -> "rggen/rggen"
"drom/awesome-hdl" -> "pyuvm/pyuvm"
"drom/awesome-hdl" -> "B-Lang-org/bsc" ["e"=1]
"hukenovs/fp23fftk" -> "hukenovs/intfftk"
"kevinpt/symbolator" -> "kevinpt/hdlparse"
"kevinpt/symbolator" -> "kevinpt/vhdl-extras"
"kevinpt/symbolator" -> "TerosTechnology/terosHDL"
"kevinpt/symbolator" -> "jeremiah-c-leary/vhdl-style-guide"
"kevinpt/symbolator" -> "wavedrom/bitfield"
"kevinpt/symbolator" -> "OSVVM/OSVVM"
"kevinpt/symbolator" -> "Nic30/hdlConvertor"
"kevinpt/symbolator" -> "Paebbels/JSON-for-VHDL"
"pymtl/pymtl3" -> "cornell-brg/pymtl"
"pymtl/pymtl3" -> "phanrahan/magma"
"pymtl/pymtl3" -> "UCSBarchlab/PyRTL"
"pymtl/pymtl3" -> "bespoke-silicon-group/basejump_stl"
"pymtl/pymtl3" -> "mflowgen/mflowgen" ["e"=1]
"pymtl/pymtl3" -> "NVlabs/matchlib" ["e"=1]
"pymtl/pymtl3" -> "Nic30/hwt"
"pymtl/pymtl3" -> "zachjs/sv2v"
"pymtl/pymtl3" -> "drom/awesome-hdl"
"pymtl/pymtl3" -> "black-parrot/black-parrot" ["e"=1]
"pymtl/pymtl3" -> "PyHDI/Pyverilog"
"pymtl/pymtl3" -> "PrincetonUniversity/openpiton" ["e"=1]
"pymtl/pymtl3" -> "cornell-brg/pymtl3-net"
"pymtl/pymtl3" -> "pnnl/OpenCGRA"
"pymtl/pymtl3" -> "chipsalliance/firrtl" ["e"=1]
"veripool/verilog-mode" -> "veripool/verilog-perl"
"veripool/verilog-mode" -> "gmlarumbe/verilog-ext"
"veripool/verilog-mode" -> "vhda/verilog_systemverilog.vim"
"veripool/verilog-mode" -> "HonkW93/automatic-verilog"
"veripool/verilog-mode" -> "zhuzhzh/verilog_emacsauto.vim"
"veripool/verilog-mode" -> "dalance/svls"
"veripool/verilog-mode" -> "dalance/sv-parser"
"veripool/verilog-mode" -> "dalance/svlint"
"veripool/verilog-mode" -> "rggen/rggen"
"veripool/verilog-mode" -> "WilsonChen003/HDLGen"
"veripool/verilog-mode" -> "bytedance/ic_flow_platform"
"veripool/verilog-mode" -> "tpoikela/uvm-python"
"veripool/verilog-mode" -> "Xilinx/libsystemctlm-soc" ["e"=1]
"nand2mario/gbatang" -> "nand2mario/mdtang"
"MikePopoloski/slang" -> "chipsalliance/Surelog"
"MikePopoloski/slang" -> "dalance/sv-parser"
"MikePopoloski/slang" -> "chipsalliance/verible"
"MikePopoloski/slang" -> "chipsalliance/sv-tests"
"MikePopoloski/slang" -> "zachjs/sv2v"
"MikePopoloski/slang" -> "dalance/svlint"
"MikePopoloski/slang" -> "olofk/edalize"
"MikePopoloski/slang" -> "Nic30/hdlConvertor"
"MikePopoloski/slang" -> "chipsalliance/UHDM"
"MikePopoloski/slang" -> "dalance/svls"
"MikePopoloski/slang" -> "YosysHQ/sby"
"MikePopoloski/slang" -> "MikePopoloski/pyslang"
"MikePopoloski/slang" -> "chipsalliance/synlig"
"MikePopoloski/slang" -> "bespoke-silicon-group/basejump_stl"
"MikePopoloski/slang" -> "pyuvm/pyuvm"
"ghdl/ghdl-yosys-plugin" -> "gatecat/nextpnr-xilinx"
"ghdl/ghdl-yosys-plugin" -> "ghdl/ghdl-cosim"
"ghdl/ghdl-yosys-plugin" -> "tmeissner/psl_with_ghdl"
"ghdl/ghdl-yosys-plugin" -> "tmeissner/formal_hw_verification"
"ghdl/ghdl-yosys-plugin" -> "gtkwave/gtkwave"
"ghdl/ghdl-yosys-plugin" -> "ghdl/ghdl-language-server"
"ghdl/ghdl-yosys-plugin" -> "olofk/edalize"
"ghdl/ghdl-yosys-plugin" -> "forflo/yodl"
"ghdl/ghdl-yosys-plugin" -> "nickg/nvc"
"ghdl/ghdl-yosys-plugin" -> "hdl/containers"
"ghdl/ghdl-yosys-plugin" -> "YosysHQ/fpga-toolchain"
"ghdl/ghdl-yosys-plugin" -> "YosysHQ/nextpnr"
"ghdl/ghdl-yosys-plugin" -> "VHDL-LS/rust_hdl"
"ghdl/ghdl-yosys-plugin" -> "OSVVM/OSVVM"
"ghdl/ghdl-yosys-plugin" -> "antonblanchard/microwatt"
"bytedance/volclava" -> "bytedance/licenseMonitor"
"enjoy-digital/daisho" -> "enjoy-digital/usb3_pipe"
"harbaum/NanoMig" -> "harbaum/MiSTeryNano"
"harbaum/NanoMig" -> "vossstef/tang_nano_20k_c64"
"harbaum/NanoMig" -> "harbaum/FPGA-Companion"
"harbaum/NanoMig" -> "hi631/tang-nano-9K"
"harbaum/NanoMig" -> "borb/amigahid-pico"
"phanrahan/magma" -> "rdaly525/coreir"
"phanrahan/magma" -> "phanrahan/mantle"
"phanrahan/magma" -> "leonardt/fault"
"phanrahan/magma" -> "StanfordAHA/garnet"
"phanrahan/magma" -> "pymtl/pymtl3"
"phanrahan/magma" -> "Nic30/hwt"
"phanrahan/magma" -> "cornell-brg/pymtl"
"phanrahan/magma" -> "chipsalliance/firrtl" ["e"=1]
"phanrahan/magma" -> "StanfordAHA/aha"
"phanrahan/magma" -> "cucapra/dahlia"
"phanrahan/magma" -> "Kuree/kratos"
"phanrahan/magma" -> "sifive/chisel-circt" ["e"=1]
"phanrahan/magma" -> "cdonovick/peak"
"phanrahan/magma" -> "sifive/duh"
"phanrahan/magma" -> "fabianschuiki/llhd"
"daveshah1/DSITx" -> "skatanik/dsi_controller"
"daveshah1/DSITx" -> "circuitvalley/mipi_dsi_bridge_fpga"
"daveshah1/DSITx" -> "daveshah1/openMixR"
"phanrahan/loam" -> "phanrahan/mantle"
"phanrahan/mantle" -> "phanrahan/loam"
"phanrahan/mantle" -> "leonardt/fault"
"phanrahan/mantle" -> "leonardt/pycoreir"
"RHSResearchLLC/PicoEVB" -> "RHSResearchLLC/NiteFury-and-LiteFury"
"RHSResearchLLC/PicoEVB" -> "Elphel/x393"
"RHSResearchLLC/PicoEVB" -> "NVIDIA/jetson-rdma-picoevb"
"tinyfpga/TinyFPGA-A-Series" -> "tinyfpga/TinyFPGA-B-Series"
"tinyfpga/TinyFPGA-A-Series" -> "tinyfpga/TinyFPGA-A-Programmer"
"avakar/usbcorev" -> "enjoy-digital/usb3_pipe"
"avakar/usbcorev" -> "greatscottgadgets/daisho"
"avakar/usbcorev" -> "ultraembedded/core_usb_cdc"
"avakar/usbcorev" -> "no2fpga/no2usb"
"avakar/usbcorev" -> "ultraembedded/core_usb_host"
"avakar/usbcorev" -> "ultraembedded/cores" ["e"=1]
"avakar/usbcorev" -> "pbing/USB"
"avakar/usbcorev" -> "davidthings/tinyfpga_bx_usbserial"
"avakar/usbcorev" -> "www-asics-ws/usb2_dev"
"avakar/usbcorev" -> "WangXuan95/FPGA-USB-Device" ["e"=1]
"avakar/usbcorev" -> "hamsternz/DisplayPort_Verilog"
"jeremiah-c-leary/vhdl-style-guide" -> "tmeissner/psl_with_ghdl"
"jeremiah-c-leary/vhdl-style-guide" -> "VHDL-LS/rust_hdl"
"jeremiah-c-leary/vhdl-style-guide" -> "hdl/containers"
"jeremiah-c-leary/vhdl-style-guide" -> "kevinpt/vhdl-extras"
"jeremiah-c-leary/vhdl-style-guide" -> "kevinpt/symbolator"
"jeremiah-c-leary/vhdl-style-guide" -> "slaclab/surf"
"jeremiah-c-leary/vhdl-style-guide" -> "suoto/hdl_checker"
"jeremiah-c-leary/vhdl-style-guide" -> "VUnit/vunit"
"jeremiah-c-leary/vhdl-style-guide" -> "OSVVM/OSVVM"
"jeremiah-c-leary/vhdl-style-guide" -> "nickg/nvc"
"jeremiah-c-leary/vhdl-style-guide" -> "TerosTechnology/terosHDL"
"jeremiah-c-leary/vhdl-style-guide" -> "Paebbels/pyVHDLParser"
"jeremiah-c-leary/vhdl-style-guide" -> "themperek/cocotb-test"
"jeremiah-c-leary/vhdl-style-guide" -> "UVVM/UVVM"
"jeremiah-c-leary/vhdl-style-guide" -> "VHDL/news"
"Obijuan/3D-parts" -> "Obijuan/Miniskybot"
"nanamake/r22sdf" -> "AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm"
"nanamake/r22sdf" -> "VenciFreeman/FFT_ChipDesign"
"nanamake/r22sdf" -> "Jefferson-Lopes/FFT"
"VideoGPU/MIPI_CSI2_TX" -> "VideoGPU/FMC_MIPI"
"VideoGPU/MIPI_CSI2_TX" -> "hellgate202/csi2_rx"
"VideoGPU/MIPI_CSI2_TX" -> "circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX"
"fpganinja/taxi" -> "UofT-HPRC/Tbps_CRC"
"fpganinja/taxi" -> "alexforencich/cocotbext-eth"
"fpganinja/taxi" -> "alexforencich/cocotbext-axi"
"fpganinja/taxi" -> "AngeloJacobo/UberDDR3" ["e"=1]
"tinyfpga/TinyFPGA-B-Series" -> "tinyfpga/TinyFPGA-A-Series"
"tinyfpga/TinyFPGA-B-Series" -> "tinyfpga/TinyFPGA-Programmer-Application"
"tinyfpga/TinyFPGA-B-Series" -> "tinyfpga/TinyFPGA-BX"
"tinyfpga/TinyFPGA-B-Series" -> "tinyfpga/TinyFPGA-Bootloader"
"tinyfpga/TinyFPGA-B-Series" -> "tinyfpga/TinyFPGA-Computer-Project-Board"
"fossi-foundation/wishbone" -> "VHDL/news"
"fossi-foundation/wishbone" -> "nobodywasishere/VHDLproc"
"Resaj/cyclops-project" -> "abierto-cc/escornabot"
"Resaj/cyclops-project" -> "pablorubma/escornabot-DIY"
"kevinpt/hdlparse" -> "kevinpt/symbolator"
"steveicarus/iverilog" ["l"="32.879,-3.662"]
"verilator/verilator" ["l"="32.845,-3.656"]
"YosysHQ/yosys" ["l"="32.874,-3.721"]
"gtkwave/gtkwave" ["l"="32.93,-3.655"]
"cocotb/cocotb" ["l"="32.888,-3.635"]
"chipsalliance/verible" ["l"="32.913,-3.625"]
"ghdl/ghdl" ["l"="32.947,-3.675"]
"YosysHQ/picorv32" ["l"="31.856,-3.819"]
"chipsalliance/chisel" ["l"="31.824,-3.917"]
"MikePopoloski/slang" ["l"="32.935,-3.605"]
"verilog-to-routing/vtr-verilog-to-routing" ["l"="32.915,-3.723"]
"YosysHQ/nextpnr" ["l"="32.896,-3.778"]
"chipsalliance/rocket-chip" ["l"="31.814,-3.883"]
"olofk/fusesoc" ["l"="32.897,-3.71"]
"wavedrom/wavedrom" ["l"="32.845,-3.621"]
"alexforencich/verilog-ethernet" ["l"="32.762,-2.691"]
"olofk/edalize" ["l"="32.923,-3.679"]
"olofk/serv" ["l"="31.836,-3.751"]
"enjoy-digital/litex" ["l"="32.833,-3.764"]
"lowRISC/ibex" ["l"="31.812,-3.799"]
"m-labs/migen" ["l"="32.881,-3.798"]
"amaranth-lang/amaranth" ["l"="32.867,-3.779"]
"VUnit/vunit" ["l"="32.974,-3.658"]
"pulp-platform/axi" ["l"="32.794,-2.622"]
"aolofsson/oh" ["l"="32.787,-2.644"]
"trabucayre/openFPGALoader" ["l"="32.849,-3.791"]
"VLSI-EDA/PoC" ["l"="32.965,-3.689"]
"ben-marshall/awesome-open-hardware-verification" ["l"="32.928,-3.587"]
"riscv-boom/riscv-boom" ["l"="31.794,-3.871"]
"ucb-bar/chipyard" ["l"="31.795,-3.901"]
"openhwgroup/cva6" ["l"="31.828,-3.832"]
"llvm/circt" ["l"="31.812,-3.85"]
"SpinalHDL/SpinalHDL" ["l"="32.825,-3.682"]
"cornell-brg/pymtl3-net" ["l"="32.786,-3.477"]
"pnnl/arena" ["l"="32.747,-3.43"]
"pulp-platform/bender" ["l"="32.932,-3.567"]
"chipsalliance/synlig" ["l"="32.966,-3.61"]
"chipsalliance/UHDM" ["l"="32.959,-3.618"]
"pulp-platform/morty" ["l"="32.957,-3.489"]
"pulp-platform/FlooNoC" ["l"="31.607,-3.714"]
"dalance/sv-parser" ["l"="32.951,-3.57"]
"fabianschuiki/llhd" ["l"="32.887,-3.494"]
"pulp-platform/common_cells" ["l"="31.746,-3.764"]
"dalance/svlint" ["l"="32.969,-3.583"]
"chipsalliance/Surelog" ["l"="32.948,-3.598"]
"pulp-platform/mempool" ["l"="31.671,-3.696"]
"pulp-platform/iDMA" ["l"="31.63,-3.678"]
"fabianschuiki/moore" ["l"="32.908,-3.474"]
"PrincetonUniversity/prga" ["l"="32.959,-3.801"]
"FPGA-Research/FABulous" ["l"="33.017,-3.823"]
"lnis-uofu/SOFA" ["l"="32.992,-3.795"]
"haojunliu/OpenFPGA" ["l"="33.009,-3.843"]
"wavedrom/wavedrom.github.io" ["l"="32.86,-3.591"]
"vhda/verilog_systemverilog.vim" ["l"="33.022,-3.557"]
"alexforencich/verilog-axi" ["l"="32.774,-2.661"]
"chipsalliance/Cores-VeeR-EH1" ["l"="31.776,-3.772"]
"wavedrom/bitfield" ["l"="32.944,-3.552"]
"syntacore/scr1" ["l"="31.801,-3.748"]
"openhwgroup/cv32e40p" ["l"="31.77,-3.791"]
"litex-hub/litex-boards" ["l"="32.803,-3.843"]
"litex-hub/linux-on-litex-vexriscv" ["l"="32.842,-3.822"]
"litex-hub/fpga_101" ["l"="32.811,-3.86"]
"timvideos/litex-buildenv" ["l"="32.786,-3.87"]
"q3k/chubby75" ["l"="32.802,-3.892"]
"wuxx/Colorlight-FPGA-Projects" ["l"="32.803,-3.922"]
"enjoy-digital/litedram" ["l"="32.794,-3.813"]
"YosysHQ/prjtrellis" ["l"="32.869,-3.854"]
"nand2mario/nestang" ["l"="32.665,-4.01"]
"enjoy-digital/litepcie" ["l"="32.713,-2.657"]
"gatecat/nextpnr-xilinx" ["l"="32.917,-3.775"]
"JulianKemmerer/PipelineC" ["l"="32.847,-3.726"]
"ZipCPU/dspfilters" ["l"="33.273,-4.004"]
"ZipCPU/interpolation" ["l"="33.298,-4.023"]
"ahmedshahein/DSP-RTL-Lib" ["l"="33.325,-4.034"]
"alexforencich/verilog-dsp" ["l"="32.802,-2.771"]
"ZipCPU/dblclockfft" ["l"="33.181,-3.946"]
"im-tomu/foboot" ["l"="56.326,3.866"]
"icebreaker-fpga/icebreaker-litex-examples" ["l"="32.781,-3.901"]
"enjoy-digital/usb3_pipe" ["l"="32.72,-3.86"]
"im-tomu/valentyusb" ["l"="32.751,-3.926"]
"fusesoc/blinky" ["l"="32.711,-3.902"]
"icebreaker-fpga/icebreaker" ["l"="32.877,-3.929"]
"smunaut/ice40-playground" ["l"="32.808,-3.945"]
"icebreaker-fpga/icebreaker-verilog-examples" ["l"="32.859,-3.983"]
"orangecrab-fpga/orangecrab-hardware" ["l"="32.833,-3.921"]
"YosysHQ/icestorm" ["l"="32.887,-3.844"]
"esden/WTFpga" ["l"="32.876,-3.984"]
"emard/ulx3s" ["l"="32.823,-3.952"]
"tinyfpga/TinyFPGA-BX" ["l"="32.876,-4.006"]
"icebreaker-fpga/icebreaker-workshop" ["l"="32.913,-3.977"]
"tinyfpga/TinyFPGA-Bootloader" ["l"="32.849,-3.948"]
"FPGAwars/icestudio" ["l"="32.91,-3.859"]
"icebreaker-fpga/icebreaker-pmod" ["l"="32.893,-3.977"]
"FPGAwars/apio" ["l"="32.89,-3.895"]
"wuxx/icesugar" ["l"="32.847,-3.909"]
"GlasgowEmbedded/glasgow" ["l"="32.862,-3.834"]
"m-labs/nmigen" ["l"="32.896,-3.818"]
"greatscottgadgets/luna" ["l"="32.832,-3.847"]
"azonenberg/pcb-checklist" ["l"="-18.974,-41.669"]
"f4pga/prjxray" ["l"="32.91,-3.792"]
"blackmagic-debug/blackmagic" ["l"="-17.715,-43.095"]
"YosysHQ/sby" ["l"="32.914,-3.693"]
"gatecat/prjoxide" ["l"="32.88,-3.875"]
"f4pga/f4pga-arch-defs" ["l"="32.941,-3.782"]
"ECP5-PCIe/ECP5-PCIe" ["l"="32.828,-3.885"]
"YosysHQ/fpga-toolchain" ["l"="32.863,-3.803"]
"YosysHQ/apicula" ["l"="32.839,-3.864"]
"whitequark/Yumewatari" ["l"="32.85,-3.887"]
"grahamedgecombe/icicle" ["l"="32.799,-3.963"]
"lucysrausch/pcbtc" ["l"="32.812,-4.109"]
"gregdavill/advent-calendar-of-circuits-2020" ["l"="32.811,-4.003"]
"RobertBaruch/nmigen-tutorial" ["l"="32.869,-3.901"]
"minerva-cpu/minerva" ["l"="32.914,-3.891"]
"m-labs/misoc" ["l"="32.957,-3.846"]
"lambdaconcept/lambdasoc" ["l"="32.904,-3.922"]
"kbob/nmigen-examples" ["l"="32.914,-3.931"]
"tinyfpga/TinyUSB" ["l"="32.707,-3.943"]
"SpinalHDL/VexRiscv" ["l"="31.88,-3.821"]
"SpinalHDL/NaxRiscv" ["l"="31.73,-3.695"]
"SpinalHDL/SaxonSoc" ["l"="32.093,-2.548"]
"litex-hub/linux-on-litex-rocket" ["l"="32.934,-3.868"]
"butterstick-fpga/butterstick-hardware" ["l"="32.857,-3.933"]
"orangecrab-fpga/orangecrab-examples" ["l"="32.876,-3.963"]
"davidthings/tinyfpga_bx_usbserial" ["l"="32.785,-3.982"]
"kelu124/awesome-latticeFPGAs" ["l"="32.805,-3.986"]
"joshajohnson/ecp5-mini" ["l"="32.815,-3.966"]
"gregdavill/foboot" ["l"="32.857,-3.967"]
"osresearch/up5k" ["l"="32.751,-3.996"]
"gtjennings1/HyperBUS" ["l"="32.829,-4.042"]
"tomverbeure/upduino" ["l"="32.769,-4.003"]
"mystorm-org/BlackIce-II" ["l"="32.769,-4.025"]
"damdoy/ice40_ultraplus_examples" ["l"="32.836,-3.969"]
"zephray/VerilogBoy" ["l"="32.574,-3.955"]
"seldridge/verilog" ["l"="32.812,-2.642"]
"brianbennett/fpga_nes" ["l"="32.455,-3.996"]
"geky/gb" ["l"="32.496,-3.972"]
"trun/fpgaboy" ["l"="32.528,-3.955"]
"projf/projf-explore" ["l"="32.788,-3.786"]
"tomverbeure/panologic-g2" ["l"="32.504,-3.999"]
"zephray/NekoCart-GB" ["l"="-13.118,4.103"]
"tomverbeure/panologic" ["l"="32.521,-3.98"]
"twj42/PanoLogicG2_ReverseEngineering" ["l"="32.533,-3.994"]
"hdl-util/hdmi" ["l"="32.716,-3.768"]
"RobertPeip/VHDLBoy" ["l"="32.547,-3.972"]
"skiphansen/pano_progfpga" ["l"="32.521,-4.007"]
"jmahler/mips-cpu" ["l"="32.799,-2.567"]
"nand2mario/snestang" ["l"="32.621,-4.041"]
"zachjs/sv2v" ["l"="32.93,-3.621"]
"chipsalliance/sv-tests" ["l"="32.947,-3.612"]
"bespoke-silicon-group/basejump_stl" ["l"="32.907,-3.588"]
"VLSIDA/OpenRAM" ["l"="32.808,-4.559"]
"black-parrot/black-parrot" ["l"="31.766,-3.754"]
"Nic30/hdlConvertor" ["l"="32.966,-3.594"]
"pyuvm/pyuvm" ["l"="32.966,-3.559"]
"tpoikela/uvm-python" ["l"="32.979,-3.566"]
"YosysHQ/arachne-pnr" ["l"="32.921,-3.829"]
"YosysHQ/oss-cad-suite-build" ["l"="32.871,-3.752"]
"nturley/netlistsvg" ["l"="32.945,-3.642"]
"PyHDI/Pyverilog" ["l"="32.911,-3.566"]
"PyHDI/veriloggen" ["l"="32.917,-3.494"]
"pymtl/pymtl3" ["l"="32.863,-3.533"]
"myhdl/myhdl" ["l"="32.906,-3.659"]
"veripool/verilog-perl" ["l"="33.04,-3.523"]
"ben-marshall/verilog-parser" ["l"="32.945,-3.511"]
"lnis-uofu/OpenFPGA" ["l"="32.92,-3.748"]
"The-OpenROAD-Project/OpenLane" ["l"="32.829,-4.559"]
"os-fpga/open-source-fpga-resource" ["l"="32.94,-3.728"]
"siliconcompiler/siliconcompiler" ["l"="32.799,-4.585"]
"wallento/wavedrompy" ["l"="32.988,-3.158"]
"fvutils/pyucis" ["l"="32.976,-3.28"]
"fvutils/pyhdl-if" ["l"="32.982,-3.131"]
"Toroid-io/vcd2wavedrom" ["l"="33.015,-3.114"]
"jdocampom/JPEG-Decoder" ["l"="32.568,-3.658"]
"freecores/jpegencode" ["l"="32.551,-3.655"]
"bespoke-silicon-group/bsg_manycore" ["l"="31.733,-3.716"]
"PrincetonUniversity/openpiton" ["l"="31.767,-3.811"]
"drom/awesome-hdl" ["l"="32.888,-3.608"]
"TerosTechnology/terosHDL" ["l"="33.039,-3.658"]
"kevinpt/symbolator" ["l"="33.009,-3.621"]
"VHDL/news" ["l"="33.07,-3.663"]
"OSVVM/OSVVM" ["l"="33.015,-3.677"]
"ghdl/ghdl-cosim" ["l"="33.04,-3.693"]
"jeremiah-c-leary/vhdl-style-guide" ["l"="33.022,-3.651"]
"Paebbels/pyVHDLParser" ["l"="33.042,-3.636"]
"umarcor/osvb" ["l"="33.094,-3.658"]
"Paebbels/JSON-for-VHDL" ["l"="33.06,-3.669"]
"hdl/containers" ["l"="33.043,-3.673"]
"hukenovs/intfftk" ["l"="33.22,-3.942"]
"hukenovs/fp23fftk" ["l"="33.247,-3.943"]
"owocomm-0/fpga-fft" ["l"="33.227,-3.958"]
"MPSLab-ASU/ccf" ["l"="32.714,-3.403"]
"MPSLab-ASU/DiRAC" ["l"="30.968,-2.783"]
"pku-dasys/pillars" ["l"="32.725,-3.397"]
"MPSLab-ASU/dMazeRunner" ["l"="30.951,-2.787"]
"pnnl/OpenCGRA" ["l"="32.738,-3.406"]
"PolyArch/dsa-framework" ["l"="32.696,-3.397"]
"ecolab-nus/lisa" ["l"="32.708,-3.363"]
"tancheng/CGRA-Flow" ["l"="32.741,-3.387"]
"tancheng/CGRA-Mapper" ["l"="32.724,-3.386"]
"StanfordAHA/garnet" ["l"="32.771,-3.417"]
"StanfordAHA/aha" ["l"="32.788,-3.436"]
"StanfordAHA/Halide-to-Hardware" ["l"="32.764,-3.359"]
"StanfordAHA/CGRAGenerator" ["l"="32.768,-3.387"]
"tancheng/mlir-cgra" ["l"="32.733,-3.375"]
"phanrahan/magma" ["l"="32.842,-3.467"]
"VHDL-LS/rust_hdl" ["l"="33.006,-3.645"]
"VHDL-LS/rust_hdl_vscode" ["l"="33.064,-3.629"]
"suoto/hdl_checker" ["l"="33.044,-3.622"]
"nickg/nvc" ["l"="32.991,-3.679"]
"UVVM/UVVM" ["l"="32.999,-3.662"]
"ghdl/ghdl-language-server" ["l"="33.052,-3.682"]
"ghdl/ghdl-yosys-plugin" ["l"="32.966,-3.717"]
"kevinpt/vhdl-extras" ["l"="33.02,-3.665"]
"TerosTechnology/vscode-terosHDL" ["l"="32.978,-3.629"]
"dalance/svls" ["l"="32.986,-3.586"]
"tmeissner/psl_with_ghdl" ["l"="33.053,-3.696"]
"RHSResearchLLC/NiteFury-and-LiteFury" ["l"="32.713,-3.819"]
"RHSResearchLLC/PicoEVB" ["l"="32.632,-3.795"]
"SMB784/SQRL_quickstart" ["l"="32.646,-3.836"]
"gatecat/TrellisBoard" ["l"="32.778,-3.946"]
"NVIDIA/jetson-rdma-picoevb" ["l"="32.659,-3.803"]
"slaclab/surf" ["l"="33.01,-3.699"]
"enjoy-digital/litex-acorn-baseboard" ["l"="32.676,-3.829"]
"projf/display_controller" ["l"="32.684,-3.802"]
"cliffordwolf/SimpleVOut" ["l"="32.7,-3.861"]
"hamsternz/DisplayPort_Verilog" ["l"="32.676,-3.743"]
"splinedrive/my_hdmi_device" ["l"="32.724,-3.883"]
"emsec/hal" ["l"="33.025,-3.629"]
"osresearch/spispy" ["l"="-40.412,-34.078"]
"OpenTimer/OpenTimer" ["l"="32.997,-5.589"]
"fraktalcyber/lfi-rig" ["l"="33.112,-3.619"]
"berkeley-abc/abc" ["l"="33.043,-5.634"]
"calyxir/calyx" ["l"="32.871,-3.471"]
"cucapra/dahlia" ["l"="32.862,-3.448"]
"cucapra/filament" ["l"="32.886,-3.448"]
"cornell-zhang/heterocl" ["l"="31.679,-2.606"]
"mit-plv/koika" ["l"="-22.153,-19.219"]
"cucapra/pollen" ["l"="32.859,-3.428"]
"cornell-zhang/allo" ["l"="31.695,-2.561"]
"stanford-ppl/spatial" ["l"="31.785,-2.885"]
"UIUC-ChenLab/scalehls" ["l"="31.665,-2.547"]
"circt-hls/circt-hls" ["l"="31.626,-2.497"]
"Xilinx/RapidWright" ["l"="32.9,-3.744"]
"zslwyuan/AMF-Placer" ["l"="33.002,-5.543"]
"rachelselinar/DREAMPlaceFPGA" ["l"="33.002,-5.514"]
"UCLA-VAST/AutoBridge" ["l"="31.641,-2.565"]
"cuhk-eda/ripple-fpga" ["l"="32.973,-5.52"]
"UCLA-VAST/RapidStream" ["l"="31.619,-2.554"]
"cornell-zhang/rosetta" ["l"="31.645,-2.612"]
"Xilinx/HLS" ["l"="31.662,-2.598"]
"Xilinx/SDAccel_Examples" ["l"="31.656,-2.697"]
"lana555/dynamatic" ["l"="31.602,-2.503"]
"chipsalliance/firrtl" ["l"="31.759,-3.918"]
"hamsternz/FPGA_DisplayPort" ["l"="32.673,-3.702"]
"Parretto/DisplayPort" ["l"="32.648,-3.703"]
"hamsternz/Artix-7-HDMI-processing" ["l"="32.691,-3.706"]
"gatecat/CSI2Rx" ["l"="32.618,-3.727"]
"eirikpre/VSCode-SystemVerilog" ["l"="33.002,-3.559"]
"mshr-h/vscode-verilog-hdl-support" ["l"="32.993,-3.601"]
"HonkW93/automatic-verilog" ["l"="33.095,-3.505"]
"veripool/verilog-mode" ["l"="33.06,-3.526"]
"nachumk/systemverilog.vim" ["l"="33.11,-3.54"]
"WeiChungWu/vim-SystemVerilog" ["l"="33.093,-3.547"]
"chipsalliance/riscv-dv" ["l"="31.749,-3.811"]
"thomasrussellmurphy/istyle-verilog-formatter" ["l"="33.037,-3.57"]
"antoinemadec/vim-verilog-instance" ["l"="33.083,-3.535"]
"tmeissner/formal_hw_verification" ["l"="33.07,-3.69"]
"lawrie/tiny_usb_examples" ["l"="32.812,-4.037"]
"ulixxe/usb_cdc" ["l"="32.71,-3.979"]
"sylefeb/Silice" ["l"="32.813,-3.772"]
"suarezvictor/CflexHDL" ["l"="32.102,-3.794"]
"google/xls" ["l"="32.934,-3.7"]
"laforest/FPGADesignElements" ["l"="32.798,-3.758"]
"lucysrausch/colorlight-led-cube" ["l"="32.724,-3.925"]
"kholia/Colorlight-5A-75B" ["l"="32.745,-3.897"]
"enjoy-digital/colorlite" ["l"="32.762,-3.911"]
"xjtuecho/EBAZ4205" ["l"="53.83,4.47"]
"Peter-van-Tol/LiteX-CNC" ["l"="-18.428,-45.74"]
"dirtyjtag/DirtyJTAG" ["l"="-19.65,-42.765"]
"kazkojima/colorlight-i5-tips" ["l"="32.782,-3.969"]
"smunaut/doom_riscv" ["l"="32.758,-3.955"]
"no2fpga/no2usb" ["l"="32.725,-3.955"]
"smunaut/iCE40linux" ["l"="32.765,-3.936"]
"no2fpga/no2bootloader" ["l"="32.768,-3.982"]
"dan-rodrigues/icestation-32" ["l"="32.696,-3.843"]
"smunaut/iua" ["l"="32.836,-3.991"]
"arturo182/awesome-pmod" ["l"="32.785,-4.065"]
"securelyfitz/WTFpga" ["l"="32.904,-4.027"]
"rggen/rggen" ["l"="32.964,-3.535"]
"SystemRDL/PeakRDL" ["l"="32.992,-3.465"]
"Juniper/open-register-design-tool" ["l"="33.029,-3.462"]
"taichi-ishitani/tvip-axi" ["l"="32.882,-2.544"]
"veryl-lang/veryl" ["l"="32.978,-3.542"]
"esynr3z/corsair" ["l"="32.969,-3.496"]
"aiminickwong/H264" ["l"="32.448,-3.646"]
"tishi43/h265_decoder" ["l"="32.421,-3.631"]
"SystemRDL/systemrdl-compiler" ["l"="33.008,-3.467"]
"SystemRDL/PeakRDL-html" ["l"="33.013,-3.441"]
"SystemRDL/PeakRDL-regblock" ["l"="32.998,-3.428"]
"SystemRDL/PeakRDL-ipxact" ["l"="33.012,-3.428"]
"zhajio1988/YASA" ["l"="33.077,-3.404"]
"SystemRDL/PeakRDL-uvm" ["l"="33.034,-3.44"]
"intel/systemc-compiler" ["l"="31.442,-3.645"]
"olofk/ipyxact" ["l"="33.029,-3.427"]
"kactus2/kactus2dev" ["l"="33.039,-3.409"]
"icebreaker-fpga/WTFpga" ["l"="32.932,-4"]
"im-tomu/fomu-toolchain" ["l"="56.307,3.856"]
"ryuz/BinaryBrain" ["l"="33.043,-3.219"]
"ryuz/jelly" ["l"="33.061,-3.186"]
"nlsynth/karuta" ["l"="32.999,-3.281"]
"hdl/awesome" ["l"="25.715,-26.591"]
"lowRISC/style-guides" ["l"="32.925,-3.549"]
"openhwgroup/cvw" ["l"="31.716,-3.705"]
"zhajio1988/Open_RegModel" ["l"="33.088,-3.427"]
"zhajio1988/YasaUvk" ["l"="33.1,-3.378"]
"seabeam/yuu_register_productor" ["l"="32.933,-2.448"]
"devbisme/myhdl-resources" ["l"="33.193,-3.735"]
"cfelton/rhea" ["l"="33.127,-3.724"]
"hgomersall/Veriutils" ["l"="33.226,-3.733"]
"devbisme/myhdlpeek" ["l"="33.237,-3.75"]
"chipsalliance/f4pga" ["l"="32.947,-3.748"]
"ATaylorCEngFIET/Hackster" ["l"="32.453,-3.709"]
"VideoGPU/MIPI_CSI2_TX" ["l"="32.528,-3.714"]
"tinyfpga/TinyFPGA-B-Series" ["l"="32.911,-4.001"]
"ultraembedded/core_usb_host" ["l"="32.611,-3.921"]
"ultraembedded/core_ulpi_wrapper" ["l"="32.581,-3.922"]
"strigeus/fpganes" ["l"="32.409,-4.02"]
"strfry/nesfpga" ["l"="32.375,-4.027"]
"Feuerwerk/fpgaNES" ["l"="32.388,-4.042"]
"enjoy-digital/liteeth" ["l"="32.769,-3.801"]
"chipsalliance/f4pga-examples" ["l"="32.982,-3.767"]
"chipsalliance/fpga-tool-perf" ["l"="32.978,-3.788"]
"f4pga/prjuray" ["l"="32.972,-3.82"]
"pablorubma/escornabot-DIY" ["l"="33.02,-4.075"]
"abierto-cc/escornabot" ["l"="33.008,-4.064"]
"cornell-brg/pymtl" ["l"="32.85,-3.501"]
"UCSBarchlab/PyRTL" ["l"="32.881,-3.526"]
"Nic30/hwt" ["l"="32.9,-3.537"]
"NVlabs/matchlib" ["l"="31.482,-3.654"]
"UCSBarchlab/OpenTPU" ["l"="31.938,-2.787"]
"UCSBarchlab/Charm" ["l"="32.83,-3.502"]
"ucb-bar/midas" ["l"="31.634,-4.055"]
"ucb-bar/hammer" ["l"="31.74,-3.999"]
"ucsc-vama/essent" ["l"="31.637,-4.011"]
"fvutils/pyvsc" ["l"="32.989,-3.498"]
"Kuree/kratos" ["l"="32.839,-3.424"]
"Kuree/hgdb" ["l"="32.873,-3.421"]
"vivekmalneedi/veridian" ["l"="33,-3.574"]
"sgherbst/svinst" ["l"="32.983,-3.481"]
"xesscorp/VHDL_Lib" ["l"="33.06,-3.649"]
"silverjam/VHDL" ["l"="33.148,-3.618"]
"BG2BKK/img_process_vhdl" ["l"="33.134,-3.644"]
"nesl/ice40_examples" ["l"="32.829,-4.066"]
"wuxx/icesugar-nano" ["l"="32.866,-3.948"]
"vmware-archive/cascade" ["l"="32.886,-3.574"]
"rdaly525/coreir" ["l"="32.825,-3.457"]
"lastweek/fpga_readings" ["l"="31.663,-2.669"]
"openpower-cores/a2i" ["l"="33.02,-3.74"]
"B-Lang-org/bsc" ["l"="31.778,-3.668"]
"liyanqing1987/libertyParser" ["l"="33.249,-3.424"]
"liyanqing1987/libView" ["l"="33.224,-3.443"]
"vegaluisjose/reticle" ["l"="32.852,-3.361"]
"David-Durst/aetherling" ["l"="32.849,-3.409"]
"ymherklotz/vericert" ["l"="31.554,-2.455"]
"mciepluc/cocotb-coverage" ["l"="33.025,-3.512"]
"themperek/cocotb-test" ["l"="33.022,-3.536"]
"hellgate202/csi2_rx" ["l"="32.517,-3.728"]
"blue-oil/blueoil" ["l"="33.008,-3.222"]
"HirokiNakahara/GUINNESS" ["l"="31.685,-2.752"]
"skiphansen/panog2_linux" ["l"="32.494,-4.017"]
"skiphansen/pano_z80" ["l"="32.465,-4.034"]
"idea-fasoc/OpenFASOC" ["l"="32.877,-4.599"]
"hdl/conda-eda" ["l"="32.938,-4.719"]
"karakozov/gpudma" ["l"="1.932,14.514"]
"Mellanox/gpu_direct_rdma_access" ["l"="1.887,14.492"]
"Wren6991/RISCBoy" ["l"="32.613,-3.856"]
"Wren6991/PicoStation3D" ["l"="32.564,-3.854"]
"Wren6991/Snowflake-FPGA" ["l"="32.579,-3.866"]
"thasti/fft" ["l"="33.264,-3.967"]
"pergola-fpga/pergola" ["l"="32.897,-3.991"]
"intergalaktik/ulx4m" ["l"="32.792,-3.932"]
"mattvenn/basic-ecp5-pcb" ["l"="32.822,-3.98"]
"oskirby/logicbone" ["l"="32.843,-4.004"]
"gundy/tiny-synth" ["l"="32.927,-4.195"]
"gundy/tinyfpga-bx-demos" ["l"="32.907,-4.141"]
"psurply/dwfv" ["l"="32.877,-4.123"]
"lachlansneff/ligeia" ["l"="32.879,-4.047"]
"lawrie/tinyfpga_examples" ["l"="32.873,-4.081"]
"nobodywasishere/VHDLproc" ["l"="33.077,-3.675"]
"VHDL/Compliance-Tests" ["l"="33.101,-3.669"]
"TerosTechnology/teroshdl-documenter-demo" ["l"="33.098,-3.686"]
"tmeissner/vhdl_verification" ["l"="33.107,-3.706"]
"mciepluc/apbi2c_cocotb_example" ["l"="33.063,-3.464"]
"alexforencich/cocotbext-eth" ["l"="33.066,-3.481"]
"alexforencich/cocotbext-pcie" ["l"="33.063,-3.499"]
"emard/ulx3s-misc" ["l"="32.796,-4.048"]
"kost/ulx3s-ghdl-examples" ["l"="32.785,-4.088"]
"alexforencich/cocotbext-axi" ["l"="33.044,-3.492"]
"cocotb/cocotb-bus" ["l"="33.046,-3.508"]
"shinyblink/sled" ["l"="32.779,-4.136"]
"uwemeyerbaese/DSP_with_FPGAs_ed4" ["l"="33.351,-4.041"]
"uwemeyerbaese/DSP_with_FPGAs_ed3" ["l"="33.339,-4.057"]
"sergicuen/collection-iPxs" ["l"="32.896,-4.168"]
"RCoeurjoly/Space-Invaders" ["l"="32.896,-4.148"]
"mattvenn/crap-o-scope" ["l"="32.894,-4.201"]
"lawrie/tinyfpga_bx_gaming" ["l"="32.92,-4.17"]
"leonardt/fault" ["l"="32.812,-3.434"]
"phanrahan/mantle" ["l"="32.805,-3.414"]
"cdonovick/peak" ["l"="32.82,-3.411"]
"StanfordAHA/lassen" ["l"="32.803,-3.362"]
"leonardt/silica" ["l"="32.813,-3.386"]
"Obijuan/Entregas-Tutorial-Electronica-Digital-FPGAs" ["l"="33.01,-3.986"]
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" ["l"="32.993,-3.993"]
"FPGAwars/workshops" ["l"="32.993,-3.976"]
"blackmesalabs/hyperram" ["l"="32.852,-4.054"]
"Nic30/d3-wave" ["l"="32.979,-3.411"]
"Nic30/d3-hwschematic" ["l"="32.965,-3.474"]
"Nic30/pyDigitalWaveTools" ["l"="32.989,-3.358"]
"PolyArch/dsagen2" ["l"="32.663,-3.385"]
"StanfordVLSI/DaVE" ["l"="33.108,-3.263"]
"StanfordVLSI/dragonphy2" ["l"="33.124,-3.243"]
"juanmard/screen-pong" ["l"="32.9,-4.107"]
"matt-kimball/toygpu" ["l"="32.932,-4.148"]
"RobertBaruch/nmigen-exercises" ["l"="32.887,-4.03"]
"amiq-consulting/fc4sc" ["l"="32.972,-3.225"]
"agra-uni-bremen/crave" ["l"="32.968,-3.199"]
"dkilfoyle/logic2" ["l"="32.975,-3.431"]
"ericsonj/verilog-format" ["l"="33.067,-3.557"]
"tinyfpga/TinyFPGA-Programmer-Application" ["l"="32.93,-4.034"]
"tinyfpga/TinyFPGA-A-Series" ["l"="32.92,-4.045"]
"tinyfpga/TinyFPGA-EX" ["l"="32.891,-4.073"]
"Ravenslofty/yosys-cookbook" ["l"="32.847,-4.032"]
"FPGAwars/FPGA-peripherals" ["l"="33.008,-3.96"]
"ktemkin/homebrew-oss-fpga" ["l"="32.91,-4.068"]
"VHDL/awesome-vhdl" ["l"="33.111,-3.648"]
"VHDL/Interfaces" ["l"="33.156,-3.646"]
"Obijuan/tutoriales-freecad" ["l"="33.067,-4.066"]
"Obijuan/3D-parts" ["l"="33.033,-4.023"]
"jingpu/Halide-HLS" ["l"="32.754,-3.325"]
"tree-sitter/tree-sitter-verilog" ["l"="32.812,-3.311"]
"sifive/duh" ["l"="32.823,-3.369"]
"paulscherrerinstitute/psi_common" ["l"="32.9,-3.689"]
"paulscherrerinstitute/psi_fix" ["l"="32.845,-3.694"]
"xenowing/xenowing" ["l"="32.914,-3.38"]
"yupferris/kaze" ["l"="32.921,-3.419"]
"melynx/peekaboo" ["l"="32.656,-3.318"]
"ljiahao/TeLL" ["l"="32.672,-3.327"]
"mimicji/FlowMatrix" ["l"="32.672,-3.317"]
"mimicji/GAINS" ["l"="32.649,-3.304"]
"sgherbst/svreal" ["l"="33.056,-3.334"]
"sgherbst/msdsl" ["l"="33.08,-3.3"]
"sgherbst/anasymod" ["l"="33.067,-3.311"]
"sgherbst/pysvinst" ["l"="33.022,-3.392"]
"skatanik/dsi_controller" ["l"="32.534,-3.741"]
"daveshah1/DSITx" ["l"="32.551,-3.751"]
"circuitvalley/mipi_dsi_bridge_fpga" ["l"="32.557,-3.733"]
"StanfordAHA/CGRAFlowDoc" ["l"="32.796,-3.339"]
"zhajio1988/uvm_candy_lover" ["l"="33.118,-3.383"]
"skiphansen/panog2_ldr" ["l"="32.499,-4.034"]
"tinyfpga/TinyFPGA-A-Programmer" ["l"="32.941,-4.072"]
"tinyfpga/TinyFPGA-Computer-Project-Board" ["l"="32.947,-4.049"]
"zhajio1988/my_vimrc" ["l"="33.141,-3.356"]
"g2384/VHDLFormatter" ["l"="33.118,-3.601"]
"cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo" ["l"="32.514,-4.024"]
"tinyfpga/TinyFPGA-SoC" ["l"="32.964,-4.072"]
"BrunoLevy/learn-fpga" ["l"="32.819,-3.805"]
"Vitorian/awesome-fpga" ["l"="25.804,-26.592"]
"TM90/awesome-hwd-tools" ["l"="25.736,-26.591"]
"mcmayer/iCE40" ["l"="32.809,-4.072"]
"mattvenn/first-fpga-pcb" ["l"="32.82,-4.018"]
"mmicko/fpga101-workshop" ["l"="32.769,-4.052"]
"sergeykhbr/riscv_vhdl" ["l"="31.817,-3.76"]
"open-logic/open-logic" ["l"="32.991,-3.707"]
"stnolting/neorv32" ["l"="31.883,-3.747"]
"amaranth-farm/amlib" ["l"="32.612,-3.895"]
"kbeckmann/pergola_projects" ["l"="32.9,-3.959"]
"m-labs/nmigen-boards" ["l"="32.901,-3.943"]
"RobertBaruch/n6800" ["l"="32.918,-3.952"]
"RobertBaruch/riscv-reboot" ["l"="32.931,-3.942"]
"whitequark/Boneless-CPU" ["l"="32.937,-3.963"]
"greatscottgadgets/ViewSB" ["l"="32.023,-4.869"]
"greatscottgadgets/facedancer" ["l"="32.033,-4.828"]
"greatscottgadgets/packetry" ["l"="31.998,-4.835"]
"greatscottgadgets/apollo" ["l"="31.925,-4.805"]
"greatscottgadgets/greatfet" ["l"="32.059,-4.859"]
"davidthings/hdelk" ["l"="33.032,-3.085"]
"chipmuenk/pyfda" ["l"="32.986,-3.74"]
"scikit-rf/scikit-rf" ["l"="33.453,-4.912"]
"devbisme/skidl" ["l"="-18.989,-41.572"]
"greatscottgadgets/bucatini" ["l"="32.816,-3.907"]
"hdl-modules/hdl-modules" ["l"="33.016,-3.714"]
"ZipCPU/wb2axip" ["l"="32.764,-2.629"]
"alexforencich/verilog-axis" ["l"="32.751,-2.66"]
"SpinalHDL/SpinalWorkshop" ["l"="32.053,-2.547"]
"schoeberl/chisel-book" ["l"="31.797,-3.963"]
"jijingg/Spinal-bootcamp" ["l"="32.059,-2.53"]
"WangXuan95/FPGA-USB-Device" ["l"="32.626,-2.761"]
"ultraembedded/FPGAmp" ["l"="32.672,-3.768"]
"twlostow/dsi-shield" ["l"="32.582,-3.75"]
"cyrozap/HDMI-to-MIPI" ["l"="32.531,-3.772"]
"circuitvalley/mipi_csi_receiver_FPGA" ["l"="32.548,-3.717"]
"Elphel/x393" ["l"="32.577,-3.788"]
"ylj2000/HDMI_To_MIPI" ["l"="-19.171,-43.888"]
"circuitvalley/USB_C_Industrial_Camera_FPGA_USB3" ["l"="32.636,-3.752"]
"MightyDevices/DSITx" ["l"="32.557,-3.769"]
"Digilent/vivado-library" ["l"="32.699,-2.605"]
"bxinquan/zynq_cam_isp_demo" ["l"="-34.595,22.314"]
"ultraembedded/core_jpeg" ["l"="32.587,-3.683"]
"lulinchen/jpeg_open" ["l"="32.619,-3.772"]
"nand2mario/usb_hid_host" ["l"="32.667,-3.97"]
"hdl-util/mipi-csi-2" ["l"="32.577,-3.711"]
"circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX" ["l"="32.519,-3.696"]
"hdl-util/mipi-demo" ["l"="32.486,-3.703"]
"rellimmot/Sony-IMX219-Raspberry-Pi-V2-CMOS" ["l"="32.484,-3.734"]
"aquaxis/aq_mipi_csi2rx_ultrascaleplus" ["l"="32.56,-3.699"]
"gtaylormb/ultra96v2_imx219_to_displayport" ["l"="32.499,-3.717"]
"bcattle/hardh264" ["l"="32.526,-3.673"]
"ultraembedded/cores" ["l"="32.787,-2.684"]
"tinyvision-ai-inc/UPduino-v3.0" ["l"="32.631,-4.014"]
"tinyvision-ai-inc/pico-ice" ["l"="32.568,-4.049"]
"tinyvision-ai-inc/Vision-FPGA-SoM" ["l"="32.594,-4.011"]
"tinyvision-ai-inc/UPduino-v2.1" ["l"="32.578,-4.032"]
"gtjennings1/UPDuino_v2_0" ["l"="32.572,-4.014"]
"splinedrive/kianRiscV" ["l"="32.765,-3.827"]
"riscv/learn" ["l"="31.783,-3.731"]
"darklife/darkriscv" ["l"="31.876,-3.795"]
"tancheng/CGRA-Bench" ["l"="32.725,-3.356"]
"ecolab-nus/morpher" ["l"="32.713,-3.382"]
"ecolab-nus/morpher-v2" ["l"="32.721,-3.369"]
"tancheng/VectorCGRA" ["l"="32.741,-3.363"]
"arachnidlabs/cyflash" ["l"="32.663,-3.924"]
"cyrozap/psoc-bitstream-parsing-tools" ["l"="32.792,-3.909"]
"kiml/PSOC_compiler" ["l"="32.562,-3.931"]
"kiml/PSOC_programmer" ["l"="32.517,-3.935"]
"bpadalino/vhdl-format" ["l"="33.122,-3.669"]
"wuxx/icesugar-pro" ["l"="32.833,-3.939"]
"Elrori/EBAZ4205" ["l"="53.801,4.468"]
"antonblanchard/microwatt" ["l"="32.965,-3.748"]
"rsd-devel/rsd" ["l"="31.794,-3.775"]
"openpower-cores/a2o" ["l"="33.066,-3.779"]
"antonblanchard/chiselwatt" ["l"="33.043,-3.762"]
"benitoss/ColorLight_FPGA_boards" ["l"="32.762,-3.969"]
"imc-trading/svlangserver" ["l"="33.017,-3.591"]
"sipeed/Tang-Nano-Doc" ["l"="32.645,-4.15"]
"sipeed/Tang-Nano-examples" ["l"="32.665,-4.123"]
"lushaylabs/tangnano9k-series-examples" ["l"="32.744,-3.974"]
"mmicko/prjtang" ["l"="31.503,-4.308"]
"sipeed/TangNano-20K-example" ["l"="32.687,-4.025"]
"aignacio/ravenoc" ["l"="31.537,-3.739"]
"hdl4fpga/hdl4fpga" ["l"="32.768,-3.885"]
"olofk/corescore" ["l"="32.738,-3.718"]
"chipsalliance/python-fpga-interchange" ["l"="33.04,-3.809"]
"AngeloJacobo/UberDDR3" ["l"="32.792,-2.793"]
"svunit/svunit" ["l"="32.996,-3.54"]
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" ["l"="32.948,-2.516"]
"NNgen/nngen" ["l"="32.949,-3.407"]
"polyphony-dev/polyphony" ["l"="32.944,-3.376"]
"IBM/AccDNN" ["l"="31.804,-2.773"]
"TF2-Engine/TF2" ["l"="31.855,-2.7"]
"fboris/STM32Cube_FW_F4" ["l"="33.07,-3.818"]
"tmeissner/cryptocores" ["l"="33.083,-3.69"]
"VUnit/cosim" ["l"="33.093,-3.675"]
"OpenPOWERFoundation/a2o" ["l"="33.135,-3.809"]
"openXC7/nextpnr-xilinx" ["l"="32.853,-3.745"]
"ultraembedded/core_jpeg_decoder" ["l"="32.567,-3.641"]
"gtjennings1/JPEG_Encoder" ["l"="32.534,-3.627"]
"tmeissner/libvhdl" ["l"="33.125,-3.7"]
"m-labs/microscope" ["l"="33.002,-3.868"]
"FPGA-Research/FABulator" ["l"="33.046,-3.844"]
"FPGA-Research/eFPGA---RTL-to-GDS-with-SKY130" ["l"="33.059,-3.854"]
"the-aerospace-corporation/satcat5" ["l"="33.006,-3.769"]
"fransschreuder/xpm_vhdl" ["l"="33.05,-3.713"]
"yol/ethernet_mac" ["l"="33.076,-3.758"]
"Ravenslofty/blog" ["l"="32.852,-4.092"]
"yne/vcd" ["l"="32.976,-3.068"]
"SanDisk-Open-Source/pyvcd" ["l"="32.979,-3.097"]
"tcr/hoodlum" ["l"="32.914,-3.346"]
"fabianschuiki/llhd-sim" ["l"="32.903,-3.441"]
"amaranth-lang/amaranth-soc" ["l"="32.351,-3.912"]
"amaranth-lang/amaranth-stdio" ["l"="32.329,-3.912"]
"amaranth-lang/rtl-debugger" ["l"="32.333,-3.89"]
"amaranth-lang/rfcs" ["l"="32.338,-3.933"]
"MJoergen/formal" ["l"="33.07,-3.714"]
"CospanDesign/nysa-sata" ["l"="32.567,-3.82"]
"Elphel/x393_sata" ["l"="32.551,-3.801"]
"enjoy-digital/litesata" ["l"="32.622,-3.818"]
"CospanDesign/nysa-verilog" ["l"="32.514,-3.825"]
"masc-ucsc/livehd" ["l"="33.014,-5.654"]
"amaranth-lang/amaranth-boards" ["l"="32.307,-3.905"]
"enjoy-digital/daisho" ["l"="32.659,-3.825"]
"avakar/usbcorev" ["l"="32.679,-3.898"]
"greatscottgadgets/daisho" ["l"="32.67,-3.871"]
"chipsalliance/UHDM-integration-tests" ["l"="33.04,-3.593"]
"pieter3d/simview" ["l"="33.06,-3.583"]
"rftafas/stdcores" ["l"="33.216,-3.676"]
"tmeissner/cocotb_with_ghdl" ["l"="33.185,-3.677"]
"fvutils/py-hpi" ["l"="32.975,-3.257"]
"hdl/constraints" ["l"="33.134,-3.68"]
"fossi-foundation/wishbone" ["l"="33.08,-3.651"]
"schang412/cocotbext-spi" ["l"="33.086,-3.461"]
"alexforencich/cocotbext-i2c" ["l"="33.08,-3.485"]
"tomas-fryza/vhdl-labs" ["l"="33.165,-3.591"]
"tomas-fryza/avr-labs" ["l"="33.206,-3.583"]
"haraldkubota/colorlight" ["l"="32.691,-3.931"]
"linuxbest/ahci_mpi" ["l"="32.486,-3.827"]
"MikePopoloski/pyslang" ["l"="32.978,-3.519"]
"sipeed/TangNano-1K-examples" ["l"="32.652,-4.165"]
"OSVVM/Documentation" ["l"="33.098,-3.723"]
"OSVVM/OsvvmLibraries" ["l"="33.09,-3.709"]
"OSVVM/OSVVM-Scripts" ["l"="33.134,-3.743"]
"FeldmeierMichael/MIPI_CSI_2" ["l"="32.494,-3.677"]
"dan-rodrigues/super-miyamoto-sprint" ["l"="32.642,-3.864"]
"fredrequin/fpga_1943" ["l"="32.66,-3.851"]
"cclienti/svmodule" ["l"="33.029,-3.365"]
"dkgrizzly/panopticon" ["l"="32.446,-4.054"]
"YosysHQ/mcy" ["l"="32.823,-3.724"]
"nobodywasishere/vhdlref" ["l"="33.111,-3.679"]
"uwsampl/lastlayer" ["l"="32.849,-3.339"]
"vegaluisjose/vast" ["l"="32.849,-3.322"]
"liyanqing1987/lsfMonitor" ["l"="33.239,-3.458"]
"liyanqing1987/openlavaMonitor" ["l"="33.267,-3.457"]
"bytedance/batchRun" ["l"="33.215,-3.471"]
"bytedance/volclava" ["l"="33.281,-3.44"]
"nobodywasishere/upduino-projects" ["l"="32.547,-4.042"]
"oddball/ipxact2systemverilog" ["l"="33.057,-3.414"]
"raysalemi/Python4RTLVerification" ["l"="32.998,-3.515"]
"hansfbaier/adat-usb2-audio-interface" ["l"="32.516,-3.907"]
"kazkojima/pcm2pdm-example" ["l"="32.473,-3.915"]
"google/CFU-Playground" ["l"="33.03,-3.785"]
"tensil-ai/tensil" ["l"="31.825,-2.698"]
"SingularityKChen/dl_accelerator" ["l"="31.89,-2.817"]
"ucb-bar/gemmini" ["l"="31.825,-3.938"]
"sld-columbia/esp" ["l"="31.654,-3.772"]
"The-OpenROAD-Project/OpenROAD" ["l"="32.792,-4.535"]
"The-OpenROAD-Project/OpenSTA" ["l"="32.801,-4.51"]
"limbo018/DREAMPlace" ["l"="33.007,-5.56"]
"tishi43/h264_decoder" ["l"="32.401,-3.618"]
"tishi43/h265_c_reference" ["l"="32.39,-3.631"]
"ultraembedded/core_ddr3_controller" ["l"="32.798,-2.745"]
"ananthbhat94/DDR4MemoryController" ["l"="32.836,-2.82"]
"chipsalliance/VeeRwolf" ["l"="31.705,-3.76"]
"enjoy-digital/litescope" ["l"="32.704,-3.801"]
"litex-hub/pythondata-cpu-rocket" ["l"="32.968,-3.901"]
"lawrie/fpga_pio" ["l"="32.687,-3.97"]
"gsmecher/minimax" ["l"="32.615,-3.98"]
"azonenberg/openfpga" ["l"="32.941,-3.887"]
"Wolfgang-Spraul/fpgatools" ["l"="32.983,-3.89"]
"rubund/graywolf" ["l"="32.818,-4.475"]
"knielsen/ice40_viewer" ["l"="32.985,-3.863"]
"forflo/yodl" ["l"="32.992,-3.813"]
"jamesbowman/swapforth" ["l"="-24.752,-21.148"]
"goran-mahovlic/ulx3s-extensions" ["l"="32.778,-3.922"]
"tinyvision-ai-inc/pico-ice-sdk" ["l"="32.54,-4.069"]
"zxmarcos/huedeon-gpu" ["l"="32.131,-3.76"]
"WilsonChen003/HDLGen" ["l"="33.105,-3.475"]
"adki/gen_amba_2021" ["l"="32.855,-2.51"]
"wudayemen/gen_apb_file" ["l"="33.127,-3.455"]
"bytedance/ic_flow_platform" ["l"="33.171,-3.475"]
"RV-BOSC/OpenNoC" ["l"="31.444,-3.716"]
"ultraembedded/core_usb_cdc" ["l"="32.67,-3.945"]
"povik/yosys-slang" ["l"="33.023,-3.577"]
"PyHDI/PyCoRAM" ["l"="32.9,-3.424"]
"fukatani/Pyverilog_toolbox" ["l"="32.927,-3.44"]
"etherzhhb/Shang" ["l"="31.575,-2.535"]
"PyHDI/ipgen" ["l"="32.914,-3.451"]
"alexforencich/cocotbext-uart" ["l"="33.078,-3.472"]
"mattvenn/awesome-opensource-asic-resources" ["l"="32.812,-4.626"]
"os-fpga/Virtual-FPGA-Lab" ["l"="31.768,-3.43"]
"stevehoover/warp-v" ["l"="31.727,-3.531"]
"sipeed/TangNano-4K-example" ["l"="32.697,-4.006"]
"verilog-indeed/gowin_fpga_tutorials" ["l"="32.71,-4.051"]
"Martoni/GbHdmi" ["l"="32.717,-4.095"]
"WangXuan95/FPGA-JPEG-LS-encoder" ["l"="32.628,-2.8"]
"WangXuan95/UH-JLS" ["l"="32.621,-2.81"]
"alexforencich/corundum" ["l"="32.77,-2.898"]
"Nic30/hwtLib" ["l"="32.835,-3.523"]
"Nic30/hdlConvertorAst" ["l"="32.915,-3.528"]
"mortbopet/VSRTL" ["l"="32.812,-3.508"]
"timvideos/HDMI2USB-litex-firmware" ["l"="32.639,-3.642"]
"timvideos/HDMI2USB-numato-opsis-hardware" ["l"="32.639,-3.662"]
"timvideos/HDMI2USB-numato-opsis-sample-code" ["l"="32.619,-3.634"]
"PyFPGA/pyfpga" ["l"="33.155,-3.7"]
"timvideos/HDMI2USB-numato-opsis-docs" ["l"="32.609,-3.646"]
"Kuree/fsim" ["l"="32.863,-3.38"]
"ztachip/ztachip" ["l"="32.538,-3.888"]
"theexperimentgroup/Atlas-FPGA" ["l"="32.571,-4.178"]
"Kyp069/ep" ["l"="32.56,-4.196"]
"fabriziotappero/Free-Range-VHDL-book" ["l"="33.063,-3.604"]
"fabriziotappero/ip-cores" ["l"="32.838,-2.629"]
"hamsternz/IntroToSpartanFPGABook" ["l"="32.829,-3.583"]
"SystemRDL/PeakRDL-cheader" ["l"="33.002,-3.393"]
"adamgreig/ecpdap" ["l"="32.748,-4.027"]
"amaranth-farm/usb2-highspeed-core" ["l"="32.572,-3.898"]
"djn3m0/debit" ["l"="33.054,-3.924"]
"florianbenz/bil" ["l"="33.087,-3.941"]
"robinsonb5/DeMiSTify" ["l"="32.613,-4.109"]
"ChinaQMTECH/EP4CGX150DF27_CORE_BOARD" ["l"="32.592,-4.144"]
"somhi/PCXT_DeMiSTify" ["l"="32.608,-4.134"]
"avidan-efody/wave_rerunner" ["l"="32.952,-3.239"]
"avidan-efody/wave_searcher" ["l"="32.938,-3.213"]
"AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm" ["l"="33.169,-3.987"]
"nanamake/r22sdf" ["l"="33.173,-4.014"]
"synthesijer/synthesijer" ["l"="32.965,-3.308"]
"aquaxis/synverll" ["l"="32.954,-3.283"]
"yellekelyk/PyVerilog" ["l"="32.958,-3.428"]
"jimwang99/parser-for-chip-design" ["l"="32.969,-3.379"]
"apl-cornell/PDL" ["l"="32.881,-3.393"]
"VHDL/pyVHDLModel" ["l"="33.088,-3.628"]
"Obijuan/open-fpga-verilog-tutorial" ["l"="32.928,-3.912"]
"FPGAwars/icezum" ["l"="32.968,-3.958"]
"pConst/basic_verilog" ["l"="32.796,-2.669"]
"sipeed/TangNano-9K-example" ["l"="32.716,-4.013"]
"sipeed/TangPrimer-20K-example" ["l"="32.687,-4.069"]
"hi631/tang-nano-9K" ["l"="32.655,-4.032"]
"enjoy-digital/liteiclink" ["l"="32.728,-3.793"]
"intel/rohd" ["l"="32.93,-3.525"]
"intel/rohd-hcl" ["l"="32.928,-3.474"]
"intel/rohd-vf" ["l"="32.932,-3.46"]
"intel/rohd-cosim" ["l"="32.942,-3.472"]
"dian-lun-lin/RTLflow" ["l"="31.603,-4.057"]
"Wren6991/Hazard3" ["l"="31.832,-3.706"]
"regymm/quasiSoC" ["l"="-22.437,-23.288"]
"splinedrive/lets_build_a_compiler_for_riscv" ["l"="32.73,-3.837"]
"Martoni/GbVga" ["l"="32.73,-4.127"]
"sillyhatday/GAMEBOY-MBC5-2MB" ["l"="32.713,-4.136"]
"Martoni/HdmiCore" ["l"="32.727,-4.151"]
"clementleger/cypress_linux_tools" ["l"="32.463,-3.945"]
"gv1/cybootload_linux" ["l"="32.433,-3.948"]
"Bearzeng/h.265_encoder" ["l"="32.492,-3.629"]
"openasic-org/xk265" ["l"="32.465,-3.629"]
"adsc-hls/synthesizable_h264" ["l"="32.499,-3.651"]
"amiq-consulting/svaunit" ["l"="33.008,-2.538"]
"svunit/svmock" ["l"="33.012,-3.505"]
"nlsynth/iroha" ["l"="33.017,-3.256"]
"jonthomasson/Spartan-Mini-NES" ["l"="32.422,-3.994"]
"MiSTer-devel/NES_MiSTer" ["l"="-13.107,3.678"]
"archlabo/Frix" ["l"="40.306,6.931"]
"marschall-lab/GFAffix" ["l"="40.547,38.699"]
"benreynwar/fft-dit-fpga" ["l"="33.125,-3.984"]
"cyrozap/osdvu" ["l"="33.056,-3.982"]
"suisuisi/FPGAandUSB3.0" ["l"="32.47,-3.677"]
"jck/uhdl" ["l"="33.161,-3.744"]
"udara28/SDRAM_Controller" ["l"="33.169,-3.73"]
"kazkojima/pdmmic-example" ["l"="32.443,-3.917"]
"zf3/psram-tang-nano-9k" ["l"="32.67,-4.049"]
"ryomuk/tangnano-5V" ["l"="32.594,-4.098"]
"harbaum/NanoMig" ["l"="32.631,-4.061"]
"harbaum/MiSTeryNano" ["l"="32.65,-4.054"]
"drom/logidrom" ["l"="32.942,-3.494"]
"suoto/vim-hdl" ["l"="33.093,-3.602"]
"verilog-indeed/nano_4k_1602_lcd" ["l"="32.723,-4.075"]
"verilog-indeed/nano_4k_empu" ["l"="32.708,-4.079"]
"OpenPOWERFoundation/a2i" ["l"="33.162,-3.819"]
"YuanchengJiang/recipe-benchmark" ["l"="32.68,-3.305"]
"EEVengers/ThunderScope" ["l"="-19.721,-42.792"]
"alexforencich/verilog-pcie" ["l"="32.743,-2.68"]
"jankae/LibreVNA" ["l"="52.932,6.165"]
"WangXuan95/FPGA-FOC" ["l"="32.574,-2.793"]
"nand2mario/ddr3-tang-primer-20k" ["l"="32.694,-4.114"]
"sipeed/TangMega-138KPro-example" ["l"="32.674,-4.154"]
"Xinyuan-LilyGO/T-FPGA" ["l"="32.677,-4.107"]
"BigPig-Bro/Gowin" ["l"="32.687,-4.136"]
"hamsternz/FPGA_Webserver" ["l"="32.748,-3.669"]
"graphitemaster/moreram" ["l"="32.689,-3.605"]
"progranism/Open-Source-FPGA-Bitcoin-Miner" ["l"="-20.715,5.819"]
"mntmn/amiga2000-gfxcard" ["l"="-21.073,-46.547"]
"aws/aws-fpga" ["l"="31.639,-2.659"]
"fpgasystems/fpga-network-stack" ["l"="32.71,-2.754"]
"eratosthenesia/lispc" ["l"="-23.974,-21.488"]
"jpiat/hard-cv" ["l"="32.71,-3.638"]
"balde/balde" ["l"="-22.248,-26.182"]
"dtysky/FPGA-Imaging-Library" ["l"="32.751,-2.598"]
"DexWen/FFT_Verilog" ["l"="33.145,-4"]
"vinamarora8/Radix-2-FFT" ["l"="33.131,-4.018"]
"VenciFreeman/FFT_ChipDesign" ["l"="33.154,-4.025"]
"emard/ulx3s-bin" ["l"="32.792,-4.004"]
"RadionaOrg/ulx3s-links" ["l"="32.792,-4.027"]
"fischermoseley/manta" ["l"="32.309,-3.938"]
"samitbasu/rust-hdl" ["l"="33.013,-3.486"]
"samitbasu/rhdl" ["l"="33.057,-3.441"]
"vossstef/tang_nano_20k_c64" ["l"="32.64,-4.072"]
"nand2mario/gbatang" ["l"="32.612,-4.024"]
"MiSTeX-devel/MiSTeX-hardware" ["l"="32.608,-4.075"]
"MiSTeX-devel/MiSTeX-ports" ["l"="32.606,-4.059"]
"nukeykt/Nuked-MD-FPGA" ["l"="-13.192,3.694"]
"Resaj/cyclops-project" ["l"="32.998,-4.034"]
"Obijuan/myslides" ["l"="32.974,-3.993"]
"Obijuan/simplez-fpga" ["l"="-20.971,-42.135"]
"FPGAwars/apio-ide" ["l"="33.034,-3.976"]
"PCBPrints/PCbPrints" ["l"="33.02,-4"]
"jcarolinares/fpga-biorobots" ["l"="32.982,-4.013"]
"xbwpc/EDA_FeatureColle" ["l"="33.203,-3.454"]
"Icegrave0391/Palantir" ["l"="32.667,-3.3"]
"OpenTimer/Parser-Verilog" ["l"="33.701,-4.855"]
"ben-marshall/verilog-dot" ["l"="32.954,-3.457"]
"bl0x/learn-fpga-amaranth" ["l"="32.462,-3.898"]
"gmlarumbe/verilog-ext" ["l"="33.156,-3.445"]
"gmlarumbe/vhdl-ext" ["l"="33.186,-3.414"]
"gmlarumbe/verilog-ts-mode" ["l"="33.179,-3.431"]
"m42uko/model-ghdl" ["l"="33.146,-3.718"]
"calint/tang-nano-9k--riscv--cache-psram" ["l"="32.666,-4.088"]
"jun-zeng/Tailor" ["l"="32.686,-3.322"]
"gmlarumbe/fpga" ["l"="33.215,-3.397"]
"embed-me/vunit-mode" ["l"="33.2,-3.389"]
"MiSTeX-devel/Main_MiSTeX" ["l"="32.588,-4.079"]
"ManuFerHi/Poseidon" ["l"="32.577,-4.099"]
"ZipCPU/fftdemo" ["l"="33.206,-3.925"]
"mattvenn/fpga-sdft" ["l"="33.226,-3.983"]
"ZipCPU/dpll" ["l"="33.203,-3.98"]
"qubeck78/tangyRiscVSOC" ["l"="32.636,-3.972"]
"sipeed/TangMega-138K-example" ["l"="32.665,-4.194"]
"slaclab/ruckus" ["l"="33.074,-3.734"]
"paulscherrerinstitute/psi_fpga_all" ["l"="33.033,-3.718"]
"BigPig-Bro/Cyclone-IV" ["l"="32.69,-4.174"]
"ryomuk/TangNanoDCJ11MEM" ["l"="32.568,-4.123"]
"harbaum/FPGA-Companion" ["l"="32.628,-4.086"]
"vossstef/A2600Nano" ["l"="32.649,-4.086"]
"vossstef/VIC20Nano" ["l"="32.632,-4.112"]
"harbaum/Pacman-TangNano9k" ["l"="32.643,-4.1"]
"sporniket/kicad-conversions--atari-ste-motherboard--c300780-001" ["l"="-21.278,-46.551"]
"sidecartridge/atarist-sidecart-raspberry-pico" ["l"="-21.298,-46.517"]
"ichi4096/vivado-on-silicon-mac" ["l"="32.941,-3.819"]
"kevinpt/hdlparse" ["l"="33.032,-3.601"]
"slaclab/rogue" ["l"="33.125,-3.764"]
"itsfrank/MinecraftHDL" ["l"="32.867,-3.687"]
"Redcrafter/verilog2factorio" ["l"="55.642,-7.731"]
"MCHPR/MCHPRS" ["l"="-35.49,-13.508"]
"google/skywater-pdk" ["l"="32.825,-4.588"]
"Obijuan/Cuadernos-tecnicos-FPGAs-libres" ["l"="33.027,-4.044"]
"Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres" ["l"="33.015,-4.018"]
"Obijuan/RISC-V-FPGA" ["l"="-19.739,-45.839"]
"Obijuan/videoblog" ["l"="33.013,-4.032"]
"stevenbell/csirx" ["l"="32.602,-3.699"]
"siliconcompiler/logik" ["l"="33.101,-3.868"]
"openasic-org/xk264" ["l"="32.433,-3.608"]
"openasic-org/xkISP" ["l"="-34.581,22.312"]
"openasic-org/xkDLA" ["l"="32.449,-3.597"]
"WangXuan95/FPGA-MPEG2-encoder" ["l"="32.632,-2.817"]
"SymbioticEDA/riscv-formal" ["l"="31.723,-3.794"]
"YosysHQ/riscv-formal" ["l"="31.57,-3.792"]
"diffblue/hw-cbmc" ["l"="-22.383,-19.164"]
"hdl-registers/hdl-registers" ["l"="33.046,-3.734"]
"kactus2/ipxactexamplelib" ["l"="33.056,-3.372"]
"Xilinx/libsystemctlm-soc" ["l"="31.467,-3.627"]
"nand2mario/mdtang" ["l"="32.595,-4.04"]
"fjpolo/GBTang" ["l"="32.588,-4.059"]
"nand2mario/tangcore" ["l"="32.571,-4.075"]
"suisuisi/FPGA_Library" ["l"="32.692,-2.582"]
"iic-jku/IIC-OSIC-TOOLS" ["l"="32.863,-4.589"]
"cristian-mattarei/CoSA" ["l"="-22.4,-19.141"]
"themperek/cocotb-vivado" ["l"="33.12,-3.419"]
"Kevin-WSCU/96Boards-Camera" ["l"="32.442,-3.743"]
"pulp-platform/svase" ["l"="33.088,-3.569"]
"PCBPrints/Alhambra-button" ["l"="33.054,-4.015"]
"cavearr/icecrystal" ["l"="-19.752,-45.851"]
"aolofsson/awesome-opensource-hardware" ["l"="32.767,-4.6"]
"mflowgen/mflowgen" ["l"="32.826,-4.643"]
"zhuzhzh/verilog_emacsauto.vim" ["l"="33.12,-3.513"]
"bytedance/licenseMonitor" ["l"="33.307,-3.428"]
"borb/amigahid-pico" ["l"="32.596,-4.114"]
"sifive/chisel-circt" ["l"="31.784,-2.972"]
"daveshah1/openMixR" ["l"="32.506,-3.765"]
"phanrahan/loam" ["l"="32.792,-3.396"]
"leonardt/pycoreir" ["l"="32.794,-3.383"]
"pbing/USB" ["l"="32.642,-3.902"]
"www-asics-ws/usb2_dev" ["l"="32.636,-3.924"]
"Obijuan/Miniskybot" ["l"="33.061,-4.044"]
"Jefferson-Lopes/FFT" ["l"="33.195,-4.038"]
"VideoGPU/FMC_MIPI" ["l"="32.5,-3.694"]
"fpganinja/taxi" ["l"="33.108,-3.441"]
"UofT-HPRC/Tbps_CRC" ["l"="33.138,-3.416"]
}