ModuleName OpSelector
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b2
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 632 ,Y1: 56 ,X2: 664 ,Y2: 56
Edge X1: 632 ,Y1: 56 ,X2: 632 ,Y2: 424
End
Branches
Branch Left: 632 ,Top: 128
BranchStrList
3
End
Branch Left: 632 ,Top: 224
BranchStrList
2
End
Branch Left: 632 ,Top: 288
BranchStrList
1
End
Branch Left: 632 ,Top: 400
BranchStrList
0
End
End
Wire Name: b1
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 32 ,Y1: 64 ,X2: 168 ,Y2: 64
End
Branches
Branch Left: 80 ,Top: 64
BranchStrList
2
End
Branch Left: 96 ,Top: 64
BranchStrList
1
End
Branch Left: 120 ,Top: 64
BranchStrList
0
End
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 120 ,X2: 320 ,Y2: 120
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 136 ,X2: 320 ,Y2: 136
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 128 ,X2: 632 ,Y2: 128
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 224 ,X2: 632 ,Y2: 224
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 64 ,X2: 96 ,Y2: 136
Edge X1: 96 ,Y1: 136 ,X2: 200 ,Y2: 136
Edge X1: 96 ,Y1: 136 ,X2: 96 ,Y2: 280
Edge X1: 96 ,Y1: 280 ,X2: 96 ,Y2: 424
Edge X1: 96 ,Y1: 280 ,X2: 320 ,Y2: 280
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 288 ,X2: 632 ,Y2: 288
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 64 ,X2: 80 ,Y2: 120
Edge X1: 80 ,Y1: 120 ,X2: 200 ,Y2: 120
Edge X1: 80 ,Y1: 120 ,X2: 80 ,Y2: 392
Edge X1: 80 ,Y1: 392 ,X2: 80 ,Y2: 424
Edge X1: 80 ,Y1: 392 ,X2: 320 ,Y2: 392
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 120 ,Y1: 64 ,X2: 120 ,Y2: 224
Edge X1: 120 ,Y1: 224 ,X2: 200 ,Y2: 224
Edge X1: 120 ,Y1: 224 ,X2: 120 ,Y2: 296
Edge X1: 120 ,Y1: 296 ,X2: 320 ,Y2: 296
Edge X1: 120 ,Y1: 296 ,X2: 120 ,Y2: 408
Edge X1: 120 ,Y1: 408 ,X2: 120 ,Y2: 424
Edge X1: 120 ,Y1: 408 ,X2: 320 ,Y2: 408
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 400 ,X2: 632 ,Y2: 400
End
Branches
End
End
Ports
Port Left: 32 Top: 64 ,Orientation: 0
Portname: in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
2
,Width:
3
,RV:
0
Port Left: 664 Top: 56 ,Orientation: 0
Portname: p1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 320 Top: 112
Name: s0
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 320 Top: 384
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 320 Top: 272
Name: s2
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 200 Top: 112
Name: s3
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 200 Top: 128
Name: s4
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 200 Top: 216
Name: s5
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
End
Texts
End
Links
End
