

================================================================
== Vitis HLS Report for 'fir_hls'
================================================================
* Date:           Mon Mar  3 19:17:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fir_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.742 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.640 us|  0.640 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fir_hls_Pipeline_1_fu_66                |fir_hls_Pipeline_1                |       10|       10|  80.000 ns|  80.000 ns|   10|   10|       no|
        |grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77  |fir_hls_Pipeline_VITIS_LOOP_12_1  |       66|       66|   0.528 us|   0.528 us|   66|   66|       no|
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       4|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        0|     -|      285|     652|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      10|    -|
|Register         |        -|     -|      214|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      499|     666|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                             |control_s_axi                     |        0|   0|   36|   40|    0|
    |grp_fir_hls_Pipeline_1_fu_66                |fir_hls_Pipeline_1                |        0|   0|    6|   20|    0|
    |grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77  |fir_hls_Pipeline_VITIS_LOOP_12_1  |        0|   0|  243|  592|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                  |        0|   0|  285|  652|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                               |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                         |          |   0|  0|   4|           2|           2|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   6|          6|    1|          6|
    |ap_done                        |   2|          2|    1|          2|
    |in_stream_TREADY_int_regslice  |   2|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  10|         10|    3|         10|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   5|   0|    5|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |ap_rst_n_inv                                             |   1|   0|    1|          0|
    |ap_rst_reg_1                                             |   1|   0|    1|          0|
    |ap_rst_reg_2                                             |   1|   0|    1|          0|
    |grp_fir_hls_Pipeline_1_fu_66_ap_start_reg                |   1|   0|    1|          0|
    |grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77_ap_start_reg  |   1|   0|    1|          0|
    |shift_reg_1_loc_fu_42                                    |  29|   0|   29|          0|
    |shift_reg_2_loc_fu_46                                    |  29|   0|   29|          0|
    |shift_reg_3_loc_fu_50                                    |  29|   0|   29|          0|
    |shift_reg_4_loc_fu_54                                    |  29|   0|   29|          0|
    |shift_reg_5_loc_fu_58                                    |  29|   0|   29|          0|
    |shift_reg_6_loc_fu_62                                    |  29|   0|   29|          0|
    |shift_reg_loc_fu_38                                      |  29|   0|   29|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 214|   0|  214|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_chain|       fir_hls|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|       fir_hls|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|       fir_hls|  return value|
|in_stream_TDATA        |   in|   32|           axis|     in_stream|       pointer|
|in_stream_TVALID       |   in|    1|           axis|     in_stream|       pointer|
|in_stream_TREADY       |  out|    1|           axis|     in_stream|       pointer|
|out_stream_TDATA       |  out|   32|           axis|    out_stream|       pointer|
|out_stream_TVALID      |  out|    1|           axis|    out_stream|       pointer|
|out_stream_TREADY      |   in|    1|           axis|    out_stream|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift_reg_loc = alloca i64 1"   --->   Operation 6 'alloca' 'shift_reg_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shift_reg_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'shift_reg_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shift_reg_2_loc = alloca i64 1"   --->   Operation 8 'alloca' 'shift_reg_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shift_reg_3_loc = alloca i64 1"   --->   Operation 9 'alloca' 'shift_reg_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shift_reg_4_loc = alloca i64 1"   --->   Operation 10 'alloca' 'shift_reg_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_5_loc = alloca i64 1"   --->   Operation 11 'alloca' 'shift_reg_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shift_reg_6_loc = alloca i64 1"   --->   Operation 12 'alloca' 'shift_reg_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_hls_Pipeline_1, i29 %shift_reg_6_loc, i29 %shift_reg_5_loc, i29 %shift_reg_4_loc, i29 %shift_reg_3_loc, i29 %shift_reg_2_loc, i29 %shift_reg_1_loc, i29 %shift_reg_loc"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.92>
ST_2 : Operation 15 [1/2] (0.92ns)   --->   "%call_ln0 = call void @fir_hls_Pipeline_1, i29 %shift_reg_6_loc, i29 %shift_reg_5_loc, i29 %shift_reg_4_loc, i29 %shift_reg_3_loc, i29 %shift_reg_2_loc, i29 %shift_reg_1_loc, i29 %shift_reg_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.02>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_6_loc_load = muxlogic i29 %shift_reg_6_loc"   --->   Operation 16 'muxlogic' 'MuxLogicAddr_to_shift_reg_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_6_loc_load = load i29 %shift_reg_6_loc"   --->   Operation 17 'load' 'shift_reg_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_5_loc_load = muxlogic i29 %shift_reg_5_loc"   --->   Operation 18 'muxlogic' 'MuxLogicAddr_to_shift_reg_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%shift_reg_5_loc_load = load i29 %shift_reg_5_loc"   --->   Operation 19 'load' 'shift_reg_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_4_loc_load = muxlogic i29 %shift_reg_4_loc"   --->   Operation 20 'muxlogic' 'MuxLogicAddr_to_shift_reg_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_4_loc_load = load i29 %shift_reg_4_loc"   --->   Operation 21 'load' 'shift_reg_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_3_loc_load = muxlogic i29 %shift_reg_3_loc"   --->   Operation 22 'muxlogic' 'MuxLogicAddr_to_shift_reg_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_3_loc_load = load i29 %shift_reg_3_loc"   --->   Operation 23 'load' 'shift_reg_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_2_loc_load = muxlogic i29 %shift_reg_2_loc"   --->   Operation 24 'muxlogic' 'MuxLogicAddr_to_shift_reg_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_2_loc_load = load i29 %shift_reg_2_loc"   --->   Operation 25 'load' 'shift_reg_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_1_loc_load = muxlogic i29 %shift_reg_1_loc"   --->   Operation 26 'muxlogic' 'MuxLogicAddr_to_shift_reg_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_1_loc_load = load i29 %shift_reg_1_loc"   --->   Operation 27 'load' 'shift_reg_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_loc_load = muxlogic i29 %shift_reg_loc"   --->   Operation 28 'muxlogic' 'MuxLogicAddr_to_shift_reg_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_loc_load = load i29 %shift_reg_loc"   --->   Operation 29 'load' 'shift_reg_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (4.02ns)   --->   "%call_ln0 = call void @fir_hls_Pipeline_VITIS_LOOP_12_1, i29 %shift_reg_6_loc_load, i29 %shift_reg_5_loc_load, i29 %shift_reg_4_loc_load, i29 %shift_reg_3_loc_load, i29 %shift_reg_2_loc_load, i29 %shift_reg_1_loc_load, i29 %shift_reg_loc_load, i32 %in_stream, i32 %out_stream"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fir_hls_Pipeline_VITIS_LOOP_12_1, i29 %shift_reg_6_loc_load, i29 %shift_reg_5_loc_load, i29 %shift_reg_4_loc_load, i29 %shift_reg_3_loc_load, i29 %shift_reg_2_loc_load, i29 %shift_reg_1_loc_load, i29 %shift_reg_loc_load, i32 %in_stream, i32 %out_stream"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:6]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:6]   --->   Operation 33 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:28]   --->   Operation 39 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_reg_loc                        (alloca       ) [ 011100]
shift_reg_1_loc                      (alloca       ) [ 011100]
shift_reg_2_loc                      (alloca       ) [ 011100]
shift_reg_3_loc                      (alloca       ) [ 011100]
shift_reg_4_loc                      (alloca       ) [ 011100]
shift_reg_5_loc                      (alloca       ) [ 011100]
shift_reg_6_loc                      (alloca       ) [ 011100]
empty                                (wait         ) [ 000000]
call_ln0                             (call         ) [ 000000]
MuxLogicAddr_to_shift_reg_6_loc_load (muxlogic     ) [ 000000]
shift_reg_6_loc_load                 (load         ) [ 000010]
MuxLogicAddr_to_shift_reg_5_loc_load (muxlogic     ) [ 000000]
shift_reg_5_loc_load                 (load         ) [ 000010]
MuxLogicAddr_to_shift_reg_4_loc_load (muxlogic     ) [ 000000]
shift_reg_4_loc_load                 (load         ) [ 000010]
MuxLogicAddr_to_shift_reg_3_loc_load (muxlogic     ) [ 000000]
shift_reg_3_loc_load                 (load         ) [ 000010]
MuxLogicAddr_to_shift_reg_2_loc_load (muxlogic     ) [ 000000]
shift_reg_2_loc_load                 (load         ) [ 000010]
MuxLogicAddr_to_shift_reg_1_loc_load (muxlogic     ) [ 000000]
shift_reg_1_loc_load                 (load         ) [ 000010]
MuxLogicAddr_to_shift_reg_loc_load   (muxlogic     ) [ 000000]
shift_reg_loc_load                   (load         ) [ 000010]
call_ln0                             (call         ) [ 000000]
spectopmodule_ln6                    (spectopmodule) [ 000000]
specinterface_ln6                    (specinterface) [ 000000]
specinterface_ln0                    (specinterface) [ 000000]
specbitsmap_ln0                      (specbitsmap  ) [ 000000]
specinterface_ln0                    (specinterface) [ 000000]
specbitsmap_ln0                      (specbitsmap  ) [ 000000]
specinterface_ln0                    (specinterface) [ 000000]
ret_ln28                             (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_hls_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_hls_Pipeline_VITIS_LOOP_12_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="shift_reg_loc_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_loc/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="shift_reg_1_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_1_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="shift_reg_2_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_2_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="shift_reg_3_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_3_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="shift_reg_4_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_4_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="shift_reg_5_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_5_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="shift_reg_6_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_6_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fir_hls_Pipeline_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="29" slack="0"/>
<pin id="69" dir="0" index="2" bw="29" slack="0"/>
<pin id="70" dir="0" index="3" bw="29" slack="0"/>
<pin id="71" dir="0" index="4" bw="29" slack="0"/>
<pin id="72" dir="0" index="5" bw="29" slack="0"/>
<pin id="73" dir="0" index="6" bw="29" slack="0"/>
<pin id="74" dir="0" index="7" bw="29" slack="0"/>
<pin id="75" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="29" slack="0"/>
<pin id="80" dir="0" index="2" bw="29" slack="0"/>
<pin id="81" dir="0" index="3" bw="29" slack="0"/>
<pin id="82" dir="0" index="4" bw="29" slack="0"/>
<pin id="83" dir="0" index="5" bw="29" slack="0"/>
<pin id="84" dir="0" index="6" bw="29" slack="0"/>
<pin id="85" dir="0" index="7" bw="29" slack="0"/>
<pin id="86" dir="0" index="8" bw="32" slack="0"/>
<pin id="87" dir="0" index="9" bw="32" slack="0"/>
<pin id="88" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="MuxLogicAddr_to_shift_reg_6_loc_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="29" slack="2"/>
<pin id="94" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_6_loc_load/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="shift_reg_6_loc_load_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="29" slack="2"/>
<pin id="97" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_6_loc_load/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="MuxLogicAddr_to_shift_reg_5_loc_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="29" slack="2"/>
<pin id="101" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_5_loc_load/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="shift_reg_5_loc_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="29" slack="2"/>
<pin id="104" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_5_loc_load/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="MuxLogicAddr_to_shift_reg_4_loc_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="29" slack="2"/>
<pin id="108" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_4_loc_load/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="shift_reg_4_loc_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="29" slack="2"/>
<pin id="111" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_4_loc_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="MuxLogicAddr_to_shift_reg_3_loc_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="29" slack="2"/>
<pin id="115" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_3_loc_load/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="shift_reg_3_loc_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="29" slack="2"/>
<pin id="118" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_3_loc_load/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="MuxLogicAddr_to_shift_reg_2_loc_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="29" slack="2"/>
<pin id="122" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_2_loc_load/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="shift_reg_2_loc_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="29" slack="2"/>
<pin id="125" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_2_loc_load/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="MuxLogicAddr_to_shift_reg_1_loc_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="29" slack="2"/>
<pin id="129" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_1_loc_load/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shift_reg_1_loc_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="29" slack="2"/>
<pin id="132" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_1_loc_load/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="MuxLogicAddr_to_shift_reg_loc_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="29" slack="2"/>
<pin id="136" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_loc_load/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shift_reg_loc_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="29" slack="2"/>
<pin id="139" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_loc_load/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="shift_reg_loc_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="29" slack="0"/>
<pin id="143" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_loc "/>
</bind>
</comp>

<comp id="148" class="1005" name="shift_reg_1_loc_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="29" slack="0"/>
<pin id="150" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_1_loc "/>
</bind>
</comp>

<comp id="155" class="1005" name="shift_reg_2_loc_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="29" slack="0"/>
<pin id="157" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_2_loc "/>
</bind>
</comp>

<comp id="162" class="1005" name="shift_reg_3_loc_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="29" slack="0"/>
<pin id="164" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_3_loc "/>
</bind>
</comp>

<comp id="169" class="1005" name="shift_reg_4_loc_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="29" slack="0"/>
<pin id="171" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_4_loc "/>
</bind>
</comp>

<comp id="176" class="1005" name="shift_reg_5_loc_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="29" slack="0"/>
<pin id="178" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_5_loc "/>
</bind>
</comp>

<comp id="183" class="1005" name="shift_reg_6_loc_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="29" slack="0"/>
<pin id="185" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_6_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="77" pin=8"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="77" pin=9"/></net>

<net id="98"><net_src comp="95" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="105"><net_src comp="102" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="112"><net_src comp="109" pin="1"/><net_sink comp="77" pin=3"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="77" pin=4"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="77" pin=5"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="77" pin=6"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="77" pin=7"/></net>

<net id="144"><net_src comp="38" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="66" pin=7"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="151"><net_src comp="42" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="66" pin=6"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="158"><net_src comp="46" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="66" pin=5"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="165"><net_src comp="50" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="172"><net_src comp="54" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="179"><net_src comp="58" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="186"><net_src comp="62" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {3 4 }
 - Input state : 
	Port: fir_hls : in_stream | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|   call   |         grp_fir_hls_Pipeline_1_fu_66        |   228   |    10   |
|          |  grp_fir_hls_Pipeline_VITIS_LOOP_12_1_fu_77 |   242   |   370   |
|----------|---------------------------------------------|---------|---------|
|          |  MuxLogicAddr_to_shift_reg_6_loc_load_fu_92 |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_5_loc_load_fu_99 |    0    |    0    |
|          | MuxLogicAddr_to_shift_reg_4_loc_load_fu_106 |    0    |    0    |
| muxlogic | MuxLogicAddr_to_shift_reg_3_loc_load_fu_113 |    0    |    0    |
|          | MuxLogicAddr_to_shift_reg_2_loc_load_fu_120 |    0    |    0    |
|          | MuxLogicAddr_to_shift_reg_1_loc_load_fu_127 |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_loc_load_fu_134  |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |   470   |   380   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|shift_reg_1_loc_reg_148|   29   |
|shift_reg_2_loc_reg_155|   29   |
|shift_reg_3_loc_reg_162|   29   |
|shift_reg_4_loc_reg_169|   29   |
|shift_reg_5_loc_reg_176|   29   |
|shift_reg_6_loc_reg_183|   29   |
| shift_reg_loc_reg_141 |   29   |
+-----------------------+--------+
|         Total         |   203  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   470  |   380  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   203  |    -   |
+-----------+--------+--------+
|   Total   |   673  |   380  |
+-----------+--------+--------+
