

================================================================
== Vivado HLS Report for 'AXISTry'
================================================================
* Date:           Thu Oct 17 19:36:25 2019

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        AXISTry
* Solution:       AXISTry_Soln
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- AXISTry_for1  |   14|   14|         7|          -|          -|     2|    no    |
        |- AXISTry_for2  |    4|    4|         2|          -|          -|     2|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     51|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    147|
|Register         |        -|      -|     226|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     226|    198|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |AXISTry_mul_32ns_bkb_U0  |AXISTry_mul_32ns_bkb  |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_114_p2                   |     +    |      0|  0|   2|           2|           1|
    |i_3_fu_140_p2                   |     +    |      0|  0|   2|           2|           1|
    |M_AXIS_V_data_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |M_AXIS_V_data_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |M_AXIS_V_last_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |M_AXIS_V_last_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |S_AXIS_V_data_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |S_AXIS_V_data_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |M_AXIS_V_data_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |M_AXIS_V_last_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |S_AXIS_V_data_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |exitcond3_fu_108_p2             |   icmp   |      0|  0|   2|           2|           3|
    |exitcond_fu_134_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp_5_fu_146_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_last_fu_175_p2              |   icmp   |      0|  0|   1|           2|           1|
    |write_output_data_fu_166_p3     |  select  |      0|  0|  32|           1|          32|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  51|          25|          51|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |M_AXIS_TDATA_blk_n        |   1|          2|    1|          2|
    |M_AXIS_V_data_1_data_out  |  32|          2|   32|         64|
    |M_AXIS_V_data_1_state     |   2|          3|    2|          6|
    |M_AXIS_V_last_1_data_out  |   1|          2|    1|          2|
    |M_AXIS_V_last_1_state     |   2|          3|    2|          6|
    |S_AXIS_TDATA_blk_n        |   1|          2|    1|          2|
    |S_AXIS_V_data_0_data_out  |  32|          2|   32|         64|
    |S_AXIS_V_data_0_state     |   2|          3|    2|          6|
    |S_AXIS_V_last_0_state     |   2|          3|    2|          6|
    |ap_NS_fsm                 |   4|         11|    1|         11|
    |i_1_reg_97                |   2|          2|    2|          4|
    |i_reg_74                  |   2|          2|    2|          4|
    |product_reg_85            |  64|          2|   64|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 147|         39|  144|        305|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |M_AXIS_V_data_1_payload_A  |  32|   0|   32|          0|
    |M_AXIS_V_data_1_payload_B  |  32|   0|   32|          0|
    |M_AXIS_V_data_1_sel_rd     |   1|   0|    1|          0|
    |M_AXIS_V_data_1_sel_wr     |   1|   0|    1|          0|
    |M_AXIS_V_data_1_state      |   2|   0|    2|          0|
    |M_AXIS_V_last_1_payload_A  |   1|   0|    1|          0|
    |M_AXIS_V_last_1_payload_B  |   1|   0|    1|          0|
    |M_AXIS_V_last_1_sel_rd     |   1|   0|    1|          0|
    |M_AXIS_V_last_1_sel_wr     |   1|   0|    1|          0|
    |M_AXIS_V_last_1_state      |   2|   0|    2|          0|
    |S_AXIS_V_data_0_payload_A  |  32|   0|   32|          0|
    |S_AXIS_V_data_0_payload_B  |  32|   0|   32|          0|
    |S_AXIS_V_data_0_sel_rd     |   1|   0|    1|          0|
    |S_AXIS_V_data_0_sel_wr     |   1|   0|    1|          0|
    |S_AXIS_V_data_0_state      |   2|   0|    2|          0|
    |S_AXIS_V_last_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                  |  10|   0|   10|          0|
    |i_1_reg_97                 |   2|   0|    2|          0|
    |i_2_reg_185                |   2|   0|    2|          0|
    |i_3_reg_203                |   2|   0|    2|          0|
    |i_reg_74                   |   2|   0|    2|          0|
    |product_reg_85             |  64|   0|   64|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 226|   0|  226|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    AXISTry    | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    AXISTry    | return value |
|S_AXIS_TDATA   |  in |   32|     axis     | S_AXIS_V_data |    pointer   |
|S_AXIS_TVALID  |  in |    1|     axis     | S_AXIS_V_last |    pointer   |
|S_AXIS_TREADY  | out |    1|     axis     | S_AXIS_V_last |    pointer   |
|S_AXIS_TLAST   |  in |    1|     axis     | S_AXIS_V_last |    pointer   |
|M_AXIS_TDATA   | out |   32|     axis     | M_AXIS_V_data |    pointer   |
|M_AXIS_TVALID  | out |    1|     axis     | M_AXIS_V_last |    pointer   |
|M_AXIS_TREADY  |  in |    1|     axis     | M_AXIS_V_last |    pointer   |
|M_AXIS_TLAST   | out |    1|     axis     | M_AXIS_V_last |    pointer   |
+---------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	9  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / (!exitcond)
10 --> 
	9  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_11 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %S_AXIS_V_data), !map !19

ST_1: StgValue_12 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_last), !map !25

ST_1: StgValue_13 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %M_AXIS_V_data), !map !29

ST_1: StgValue_14 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_last), !map !33

ST_1: StgValue_15 (9)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @AXISTry_str) nounwind

ST_1: StgValue_16 (10)  [1/1] 0.00ns  loc: AXISTry.cpp:19
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_17 (11)  [1/1] 0.00ns  loc: AXISTry.cpp:20
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_18 (12)  [1/1] 0.00ns  loc: AXISTry.cpp:21
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_19 (13)  [1/1] 1.57ns  loc: AXISTry.cpp:27
:8  br label %1


 <State 2>: 1.57ns
ST_2: i (15)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_2, %2 ]

ST_2: product (16)  [1/1] 0.00ns
:1  %product = phi i64 [ 1, %0 ], [ %product_1, %2 ]

ST_2: exitcond3 (17)  [1/1] 1.36ns  loc: AXISTry.cpp:27
:2  %exitcond3 = icmp eq i2 %i, -2

ST_2: empty (18)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: i_2 (19)  [1/1] 0.80ns  loc: AXISTry.cpp:27
:4  %i_2 = add i2 %i, 1

ST_2: StgValue_25 (20)  [1/1] 0.00ns  loc: AXISTry.cpp:27
:5  br i1 %exitcond3, label %.preheader.preheader, label %2

ST_2: empty_6 (23)  [2/2] 0.00ns  loc: AXISTry.cpp:28
:1  %empty_6 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last)

ST_2: StgValue_27 (29)  [1/1] 1.57ns  loc: AXISTry.cpp:36
.preheader.preheader:0  br label %.preheader


 <State 3>: 6.08ns
ST_3: empty_6 (23)  [1/2] 0.00ns  loc: AXISTry.cpp:28
:1  %empty_6 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %S_AXIS_V_data, i1* %S_AXIS_V_last)

ST_3: tmp_data (24)  [1/1] 0.00ns  loc: AXISTry.cpp:28
:2  %tmp_data = extractvalue { i32, i1 } %empty_6, 0

ST_3: tmp_2 (25)  [1/1] 0.00ns  loc: AXISTry.cpp:28
:3  %tmp_2 = zext i32 %tmp_data to i64

ST_3: product_1 (26)  [6/6] 6.08ns  loc: AXISTry.cpp:28
:4  %product_1 = mul i64 %tmp_2, %product


 <State 4>: 6.08ns
ST_4: product_1 (26)  [5/6] 6.08ns  loc: AXISTry.cpp:28
:4  %product_1 = mul i64 %tmp_2, %product


 <State 5>: 6.08ns
ST_5: product_1 (26)  [4/6] 6.08ns  loc: AXISTry.cpp:28
:4  %product_1 = mul i64 %tmp_2, %product


 <State 6>: 6.08ns
ST_6: product_1 (26)  [3/6] 6.08ns  loc: AXISTry.cpp:28
:4  %product_1 = mul i64 %tmp_2, %product


 <State 7>: 6.08ns
ST_7: product_1 (26)  [2/6] 6.08ns  loc: AXISTry.cpp:28
:4  %product_1 = mul i64 %tmp_2, %product


 <State 8>: 6.08ns
ST_8: StgValue_36 (22)  [1/1] 0.00ns  loc: AXISTry.cpp:27
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

ST_8: product_1 (26)  [1/6] 6.08ns  loc: AXISTry.cpp:28
:4  %product_1 = mul i64 %tmp_2, %product

ST_8: StgValue_38 (27)  [1/1] 0.00ns  loc: AXISTry.cpp:27
:5  br label %1


 <State 9>: 2.73ns
ST_9: i_1 (31)  [1/1] 0.00ns
.preheader:0  %i_1 = phi i2 [ %i_3, %3 ], [ 0, %.preheader.preheader ]

ST_9: exitcond (32)  [1/1] 1.36ns  loc: AXISTry.cpp:36
.preheader:1  %exitcond = icmp eq i2 %i_1, -2

ST_9: empty_7 (33)  [1/1] 0.00ns
.preheader:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_9: i_3 (34)  [1/1] 0.80ns  loc: AXISTry.cpp:36
.preheader:3  %i_3 = add i2 %i_1, 1

ST_9: StgValue_43 (35)  [1/1] 0.00ns  loc: AXISTry.cpp:36
.preheader:4  br i1 %exitcond, label %4, label %3

ST_9: tmp_5 (38)  [1/1] 1.36ns  loc: AXISTry.cpp:37
:1  %tmp_5 = icmp eq i2 %i_1, 0

ST_9: tmp (39)  [1/1] 0.00ns  loc: AXISTry.cpp:37
:2  %tmp = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %product, i32 32, i32 63)

ST_9: tmp_1 (40)  [1/1] 0.00ns  loc: AXISTry.cpp:37
:3  %tmp_1 = trunc i64 %product to i32

ST_9: write_output_data (41)  [1/1] 1.37ns  loc: AXISTry.cpp:37
:4  %write_output_data = select i1 %tmp_5, i32 %tmp, i32 %tmp_1

ST_9: tmp_last (42)  [1/1] 1.36ns  loc: AXISTry.cpp:40
:5  %tmp_last = icmp eq i2 %i_1, 1

ST_9: StgValue_49 (43)  [2/2] 0.00ns  loc: AXISTry.cpp:46
:6  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, i32 %write_output_data, i1 %tmp_last)

ST_9: StgValue_50 (46)  [1/1] 0.00ns  loc: AXISTry.cpp:49
:0  ret void


 <State 10>: 0.00ns
ST_10: StgValue_51 (37)  [1/1] 0.00ns  loc: AXISTry.cpp:36
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

ST_10: StgValue_52 (43)  [1/2] 0.00ns  loc: AXISTry.cpp:46
:6  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %M_AXIS_V_data, i1* %M_AXIS_V_last, i32 %write_output_data, i1 %tmp_last)

ST_10: StgValue_53 (44)  [1/1] 0.00ns  loc: AXISTry.cpp:36
:7  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ S_AXIS_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11       (specbitsmap      ) [ 00000000000]
StgValue_12       (specbitsmap      ) [ 00000000000]
StgValue_13       (specbitsmap      ) [ 00000000000]
StgValue_14       (specbitsmap      ) [ 00000000000]
StgValue_15       (spectopmodule    ) [ 00000000000]
StgValue_16       (specinterface    ) [ 00000000000]
StgValue_17       (specinterface    ) [ 00000000000]
StgValue_18       (specinterface    ) [ 00000000000]
StgValue_19       (br               ) [ 01111111100]
i                 (phi              ) [ 00100000000]
product           (phi              ) [ 00111111111]
exitcond3         (icmp             ) [ 00111111100]
empty             (speclooptripcount) [ 00000000000]
i_2               (add              ) [ 01111111100]
StgValue_25       (br               ) [ 00000000000]
StgValue_27       (br               ) [ 00111111111]
empty_6           (read             ) [ 00000000000]
tmp_data          (extractvalue     ) [ 00000000000]
tmp_2             (zext             ) [ 00001111100]
StgValue_36       (specloopname     ) [ 00000000000]
product_1         (mul              ) [ 01111111100]
StgValue_38       (br               ) [ 01111111100]
i_1               (phi              ) [ 00000000010]
exitcond          (icmp             ) [ 00000000011]
empty_7           (speclooptripcount) [ 00000000000]
i_3               (add              ) [ 00100000011]
StgValue_43       (br               ) [ 00000000000]
tmp_5             (icmp             ) [ 00000000000]
tmp               (partselect       ) [ 00000000000]
tmp_1             (trunc            ) [ 00000000000]
write_output_data (select           ) [ 00000000001]
tmp_last          (icmp             ) [ 00000000001]
StgValue_50       (ret              ) [ 00000000000]
StgValue_51       (specloopname     ) [ 00000000000]
StgValue_52       (write            ) [ 00000000000]
StgValue_53       (br               ) [ 00100000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="S_AXIS_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S_AXIS_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_AXIS_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_AXIS_V_last">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_last"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXISTry_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="33" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_6/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="0" index="3" bw="32" slack="0"/>
<pin id="69" dir="0" index="4" bw="1" slack="0"/>
<pin id="70" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/9 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="1"/>
<pin id="76" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="product_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="1"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="product (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="product_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="64" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="product/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_1_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="1"/>
<pin id="99" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_1_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="exitcond3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="2" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_data_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="33" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="1"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="product_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="exitcond_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_5_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="0" index="3" bw="7" slack="0"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_output_data_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_output_data/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_last_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="2" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last/9 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_2_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="product_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="product_1 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_3_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="write_output_data_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="write_output_data "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_last_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="52" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="89" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="112"><net_src comp="78" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="78" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="56" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="85" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="101" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="101" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="101" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="85" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="85" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="146" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="152" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="64" pin=3"/></net>

<net id="179"><net_src comp="101" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="2"/><net_sink comp="64" pin=4"/></net>

<net id="188"><net_src comp="114" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="193"><net_src comp="124" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="198"><net_src comp="128" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="206"><net_src comp="140" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="211"><net_src comp="166" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="216"><net_src comp="175" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="64" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_AXIS_V_data | {10 }
	Port: M_AXIS_V_last | {10 }
 - Input state : 
	Port: AXISTry : S_AXIS_V_data | {2 }
	Port: AXISTry : S_AXIS_V_last | {2 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_2 : 1
		StgValue_25 : 2
	State 3
		tmp_2 : 1
		product_1 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond : 1
		i_3 : 1
		StgValue_43 : 2
		tmp_5 : 1
		write_output_data : 2
		tmp_last : 1
		StgValue_49 : 3
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|  select  | write_output_data_fu_166 |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_128        |    8    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     exitcond3_fu_108     |    0    |    0    |    1    |
|   icmp   |      exitcond_fu_134     |    0    |    0    |    1    |
|          |       tmp_5_fu_146       |    0    |    0    |    1    |
|          |      tmp_last_fu_175     |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|    add   |        i_2_fu_114        |    0    |    0    |    2    |
|          |        i_3_fu_140        |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |      grp_read_fu_56      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |      grp_write_fu_64     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|extractvalue|      tmp_data_fu_120     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |       tmp_2_fu_124       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|        tmp_fu_152        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_1_fu_162       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    8    |    0    |    40   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_1_reg_97       |    2   |
|       i_2_reg_185       |    2   |
|       i_3_reg_203       |    2   |
|         i_reg_74        |    2   |
|    product_1_reg_195    |   64   |
|      product_reg_85     |   64   |
|      tmp_2_reg_190      |   64   |
|     tmp_last_reg_213    |    1   |
|write_output_data_reg_208|   32   |
+-------------------------+--------+
|          Total          |   233  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_64 |  p3  |   2  |  32  |   64   ||    32   |
| grp_write_fu_64 |  p4  |   2  |   1  |    2   ||    1    |
|  product_reg_85 |  p0  |   2  |  64  |   128  ||    64   |
|    grp_fu_128   |  p0  |   2  |  32  |   64   ||    32   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   258  ||  6.284  ||   129   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   129  |
|  Register |    -   |    -   |   233  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |   233  |   169  |
+-----------+--------+--------+--------+--------+
