INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/saturnine/lab_5/lab_5.srcs/sources_1/new/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/saturnine/lab_5/lab_5.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/saturnine/lab_5/lab_5.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/saturnine/lab_5/lab_5.srcs/sources_1/new/serial_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/saturnine/lab_5/lab_5.srcs/sources_1/new/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/saturnine/lab_5/lab_5.srcs/sim_1/new/serial_adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_adder_tb
