Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 16:20:17 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_2/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.838      -14.496                     25                 3153       -0.103       -1.080                     45                 3153        1.725        0.000                       0                  3154  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.838      -14.496                     25                 3153       -0.103       -1.080                     45                 3153        1.725        0.000                       0                  3154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -0.838ns,  Total Violation      -14.496ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.103ns,  Total Violation       -1.080ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.838ns  (required time - arrival time)
  Source:                 genblk1[301].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.946ns (41.440%)  route 2.750ns (58.560%))
  Logic Levels:           21  (CARRY8=13 LUT2=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 6.416 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 1.111ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.746ns (routing 1.010ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3153, estimated)     2.031     2.992    genblk1[301].reg_in/CLK
    SLICE_X121Y431       FDRE                                         r  genblk1[301].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y431       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.069 r  genblk1[301].reg_in/reg_out_reg[2]/Q
                         net (fo=6, estimated)        0.115     3.184    genblk1[301].reg_in/x_reg[301][2]
    SLICE_X121Y430       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     3.274 r  genblk1[301].reg_in/reg_out[7]_i_1872/O
                         net (fo=1, routed)           0.013     3.287    conv/mul152/reg_out[7]_i_1072[0]
    SLICE_X121Y430       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     3.352 r  conv/mul152/reg_out_reg[7]_i_1064/O[0]
                         net (fo=3, estimated)        0.475     3.827    conv/add000192/reg_out_reg[7]_i_561_0[0]
    SLICE_X124Y430       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.905 r  conv/add000192/reg_out_reg[7]_i_561/O[1]
                         net (fo=2, estimated)        0.173     4.078    conv/add000192/reg_out_reg[7]_i_561_n_14
    SLICE_X123Y430       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     4.115 r  conv/add000192/reg_out[7]_i_567/O
                         net (fo=1, routed)           0.025     4.140    conv/add000192/reg_out[7]_i_567_n_0
    SLICE_X123Y430       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.324 r  conv/add000192/reg_out_reg[7]_i_263/O[5]
                         net (fo=2, estimated)        0.419     4.743    conv/add000192/reg_out_reg[7]_i_263_n_10
    SLICE_X120Y431       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.793 r  conv/add000192/reg_out[7]_i_266/O
                         net (fo=1, routed)           0.008     4.801    conv/add000192/reg_out[7]_i_266_n_0
    SLICE_X120Y431       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.916 r  conv/add000192/reg_out_reg[7]_i_126/CO[7]
                         net (fo=1, estimated)        0.026     4.942    conv/add000192/reg_out_reg[7]_i_126_n_0
    SLICE_X120Y432       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.018 r  conv/add000192/reg_out_reg[7]_i_895/O[1]
                         net (fo=1, estimated)        0.220     5.238    conv/add000192/reg_out_reg[7]_i_895_n_14
    SLICE_X120Y429       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     5.289 r  conv/add000192/reg_out[7]_i_458/O
                         net (fo=1, routed)           0.009     5.298    conv/add000192/reg_out[7]_i_458_n_0
    SLICE_X120Y429       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.498 r  conv/add000192/reg_out_reg[7]_i_197/O[4]
                         net (fo=1, estimated)        0.394     5.892    conv/add000192/reg_out_reg[7]_i_197_n_11
    SLICE_X124Y428       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.927 r  conv/add000192/reg_out[7]_i_91/O
                         net (fo=1, routed)           0.011     5.938    conv/add000192/reg_out[7]_i_91_n_0
    SLICE_X124Y428       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.093 r  conv/add000192/reg_out_reg[7]_i_34/CO[7]
                         net (fo=1, estimated)        0.026     6.119    conv/add000192/reg_out_reg[7]_i_34_n_0
    SLICE_X124Y429       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.175 r  conv/add000192/reg_out_reg[23]_i_64/O[0]
                         net (fo=2, estimated)        0.174     6.349    conv/add000192/reg_out_reg[23]_i_64_n_15
    SLICE_X123Y428       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.402 r  conv/add000192/reg_out[23]_i_78/O
                         net (fo=1, routed)           0.015     6.417    conv/add000192/reg_out[23]_i_78_n_0
    SLICE_X123Y428       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.534 r  conv/add000192/reg_out_reg[23]_i_35/CO[7]
                         net (fo=1, estimated)        0.026     6.560    conv/add000192/reg_out_reg[23]_i_35_n_0
    SLICE_X123Y429       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.616 r  conv/add000192/reg_out_reg[23]_i_28/O[0]
                         net (fo=1, estimated)        0.276     6.892    conv/add000192/reg_out_reg[23]_i_28_n_15
    SLICE_X124Y435       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.928 r  conv/add000192/reg_out[23]_i_36/O
                         net (fo=1, routed)           0.010     6.938    conv/add000192/reg_out[23]_i_36_n_0
    SLICE_X124Y435       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.053 r  conv/add000192/reg_out_reg[23]_i_19/CO[7]
                         net (fo=1, estimated)        0.026     7.079    conv/add000192/reg_out_reg[23]_i_19_n_0
    SLICE_X124Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.155 r  conv/add000192/reg_out_reg[23]_i_18/O[1]
                         net (fo=1, estimated)        0.258     7.413    conv/add000193/tmp07[1]_69[17]
    SLICE_X123Y438       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     7.450 r  conv/add000193/reg_out[23]_i_7/O
                         net (fo=1, routed)           0.025     7.475    conv/add000193/reg_out[23]_i_7_n_0
    SLICE_X123Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     7.662 r  conv/add000193/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.688    reg_out/D[23]
    SLICE_X123Y438       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3153, estimated)     1.746     6.416    reg_out/CLK
    SLICE_X123Y438       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.445     6.861    
                         clock uncertainty           -0.035     6.825    
    SLICE_X123Y438       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.850    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                 -0.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.103ns  (arrival time - required time)
  Source:                 demux/genblk1[284].z_reg[284][5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[284].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.057ns (37.255%)  route 0.096ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Net Delay (Source):      1.677ns (routing 1.010ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.974ns (routing 1.111ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3153, estimated)     1.677     2.347    demux/CLK
    SLICE_X137Y419       FDRE                                         r  demux/genblk1[284].z_reg[284][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y419       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.404 r  demux/genblk1[284].z_reg[284][5]/Q
                         net (fo=1, estimated)        0.096     2.500    genblk1[284].reg_in/D[5]
    SLICE_X137Y420       FDRE                                         r  genblk1[284].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3153, estimated)     1.974     2.935    genblk1[284].reg_in/CLK
    SLICE_X137Y420       FDRE                                         r  genblk1[284].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.392     2.543    
    SLICE_X137Y420       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.603    genblk1[284].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                 -0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X131Y457  genblk1[106].reg_in/reg_out_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X125Y425  demux/genblk1[297].z_reg[297][4]/C



