module top_module(
    input clk,
    input areset,
    input train_valid,
    input train_taken,
    output [1:0] state
);
    always @(posedge clk or posedge areset) begin
        if (areset)
            state <= 2'b01;
        else begin
            if (train_valid) begin
                if (train_taken)
                    state <= (state < 2'd3)? state+1:state;
                else
                    state <= (state > 2'd0)? state-1:state;
            end
            else
                state <= state;
        end
    end
endmodule

