{"sha": "4b88cc6b0694966f9e81e1e0b62ba32f96bbc998", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGI4OGNjNmIwNjk0OTY2ZjllODFlMWUwYjYyYmEzMmY5NmJiYzk5OA==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-10-16T11:47:44Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-10-16T11:47:44Z"}, "message": "AVX-512. 79/n. Extend expand_mul_widen_hilo.\n\ngcc/\n\t* config/i386/i386.c (ix86_expand_mul_widen_hilo): Handle V32HI, V16SI,\n\tV64QI modes.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r216311", "tree": {"sha": "f5602e93c115c344a44354f090b4b9f238b95549", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f5602e93c115c344a44354f090b4b9f238b95549"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4b88cc6b0694966f9e81e1e0b62ba32f96bbc998", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4b88cc6b0694966f9e81e1e0b62ba32f96bbc998", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4b88cc6b0694966f9e81e1e0b62ba32f96bbc998", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4b88cc6b0694966f9e81e1e0b62ba32f96bbc998/comments", "author": null, "committer": null, "parents": [{"sha": "f40b39a32027ffe76789c3d546218d5dea5ac74a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f40b39a32027ffe76789c3d546218d5dea5ac74a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f40b39a32027ffe76789c3d546218d5dea5ac74a"}], "stats": {"total": 15, "additions": 15, "deletions": 0}, "files": [{"sha": "dbe0ecb86cc59a859b5d9c0c66d263c648c27fe8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4b88cc6b0694966f9e81e1e0b62ba32f96bbc998/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4b88cc6b0694966f9e81e1e0b62ba32f96bbc998/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4b88cc6b0694966f9e81e1e0b62ba32f96bbc998", "patch": "@@ -1,3 +1,15 @@\n+2014-10-16  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/i386.c (ix86_expand_mul_widen_hilo): Handle V32HI, V16SI,\n+\tV64QI modes.\n+\n 2014-10-16  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "baf0d3daafa786e06943cbb9b1c029d7ce8ee64e", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4b88cc6b0694966f9e81e1e0b62ba32f96bbc998/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4b88cc6b0694966f9e81e1e0b62ba32f96bbc998/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=4b88cc6b0694966f9e81e1e0b62ba32f96bbc998", "patch": "@@ -45562,6 +45562,9 @@ ix86_expand_mul_widen_hilo (rtx dest, rtx op1, rtx op2,\n \n     case V16QImode:\n     case V32QImode:\n+    case V32HImode:\n+    case V16SImode:\n+    case V64QImode:\n       t1 = gen_reg_rtx (wmode);\n       t2 = gen_reg_rtx (wmode);\n       ix86_expand_sse_unpack (t1, op1, uns_p, high_p);"}]}