

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Tue Sep  5 22:48:36 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   183109|   183109| 0.610 ms | 0.610 ms |  183109|  183109|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+------+------+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+------+------+---------+
        |grp_Attention_layer_fu_458  |Attention_layer  |     1490|     1490| 4.966 us | 4.966 us |  1490|  1490|   none  |
        |grp_Context_layer_fu_465    |Context_layer    |     2517|     2517| 8.389 us | 8.389 us |  2517|  2517|   none  |
        +----------------------------+-----------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h                 |   183108|   183108|     15259|          -|          -|    12|    no    |
        | + l_mh_separate_i_s_l_j_s  |     2304|     2304|         3|          -|          -|   768|    no    |
        | + l_S_h_0_h.2              |       12|       12|         1|          -|          -|    12|    no    |
        | + l_exp_sum_i3_l_j2        |     3600|     3600|        25|          -|          -|   144|    no    |
        | + l_update_i4_l_j3         |     3024|     3024|        21|          -|          -|   144|    no    |
        | + l_mh_merge_i_m_l_j_m     |     2304|     2304|         3|          -|          -|   768|    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      812|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|    76|    26689|    22286|    -|
|Memory               |       11|     -|       64|        6|    -|
|Multiplexer          |        -|     -|        -|      684|    -|
|Register             |        -|     -|      685|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       12|    76|    27438|    23788|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     2|        3|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+--------------------------------------------+---------+----+-------+-------+-----+
    |                     Instance                     |                   Module                   | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------------------+--------------------------------------------+---------+----+-------+-------+-----+
    |grp_Attention_layer_fu_458                        |Attention_layer                             |        1|  35|  13402|  11259|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2936             |Bert_layer_add_10ns_10ns_10_1_1             |        0|   0|      0|     10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2938             |Bert_layer_add_10ns_10ns_10_1_1             |        0|   0|      0|     10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2939             |Bert_layer_add_10ns_10ns_10_1_1             |        0|   0|      0|     10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2952             |Bert_layer_add_10ns_10ns_10_1_1             |        0|   0|      0|     10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2954             |Bert_layer_add_10ns_10ns_10_1_1             |        0|   0|      0|     10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2955             |Bert_layer_add_10ns_10ns_10_1_1             |        0|   0|      0|     10|    0|
    |Bert_layer_add_12s_12ns_12_1_1_U2949              |Bert_layer_add_12s_12ns_12_1_1              |        0|   0|      0|     12|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2935                |Bert_layer_add_4ns_4ns_4_1_1                |        0|   0|      0|      6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2937                |Bert_layer_add_4ns_4ns_4_1_1                |        0|   0|      0|      6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2941                |Bert_layer_add_4ns_4ns_4_1_1                |        0|   0|      0|      6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2943                |Bert_layer_add_4ns_4ns_4_1_1                |        0|   0|      0|      6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2944                |Bert_layer_add_4ns_4ns_4_1_1                |        0|   0|      0|      6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2946                |Bert_layer_add_4ns_4ns_4_1_1                |        0|   0|      0|      6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2947                |Bert_layer_add_4ns_4ns_4_1_1                |        0|   0|      0|      6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2953                |Bert_layer_add_4ns_4ns_4_1_1                |        0|   0|      0|      6|    0|
    |Bert_layer_add_7ns_7ns_7_1_1_U2940                |Bert_layer_add_7ns_7ns_7_1_1                |        0|   0|      0|      7|    0|
    |Bert_layer_add_7ns_7ns_7_1_1_U2956                |Bert_layer_add_7ns_7ns_7_1_1                |        0|   0|      0|      7|    0|
    |Bert_layer_add_8ns_8ns_8_1_1_U2942                |Bert_layer_add_8ns_8ns_8_1_1                |        0|   0|      0|      8|    0|
    |Bert_layer_add_8ns_8ns_8_1_1_U2945                |Bert_layer_add_8ns_8ns_8_1_1                |        0|   0|      0|      8|    0|
    |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_U2931   |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1   |        0|   2|    318|    198|    0|
    |Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1_U2932    |Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1    |        0|   0|      0|      0|    0|
    |Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_U2934  |Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1  |        0|   7|    316|    748|    0|
    |Bert_layer_fpext_32ns_64_2_no_dsp_1_U2933         |Bert_layer_fpext_32ns_64_2_no_dsp_1         |        0|   0|      0|      0|    0|
    |Bert_layer_sub_12ns_12ns_12_1_1_U2948             |Bert_layer_sub_12ns_12ns_12_1_1             |        0|   0|      0|     12|    0|
    |Bert_layer_sub_12ns_12ns_12_1_1_U2950             |Bert_layer_sub_12ns_12ns_12_1_1             |        0|   0|      0|     12|    0|
    |Bert_layer_sub_54ns_54ns_54_1_1_U2951             |Bert_layer_sub_54ns_54ns_54_1_1             |        0|   0|      0|     53|    0|
    |grp_Context_layer_fu_465                          |Context_layer                               |        0|  32|  12653|   9854|    0|
    +--------------------------------------------------+--------------------------------------------+---------+----+-------+-------+-----+
    |Total                                             |                                            |        1|  76|  26689|  22286|    0|
    +--------------------------------------------------+--------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_h_V_U       |Self_attention_Q_h_V       |        2|   0|   0|    0|   768|   24|     1|        18432|
    |K_h_V_U       |Self_attention_Q_h_V       |        2|   0|   0|    0|   768|   24|     1|        18432|
    |V_h_V_U       |Self_attention_Q_h_V       |        2|   0|   0|    0|   768|   24|     1|        18432|
    |inp_sumRow_U  |Self_attention_inp_sumRow  |        0|  64|   6|    0|    12|   32|     1|          384|
    |v100_U        |Self_attention_v100        |        1|   0|   0|    0|   144|   32|     1|         4608|
    |v101_V_U      |Self_attention_v101_V      |        2|   0|   0|    0|   144|   24|     1|         3456|
    |v102_U        |Self_attention_v102        |        2|   0|   0|    0|   768|   24|     1|        18432|
    +--------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                           |       11|  64|   6|    0|  3372|  184|     7|        82176|
    +--------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln150_1_fu_609_p2      |     +    |   0|  0|   19|          14|          14|
    |add_ln158_1_fu_1177_p2     |     +    |   0|  0|   19|          14|          14|
    |add_ln86_fu_717_p2         |     +    |   0|  0|   19|           8|           8|
    |add_ln98_fu_808_p2         |     +    |   0|  0|   19|           8|           8|
    |sub_ln150_fu_578_p2        |     -    |   0|  0|   19|          14|          14|
    |sub_ln158_fu_1168_p2       |     -    |   0|  0|   19|          14|          14|
    |sub_ln86_fu_708_p2         |     -    |   0|  0|   19|           8|           8|
    |sub_ln98_fu_799_p2         |     -    |   0|  0|   19|           8|           8|
    |and_ln535_fu_978_p2        |    and   |   0|  0|    2|           1|           1|
    |and_ln536_fu_1042_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln539_fu_989_p2        |    and   |   0|  0|    2|           1|           1|
    |and_ln557_fu_1006_p2       |    and   |   0|  0|    2|           1|           1|
    |ashr_ln540_fu_939_p2       |   ashr   |   0|  0|  162|          54|          54|
    |icmp_ln143_fu_500_p2       |   icmp   |   0|  0|    9|           4|           4|
    |icmp_ln147_fu_520_p2       |   icmp   |   0|  0|   13|          10|          10|
    |icmp_ln148_fu_538_p2       |   icmp   |   0|  0|   11|           7|           8|
    |icmp_ln164_fu_1079_p2      |   icmp   |   0|  0|   13|          10|          10|
    |icmp_ln165_fu_1097_p2      |   icmp   |   0|  0|   11|           7|           8|
    |icmp_ln525_fu_857_p2       |   icmp   |   0|  0|   29|          63|           1|
    |icmp_ln535_fu_868_p2       |   icmp   |   0|  0|   13|          12|           5|
    |icmp_ln536_fu_886_p2       |   icmp   |   0|  0|   13|          12|           5|
    |icmp_ln539_fu_983_p2       |   icmp   |   0|  0|   13|          12|           6|
    |icmp_ln557_fu_925_p2       |   icmp   |   0|  0|   13|          12|           5|
    |icmp_ln80_fu_633_p2        |   icmp   |   0|  0|    9|           4|           4|
    |icmp_ln83_fu_650_p2        |   icmp   |   0|  0|   11|           8|           8|
    |icmp_ln84_fu_668_p2        |   icmp   |   0|  0|    9|           4|           4|
    |icmp_ln95_fu_737_p2        |   icmp   |   0|  0|   11|           8|           8|
    |icmp_ln96_fu_755_p2        |   icmp   |   0|  0|    9|           4|           4|
    |or_ln525_1_fu_1067_p2      |    or    |   0|  0|    2|           1|           1|
    |or_ln525_fu_1012_p2        |    or    |   0|  0|    2|           1|           1|
    |or_ln535_fu_995_p2         |    or    |   0|  0|    2|           1|           1|
    |or_ln536_fu_968_p2         |    or    |   0|  0|    2|           1|           1|
    |select_ln147_1_fu_552_p3   |  select  |   0|  0|    4|           1|           4|
    |select_ln147_fu_544_p3     |  select  |   0|  0|    7|           1|           1|
    |select_ln164_1_fu_1111_p3  |  select  |   0|  0|    4|           1|           4|
    |select_ln164_fu_1103_p3    |  select  |   0|  0|    7|           1|           1|
    |select_ln524_fu_909_p3     |  select  |   0|  0|   54|           1|          54|
    |select_ln525_1_fu_1017_p3  |  select  |   0|  0|   24|           1|          24|
    |select_ln525_2_fu_1054_p3  |  select  |   0|  0|   24|           1|          24|
    |select_ln525_3_fu_1061_p3  |  select  |   0|  0|   24|           1|          24|
    |select_ln525_4_fu_1071_p3  |  select  |   0|  0|   24|           1|          24|
    |select_ln525_fu_1047_p3    |  select  |   0|  0|   24|           1|           1|
    |select_ln542_fu_960_p3     |  select  |   0|  0|    2|           1|           2|
    |select_ln83_1_fu_682_p3    |  select  |   0|  0|    4|           1|           4|
    |select_ln83_fu_674_p3      |  select  |   0|  0|    4|           1|           1|
    |select_ln95_2_fu_769_p3    |  select  |   0|  0|    4|           1|           4|
    |select_ln95_fu_761_p3      |  select  |   0|  0|    4|           1|           1|
    |sh_amt_fu_916_p3           |  select  |   0|  0|   12|           1|          12|
    |shl_ln558_fu_1032_p2       |    shl   |   0|  0|   63|          24|          24|
    |xor_ln525_fu_1037_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln535_fu_1000_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln536_fu_972_p2        |    xor   |   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  812|         370|         455|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |K_h_V_address0            |   15|          3|   10|         30|
    |K_h_V_ce0                 |   15|          3|    1|          3|
    |K_h_V_ce1                 |    9|          2|    1|          2|
    |Q_h_V_address0            |   15|          3|   10|         30|
    |Q_h_V_ce0                 |   15|          3|    1|          3|
    |Q_h_V_ce1                 |    9|          2|    1|          2|
    |V_h_V_address0            |   15|          3|   10|         30|
    |V_h_V_ce0                 |   15|          3|    1|          3|
    |V_h_V_ce1                 |    9|          2|    1|          2|
    |ap_NS_fsm                 |  249|         58|    1|         58|
    |h_reg_304                 |    9|          2|    4|          8|
    |i3_reg_370                |    9|          2|    4|          8|
    |i4_reg_403                |    9|          2|    4|          8|
    |i_m_reg_436               |    9|          2|    4|          8|
    |i_s_reg_326               |    9|          2|    4|          8|
    |indvar_flatten17_reg_392  |    9|          2|    8|         16|
    |indvar_flatten24_reg_425  |    9|          2|   10|         20|
    |indvar_flatten8_reg_359   |    9|          2|    8|         16|
    |indvar_flatten_reg_315    |    9|          2|   10|         20|
    |inp_sumRow_address0       |   27|          5|    4|         20|
    |inp_sumRow_d0             |   15|          3|   32|         96|
    |j2_reg_381                |    9|          2|    4|          8|
    |j3_reg_414                |    9|          2|    4|          8|
    |j_m_reg_447               |    9|          2|    7|         14|
    |j_s_reg_337               |    9|          2|    7|         14|
    |v100_address0             |   27|          5|    8|         40|
    |v100_ce0                  |   15|          3|    1|          3|
    |v100_d0                   |   15|          3|   32|         96|
    |v100_we0                  |   15|          3|    1|          3|
    |v101_V_address0           |   15|          3|    8|         24|
    |v101_V_ce0                |   15|          3|    1|          3|
    |v101_V_ce1                |    9|          2|    1|          2|
    |v102_address0             |   15|          3|   10|         30|
    |v102_ce0                  |   15|          3|    1|          3|
    |v102_we0                  |    9|          2|    1|          2|
    |v52_reg_348               |    9|          2|    4|          8|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  684|        148|  219|        649|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln143_reg_1191                       |   4|   0|    4|          0|
    |add_ln147_1_reg_1205                     |  10|   0|   10|          0|
    |add_ln148_reg_1244                       |   7|   0|    7|          0|
    |add_ln158_reg_1224                       |  10|   0|   10|          0|
    |add_ln164_1_reg_1439                     |  10|   0|   10|          0|
    |add_ln165_reg_1468                       |   7|   0|    7|          0|
    |add_ln168_reg_1463                       |  10|   0|   10|          0|
    |add_ln535_reg_1388                       |  12|   0|   12|          0|
    |add_ln83_1_reg_1260                      |   8|   0|    8|          0|
    |add_ln84_reg_1284                        |   4|   0|    4|          0|
    |add_ln95_1_reg_1308                      |   8|   0|    8|          0|
    |add_ln96_reg_1342                        |   4|   0|    4|          0|
    |and_ln535_reg_1415                       |   1|   0|    1|          0|
    |ap_CS_fsm                                |  57|   0|   57|          0|
    |grp_Attention_layer_fu_458_ap_start_reg  |   1|   0|    1|          0|
    |grp_Context_layer_fu_465_ap_start_reg    |   1|   0|    1|          0|
    |h_reg_304                                |   4|   0|    4|          0|
    |i3_reg_370                               |   4|   0|    4|          0|
    |i4_reg_403                               |   4|   0|    4|          0|
    |i_m_reg_436                              |   4|   0|    4|          0|
    |i_s_reg_326                              |   4|   0|    4|          0|
    |icmp_ln525_reg_1373                      |   1|   0|    1|          0|
    |icmp_ln535_reg_1381                      |   1|   0|    1|          0|
    |icmp_ln536_reg_1398                      |   1|   0|    1|          0|
    |indvar_flatten17_reg_392                 |   8|   0|    8|          0|
    |indvar_flatten24_reg_425                 |  10|   0|   10|          0|
    |indvar_flatten8_reg_359                  |   8|   0|    8|          0|
    |indvar_flatten_reg_315                   |  10|   0|   10|          0|
    |inp_sumRow_addr_1_reg_1289               |   4|   0|    4|          0|
    |j2_reg_381                               |   4|   0|    4|          0|
    |j3_reg_414                               |   4|   0|    4|          0|
    |j_m_reg_447                              |   7|   0|    7|          0|
    |j_s_reg_337                              |   7|   0|    7|          0|
    |or_ln525_reg_1420                        |   1|   0|    1|          0|
    |p_Result_41_reg_1358                     |   1|   0|    1|          0|
    |p_Result_s_reg_1363                      |  11|   0|   11|          0|
    |reg_488                                  |  32|   0|   32|          0|
    |reg_494                                  |  32|   0|   32|          0|
    |select_ln147_1_reg_1216                  |   4|   0|    4|          0|
    |select_ln147_reg_1210                    |   7|   0|    7|          0|
    |select_ln164_1_reg_1450                  |   4|   0|    4|          0|
    |select_ln164_reg_1444                    |   7|   0|    7|          0|
    |select_ln525_1_reg_1426                  |  24|   0|   24|          0|
    |select_ln525_4_reg_1431                  |  24|   0|   24|          0|
    |select_ln83_1_reg_1271                   |   4|   0|    4|          0|
    |select_ln83_reg_1265                     |   4|   0|    4|          0|
    |select_ln95_2_reg_1319                   |   4|   0|    4|          0|
    |select_ln95_reg_1313                     |   4|   0|    4|          0|
    |sh_amt_reg_1404                          |  12|   0|   12|          0|
    |sub_ln535_reg_1393                       |  12|   0|   12|          0|
    |tmp_reg_1196                             |   4|   0|   10|          6|
    |trunc_ln511_reg_1353                     |  63|   0|   63|          0|
    |trunc_ln519_reg_1368                     |  52|   0|   52|          0|
    |trunc_ln537_reg_1409                     |  24|   0|   24|          0|
    |v100_addr_reg_1279                       |   8|   0|    8|          0|
    |v52_reg_348                              |   4|   0|    4|          0|
    |v56_reg_1294                             |  32|   0|   32|          0|
    |v59_reg_1300                             |  32|   0|   32|          0|
    |v64_reg_1347                             |  32|   0|   32|          0|
    |zext_ln98_2_reg_1332                     |   8|   0|   64|         56|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 685|   0|  747|         62|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Self_attention | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Self_attention | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Self_attention | return value |
|ap_done         | out |    1| ap_ctrl_hs | Self_attention | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Self_attention | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Self_attention | return value |
|v87_V_address0  | out |   14|  ap_memory |      v87_V     |     array    |
|v87_V_ce0       | out |    1|  ap_memory |      v87_V     |     array    |
|v87_V_q0        |  in |   24|  ap_memory |      v87_V     |     array    |
|v88_V_address0  | out |   14|  ap_memory |      v88_V     |     array    |
|v88_V_ce0       | out |    1|  ap_memory |      v88_V     |     array    |
|v88_V_q0        |  in |   24|  ap_memory |      v88_V     |     array    |
|v89_V_address0  | out |   14|  ap_memory |      v89_V     |     array    |
|v89_V_ce0       | out |    1|  ap_memory |      v89_V     |     array    |
|v89_V_q0        |  in |   24|  ap_memory |      v89_V     |     array    |
|v90_V_address0  | out |   14|  ap_memory |      v90_V     |     array    |
|v90_V_ce0       | out |    1|  ap_memory |      v90_V     |     array    |
|v90_V_we0       | out |    1|  ap_memory |      v90_V     |     array    |
|v90_V_d0        | out |   24|  ap_memory |      v90_V     |     array    |
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 7 8 
8 --> 9 33 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 8 
33 --> 34 54 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 33 
54 --> 55 
55 --> 56 2 
56 --> 57 
57 --> 55 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 58 [1/1] (0.59ns)   --->   "%inp_sumRow = alloca i64" [kernel.cpp:79]   --->   Operation 58 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 59 [1/1] (1.15ns)   --->   "%Q_h_V = alloca i64" [kernel.cpp:144]   --->   Operation 59 'alloca' 'Q_h_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 60 [1/1] (1.15ns)   --->   "%K_h_V = alloca i64" [kernel.cpp:145]   --->   Operation 60 'alloca' 'K_h_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 61 [1/1] (1.15ns)   --->   "%V_h_V = alloca i64" [kernel.cpp:146]   --->   Operation 61 'alloca' 'V_h_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 62 [1/1] (1.15ns)   --->   "%v100 = alloca i64" [kernel.cpp:158]   --->   Operation 62 'alloca' 'v100' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 63 [1/1] (1.15ns)   --->   "%v101_V = alloca i64" [kernel.cpp:160]   --->   Operation 63 'alloca' 'v101_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 64 [1/1] (1.15ns)   --->   "%v102 = alloca i64"   --->   Operation 64 'alloca' 'v102' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%br_ln143 = br void %.loopexit" [kernel.cpp:143]   --->   Operation 65 'br' 'br_ln143' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%h = phi i4, void, i4 %add_ln143, void %.loopexit.loopexit" [kernel.cpp:143]   --->   Operation 66 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [kernel.cpp:143]   --->   Operation 67 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.65ns)   --->   "%icmp_ln143 = icmp_eq  i4 %h, i4" [kernel.cpp:143]   --->   Operation 68 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.33ns)   --->   "%add_ln143 = add i4 %h, i4" [kernel.cpp:143]   --->   Operation 70 'add' 'add_ln143' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void, void" [kernel.cpp:143]   --->   Operation 71 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h, i6" [kernel.cpp:143]   --->   Operation 72 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.60ns)   --->   "%br_ln147 = br void %.preheader3" [kernel.cpp:147]   --->   Operation 73 'br' 'br_ln147' <Predicate = (!icmp_ln143)> <Delay = 0.60>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln172 = ret" [kernel.cpp:172]   --->   Operation 74 'ret' 'ret_ln172' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.95>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10, void, i10 %add_ln147_1, void %.preheader3.preheader" [kernel.cpp:147]   --->   Operation 75 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%i_s = phi i4, void, i4 %select_ln147_1, void %.preheader3.preheader" [kernel.cpp:147]   --->   Operation 76 'phi' 'i_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%j_s = phi i7, void, i7 %add_ln148, void %.preheader3.preheader" [kernel.cpp:148]   --->   Operation 77 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.60ns)   --->   "%icmp_ln147 = icmp_eq  i10 %indvar_flatten, i10" [kernel.cpp:147]   --->   Operation 78 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.54ns)   --->   "%add_ln147_1 = add i10 %indvar_flatten, i10" [kernel.cpp:147]   --->   Operation 79 'add' 'add_ln147_1' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %.preheader3.preheader, void" [kernel.cpp:147]   --->   Operation 80 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.33ns)   --->   "%add_ln147 = add i4 %i_s, i4" [kernel.cpp:147]   --->   Operation 81 'add' 'add_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.59ns)   --->   "%icmp_ln148 = icmp_eq  i7 %j_s, i7" [kernel.cpp:148]   --->   Operation 82 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.30ns)   --->   "%select_ln147 = select i1 %icmp_ln148, i7, i7 %j_s" [kernel.cpp:147]   --->   Operation 83 'select' 'select_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.35ns)   --->   "%select_ln147_1 = select i1 %icmp_ln148, i4 %add_ln147, i4 %i_s" [kernel.cpp:147]   --->   Operation 84 'select' 'select_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln159 = call void @Attention_layer, i24 %Q_h_V, i24 %K_h_V, i32 %v100" [kernel.cpp:159]   --->   Operation 85 'call' 'call_ln159' <Predicate = (icmp_ln147)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln147_1, i10" [kernel.cpp:150]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln147_1, i8" [kernel.cpp:150]   --->   Operation 87 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i12 %tmp_41" [kernel.cpp:150]   --->   Operation 88 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln150 = sub i14 %tmp_s, i14 %zext_ln150" [kernel.cpp:150]   --->   Operation 89 'sub' 'sub_ln150' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln147_1, i6"   --->   Operation 90 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i7 %select_ln147"   --->   Operation 91 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.54ns)   --->   "%add_ln158 = add i10 %zext_ln158, i10 %tmp_42"   --->   Operation 92 'add' 'add_ln158' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.54ns)   --->   "%add_ln150 = add i10 %tmp, i10 %zext_ln158" [kernel.cpp:150]   --->   Operation 93 'add' 'add_ln150' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i10 %add_ln150" [kernel.cpp:150]   --->   Operation 94 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln150_1 = add i14 %zext_ln150_1, i14 %sub_ln150" [kernel.cpp:150]   --->   Operation 95 'add' 'add_ln150_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i14 %add_ln150_1" [kernel.cpp:150]   --->   Operation 96 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%v87_V_addr = getelementptr i24 %v87_V, i64, i64 %zext_ln150_2" [kernel.cpp:150]   --->   Operation 97 'getelementptr' 'v87_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%v88_V_addr = getelementptr i24 %v88_V, i64, i64 %zext_ln150_2" [kernel.cpp:152]   --->   Operation 98 'getelementptr' 'v88_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%v89_V_addr = getelementptr i24 %v89_V, i64, i64 %zext_ln150_2" [kernel.cpp:154]   --->   Operation 99 'getelementptr' 'v89_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (1.15ns)   --->   "%v87_V_load = load i14 %v87_V_addr" [kernel.cpp:150]   --->   Operation 100 'load' 'v87_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 101 [2/2] (1.15ns)   --->   "%v88_V_load = load i14 %v88_V_addr" [kernel.cpp:152]   --->   Operation 101 'load' 'v88_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 102 [2/2] (1.15ns)   --->   "%v89_V_load = load i14 %v89_V_addr" [kernel.cpp:154]   --->   Operation 102 'load' 'v89_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 103 [1/1] (0.40ns)   --->   "%add_ln148 = add i7 %select_ln147, i7" [kernel.cpp:148]   --->   Operation 103 'add' 'add_ln148' <Predicate = true> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.31>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_separate_i_s_l_j_s_str" [kernel.cpp:147]   --->   Operation 104 'specloopname' 'specloopname_ln147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%empty_1881 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 105 'speclooptripcount' 'empty_1881' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i10 %add_ln158"   --->   Operation 106 'zext' 'zext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%Q_h_V_addr = getelementptr i24 %Q_h_V, i64, i64 %zext_ln158_1"   --->   Operation 107 'getelementptr' 'Q_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%K_h_V_addr = getelementptr i24 %K_h_V, i64, i64 %zext_ln158_1"   --->   Operation 108 'getelementptr' 'K_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%V_h_V_addr = getelementptr i24 %V_h_V, i64, i64 %zext_ln158_1"   --->   Operation 109 'getelementptr' 'V_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/2] (1.15ns)   --->   "%v87_V_load = load i14 %v87_V_addr" [kernel.cpp:150]   --->   Operation 110 'load' 'v87_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 111 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v87_V_load, i10 %Q_h_V_addr"   --->   Operation 111 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 112 [1/2] (1.15ns)   --->   "%v88_V_load = load i14 %v88_V_addr" [kernel.cpp:152]   --->   Operation 112 'load' 'v88_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 113 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v88_V_load, i10 %K_h_V_addr"   --->   Operation 113 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 114 [1/2] (1.15ns)   --->   "%v89_V_load = load i14 %v89_V_addr" [kernel.cpp:154]   --->   Operation 114 'load' 'v89_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 115 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v89_V_load, i10 %V_h_V_addr"   --->   Operation 115 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln148 = br void %.preheader3" [kernel.cpp:148]   --->   Operation 116 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.60>
ST_6 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln159 = call void @Attention_layer, i24 %Q_h_V, i24 %K_h_V, i32 %v100" [kernel.cpp:159]   --->   Operation 117 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 118 [1/1] (0.60ns)   --->   "%br_ln80 = br void" [kernel.cpp:80]   --->   Operation 118 'br' 'br_ln80' <Predicate = true> <Delay = 0.60>

State 7 <SV = 4> <Delay = 0.65>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%v52 = phi i4 %add_ln80, void %.split, i4, void" [kernel.cpp:80]   --->   Operation 119 'phi' 'v52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.65ns)   --->   "%icmp_ln80 = icmp_eq  i4 %v52, i4" [kernel.cpp:80]   --->   Operation 120 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_1882 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 121 'speclooptripcount' 'empty_1882' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.33ns)   --->   "%add_ln80 = add i4 %v52, i4" [kernel.cpp:80]   --->   Operation 122 'add' 'add_ln80' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split, void %.preheader2.preheader.preheader" [kernel.cpp:80]   --->   Operation 123 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%v52_cast = zext i4 %v52" [kernel.cpp:80]   --->   Operation 124 'zext' 'v52_cast' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64, i64 %v52_cast" [kernel.cpp:81]   --->   Operation 125 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.59ns)   --->   "%store_ln81 = store i32, i4 %inp_sumRow_addr" [kernel.cpp:81]   --->   Operation 126 'store' 'store_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.60ns)   --->   "%br_ln83 = br void %.preheader2.preheader" [kernel.cpp:83]   --->   Operation 128 'br' 'br_ln83' <Predicate = (icmp_ln80)> <Delay = 0.60>

State 8 <SV = 5> <Delay = 1.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i8 %add_ln83_1, void %.preheader2, i8, void %.preheader2.preheader.preheader" [kernel.cpp:83]   --->   Operation 129 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%i3 = phi i4 %select_ln83_1, void %.preheader2, i4, void %.preheader2.preheader.preheader" [kernel.cpp:83]   --->   Operation 130 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%j2 = phi i4 %add_ln84, void %.preheader2, i4, void %.preheader2.preheader.preheader" [kernel.cpp:84]   --->   Operation 131 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.58ns)   --->   "%icmp_ln83 = icmp_eq  i8 %indvar_flatten8, i8" [kernel.cpp:83]   --->   Operation 132 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.48ns)   --->   "%add_ln83_1 = add i8 %indvar_flatten8, i8" [kernel.cpp:83]   --->   Operation 133 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.preheader2, void %.preheader1.preheader.preheader" [kernel.cpp:83]   --->   Operation 134 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.33ns)   --->   "%add_ln83 = add i4 %i3, i4" [kernel.cpp:83]   --->   Operation 135 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.65ns)   --->   "%icmp_ln84 = icmp_eq  i4 %j2, i4" [kernel.cpp:84]   --->   Operation 136 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.35ns)   --->   "%select_ln83 = select i1 %icmp_ln84, i4, i4 %j2" [kernel.cpp:83]   --->   Operation 137 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.35ns)   --->   "%select_ln83_1 = select i1 %icmp_ln84, i4 %add_ln83, i4 %i3" [kernel.cpp:83]   --->   Operation 138 'select' 'select_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.60ns)   --->   "%br_ln95 = br void %.preheader1.preheader" [kernel.cpp:95]   --->   Operation 139 'br' 'br_ln95' <Predicate = (icmp_ln83)> <Delay = 0.60>

State 9 <SV = 6> <Delay = 1.99>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln83_1, i4" [kernel.cpp:86]   --->   Operation 140 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln83_1, i2" [kernel.cpp:86]   --->   Operation 141 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i6 %tmp_44" [kernel.cpp:86]   --->   Operation 142 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln86 = sub i8 %tmp_43, i8 %zext_ln86" [kernel.cpp:86]   --->   Operation 143 'sub' 'sub_ln86' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i4 %select_ln83" [kernel.cpp:86]   --->   Operation 144 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln86 = add i8 %zext_ln86_1, i8 %sub_ln86" [kernel.cpp:86]   --->   Operation 145 'add' 'add_ln86' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i8 %add_ln86" [kernel.cpp:86]   --->   Operation 146 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%v100_addr = getelementptr i32 %v100, i64, i64 %zext_ln86_2" [kernel.cpp:86]   --->   Operation 147 'getelementptr' 'v100_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [2/2] (1.15ns)   --->   "%v55 = load i8 %v100_addr" [kernel.cpp:86]   --->   Operation 148 'load' 'v55' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_9 : Operation 149 [1/1] (0.33ns)   --->   "%add_ln84 = add i4 %select_ln83, i4" [kernel.cpp:84]   --->   Operation 149 'add' 'add_ln84' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 1.15>
ST_10 : Operation 150 [1/2] (1.15ns)   --->   "%v55 = load i8 %v100_addr" [kernel.cpp:86]   --->   Operation 150 'load' 'v55' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 11 <SV = 8> <Delay = 2.34>
ST_11 : Operation 151 [14/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 151 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 9> <Delay = 2.34>
ST_12 : Operation 152 [13/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 152 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.34>
ST_13 : Operation 153 [12/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 153 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.34>
ST_14 : Operation 154 [11/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 154 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 12> <Delay = 2.34>
ST_15 : Operation 155 [10/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 155 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 13> <Delay = 2.34>
ST_16 : Operation 156 [9/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 156 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 14> <Delay = 2.34>
ST_17 : Operation 157 [8/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 157 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 15> <Delay = 2.34>
ST_18 : Operation 158 [7/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 158 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 16> <Delay = 2.34>
ST_19 : Operation 159 [6/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 159 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 17> <Delay = 2.34>
ST_20 : Operation 160 [5/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 160 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 18> <Delay = 2.34>
ST_21 : Operation 161 [4/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 161 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 19> <Delay = 2.34>
ST_22 : Operation 162 [3/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 162 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 20> <Delay = 2.34>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %select_ln83_1" [kernel.cpp:83]   --->   Operation 163 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [2/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 164 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_1 = getelementptr i32 %inp_sumRow, i64, i64 %zext_ln83" [kernel.cpp:83]   --->   Operation 165 'getelementptr' 'inp_sumRow_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [2/2] (0.59ns)   --->   "%v58 = load i4 %inp_sumRow_addr_1" [kernel.cpp:90]   --->   Operation 166 'load' 'v58' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 24 <SV = 21> <Delay = 2.34>
ST_24 : Operation 167 [1/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 167 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 168 [1/2] (0.59ns)   --->   "%v58 = load i4 %inp_sumRow_addr_1" [kernel.cpp:90]   --->   Operation 168 'load' 'v58' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 25 <SV = 22> <Delay = 2.34>
ST_25 : Operation 169 [1/1] (1.15ns)   --->   "%store_ln88 = store i32 %v56, i8 %v100_addr, i32 %v55" [kernel.cpp:88]   --->   Operation 169 'store' 'store_ln88' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_25 : Operation 170 [7/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 170 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 2.34>
ST_26 : Operation 171 [6/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 171 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 2.34>
ST_27 : Operation 172 [5/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 172 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 2.34>
ST_28 : Operation 173 [4/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 173 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 2.34>
ST_29 : Operation 174 [3/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 174 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 2.34>
ST_30 : Operation 175 [2/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 175 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 2.34>
ST_31 : Operation 176 [1/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 176 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 0.59>
ST_32 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @l_exp_sum_i3_l_j2_str" [kernel.cpp:83]   --->   Operation 177 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%empty_1883 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 178 'speclooptripcount' 'empty_1883' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.59ns)   --->   "%store_ln92 = store i32 %v59, i4 %inp_sumRow_addr_1, i32 %v58" [kernel.cpp:92]   --->   Operation 179 'store' 'store_ln92' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.preheader2.preheader" [kernel.cpp:84]   --->   Operation 180 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>

State 33 <SV = 6> <Delay = 1.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i8 %add_ln95_1, void %.preheader1, i8, void %.preheader1.preheader.preheader" [kernel.cpp:95]   --->   Operation 181 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 182 [1/1] (0.00ns)   --->   "%i4 = phi i4 %select_ln95_2, void %.preheader1, i4, void %.preheader1.preheader.preheader" [kernel.cpp:95]   --->   Operation 182 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%j3 = phi i4 %add_ln96, void %.preheader1, i4, void %.preheader1.preheader.preheader" [kernel.cpp:96]   --->   Operation 183 'phi' 'j3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (0.58ns)   --->   "%icmp_ln95 = icmp_eq  i8 %indvar_flatten17, i8" [kernel.cpp:95]   --->   Operation 184 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 185 [1/1] (0.48ns)   --->   "%add_ln95_1 = add i8 %indvar_flatten17, i8" [kernel.cpp:95]   --->   Operation 185 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.preheader1, void %Softmax_layer.exit" [kernel.cpp:95]   --->   Operation 186 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 187 [1/1] (0.33ns)   --->   "%add_ln95 = add i4, i4 %i4" [kernel.cpp:95]   --->   Operation 187 'add' 'add_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 188 [1/1] (0.65ns)   --->   "%icmp_ln96 = icmp_eq  i4 %j3, i4" [kernel.cpp:96]   --->   Operation 188 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 189 [1/1] (0.35ns)   --->   "%select_ln95 = select i1 %icmp_ln96, i4, i4 %j3" [kernel.cpp:95]   --->   Operation 189 'select' 'select_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 190 [1/1] (0.35ns)   --->   "%select_ln95_2 = select i1 %icmp_ln96, i4 %add_ln95, i4 %i4" [kernel.cpp:95]   --->   Operation 190 'select' 'select_ln95_2' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 191 [2/2] (0.00ns)   --->   "%call_ln163 = call void @Context_layer, i24 %v101_V, i24 %V_h_V, i24 %v102" [kernel.cpp:163]   --->   Operation 191 'call' 'call_ln163' <Predicate = (icmp_ln95)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 7> <Delay = 1.99>
ST_34 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %select_ln95_2" [kernel.cpp:95]   --->   Operation 192 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln95_2, i4" [kernel.cpp:98]   --->   Operation 193 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln95_2, i2" [kernel.cpp:98]   --->   Operation 194 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i6 %tmp_17" [kernel.cpp:98]   --->   Operation 195 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln98 = sub i8 %p_shl4_cast, i8 %zext_ln98" [kernel.cpp:98]   --->   Operation 196 'sub' 'sub_ln98' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 197 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_2 = getelementptr i32 %inp_sumRow, i64, i64 %zext_ln95" [kernel.cpp:95]   --->   Operation 197 'getelementptr' 'inp_sumRow_addr_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 198 [2/2] (0.59ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr_2" [kernel.cpp:95]   --->   Operation 198 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_34 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i4 %select_ln95" [kernel.cpp:98]   --->   Operation 199 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 200 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln98 = add i8 %zext_ln98_1, i8 %sub_ln98" [kernel.cpp:98]   --->   Operation 200 'add' 'add_ln98' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i8 %add_ln98" [kernel.cpp:98]   --->   Operation 201 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%v100_addr_1 = getelementptr i32 %v100, i64, i64 %zext_ln98_2" [kernel.cpp:98]   --->   Operation 202 'getelementptr' 'v100_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 203 [2/2] (1.15ns)   --->   "%v62 = load i8 %v100_addr_1" [kernel.cpp:98]   --->   Operation 203 'load' 'v62' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_34 : Operation 204 [1/1] (0.33ns)   --->   "%add_ln96 = add i4, i4 %select_ln95" [kernel.cpp:96]   --->   Operation 204 'add' 'add_ln96' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 8> <Delay = 1.15>
ST_35 : Operation 205 [1/2] (0.59ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr_2" [kernel.cpp:95]   --->   Operation 205 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_35 : Operation 206 [1/2] (1.15ns)   --->   "%v62 = load i8 %v100_addr_1" [kernel.cpp:98]   --->   Operation 206 'load' 'v62' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 36 <SV = 9> <Delay = 2.32>
ST_36 : Operation 207 [12/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 207 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 10> <Delay = 2.32>
ST_37 : Operation 208 [11/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 208 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 11> <Delay = 2.32>
ST_38 : Operation 209 [10/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 209 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 12> <Delay = 2.32>
ST_39 : Operation 210 [9/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 210 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 13> <Delay = 2.32>
ST_40 : Operation 211 [8/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 211 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 2.32>
ST_41 : Operation 212 [7/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 212 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 2.32>
ST_42 : Operation 213 [6/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 213 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 16> <Delay = 2.32>
ST_43 : Operation 214 [5/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 214 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 17> <Delay = 2.32>
ST_44 : Operation 215 [4/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 215 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 18> <Delay = 2.32>
ST_45 : Operation 216 [3/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 216 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 2.32>
ST_46 : Operation 217 [2/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 217 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 20> <Delay = 2.32>
ST_47 : Operation 218 [1/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 218 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 21> <Delay = 1.54>
ST_48 : Operation 219 [2/2] (1.54ns)   --->   "%d_assign = fpext i32 %v64"   --->   Operation 219 'fpext' 'd_assign' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 22> <Delay = 1.54>
ST_49 : Operation 220 [1/2] (1.54ns)   --->   "%d_assign = fpext i32 %v64"   --->   Operation 220 'fpext' 'd_assign' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 221 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %d_assign"   --->   Operation 221 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln511 = trunc i64 %p_Val2_s"   --->   Operation 222 'trunc' 'trunc_ln511' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 223 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 224 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i64 %p_Val2_s"   --->   Operation 225 'trunc' 'trunc_ln519' <Predicate = true> <Delay = 0.00>

State 50 <SV = 23> <Delay = 1.15>
ST_50 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i11 %p_Result_s"   --->   Operation 226 'zext' 'zext_ln409' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 227 [1/1] (1.05ns)   --->   "%icmp_ln525 = icmp_eq  i63 %trunc_ln511, i63"   --->   Operation 227 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 228 [1/1] (0.52ns)   --->   "%F2 = sub i12, i12 %zext_ln409"   --->   Operation 228 'sub' 'F2' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 229 [1/1] (0.62ns)   --->   "%icmp_ln535 = icmp_sgt  i12 %F2, i12"   --->   Operation 229 'icmp' 'icmp_ln535' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 230 [1/1] (0.52ns)   --->   "%add_ln535 = add i12, i12 %F2"   --->   Operation 230 'add' 'add_ln535' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 231 [1/1] (0.52ns)   --->   "%sub_ln535 = sub i12, i12 %F2"   --->   Operation 231 'sub' 'sub_ln535' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 232 [1/1] (0.62ns)   --->   "%icmp_ln536 = icmp_eq  i12 %F2, i12"   --->   Operation 232 'icmp' 'icmp_ln536' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 24> <Delay = 2.13>
ST_51 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_40 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519"   --->   Operation 233 'bitconcatenate' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i53 %p_Result_40"   --->   Operation 234 'zext' 'zext_ln523' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 235 [1/1] (0.74ns)   --->   "%sub_ln409 = sub i54, i54 %zext_ln523"   --->   Operation 235 'sub' 'sub_ln409' <Predicate = (p_Result_41)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 236 [1/1] (0.26ns)   --->   "%select_ln524 = select i1 %p_Result_41, i54 %sub_ln409, i54 %zext_ln523"   --->   Operation 236 'select' 'select_ln524' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 237 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln535, i12 %add_ln535, i12 %sub_ln535"   --->   Operation 237 'select' 'sh_amt' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln537 = trunc i54 %select_ln524"   --->   Operation 238 'trunc' 'trunc_ln537' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 239 [1/1] (0.62ns)   --->   "%icmp_ln557 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 239 'icmp' 'icmp_ln557' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%trunc_ln540 = trunc i12 %sh_amt"   --->   Operation 240 'trunc' 'trunc_ln540' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%zext_ln540 = zext i6 %trunc_ln540"   --->   Operation 241 'zext' 'zext_ln540' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%ashr_ln540 = ashr i54 %select_ln524, i54 %zext_ln540"   --->   Operation 242 'ashr' 'ashr_ln540' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%trunc_ln540_1 = trunc i54 %ashr_ln540"   --->   Operation 243 'trunc' 'trunc_ln540_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%bitcast_ln651 = bitcast i32 %v64"   --->   Operation 244 'bitcast' 'bitcast_ln651' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln651, i32"   --->   Operation 245 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%select_ln542 = select i1 %tmp_19, i24, i24"   --->   Operation 246 'select' 'select_ln542' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 247 [1/1] (0.12ns)   --->   "%or_ln536 = or i1 %icmp_ln525, i1 %icmp_ln536"   --->   Operation 247 'or' 'or_ln536' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln535)   --->   "%xor_ln536 = xor i1 %or_ln536, i1"   --->   Operation 248 'xor' 'xor_ln536' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 249 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535 = and i1 %icmp_ln535, i1 %xor_ln536"   --->   Operation 249 'and' 'and_ln535' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 250 [1/1] (0.62ns)   --->   "%icmp_ln539 = icmp_ugt  i12 %sh_amt, i12"   --->   Operation 250 'icmp' 'icmp_ln539' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%and_ln539 = and i1 %and_ln535, i1 %icmp_ln539"   --->   Operation 251 'and' 'and_ln539' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln525)   --->   "%or_ln535 = or i1 %or_ln536, i1 %icmp_ln535"   --->   Operation 252 'or' 'or_ln535' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln525)   --->   "%xor_ln535 = xor i1 %or_ln535, i1"   --->   Operation 253 'xor' 'xor_ln535' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln525)   --->   "%and_ln557 = and i1 %icmp_ln557, i1 %xor_ln535"   --->   Operation 254 'and' 'and_ln557' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 255 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln525 = or i1 %icmp_ln525, i1 %and_ln557"   --->   Operation 255 'or' 'or_ln525' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 256 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln525_1 = select i1 %and_ln539, i24 %select_ln542, i24 %trunc_ln540_1"   --->   Operation 256 'select' 'select_ln525_1' <Predicate = true> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 25> <Delay = 1.29>
ST_52 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_3)   --->   "%sext_ln535 = sext i12 %sh_amt"   --->   Operation 257 'sext' 'sext_ln535' <Predicate = (!icmp_ln525 & or_ln525)> <Delay = 0.00>
ST_52 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_3)   --->   "%sext_ln535cast = trunc i32 %sext_ln535"   --->   Operation 258 'trunc' 'sext_ln535cast' <Predicate = (!icmp_ln525 & or_ln525)> <Delay = 0.00>
ST_52 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_3)   --->   "%shl_ln558 = shl i24 %trunc_ln537, i24 %sext_ln535cast"   --->   Operation 259 'shl' 'shl_ln558' <Predicate = (!icmp_ln525 & or_ln525)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_2)   --->   "%xor_ln525 = xor i1 %icmp_ln525, i1"   --->   Operation 260 'xor' 'xor_ln525' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_2)   --->   "%and_ln536 = and i1 %icmp_ln536, i1 %xor_ln525"   --->   Operation 261 'and' 'and_ln536' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_3)   --->   "%select_ln525 = select i1 %icmp_ln525, i24, i24 %shl_ln558"   --->   Operation 262 'select' 'select_ln525' <Predicate = (or_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 263 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln525_2 = select i1 %and_ln536, i24 %trunc_ln537, i24"   --->   Operation 263 'select' 'select_ln525_2' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 264 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525_3 = select i1 %or_ln525, i24 %select_ln525, i24 %select_ln525_1"   --->   Operation 264 'select' 'select_ln525_3' <Predicate = true> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_4)   --->   "%or_ln525_1 = or i1 %or_ln525, i1 %and_ln535"   --->   Operation 265 'or' 'or_ln525_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 266 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln525_4 = select i1 %or_ln525_1, i24 %select_ln525_3, i24 %select_ln525_2"   --->   Operation 266 'select' 'select_ln525_4' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 53 <SV = 26> <Delay = 1.15>
ST_53 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i4_l_j3_str" [kernel.cpp:95]   --->   Operation 267 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 268 [1/1] (0.00ns)   --->   "%empty_1884 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 268 'speclooptripcount' 'empty_1884' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 269 [1/1] (0.00ns)   --->   "%v101_V_addr = getelementptr i24 %v101_V, i64, i64 %zext_ln98_2"   --->   Operation 269 'getelementptr' 'v101_V_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 270 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525_4, i8 %v101_V_addr"   --->   Operation 270 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_53 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln96 = br void %.preheader1.preheader" [kernel.cpp:96]   --->   Operation 271 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 54 <SV = 7> <Delay = 0.60>
ST_54 : Operation 272 [1/2] (0.00ns)   --->   "%call_ln163 = call void @Context_layer, i24 %v101_V, i24 %V_h_V, i24 %v102" [kernel.cpp:163]   --->   Operation 272 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 273 [1/1] (0.60ns)   --->   "%br_ln164 = br void %.preheader" [kernel.cpp:164]   --->   Operation 273 'br' 'br_ln164' <Predicate = true> <Delay = 0.60>

State 55 <SV = 8> <Delay = 0.95>
ST_55 : Operation 274 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i10, void %Softmax_layer.exit, i10 %add_ln164_1, void %.preheader.preheader" [kernel.cpp:164]   --->   Operation 274 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 275 [1/1] (0.00ns)   --->   "%i_m = phi i4, void %Softmax_layer.exit, i4 %select_ln164_1, void %.preheader.preheader" [kernel.cpp:164]   --->   Operation 275 'phi' 'i_m' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 276 [1/1] (0.00ns)   --->   "%j_m = phi i7, void %Softmax_layer.exit, i7 %add_ln165, void %.preheader.preheader" [kernel.cpp:165]   --->   Operation 276 'phi' 'j_m' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 277 [1/1] (0.60ns)   --->   "%icmp_ln164 = icmp_eq  i10 %indvar_flatten24, i10" [kernel.cpp:164]   --->   Operation 277 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 278 [1/1] (0.54ns)   --->   "%add_ln164_1 = add i10 %indvar_flatten24, i10" [kernel.cpp:164]   --->   Operation 278 'add' 'add_ln164_1' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %.preheader.preheader, void %.loopexit.loopexit" [kernel.cpp:164]   --->   Operation 279 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 280 [1/1] (0.33ns)   --->   "%add_ln164 = add i4 %i_m, i4" [kernel.cpp:164]   --->   Operation 280 'add' 'add_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 281 [1/1] (0.59ns)   --->   "%icmp_ln165 = icmp_eq  i7 %j_m, i7" [kernel.cpp:165]   --->   Operation 281 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln164)> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 282 [1/1] (0.30ns)   --->   "%select_ln164 = select i1 %icmp_ln165, i7, i7 %j_m" [kernel.cpp:164]   --->   Operation 282 'select' 'select_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 283 [1/1] (0.35ns)   --->   "%select_ln164_1 = select i1 %icmp_ln165, i4 %add_ln164, i4 %i_m" [kernel.cpp:164]   --->   Operation 283 'select' 'select_ln164_1' <Predicate = (!icmp_ln164)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 284 'br' 'br_ln0' <Predicate = (icmp_ln164)> <Delay = 0.00>

State 56 <SV = 9> <Delay = 1.70>
ST_56 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln164_1, i6" [kernel.cpp:167]   --->   Operation 285 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i7 %select_ln164" [kernel.cpp:167]   --->   Operation 286 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 287 [1/1] (0.54ns)   --->   "%add_ln167 = add i10 %zext_ln167, i10 %tmp_47" [kernel.cpp:167]   --->   Operation 287 'add' 'add_ln167' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i10 %add_ln167" [kernel.cpp:167]   --->   Operation 288 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 289 [1/1] (0.00ns)   --->   "%v102_addr = getelementptr i24 %v102, i64, i64 %zext_ln167_1" [kernel.cpp:167]   --->   Operation 289 'getelementptr' 'v102_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 290 [2/2] (1.15ns)   --->   "%v102_load = load i10 %v102_addr" [kernel.cpp:167]   --->   Operation 290 'load' 'v102_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_56 : Operation 291 [1/1] (0.54ns)   --->   "%add_ln168 = add i10 %tmp, i10 %zext_ln167" [kernel.cpp:168]   --->   Operation 291 'add' 'add_ln168' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 292 [1/1] (0.40ns)   --->   "%add_ln165 = add i7 %select_ln164, i7" [kernel.cpp:165]   --->   Operation 292 'add' 'add_ln165' <Predicate = true> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 10> <Delay = 2.31>
ST_57 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_merge_i_m_l_j_m_str" [kernel.cpp:164]   --->   Operation 293 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 294 [1/1] (0.00ns)   --->   "%empty_1885 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 294 'speclooptripcount' 'empty_1885' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln164_1, i10"   --->   Operation 295 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln164_1, i8"   --->   Operation 296 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln158_2 = zext i12 %tmp_46"   --->   Operation 297 'zext' 'zext_ln158_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158 = sub i14 %tmp_45, i14 %zext_ln158_2"   --->   Operation 298 'sub' 'sub_ln158' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 299 [1/2] (1.15ns)   --->   "%v102_load = load i10 %v102_addr" [kernel.cpp:167]   --->   Operation 299 'load' 'v102_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_57 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln158_3 = zext i10 %add_ln168"   --->   Operation 300 'zext' 'zext_ln158_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 301 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln158_1 = add i14 %zext_ln158_3, i14 %sub_ln158"   --->   Operation 301 'add' 'add_ln158_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln158_4 = zext i14 %add_ln158_1"   --->   Operation 302 'zext' 'zext_ln158_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 303 [1/1] (0.00ns)   --->   "%v90_V_addr = getelementptr i24 %v90_V, i64, i64 %zext_ln158_4"   --->   Operation 303 'getelementptr' 'v90_V_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 304 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v102_load, i14 %v90_V_addr"   --->   Operation 304 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_57 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln165 = br void %.preheader" [kernel.cpp:165]   --->   Operation 305 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v87_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v90_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inp_sumRow         (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111]
Q_h_V              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111]
K_h_V              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111]
V_h_V              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111]
v100               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111]
v101_V             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111]
v102               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln143           (br               ) [ 0111111111111111111111111111111111111111111111111111111111]
h                  (phi              ) [ 0010000000000000000000000000000000000000000000000000000000]
specloopname_ln143 (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln143         (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
empty              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln143          (add              ) [ 0111111111111111111111111111111111111111111111111111111111]
br_ln143           (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp                (bitconcatenate   ) [ 0001111111111111111111111111111111111111111111111111111111]
br_ln147           (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
ret_ln172          (ret              ) [ 0000000000000000000000000000000000000000000000000000000000]
indvar_flatten     (phi              ) [ 0001000000000000000000000000000000000000000000000000000000]
i_s                (phi              ) [ 0001000000000000000000000000000000000000000000000000000000]
j_s                (phi              ) [ 0001000000000000000000000000000000000000000000000000000000]
icmp_ln147         (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln147_1        (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln147           (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln147          (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln148         (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln147       (select           ) [ 0000100000000000000000000000000000000000000000000000000000]
select_ln147_1     (select           ) [ 0011111111111111111111111111111111111111111111111111111111]
tmp_s              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_41             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln150         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sub_ln150          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_42             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln158         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln158          (add              ) [ 0000010000000000000000000000000000000000000000000000000000]
add_ln150          (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln150_1       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln150_1        (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln150_2       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
v87_V_addr         (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
v88_V_addr         (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
v89_V_addr         (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
add_ln148          (add              ) [ 0011011111111111111111111111111111111111111111111111111111]
specloopname_ln147 (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_1881         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln158_1       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
Q_h_V_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
K_h_V_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
V_h_V_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
v87_V_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln158        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
v88_V_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln158        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
v89_V_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln158        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln148           (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
call_ln159         (call             ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln80            (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
v52                (phi              ) [ 0000000100000000000000000000000000000000000000000000000000]
icmp_ln80          (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
empty_1882         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln80           (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln80            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
v52_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
inp_sumRow_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln81         (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln83            (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
indvar_flatten8    (phi              ) [ 0000000010000000000000000000000000000000000000000000000000]
i3                 (phi              ) [ 0000000010000000000000000000000000000000000000000000000000]
j2                 (phi              ) [ 0000000010000000000000000000000000000000000000000000000000]
icmp_ln83          (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln83_1         (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln83            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln83           (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln84          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln83        (select           ) [ 0000000001000000000000000000000000000000000000000000000000]
select_ln83_1      (select           ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln95            (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
tmp_43             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_44             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln86          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sub_ln86           (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln86_1        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln86           (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln86_2        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
v100_addr          (getelementptr    ) [ 0000000000111111111111111100000000000000000000000000000000]
add_ln84           (add              ) [ 0011111110111111111111111111111111111111111111111111111111]
v55                (load             ) [ 0000000000011111111111111000000000000000000000000000000000]
zext_ln83          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
inp_sumRow_addr_1  (getelementptr    ) [ 0000000000000000000000001111111110000000000000000000000000]
v56                (fexp             ) [ 0000000000000000000000000111111100000000000000000000000000]
v58                (load             ) [ 0000000000000000000000000111111100000000000000000000000000]
store_ln88         (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
v59                (fadd             ) [ 0000000000000000000000000000000010000000000000000000000000]
specloopname_ln83  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_1883         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln92         (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln84            (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
indvar_flatten17   (phi              ) [ 0000000000000000000000000000000001000000000000000000000000]
i4                 (phi              ) [ 0000000000000000000000000000000001000000000000000000000000]
j3                 (phi              ) [ 0000000000000000000000000000000001000000000000000000000000]
icmp_ln95          (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln95_1         (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln95            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln95           (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln96          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln95        (select           ) [ 0000000000000000000000000000000000100000000000000000000000]
select_ln95_2      (select           ) [ 0011111111111111111111111111111111111111111111111111111111]
zext_ln95          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
p_shl4_cast        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_17             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln98          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sub_ln98           (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
inp_sumRow_addr_2  (getelementptr    ) [ 0000000000000000000000000000000000010000000000000000000000]
zext_ln98_1        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln98           (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln98_2        (zext             ) [ 0000000000000000000000000000000000011111111111111111110000]
v100_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000010000000000000000000000]
add_ln96           (add              ) [ 0011111111111111111111111111111111011111111111111111111111]
inp_sumRow_load    (load             ) [ 0000000000000000000000000000000000001111111111110000000000]
v62                (load             ) [ 0000000000000000000000000000000000001111111111110000000000]
v64                (fdiv             ) [ 0000000000000000000000000000000000000000000000001111000000]
d_assign           (fpext            ) [ 0000000000000000000000000000000000000000000000000000000000]
p_Val2_s           (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln511        (trunc            ) [ 0000000000000000000000000000000000000000000000000010000000]
p_Result_41        (bitselect        ) [ 0000000000000000000000000000000000000000000000000011000000]
p_Result_s         (partselect       ) [ 0000000000000000000000000000000000000000000000000010000000]
trunc_ln519        (trunc            ) [ 0000000000000000000000000000000000000000000000000011000000]
zext_ln409         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln525         (icmp             ) [ 0000000000000000000000000000000000000000000000000001100000]
F2                 (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln535         (icmp             ) [ 0000000000000000000000000000000000000000000000000001000000]
add_ln535          (add              ) [ 0000000000000000000000000000000000000000000000000001000000]
sub_ln535          (sub              ) [ 0000000000000000000000000000000000000000000000000001000000]
icmp_ln536         (icmp             ) [ 0000000000000000000000000000000000000000000000000001100000]
p_Result_40        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln523         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sub_ln409          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln524       (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
sh_amt             (select           ) [ 0000000000000000000000000000000000000000000000000000100000]
trunc_ln537        (trunc            ) [ 0000000000000000000000000000000000000000000000000000100000]
icmp_ln557         (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln540        (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln540         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
ashr_ln540         (ashr             ) [ 0000000000000000000000000000000000000000000000000000000000]
trunc_ln540_1      (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
bitcast_ln651      (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_19             (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln542       (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
or_ln536           (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
xor_ln536          (xor              ) [ 0000000000000000000000000000000000000000000000000000000000]
and_ln535          (and              ) [ 0000000000000000000000000000000000000000000000000000100000]
icmp_ln539         (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000]
and_ln539          (and              ) [ 0000000000000000000000000000000000000000000000000000000000]
or_ln535           (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
xor_ln535          (xor              ) [ 0000000000000000000000000000000000000000000000000000000000]
and_ln557          (and              ) [ 0000000000000000000000000000000000000000000000000000000000]
or_ln525           (or               ) [ 0000000000000000000000000000000000000000000000000000100000]
select_ln525_1     (select           ) [ 0000000000000000000000000000000000000000000000000000100000]
sext_ln535         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sext_ln535cast     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
shl_ln558          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000]
xor_ln525          (xor              ) [ 0000000000000000000000000000000000000000000000000000000000]
and_ln536          (and              ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln525       (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln525_2     (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln525_3     (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
or_ln525_1         (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln525_4     (select           ) [ 0000000000000000000000000000000000000000000000000000010000]
specloopname_ln95  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_1884         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
v101_V_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln158        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln96            (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
call_ln163         (call             ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln164           (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
indvar_flatten24   (phi              ) [ 0000000000000000000000000000000000000000000000000000000100]
i_m                (phi              ) [ 0000000000000000000000000000000000000000000000000000000100]
j_m                (phi              ) [ 0000000000000000000000000000000000000000000000000000000100]
icmp_ln164         (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
add_ln164_1        (add              ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln164           (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln164          (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln165         (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000]
select_ln164       (select           ) [ 0000000000000000000000000000000000000000000000000000000010]
select_ln164_1     (select           ) [ 0011111111111111111111111111111111111111111111111111111111]
br_ln0             (br               ) [ 0111111111111111111111111111111111111111111111111111111111]
tmp_47             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln167         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln167          (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln167_1       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
v102_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000001]
add_ln168          (add              ) [ 0000000000000000000000000000000000000000000000000000000001]
add_ln165          (add              ) [ 0011111111111111111111111111111111111111111111111111111101]
specloopname_ln164 (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_1885         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_45             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_46             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln158_2       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sub_ln158          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
v102_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln158_3       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln158_1        (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln158_4       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
v90_V_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln158        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln165           (br               ) [ 0011111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v87_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v88_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v89_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v90_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_layer"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mh_separate_i_s_l_j_s_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_exp_sum_i3_l_j2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Context_layer"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_update_i4_l_j3_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mh_merge_i_m_l_j_m_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="inp_sumRow_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_sumRow/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Q_h_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="K_h_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="V_h_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="v100_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v100/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="v101_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v101_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="v102_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v102/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="v87_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="14" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v87_V_addr/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="v88_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="24" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="14" slack="0"/>
<pin id="153" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v88_V_addr/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="v89_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="14" slack="0"/>
<pin id="160" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v89_V_addr/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v87_V_load/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="0"/>
<pin id="171" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v88_V_load/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v89_V_load/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="Q_h_V_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_h_V_addr/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="K_h_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="10" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_h_V_addr/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="V_h_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_h_V_addr/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln158_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="24" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln158_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="24" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln158_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="24" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="inp_sumRow_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/7 v58/23 store_ln92/32 inp_sumRow_load/34 "/>
</bind>
</comp>

<comp id="233" class="1004" name="v100_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_addr/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="v55/9 store_ln88/25 v62/34 "/>
</bind>
</comp>

<comp id="245" class="1004" name="inp_sumRow_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr_1/23 "/>
</bind>
</comp>

<comp id="252" class="1004" name="inp_sumRow_addr_2_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr_2/34 "/>
</bind>
</comp>

<comp id="259" class="1004" name="v100_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="8" slack="0"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_addr_1/34 "/>
</bind>
</comp>

<comp id="266" class="1004" name="v101_V_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="19"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v101_V_addr/53 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln158_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="1"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/53 "/>
</bind>
</comp>

<comp id="278" class="1004" name="v102_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_addr/56 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_load/56 "/>
</bind>
</comp>

<comp id="290" class="1004" name="v90_V_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="14" slack="0"/>
<pin id="294" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_V_addr/57 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln158_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="0"/>
<pin id="299" dir="0" index="1" bw="24" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/57 "/>
</bind>
</comp>

<comp id="304" class="1005" name="h_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="h_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="315" class="1005" name="indvar_flatten_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="1"/>
<pin id="317" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="indvar_flatten_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_s_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="1"/>
<pin id="328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_s (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_s_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_s/3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_s_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="1"/>
<pin id="339" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_s (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_s_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="7" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_s/3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="v52_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v52 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="v52_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v52/7 "/>
</bind>
</comp>

<comp id="359" class="1005" name="indvar_flatten8_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvar_flatten8_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/8 "/>
</bind>
</comp>

<comp id="370" class="1005" name="i3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="i3_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/8 "/>
</bind>
</comp>

<comp id="381" class="1005" name="j2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="j2_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/8 "/>
</bind>
</comp>

<comp id="392" class="1005" name="indvar_flatten17_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="indvar_flatten17_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/33 "/>
</bind>
</comp>

<comp id="403" class="1005" name="i4_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="i4_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="1" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/33 "/>
</bind>
</comp>

<comp id="414" class="1005" name="j3_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="1"/>
<pin id="416" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="j3_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="1" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3/33 "/>
</bind>
</comp>

<comp id="425" class="1005" name="indvar_flatten24_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="1"/>
<pin id="427" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten24 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="indvar_flatten24_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="10" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten24/55 "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_m_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="1"/>
<pin id="438" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_m (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_m_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="4" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_m/55 "/>
</bind>
</comp>

<comp id="447" class="1005" name="j_m_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="1"/>
<pin id="449" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_m (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="j_m_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="7" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_m/55 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_Attention_layer_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="0" slack="0"/>
<pin id="460" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="462" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln159/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_Context_layer_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="469" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/33 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v59/25 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v64/36 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/48 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="1"/>
<pin id="486" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="v56/11 "/>
</bind>
</comp>

<comp id="488" class="1005" name="reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v55 v62 "/>
</bind>
</comp>

<comp id="494" class="1005" name="reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v58 inp_sumRow_load "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln143_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln143_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln147_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln147_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_1/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln147_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln148_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="0" index="1" bw="7" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln147_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="7" slack="0"/>
<pin id="547" dir="0" index="2" bw="7" slack="0"/>
<pin id="548" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln147_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="4" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147_1/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_s_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="0"/>
<pin id="562" dir="0" index="1" bw="4" slack="1"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_41_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="12" slack="0"/>
<pin id="569" dir="0" index="1" bw="4" slack="1"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln150_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sub_ln150_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="14" slack="0"/>
<pin id="580" dir="0" index="1" bw="12" slack="0"/>
<pin id="581" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln150/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_42_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="0"/>
<pin id="586" dir="0" index="1" bw="4" slack="1"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln158_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="1"/>
<pin id="593" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln158_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="0" index="1" bw="10" slack="0"/>
<pin id="597" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln150_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="2"/>
<pin id="602" dir="0" index="1" bw="7" slack="0"/>
<pin id="603" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln150_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_1/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln150_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="0" index="1" bw="14" slack="0"/>
<pin id="612" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150_1/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln150_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_2/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln148_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="1"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln158_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_1/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln80_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="0"/>
<pin id="635" dir="0" index="1" bw="4" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln80_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="v52_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v52_cast/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln83_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln83_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/8 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln83_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln84_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="0"/>
<pin id="670" dir="0" index="1" bw="4" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln83_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="4" slack="0"/>
<pin id="677" dir="0" index="2" bw="4" slack="0"/>
<pin id="678" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln83_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="4" slack="0"/>
<pin id="685" dir="0" index="2" bw="4" slack="0"/>
<pin id="686" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_1/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_43_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="4" slack="1"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_44_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="6" slack="0"/>
<pin id="699" dir="0" index="1" bw="4" slack="1"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln86_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="0"/>
<pin id="706" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sub_ln86_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="6" slack="0"/>
<pin id="711" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln86_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln86_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/9 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln86_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2/9 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln84_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="1"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln83_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="15"/>
<pin id="735" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/23 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln95_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/33 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln95_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_1/33 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln95_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="4" slack="0"/>
<pin id="752" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/33 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln96_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="0"/>
<pin id="757" dir="0" index="1" bw="4" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/33 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln95_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="4" slack="0"/>
<pin id="764" dir="0" index="2" bw="4" slack="0"/>
<pin id="765" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/33 "/>
</bind>
</comp>

<comp id="769" class="1004" name="select_ln95_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="4" slack="0"/>
<pin id="772" dir="0" index="2" bw="4" slack="0"/>
<pin id="773" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95_2/33 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln95_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="4" slack="1"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/34 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_shl4_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="4" slack="1"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/34 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_17_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="0" index="1" bw="4" slack="1"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/34 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln98_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="6" slack="0"/>
<pin id="797" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/34 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sub_ln98_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="0" index="1" bw="6" slack="0"/>
<pin id="802" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln98/34 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln98_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="1"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/34 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln98_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/34 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln98_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_2/34 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln96_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="4" slack="1"/>
<pin id="822" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/34 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_Val2_s_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/49 "/>
</bind>
</comp>

<comp id="828" class="1004" name="trunc_ln511_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="0"/>
<pin id="830" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln511/49 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_Result_41_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="64" slack="0"/>
<pin id="835" dir="0" index="2" bw="7" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_41/49 "/>
</bind>
</comp>

<comp id="840" class="1004" name="p_Result_s_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="11" slack="0"/>
<pin id="842" dir="0" index="1" bw="64" slack="0"/>
<pin id="843" dir="0" index="2" bw="7" slack="0"/>
<pin id="844" dir="0" index="3" bw="7" slack="0"/>
<pin id="845" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/49 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln519_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="0"/>
<pin id="852" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln519/49 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln409_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="1"/>
<pin id="856" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln409/50 "/>
</bind>
</comp>

<comp id="857" class="1004" name="icmp_ln525_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="63" slack="1"/>
<pin id="859" dir="0" index="1" bw="63" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln525/50 "/>
</bind>
</comp>

<comp id="862" class="1004" name="F2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="12" slack="0"/>
<pin id="864" dir="0" index="1" bw="11" slack="0"/>
<pin id="865" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/50 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp_ln535_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="12" slack="0"/>
<pin id="870" dir="0" index="1" bw="12" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln535/50 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln535_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="0"/>
<pin id="876" dir="0" index="1" bw="12" slack="0"/>
<pin id="877" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln535/50 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sub_ln535_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="6" slack="0"/>
<pin id="882" dir="0" index="1" bw="12" slack="0"/>
<pin id="883" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln535/50 "/>
</bind>
</comp>

<comp id="886" class="1004" name="icmp_ln536_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="12" slack="0"/>
<pin id="888" dir="0" index="1" bw="12" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln536/50 "/>
</bind>
</comp>

<comp id="892" class="1004" name="p_Result_40_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="53" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="0" index="2" bw="52" slack="2"/>
<pin id="896" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_40/51 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln523_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="53" slack="0"/>
<pin id="901" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln523/51 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sub_ln409_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="53" slack="0"/>
<pin id="906" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln409/51 "/>
</bind>
</comp>

<comp id="909" class="1004" name="select_ln524_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="2"/>
<pin id="911" dir="0" index="1" bw="54" slack="0"/>
<pin id="912" dir="0" index="2" bw="54" slack="0"/>
<pin id="913" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln524/51 "/>
</bind>
</comp>

<comp id="916" class="1004" name="sh_amt_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="0" index="1" bw="12" slack="1"/>
<pin id="919" dir="0" index="2" bw="12" slack="1"/>
<pin id="920" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/51 "/>
</bind>
</comp>

<comp id="921" class="1004" name="trunc_ln537_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="54" slack="0"/>
<pin id="923" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln537/51 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln557_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="12" slack="0"/>
<pin id="927" dir="0" index="1" bw="12" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln557/51 "/>
</bind>
</comp>

<comp id="931" class="1004" name="trunc_ln540_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="12" slack="0"/>
<pin id="933" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln540/51 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln540_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="6" slack="0"/>
<pin id="937" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln540/51 "/>
</bind>
</comp>

<comp id="939" class="1004" name="ashr_ln540_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="54" slack="0"/>
<pin id="941" dir="0" index="1" bw="6" slack="0"/>
<pin id="942" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln540/51 "/>
</bind>
</comp>

<comp id="945" class="1004" name="trunc_ln540_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="54" slack="0"/>
<pin id="947" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln540_1/51 "/>
</bind>
</comp>

<comp id="949" class="1004" name="bitcast_ln651_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="4"/>
<pin id="951" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln651/51 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_19_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="6" slack="0"/>
<pin id="956" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/51 "/>
</bind>
</comp>

<comp id="960" class="1004" name="select_ln542_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="24" slack="0"/>
<pin id="963" dir="0" index="2" bw="24" slack="0"/>
<pin id="964" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln542/51 "/>
</bind>
</comp>

<comp id="968" class="1004" name="or_ln536_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="0" index="1" bw="1" slack="1"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln536/51 "/>
</bind>
</comp>

<comp id="972" class="1004" name="xor_ln536_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln536/51 "/>
</bind>
</comp>

<comp id="978" class="1004" name="and_ln535_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln535/51 "/>
</bind>
</comp>

<comp id="983" class="1004" name="icmp_ln539_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="12" slack="0"/>
<pin id="985" dir="0" index="1" bw="12" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln539/51 "/>
</bind>
</comp>

<comp id="989" class="1004" name="and_ln539_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln539/51 "/>
</bind>
</comp>

<comp id="995" class="1004" name="or_ln535_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="1"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln535/51 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="xor_ln535_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln535/51 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="and_ln557_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="1" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln557/51 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="or_ln525_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln525/51 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="select_ln525_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="24" slack="0"/>
<pin id="1020" dir="0" index="2" bw="24" slack="0"/>
<pin id="1021" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln525_1/51 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sext_ln535_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="12" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln535/52 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="sext_ln535cast_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="12" slack="0"/>
<pin id="1030" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln535cast/52 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="shl_ln558_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="24" slack="1"/>
<pin id="1034" dir="0" index="1" bw="24" slack="0"/>
<pin id="1035" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln558/52 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="xor_ln525_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="2"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln525/52 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="and_ln536_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="2"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln536/52 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="select_ln525_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="2"/>
<pin id="1049" dir="0" index="1" bw="24" slack="0"/>
<pin id="1050" dir="0" index="2" bw="24" slack="0"/>
<pin id="1051" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln525/52 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="select_ln525_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="24" slack="1"/>
<pin id="1057" dir="0" index="2" bw="24" slack="0"/>
<pin id="1058" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln525_2/52 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="select_ln525_3_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="1"/>
<pin id="1063" dir="0" index="1" bw="24" slack="0"/>
<pin id="1064" dir="0" index="2" bw="24" slack="1"/>
<pin id="1065" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln525_3/52 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="or_ln525_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="1"/>
<pin id="1069" dir="0" index="1" bw="1" slack="1"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln525_1/52 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="select_ln525_4_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="24" slack="0"/>
<pin id="1074" dir="0" index="2" bw="24" slack="0"/>
<pin id="1075" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln525_4/52 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="icmp_ln164_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="10" slack="0"/>
<pin id="1081" dir="0" index="1" bw="10" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/55 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="add_ln164_1_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164_1/55 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln164_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="4" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/55 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="icmp_ln165_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="7" slack="0"/>
<pin id="1099" dir="0" index="1" bw="7" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/55 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="select_ln164_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="7" slack="0"/>
<pin id="1106" dir="0" index="2" bw="7" slack="0"/>
<pin id="1107" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln164/55 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="select_ln164_1_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="4" slack="0"/>
<pin id="1114" dir="0" index="2" bw="4" slack="0"/>
<pin id="1115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln164_1/55 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_47_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="10" slack="0"/>
<pin id="1121" dir="0" index="1" bw="4" slack="1"/>
<pin id="1122" dir="0" index="2" bw="1" slack="0"/>
<pin id="1123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/56 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln167_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="7" slack="1"/>
<pin id="1128" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/56 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="add_ln167_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="7" slack="0"/>
<pin id="1131" dir="0" index="1" bw="10" slack="0"/>
<pin id="1132" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/56 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="zext_ln167_1_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="10" slack="0"/>
<pin id="1137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_1/56 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="add_ln168_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="10" slack="8"/>
<pin id="1142" dir="0" index="1" bw="7" slack="0"/>
<pin id="1143" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/56 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="add_ln165_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="7" slack="1"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/56 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_45_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="14" slack="0"/>
<pin id="1152" dir="0" index="1" bw="4" slack="2"/>
<pin id="1153" dir="0" index="2" bw="1" slack="0"/>
<pin id="1154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/57 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp_46_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="12" slack="0"/>
<pin id="1159" dir="0" index="1" bw="4" slack="2"/>
<pin id="1160" dir="0" index="2" bw="1" slack="0"/>
<pin id="1161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/57 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln158_2_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="12" slack="0"/>
<pin id="1166" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_2/57 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sub_ln158_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="14" slack="0"/>
<pin id="1170" dir="0" index="1" bw="12" slack="0"/>
<pin id="1171" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/57 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="zext_ln158_3_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="10" slack="1"/>
<pin id="1176" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_3/57 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="add_ln158_1_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="10" slack="0"/>
<pin id="1179" dir="0" index="1" bw="14" slack="0"/>
<pin id="1180" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_1/57 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="zext_ln158_4_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="14" slack="0"/>
<pin id="1185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_4/57 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="add_ln143_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="4" slack="0"/>
<pin id="1193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln143 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="tmp_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="10" slack="2"/>
<pin id="1198" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1205" class="1005" name="add_ln147_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="10" slack="0"/>
<pin id="1207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln147_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="select_ln147_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="7" slack="1"/>
<pin id="1212" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln147 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="select_ln147_1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="4" slack="0"/>
<pin id="1218" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln147_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="add_ln158_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="10" slack="1"/>
<pin id="1226" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln158 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="v87_V_addr_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="14" slack="1"/>
<pin id="1231" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v87_V_addr "/>
</bind>
</comp>

<comp id="1234" class="1005" name="v88_V_addr_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="14" slack="1"/>
<pin id="1236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v88_V_addr "/>
</bind>
</comp>

<comp id="1239" class="1005" name="v89_V_addr_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="14" slack="1"/>
<pin id="1241" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v89_V_addr "/>
</bind>
</comp>

<comp id="1244" class="1005" name="add_ln148_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="7" slack="1"/>
<pin id="1246" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln148 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="add_ln80_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="4" slack="0"/>
<pin id="1254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="add_ln83_1_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="0"/>
<pin id="1262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln83_1 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="select_ln83_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="4" slack="1"/>
<pin id="1267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="select_ln83_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="4" slack="0"/>
<pin id="1273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln83_1 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="v100_addr_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="1"/>
<pin id="1281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v100_addr "/>
</bind>
</comp>

<comp id="1284" class="1005" name="add_ln84_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="4" slack="1"/>
<pin id="1286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="inp_sumRow_addr_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="4" slack="1"/>
<pin id="1291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="v56_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v56 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="v59_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="1"/>
<pin id="1302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v59 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="add_ln95_1_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="0"/>
<pin id="1310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln95_1 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="select_ln95_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="4" slack="1"/>
<pin id="1315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln95 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="select_ln95_2_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="4" slack="0"/>
<pin id="1321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln95_2 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="inp_sumRow_addr_2_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="4" slack="1"/>
<pin id="1329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr_2 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="zext_ln98_2_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="64" slack="19"/>
<pin id="1334" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln98_2 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="v100_addr_1_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="1"/>
<pin id="1339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v100_addr_1 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="add_ln96_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="4" slack="1"/>
<pin id="1344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="v64_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v64 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="trunc_ln511_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="63" slack="1"/>
<pin id="1355" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln511 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="p_Result_41_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="2"/>
<pin id="1360" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_41 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="p_Result_s_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="11" slack="1"/>
<pin id="1365" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1368" class="1005" name="trunc_ln519_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="52" slack="2"/>
<pin id="1370" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln519 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="icmp_ln525_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln525 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="icmp_ln535_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln535 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="add_ln535_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="12" slack="1"/>
<pin id="1390" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln535 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="sub_ln535_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="12" slack="1"/>
<pin id="1395" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln535 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="icmp_ln536_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="1"/>
<pin id="1400" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln536 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="sh_amt_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="12" slack="1"/>
<pin id="1406" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1409" class="1005" name="trunc_ln537_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="24" slack="1"/>
<pin id="1411" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln537 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="and_ln535_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln535 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="or_ln525_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="1"/>
<pin id="1422" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln525 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="select_ln525_1_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="24" slack="1"/>
<pin id="1428" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln525_1 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="select_ln525_4_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="24" slack="1"/>
<pin id="1433" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln525_4 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="add_ln164_1_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="10" slack="0"/>
<pin id="1441" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln164_1 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="select_ln164_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="7" slack="1"/>
<pin id="1446" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln164 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="select_ln164_1_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="4" slack="0"/>
<pin id="1452" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln164_1 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="v102_addr_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="10" slack="1"/>
<pin id="1460" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v102_addr "/>
</bind>
</comp>

<comp id="1463" class="1005" name="add_ln168_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="10" slack="1"/>
<pin id="1465" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln168 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="add_ln165_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="7" slack="1"/>
<pin id="1470" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="142" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="149" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="156" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="163" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="181" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="169" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="187" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="175" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="193" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="252" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="6" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="284" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="10" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="10" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="10" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="10" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="28" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="10" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="30" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="464"><net_src comp="38" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="487"><net_src comp="66" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="239" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="497"><net_src comp="226" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="504"><net_src comp="308" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="16" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="308" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="22" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="308" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="26" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="319" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="32" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="319" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="34" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="330" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="22" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="341" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="36" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="30" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="341" pin="4"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="538" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="532" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="330" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="565"><net_src comp="40" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="28" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="42" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="44" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="560" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="24" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="26" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="584" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="591" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="578" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="626"><net_src comp="48" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="637"><net_src comp="352" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="16" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="352" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="22" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="352" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="654"><net_src comp="363" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="56" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="363" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="58" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="374" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="22" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="385" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="16" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="10" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="385" pin="4"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="668" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="662" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="374" pin="4"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="60" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="10" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="62" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="64" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="707"><net_src comp="697" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="690" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="708" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="732"><net_src comp="22" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="733" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="741"><net_src comp="396" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="56" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="396" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="58" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="22" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="407" pin="4"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="418" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="16" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="10" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="418" pin="4"/><net_sink comp="761" pin=2"/></net>

<net id="774"><net_src comp="755" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="749" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="407" pin="4"/><net_sink comp="769" pin=2"/></net>

<net id="780"><net_src comp="777" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="786"><net_src comp="60" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="10" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="793"><net_src comp="62" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="64" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="798"><net_src comp="788" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="781" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="799" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="823"><net_src comp="22" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="480" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="74" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="824" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="76" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="846"><net_src comp="78" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="824" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="80" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="82" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="853"><net_src comp="824" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="861"><net_src comp="84" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="86" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="854" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="862" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="88" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="90" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="862" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="88" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="862" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="862" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="88" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="897"><net_src comp="92" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="94" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="892" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="96" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="899" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="915"><net_src comp="899" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="924"><net_src comp="909" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="916" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="98" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="916" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="931" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="909" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="935" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="948"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="957"><net_src comp="100" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="949" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="102" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="965"><net_src comp="952" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="104" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="106" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="976"><net_src comp="968" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="94" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="972" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="987"><net_src comp="916" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="108" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="978" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="983" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="968" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="995" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="94" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="925" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="989" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="960" pin="3"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="945" pin="1"/><net_sink comp="1017" pin=2"/></net>

<net id="1031"><net_src comp="1025" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1036"><net_src comp="1028" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="94" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="106" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1053"><net_src comp="1032" pin="2"/><net_sink comp="1047" pin=2"/></net>

<net id="1059"><net_src comp="1042" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="106" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1066"><net_src comp="1047" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1076"><net_src comp="1067" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="1061" pin="3"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="1054" pin="3"/><net_sink comp="1071" pin=2"/></net>

<net id="1083"><net_src comp="429" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="32" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="429" pin="4"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="34" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="440" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="22" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="451" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="36" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1108"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="30" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="451" pin="4"/><net_sink comp="1103" pin=2"/></net>

<net id="1116"><net_src comp="1097" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="1091" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1118"><net_src comp="440" pin="4"/><net_sink comp="1111" pin=2"/></net>

<net id="1124"><net_src comp="24" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="26" pin="0"/><net_sink comp="1119" pin=2"/></net>

<net id="1133"><net_src comp="1126" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="1119" pin="3"/><net_sink comp="1129" pin=1"/></net>

<net id="1138"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1144"><net_src comp="1126" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="48" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="40" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="28" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1162"><net_src comp="42" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="44" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1167"><net_src comp="1157" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1172"><net_src comp="1150" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1164" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1181"><net_src comp="1174" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1168" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1186"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1194"><net_src comp="506" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1199"><net_src comp="512" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1208"><net_src comp="526" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1213"><net_src comp="544" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1219"><net_src comp="552" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1222"><net_src comp="1216" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1223"><net_src comp="1216" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1227"><net_src comp="594" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1232"><net_src comp="142" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1237"><net_src comp="149" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1242"><net_src comp="156" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1247"><net_src comp="622" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1255"><net_src comp="639" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1263"><net_src comp="656" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1268"><net_src comp="674" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1274"><net_src comp="682" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1277"><net_src comp="1271" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1278"><net_src comp="1271" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1282"><net_src comp="233" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1287"><net_src comp="728" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1292"><net_src comp="245" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1297"><net_src comp="483" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1303"><net_src comp="472" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1311"><net_src comp="743" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1316"><net_src comp="761" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1322"><net_src comp="769" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1325"><net_src comp="1319" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1326"><net_src comp="1319" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1330"><net_src comp="252" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1335"><net_src comp="814" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1340"><net_src comp="259" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1345"><net_src comp="819" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1350"><net_src comp="476" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1356"><net_src comp="828" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1361"><net_src comp="832" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1366"><net_src comp="840" pin="4"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1371"><net_src comp="850" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="892" pin=2"/></net>

<net id="1376"><net_src comp="857" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1379"><net_src comp="1373" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1380"><net_src comp="1373" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1384"><net_src comp="868" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1387"><net_src comp="1381" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1391"><net_src comp="874" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1396"><net_src comp="880" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="1401"><net_src comp="886" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1407"><net_src comp="916" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1412"><net_src comp="921" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1414"><net_src comp="1409" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1418"><net_src comp="978" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1423"><net_src comp="1012" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1429"><net_src comp="1017" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="1061" pin=2"/></net>

<net id="1434"><net_src comp="1071" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1442"><net_src comp="1085" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1447"><net_src comp="1103" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1453"><net_src comp="1111" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1455"><net_src comp="1450" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1456"><net_src comp="1450" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1457"><net_src comp="1450" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1461"><net_src comp="278" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1466"><net_src comp="1140" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1471"><net_src comp="1145" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="451" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v90_V | {57 }
 - Input state : 
	Port: Self_attention : v87_V | {4 5 }
	Port: Self_attention : v88_V | {4 5 }
	Port: Self_attention : v89_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln143 : 1
		add_ln143 : 1
		br_ln143 : 2
		tmp : 1
	State 3
		icmp_ln147 : 1
		add_ln147_1 : 1
		br_ln147 : 2
		add_ln147 : 1
		icmp_ln148 : 1
		select_ln147 : 2
		select_ln147_1 : 2
	State 4
		zext_ln150 : 1
		sub_ln150 : 2
		add_ln158 : 1
		add_ln150 : 1
		zext_ln150_1 : 2
		add_ln150_1 : 3
		zext_ln150_2 : 4
		v87_V_addr : 5
		v88_V_addr : 5
		v89_V_addr : 5
		v87_V_load : 6
		v88_V_load : 6
		v89_V_load : 6
	State 5
		Q_h_V_addr : 1
		K_h_V_addr : 1
		V_h_V_addr : 1
		store_ln158 : 2
		store_ln158 : 2
		store_ln158 : 2
	State 6
	State 7
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		v52_cast : 1
		inp_sumRow_addr : 2
		store_ln81 : 3
	State 8
		icmp_ln83 : 1
		add_ln83_1 : 1
		br_ln83 : 2
		add_ln83 : 1
		icmp_ln84 : 1
		select_ln83 : 2
		select_ln83_1 : 2
	State 9
		zext_ln86 : 1
		sub_ln86 : 2
		add_ln86 : 3
		zext_ln86_2 : 4
		v100_addr : 5
		v55 : 6
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		inp_sumRow_addr_1 : 1
		v58 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		icmp_ln95 : 1
		add_ln95_1 : 1
		br_ln95 : 2
		add_ln95 : 1
		icmp_ln96 : 1
		select_ln95 : 2
		select_ln95_2 : 2
	State 34
		zext_ln98 : 1
		sub_ln98 : 2
		inp_sumRow_addr_2 : 1
		inp_sumRow_load : 2
		add_ln98 : 3
		zext_ln98_2 : 4
		v100_addr_1 : 5
		v62 : 6
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		p_Val2_s : 1
		trunc_ln511 : 2
		p_Result_41 : 2
		p_Result_s : 2
		trunc_ln519 : 2
	State 50
		F2 : 1
		icmp_ln535 : 2
		add_ln535 : 2
		sub_ln535 : 2
		icmp_ln536 : 2
	State 51
		zext_ln523 : 1
		sub_ln409 : 2
		select_ln524 : 3
		trunc_ln537 : 4
		icmp_ln557 : 1
		trunc_ln540 : 1
		zext_ln540 : 2
		ashr_ln540 : 4
		trunc_ln540_1 : 5
		tmp_19 : 1
		select_ln542 : 2
		icmp_ln539 : 1
		select_ln525_1 : 6
	State 52
		sext_ln535cast : 1
		shl_ln558 : 2
		select_ln525 : 3
		select_ln525_3 : 4
		select_ln525_4 : 5
	State 53
		store_ln158 : 1
	State 54
	State 55
		icmp_ln164 : 1
		add_ln164_1 : 1
		br_ln164 : 2
		add_ln164 : 1
		icmp_ln165 : 1
		select_ln164 : 2
		select_ln164_1 : 2
	State 56
		add_ln167 : 1
		zext_ln167_1 : 2
		v102_addr : 3
		v102_load : 4
		add_ln168 : 1
	State 57
		zext_ln158_2 : 1
		sub_ln158 : 2
		add_ln158_1 : 3
		zext_ln158_4 : 4
		v90_V_addr : 5
		store_ln158 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   | grp_Attention_layer_fu_458 |    1    |    35   | 36.3083 |   8723  |   3023  |
|          |  grp_Context_layer_fu_465  |    0    |    32   |  35.088 |   8081  |   2016  |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   fexp   |         grp_fu_483         |    0    |    7    |    0    |   316   |   748   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   fadd   |         grp_fu_472         |    0    |    2    |    0    |   318   |   198   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |     select_ln147_fu_544    |    0    |    0    |    0    |    0    |    7    |
|          |    select_ln147_1_fu_552   |    0    |    0    |    0    |    0    |    4    |
|          |     select_ln83_fu_674     |    0    |    0    |    0    |    0    |    4    |
|          |    select_ln83_1_fu_682    |    0    |    0    |    0    |    0    |    4    |
|          |     select_ln95_fu_761     |    0    |    0    |    0    |    0    |    4    |
|          |    select_ln95_2_fu_769    |    0    |    0    |    0    |    0    |    4    |
|          |     select_ln524_fu_909    |    0    |    0    |    0    |    0    |    54   |
|  select  |        sh_amt_fu_916       |    0    |    0    |    0    |    0    |    12   |
|          |     select_ln542_fu_960    |    0    |    0    |    0    |    0    |    24   |
|          |   select_ln525_1_fu_1017   |    0    |    0    |    0    |    0    |    24   |
|          |    select_ln525_fu_1047    |    0    |    0    |    0    |    0    |    24   |
|          |   select_ln525_2_fu_1054   |    0    |    0    |    0    |    0    |    24   |
|          |   select_ln525_3_fu_1061   |    0    |    0    |    0    |    0    |    24   |
|          |   select_ln525_4_fu_1071   |    0    |    0    |    0    |    0    |    24   |
|          |    select_ln164_fu_1103    |    0    |    0    |    0    |    0    |    7    |
|          |   select_ln164_1_fu_1111   |    0    |    0    |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |      add_ln143_fu_506      |    0    |    0    |    0    |    0    |    6    |
|          |     add_ln147_1_fu_526     |    0    |    0    |    0    |    0    |    10   |
|          |      add_ln147_fu_532      |    0    |    0    |    0    |    0    |    6    |
|          |      add_ln158_fu_594      |    0    |    0    |    0    |    0    |    10   |
|          |      add_ln150_fu_600      |    0    |    0    |    0    |    0    |    10   |
|          |     add_ln150_1_fu_609     |    0    |    0    |    0    |    0    |    19   |
|          |      add_ln148_fu_622      |    0    |    0    |    0    |    0    |    7    |
|          |       add_ln80_fu_639      |    0    |    0    |    0    |    0    |    6    |
|          |      add_ln83_1_fu_656     |    0    |    0    |    0    |    0    |    8    |
|          |       add_ln83_fu_662      |    0    |    0    |    0    |    0    |    6    |
|          |       add_ln86_fu_717      |    0    |    0    |    0    |    0    |    19   |
|    add   |       add_ln84_fu_728      |    0    |    0    |    0    |    0    |    6    |
|          |      add_ln95_1_fu_743     |    0    |    0    |    0    |    0    |    8    |
|          |       add_ln95_fu_749      |    0    |    0    |    0    |    0    |    6    |
|          |       add_ln98_fu_808      |    0    |    0    |    0    |    0    |    19   |
|          |       add_ln96_fu_819      |    0    |    0    |    0    |    0    |    6    |
|          |      add_ln535_fu_874      |    0    |    0    |    0    |    0    |    12   |
|          |     add_ln164_1_fu_1085    |    0    |    0    |    0    |    0    |    10   |
|          |      add_ln164_fu_1091     |    0    |    0    |    0    |    0    |    6    |
|          |      add_ln167_fu_1129     |    0    |    0    |    0    |    0    |    10   |
|          |      add_ln168_fu_1140     |    0    |    0    |    0    |    0    |    10   |
|          |      add_ln165_fu_1145     |    0    |    0    |    0    |    0    |    7    |
|          |     add_ln158_1_fu_1177    |    0    |    0    |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |      icmp_ln143_fu_500     |    0    |    0    |    0    |    0    |    9    |
|          |      icmp_ln147_fu_520     |    0    |    0    |    0    |    0    |    13   |
|          |      icmp_ln148_fu_538     |    0    |    0    |    0    |    0    |    11   |
|          |      icmp_ln80_fu_633      |    0    |    0    |    0    |    0    |    9    |
|          |      icmp_ln83_fu_650      |    0    |    0    |    0    |    0    |    11   |
|          |      icmp_ln84_fu_668      |    0    |    0    |    0    |    0    |    9    |
|          |      icmp_ln95_fu_737      |    0    |    0    |    0    |    0    |    11   |
|   icmp   |      icmp_ln96_fu_755      |    0    |    0    |    0    |    0    |    9    |
|          |      icmp_ln525_fu_857     |    0    |    0    |    0    |    0    |    29   |
|          |      icmp_ln535_fu_868     |    0    |    0    |    0    |    0    |    13   |
|          |      icmp_ln536_fu_886     |    0    |    0    |    0    |    0    |    13   |
|          |      icmp_ln557_fu_925     |    0    |    0    |    0    |    0    |    13   |
|          |      icmp_ln539_fu_983     |    0    |    0    |    0    |    0    |    13   |
|          |     icmp_ln164_fu_1079     |    0    |    0    |    0    |    0    |    13   |
|          |     icmp_ln165_fu_1097     |    0    |    0    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   ashr   |      ashr_ln540_fu_939     |    0    |    0    |    0    |    0    |   162   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |      sub_ln150_fu_578      |    0    |    0    |    0    |    0    |    19   |
|          |       sub_ln86_fu_708      |    0    |    0    |    0    |    0    |    19   |
|          |       sub_ln98_fu_799      |    0    |    0    |    0    |    0    |    19   |
|    sub   |          F2_fu_862         |    0    |    0    |    0    |    0    |    12   |
|          |      sub_ln535_fu_880      |    0    |    0    |    0    |    0    |    12   |
|          |      sub_ln409_fu_903      |    0    |    0    |    0    |    0    |    53   |
|          |      sub_ln158_fu_1168     |    0    |    0    |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|    shl   |      shl_ln558_fu_1032     |    0    |    0    |    0    |    0    |    63   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |       or_ln536_fu_968      |    0    |    0    |    0    |    0    |    2    |
|    or    |       or_ln535_fu_995      |    0    |    0    |    0    |    0    |    2    |
|          |      or_ln525_fu_1012      |    0    |    0    |    0    |    0    |    2    |
|          |     or_ln525_1_fu_1067     |    0    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |      and_ln535_fu_978      |    0    |    0    |    0    |    0    |    2    |
|    and   |      and_ln539_fu_989      |    0    |    0    |    0    |    0    |    2    |
|          |      and_ln557_fu_1006     |    0    |    0    |    0    |    0    |    2    |
|          |      and_ln536_fu_1042     |    0    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |      xor_ln536_fu_972      |    0    |    0    |    0    |    0    |    2    |
|    xor   |      xor_ln535_fu_1000     |    0    |    0    |    0    |    0    |    2    |
|          |      xor_ln525_fu_1037     |    0    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   fdiv   |         grp_fu_476         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   fpext  |         grp_fu_480         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |         tmp_fu_512         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_s_fu_560        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_41_fu_567       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_42_fu_584       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_43_fu_690       |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_44_fu_697       |    0    |    0    |    0    |    0    |    0    |
|          |     p_shl4_cast_fu_781     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_17_fu_788       |    0    |    0    |    0    |    0    |    0    |
|          |     p_Result_40_fu_892     |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_47_fu_1119       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_45_fu_1150       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_46_fu_1157       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |      zext_ln150_fu_574     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln158_fu_591     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln150_1_fu_605    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln150_2_fu_615    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln158_1_fu_627    |    0    |    0    |    0    |    0    |    0    |
|          |       v52_cast_fu_645      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln86_fu_704      |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln86_1_fu_714     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln86_2_fu_723     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln83_fu_733      |    0    |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln95_fu_777      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln98_fu_795      |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln98_1_fu_805     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln98_2_fu_814     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln409_fu_854     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln523_fu_899     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln540_fu_935     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln167_fu_1126     |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln167_1_fu_1135    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln158_2_fu_1164    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln158_3_fu_1174    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln158_4_fu_1183    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |     trunc_ln511_fu_828     |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln519_fu_850     |    0    |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln537_fu_921     |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln540_fu_931     |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln540_1_fu_945    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln535cast_fu_1028   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
| bitselect|     p_Result_41_fu_832     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_19_fu_952       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|partselect|      p_Result_s_fu_840     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   sext   |     sext_ln535_fu_1025     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    1    |    76   | 71.3963 |  17438  |   7046  |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|   K_h_V  |    2   |    0   |    0   |
|   Q_h_V  |    2   |    0   |    0   |
|   V_h_V  |    2   |    0   |    0   |
|inp_sumRow|    0   |   64   |    6   |
|   v100   |    1   |    0   |    0   |
|  v101_V  |    2   |    0   |    0   |
|   v102   |    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   11   |   64   |    6   |
+----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln143_reg_1191    |    4   |
|   add_ln147_1_reg_1205   |   10   |
|    add_ln148_reg_1244    |    7   |
|    add_ln158_reg_1224    |   10   |
|   add_ln164_1_reg_1439   |   10   |
|    add_ln165_reg_1468    |    7   |
|    add_ln168_reg_1463    |   10   |
|    add_ln535_reg_1388    |   12   |
|     add_ln80_reg_1252    |    4   |
|    add_ln83_1_reg_1260   |    8   |
|     add_ln84_reg_1284    |    4   |
|    add_ln95_1_reg_1308   |    8   |
|     add_ln96_reg_1342    |    4   |
|    and_ln535_reg_1415    |    1   |
|         h_reg_304        |    4   |
|        i3_reg_370        |    4   |
|        i4_reg_403        |    4   |
|        i_m_reg_436       |    4   |
|        i_s_reg_326       |    4   |
|    icmp_ln525_reg_1373   |    1   |
|    icmp_ln535_reg_1381   |    1   |
|    icmp_ln536_reg_1398   |    1   |
| indvar_flatten17_reg_392 |    8   |
| indvar_flatten24_reg_425 |   10   |
|  indvar_flatten8_reg_359 |    8   |
|  indvar_flatten_reg_315  |   10   |
|inp_sumRow_addr_1_reg_1289|    4   |
|inp_sumRow_addr_2_reg_1327|    4   |
|        j2_reg_381        |    4   |
|        j3_reg_414        |    4   |
|        j_m_reg_447       |    7   |
|        j_s_reg_337       |    7   |
|     or_ln525_reg_1420    |    1   |
|   p_Result_41_reg_1358   |    1   |
|    p_Result_s_reg_1363   |   11   |
|          reg_488         |   32   |
|          reg_494         |   32   |
|  select_ln147_1_reg_1216 |    4   |
|   select_ln147_reg_1210  |    7   |
|  select_ln164_1_reg_1450 |    4   |
|   select_ln164_reg_1444  |    7   |
|  select_ln525_1_reg_1426 |   24   |
|  select_ln525_4_reg_1431 |   24   |
|  select_ln83_1_reg_1271  |    4   |
|   select_ln83_reg_1265   |    4   |
|  select_ln95_2_reg_1319  |    4   |
|   select_ln95_reg_1313   |    4   |
|      sh_amt_reg_1404     |   12   |
|    sub_ln535_reg_1393    |   12   |
|       tmp_reg_1196       |   10   |
|   trunc_ln511_reg_1353   |   63   |
|   trunc_ln519_reg_1368   |   52   |
|   trunc_ln537_reg_1409   |   24   |
|   v100_addr_1_reg_1337   |    8   |
|    v100_addr_reg_1279    |    8   |
|    v102_addr_reg_1458    |   10   |
|        v52_reg_348       |    4   |
|       v56_reg_1294       |   32   |
|       v59_reg_1300       |   32   |
|       v64_reg_1347       |   32   |
|    v87_V_addr_reg_1229   |   14   |
|    v88_V_addr_reg_1234   |   14   |
|    v89_V_addr_reg_1239   |   14   |
|   zext_ln98_2_reg_1332   |   64   |
+--------------------------+--------+
|           Total          |   756  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_169 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_175 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_226 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_226 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_239 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_284 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   220  || 4.29225 ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   76   |   71   |  17438 |  7046  |
|   Memory  |   11   |    -   |    -   |   64   |    6   |
|Multiplexer|    -   |    -   |    4   |    -   |   93   |
|  Register |    -   |    -   |    -   |   756  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |   76   |   75   |  18258 |  7145  |
+-----------+--------+--------+--------+--------+--------+
