
*** Running vivado
    with args -log BlockDesign_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source BlockDesign_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top BlockDesign_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_AndModule_0_0/BlockDesign_AndModule_0_0.dcp' for cell 'BlockDesign_i/AndModule_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_AndModule_1_0/BlockDesign_AndModule_1_0.dcp' for cell 'BlockDesign_i/AndModule_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_AndModule_2_0/BlockDesign_AndModule_2_0.dcp' for cell 'BlockDesign_i/AndModule_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_AndModule_3_0/BlockDesign_AndModule_3_0.dcp' for cell 'BlockDesign_i/AndModule_3'
INFO: [Project 1-454] Reading design checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Clock_divider_0_0/BlockDesign_Clock_divider_0_0.dcp' for cell 'BlockDesign_i/Clock_divider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Clock_divider_1_0/BlockDesign_Clock_divider_1_0.dcp' for cell 'BlockDesign_i/Clock_divider_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Clock_divider_2_0/BlockDesign_Clock_divider_2_0.dcp' for cell 'BlockDesign_i/Clock_divider_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Clock_divider_3_0/BlockDesign_Clock_divider_3_0.dcp' for cell 'BlockDesign_i/Clock_divider_3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.441 ; gain = 0.000 ; free physical = 740 ; free virtual = 12808
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.srcs/constrs_1/new/Constrains.xdc]
Finished Parsing XDC File [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.srcs/constrs_1/new/Constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.441 ; gain = 0.000 ; free physical = 645 ; free virtual = 12712
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2744.445 ; gain = 8.004 ; free physical = 633 ; free virtual = 12700

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c4be6f4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2744.445 ; gain = 0.000 ; free physical = 255 ; free virtual = 12322

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c4be6f4a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2980.586 ; gain = 0.000 ; free physical = 123 ; free virtual = 12084
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c4be6f4a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2980.586 ; gain = 0.000 ; free physical = 123 ; free virtual = 12084
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21cb1a280

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2980.586 ; gain = 0.000 ; free physical = 123 ; free virtual = 12084
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK_IN_IBUF_BUFG_inst to drive 116 load(s) on clock net CLK_IN_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1b9ba164f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3012.602 ; gain = 32.016 ; free physical = 123 ; free virtual = 12084
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b9ba164f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3012.602 ; gain = 32.016 ; free physical = 123 ; free virtual = 12084
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b9ba164f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3012.602 ; gain = 32.016 ; free physical = 123 ; free virtual = 12084
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.602 ; gain = 0.000 ; free physical = 123 ; free virtual = 12084
Ending Logic Optimization Task | Checksum: 17cf9b47d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3012.602 ; gain = 32.016 ; free physical = 123 ; free virtual = 12084

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17cf9b47d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.602 ; gain = 0.000 ; free physical = 122 ; free virtual = 12083

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17cf9b47d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.602 ; gain = 0.000 ; free physical = 122 ; free virtual = 12083

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.602 ; gain = 0.000 ; free physical = 122 ; free virtual = 12083
Ending Netlist Obfuscation Task | Checksum: 17cf9b47d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.602 ; gain = 0.000 ; free physical = 122 ; free virtual = 12083
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3012.602 ; gain = 276.160 ; free physical = 122 ; free virtual = 12083
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3036.613 ; gain = 16.008 ; free physical = 118 ; free virtual = 12079
INFO: [Common 17-1381] The checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/impl_1/BlockDesign_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BlockDesign_wrapper_drc_opted.rpt -pb BlockDesign_wrapper_drc_opted.pb -rpx BlockDesign_wrapper_drc_opted.rpx
Command: report_drc -file BlockDesign_wrapper_drc_opted.rpt -pb BlockDesign_wrapper_drc_opted.pb -rpx BlockDesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/impl_1/BlockDesign_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 124 ; free virtual = 12017
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 143733bbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 124 ; free virtual = 12017
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 124 ; free virtual = 12017

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a52abd41

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 154 ; free virtual = 12050

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d2435e2b

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 167 ; free virtual = 12064

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d2435e2b

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 167 ; free virtual = 12064
Phase 1 Placer Initialization | Checksum: d2435e2b

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 166 ; free virtual = 12064

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1510de2ed

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 164 ; free virtual = 12062

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a866d8bb

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 164 ; free virtual = 12061

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a866d8bb

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 164 ; free virtual = 12061

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 137 ; free virtual = 12036

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17676c71b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 137 ; free virtual = 12036
Phase 2.4 Global Placement Core | Checksum: 161b5b2c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12036
Phase 2 Global Placement | Checksum: 161b5b2c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12036

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11f079578

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12036

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166d2334f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12035

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15e5cc8df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12035

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e5cc8df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12035

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 191ede5f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 135 ; free virtual = 12035

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19021fa17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 135 ; free virtual = 12035

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19021fa17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 135 ; free virtual = 12035
Phase 3 Detail Placement | Checksum: 19021fa17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 135 ; free virtual = 12035

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26fb53524

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.731 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d2ce6b23

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 134 ; free virtual = 12035
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e0f40098

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 134 ; free virtual = 12035
Phase 4.1.1.1 BUFG Insertion | Checksum: 26fb53524

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 134 ; free virtual = 12035

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.731. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1de92beee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 134 ; free virtual = 12035

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 134 ; free virtual = 12035
Phase 4.1 Post Commit Optimization | Checksum: 1de92beee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 134 ; free virtual = 12035

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1de92beee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12037

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1de92beee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12037
Phase 4.3 Placer Reporting | Checksum: 1de92beee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12037

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12037

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12037
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158d076d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12037
Ending Placer Task | Checksum: 121ab3fbf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 136 ; free virtual = 12037
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 158 ; free virtual = 12060
INFO: [Common 17-1381] The checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/impl_1/BlockDesign_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file BlockDesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 139 ; free virtual = 12040
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_wrapper_utilization_placed.rpt -pb BlockDesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file BlockDesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 151 ; free virtual = 12052
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3158.109 ; gain = 0.000 ; free physical = 117 ; free virtual = 12019
INFO: [Common 17-1381] The checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/impl_1/BlockDesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d66d42c0 ConstDB: 0 ShapeSum: 4b3dfcff RouteDB: 0
Post Restoration Checksum: NetGraph: 3d20bc46 NumContArr: eef13f38 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12c11fb7e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3179.656 ; gain = 21.547 ; free physical = 124 ; free virtual = 11878

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12c11fb7e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.652 ; gain = 45.543 ; free physical = 115 ; free virtual = 11845

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12c11fb7e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.652 ; gain = 45.543 ; free physical = 115 ; free virtual = 11845
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: eabf94a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.646  | TNS=0.000  | WHS=-0.145 | THS=-1.030 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 198
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 198
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 9531fc24

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 129 ; free virtual = 11834

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 9531fc24

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 129 ; free virtual = 11834
Phase 3 Initial Routing | Checksum: 181751910

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11836

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.632  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 232a830a1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11835
Phase 4 Rip-up And Reroute | Checksum: 232a830a1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11835

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 232a830a1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11835

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 232a830a1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11835
Phase 5 Delay and Skew Optimization | Checksum: 232a830a1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11835

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19ef58d7e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11835
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.803  | TNS=0.000  | WHS=0.149  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19ef58d7e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11835
Phase 6 Post Hold Fix | Checksum: 19ef58d7e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11835

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0186393 %
  Global Horizontal Routing Utilization  = 0.0154665 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27abf4d76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 130 ; free virtual = 11835

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27abf4d76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3226.535 ; gain = 68.426 ; free physical = 128 ; free virtual = 11833

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 295deecb1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3242.543 ; gain = 84.434 ; free physical = 128 ; free virtual = 11833

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.803  | TNS=0.000  | WHS=0.149  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 295deecb1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3242.543 ; gain = 84.434 ; free physical = 129 ; free virtual = 11834
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3242.543 ; gain = 84.434 ; free physical = 168 ; free virtual = 11873

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3242.543 ; gain = 84.434 ; free physical = 168 ; free virtual = 11873
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3242.543 ; gain = 0.000 ; free physical = 166 ; free virtual = 11872
INFO: [Common 17-1381] The checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/impl_1/BlockDesign_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BlockDesign_wrapper_drc_routed.rpt -pb BlockDesign_wrapper_drc_routed.pb -rpx BlockDesign_wrapper_drc_routed.rpx
Command: report_drc -file BlockDesign_wrapper_drc_routed.rpt -pb BlockDesign_wrapper_drc_routed.pb -rpx BlockDesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/impl_1/BlockDesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file BlockDesign_wrapper_methodology_drc_routed.rpt -pb BlockDesign_wrapper_methodology_drc_routed.pb -rpx BlockDesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file BlockDesign_wrapper_methodology_drc_routed.rpt -pb BlockDesign_wrapper_methodology_drc_routed.pb -rpx BlockDesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/impl_1/BlockDesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file BlockDesign_wrapper_power_routed.rpt -pb BlockDesign_wrapper_power_summary_routed.pb -rpx BlockDesign_wrapper_power_routed.rpx
Command: report_power -file BlockDesign_wrapper_power_routed.rpt -pb BlockDesign_wrapper_power_summary_routed.pb -rpx BlockDesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file BlockDesign_wrapper_route_status.rpt -pb BlockDesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file BlockDesign_wrapper_timing_summary_routed.rpt -pb BlockDesign_wrapper_timing_summary_routed.pb -rpx BlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file BlockDesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file BlockDesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file BlockDesign_wrapper_bus_skew_routed.rpt -pb BlockDesign_wrapper_bus_skew_routed.pb -rpx BlockDesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 23:20:09 2022...
