// Seed: 1934175471
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign (highz1, strong0) id_1.id_2 = 1;
  tri0 id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    output logic id_2,
    input  wor   id_3,
    input  logic id_4,
    output uwire id_5,
    output wire  id_6,
    input  tri   id_7
);
  always begin : LABEL_0
    begin : LABEL_0
      id_2 <= id_4;
    end
  end
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_3 = 0;
endmodule
