{"vcs1":{"timestamp_begin":1684263861.257619458, "rt":1.27, "ut":0.39, "st":0.20}}
{"vcselab":{"timestamp_begin":1684263862.619658894, "rt":1.32, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684263864.009795305, "rt":0.46, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684263860.606402517}
{"VCS_COMP_START_TIME": 1684263860.606402517}
{"VCS_COMP_END_TIME": 1684263866.017534333}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211884}}
