INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/fc2/fc2.srcs/sources_1/new/Ascon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ascon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/Decryption/Decryption.srcs/sources_1/new/Decryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decryption
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/encryption/encryption.srcs/sources_1/new/Encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encryption
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'encryption_ready' is not allowed [E:/ascon_debugger/encryption/encryption.srcs/sources_1/new/Encryption.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/ascon/ascon.srcs/sources_1/new/FC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/linear_layer/linear_layer.srcs/sources_1/new/linear_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linear_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/permutation/permutation.srcs/sources_1/new/permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/roundconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/encryption/encryption.srcs/sources_1/new/roundcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RoundCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/sub_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ascon_debugger/fc2/fc2.srcs/sim_1/new/Ascon_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ascon_tb
