[
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705949",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705949",
        "articleTitle": "A user's approach to characterization and test of commercially available SRAMs",
        "volume": null,
        "issue": null,
        "startPage": "68",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37362393500,
                "preferredName": "S. Murray",
                "firstName": "S.",
                "lastName": "Murray"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705953",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705953",
        "articleTitle": "Integration of non-classical faults in standard March tests",
        "volume": null,
        "issue": null,
        "startPage": "91",
        "endPage": "96",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37281607100,
                "preferredName": "D. Niggemeyer",
                "firstName": "D.",
                "lastName": "Niggemeyer"
            },
            {
                "id": 37328846800,
                "preferredName": "M. Redeker",
                "firstName": "M.",
                "lastName": "Redeker"
            },
            {
                "id": 37354584500,
                "preferredName": "J. Otterstedt",
                "firstName": "J.",
                "lastName": "Otterstedt"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705945",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705945",
        "articleTitle": "Converting March tests for bit-oriented memories into tests for word-oriented memories",
        "volume": null,
        "issue": null,
        "startPage": "46",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37273366000,
                "preferredName": "A.J. Van De Goor",
                "firstName": "A.J.",
                "lastName": "Van De Goor"
            },
            {
                "id": 37375438900,
                "preferredName": "I.B.S. Tlili",
                "firstName": "I.B.S.",
                "lastName": "Tlili"
            },
            {
                "id": 37273368500,
                "preferredName": "S. Hamdioui",
                "firstName": "S.",
                "lastName": "Hamdioui"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705955",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705955",
        "articleTitle": "Flip-flop hardening for space applications",
        "volume": null,
        "issue": null,
        "startPage": "104",
        "endPage": "107",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37375319600,
                "preferredName": "T. Monnier",
                "firstName": "T.",
                "lastName": "Monnier"
            },
            {
                "id": 37353896000,
                "preferredName": "F.M. Roche",
                "firstName": "F.M.",
                "lastName": "Roche"
            },
            {
                "id": 37268669700,
                "preferredName": "G. Cathebras",
                "firstName": "G.",
                "lastName": "Cathebras"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705942",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705942",
        "articleTitle": "Merged DRAM-logic in the year 2001",
        "volume": null,
        "issue": null,
        "startPage": "24",
        "endPage": "30",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37328668900,
                "preferredName": "P.W. Diodato",
                "firstName": "P.W.",
                "lastName": "Diodato"
            },
            {
                "id": 37088786604,
                "preferredName": "L. Noda",
                "firstName": "L.",
                "lastName": "Noda"
            },
            {
                "id": 38611442800,
                "preferredName": "Y.-H. Wong",
                "firstName": "Y.-H.",
                "lastName": "Wong"
            },
            {
                "id": 37323237300,
                "preferredName": "J.M. Drynan",
                "firstName": "J.M.",
                "lastName": "Drynan"
            },
            {
                "id": 37089054893,
                "preferredName": "C.-T. Liu",
                "firstName": "C.-T.",
                "lastName": "Liu"
            },
            {
                "id": 37088777359,
                "preferredName": "K.-H. Lee",
                "firstName": "K.-H.",
                "lastName": "Lee"
            },
            {
                "id": 37088780462,
                "preferredName": "R. Dail",
                "firstName": "R.",
                "lastName": "Dail"
            },
            {
                "id": 37372219400,
                "preferredName": "W.S. Lindenberger",
                "firstName": "W.S.",
                "lastName": "Lindenberger"
            },
            {
                "id": 37328724800,
                "preferredName": "A.C. Dumbri",
                "firstName": "A.C.",
                "lastName": "Dumbri"
            },
            {
                "id": 37388575800,
                "preferredName": "M.V. Depaolis",
                "firstName": "M.V.",
                "lastName": "Depaolis"
            },
            {
                "id": 37360505500,
                "preferredName": "J.T. Clemens",
                "firstName": "J.T.",
                "lastName": "Clemens"
            },
            {
                "id": 37332988500,
                "preferredName": "W.W. Troutman",
                "firstName": "W.W.",
                "lastName": "Troutman"
            },
            {
                "id": 37328653200,
                "preferredName": "M. Nakamae",
                "firstName": "M.",
                "lastName": "Nakamae"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705958",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705958",
        "articleTitle": "Repair of memory arrays by cutting",
        "volume": null,
        "issue": null,
        "startPage": "124",
        "endPage": "130",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37089082965,
                "preferredName": "N. Park",
                "firstName": "N.",
                "lastName": "Park"
            },
            {
                "id": 37273325400,
                "preferredName": "E. Lombardi",
                "firstName": "E.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705954",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705954",
        "articleTitle": "Address decoder faults and their tests for two-port memories",
        "volume": null,
        "issue": null,
        "startPage": "97",
        "endPage": "103",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37273368500,
                "preferredName": "S. Hamdioui",
                "firstName": "S.",
                "lastName": "Hamdioui"
            },
            {
                "id": 37085976615,
                "preferredName": "A.J. Van De Goer",
                "firstName": "A.J.",
                "lastName": "Van De Goer"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705956",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705956",
        "articleTitle": "Adaptive approaches for fault detection and diagnosis of interconnects of random access memories",
        "volume": null,
        "issue": null,
        "startPage": "110",
        "endPage": "116",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37279461100,
                "preferredName": "J. Zhao",
                "firstName": "J.",
                "lastName": "Zhao"
            },
            {
                "id": 37273886800,
                "preferredName": "F.J. Meyer",
                "firstName": "F.J.",
                "lastName": "Meyer"
            },
            {
                "id": 37273325400,
                "preferredName": "E. Lombardi",
                "firstName": "E.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705951",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705951",
        "articleTitle": "Verification of CAM tests for input stuck-at faults",
        "volume": null,
        "issue": null,
        "startPage": "76",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37375338400,
                "preferredName": "P.R. Sidorowicz",
                "firstName": "P.R.",
                "lastName": "Sidorowicz"
            },
            {
                "id": 37320119700,
                "preferredName": "J.A. Brzozowski",
                "firstName": "J.A.",
                "lastName": "Brzozowski"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705957",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705957",
        "articleTitle": "An improved analytical yield evaluation method for redundant RAM's",
        "volume": null,
        "issue": null,
        "startPage": "117",
        "endPage": "123",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37372349000,
                "preferredName": "G. Battaglini",
                "firstName": "G.",
                "lastName": "Battaglini"
            },
            {
                "id": 37273197900,
                "preferredName": "B. Ciciani",
                "firstName": "B.",
                "lastName": "Ciciani"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705940",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705940",
        "articleTitle": "A widely configurable EPROM memory compiler for embedded applications",
        "volume": null,
        "issue": null,
        "startPage": "12",
        "endPage": "16",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37088136257,
                "preferredName": "H. Lim",
                "firstName": "H.",
                "lastName": "Lim"
            },
            {
                "id": 37328305000,
                "preferredName": "A. Shubat",
                "firstName": "A.",
                "lastName": "Shubat"
            },
            {
                "id": 37088139167,
                "preferredName": "V. Duvalyan",
                "firstName": "V.",
                "lastName": "Duvalyan"
            },
            {
                "id": 37088137385,
                "preferredName": "S. Dandamudi",
                "firstName": "S.",
                "lastName": "Dandamudi"
            },
            {
                "id": 37088136589,
                "preferredName": "S. Raviv",
                "firstName": "S.",
                "lastName": "Raviv"
            },
            {
                "id": 37375339900,
                "preferredName": "A. Kablanian",
                "firstName": "A.",
                "lastName": "Kablanian"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705950",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705950",
        "articleTitle": "Functional testing of content-addressable memories",
        "volume": null,
        "issue": null,
        "startPage": "70",
        "endPage": "75",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37087260622,
                "preferredName": "Kun-Jin Lin",
                "firstName": null,
                "lastName": "Kun-Jin Lin"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705952",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705952",
        "articleTitle": "Fault models and test strategies for a two-bit per cell DRAM",
        "volume": null,
        "issue": null,
        "startPage": "84",
        "endPage": "90",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37087001002,
                "preferredName": "M. Redekert",
                "firstName": "M.",
                "lastName": "Redekert"
            },
            {
                "id": 37272651800,
                "preferredName": "B.F. Cockburn",
                "firstName": "B.F.",
                "lastName": "Cockburn"
            },
            {
                "id": 37300018200,
                "preferredName": "D.G. Elliott",
                "firstName": "D.G.",
                "lastName": "Elliott"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705941",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705941",
        "articleTitle": "A modular embedded DRAM core concept in 0.24 /spl mu/m technology",
        "volume": null,
        "issue": null,
        "startPage": "18",
        "endPage": "23",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37088135796,
                "preferredName": "K. Schonemann",
                "firstName": "K.",
                "lastName": "Schonemann"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705939",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705939",
        "articleTitle": "Memory generator method for sizing transistors in RAM/ROM blocks",
        "volume": null,
        "issue": null,
        "startPage": "10",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37087259845,
                "preferredName": "D. Donnelly",
                "firstName": "D.",
                "lastName": "Donnelly"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705946",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705946",
        "articleTitle": "Test algorithm for memory cell disturb failures",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "56",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37088138903,
                "preferredName": "D. Aadsen",
                "firstName": "D.",
                "lastName": "Aadsen"
            },
            {
                "id": 37375396600,
                "preferredName": "L. Fenstermaker",
                "firstName": "L.",
                "lastName": "Fenstermaker"
            },
            {
                "id": 37370540700,
                "preferredName": "F. Higgins",
                "firstName": "F.",
                "lastName": "Higgins"
            },
            {
                "id": 37087967424,
                "preferredName": "Ilyoung Kim",
                "firstName": null,
                "lastName": "Ilyoung Kim"
            },
            {
                "id": 37371688500,
                "preferredName": "J. Lewandowski",
                "firstName": "J.",
                "lastName": "Lewandowski"
            },
            {
                "id": 37369596500,
                "preferredName": "J.J. Nagy",
                "firstName": "J.J.",
                "lastName": "Nagy"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705948",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705948",
        "articleTitle": "Tutorial on DRAM fault modeling and test pattern design",
        "volume": null,
        "issue": null,
        "startPage": "66",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37272651800,
                "preferredName": "B.F. Cockburn",
                "firstName": "B.F.",
                "lastName": "Cockburn"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705947",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705947",
        "articleTitle": "SRAM test using on-chip dynamic power supply current sensor",
        "volume": null,
        "issue": null,
        "startPage": "57",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37087156505,
                "preferredName": "Jian Liu",
                "firstName": null,
                "lastName": "Jian Liu"
            },
            {
                "id": 37300282800,
                "preferredName": "R.Z. Makki",
                "firstName": "R.Z.",
                "lastName": "Makki"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705944",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705944",
        "articleTitle": "An SDRAM interface for simplified \"at-speed\" testing of the SLDRAM internal array",
        "volume": null,
        "issue": null,
        "startPage": "38",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37089078887,
                "preferredName": "J. Wu",
                "firstName": "J.",
                "lastName": "Wu"
            },
            {
                "id": 37363594800,
                "preferredName": "L. Paris",
                "firstName": "L.",
                "lastName": "Paris"
            },
            {
                "id": 37374132400,
                "preferredName": "J. Stender",
                "firstName": "J.",
                "lastName": "Stender"
            },
            {
                "id": 37361484300,
                "preferredName": "I. Harrison",
                "firstName": "I.",
                "lastName": "Harrison"
            },
            {
                "id": 37374130100,
                "preferredName": "P. DeMone",
                "firstName": "P.",
                "lastName": "DeMone"
            },
            {
                "id": 37089124856,
                "preferredName": "B. Millar",
                "firstName": "B.",
                "lastName": "Millar"
            },
            {
                "id": 37374111000,
                "preferredName": "J. Benzreba",
                "firstName": "J.",
                "lastName": "Benzreba"
            },
            {
                "id": 37333167200,
                "preferredName": "P. Gillingham",
                "firstName": "P.",
                "lastName": "Gillingham"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705943",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705943",
        "articleTitle": "BIST for word-oriented DRAM",
        "volume": null,
        "issue": null,
        "startPage": "31",
        "endPage": "37",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37330663100,
                "preferredName": "L. Zakrevski",
                "firstName": "L.",
                "lastName": "Zakrevski"
            },
            {
                "id": 37275727100,
                "preferredName": "M. Karpovsky",
                "firstName": "M.",
                "lastName": "Karpovsky"
            },
            {
                "id": 37366759700,
                "preferredName": "S.H. Yang",
                "firstName": "S.H.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705938",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705938",
        "articleTitle": "An integrated open CAD system for DSP design with embedded memory",
        "volume": null,
        "issue": null,
        "startPage": "4",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": [
            {
                "id": 37087512829,
                "preferredName": "Xiao Sun",
                "firstName": null,
                "lastName": "Xiao Sun"
            }
        ]
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705937",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705937",
        "articleTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": []
    },
    {
        "publicationNumber": "5711",
        "doi": "10.1109/MTDT.1998.705959",
        "publicationYear": "1998",
        "publicationDate": "25-25 Aug. 1998",
        "articleNumber": "705959",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "131",
        "endPage": "131",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236)",
        "authors": []
    }
]