<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ARF.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="SDRAM_CTRL_TOP.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SDRAM_CTRL_TOP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SDRAM_CTRL_TOP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SDRAM_CTRL_TOP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SDRAM_INIT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SDRAM_INIT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SDRAM_INIT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SDRAM_RD.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SDRAM_RD.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SDRAM_RD.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SDRAM_WR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SDRAM_WR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SDRAM_WR.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SDRAM_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SDRAM_top.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="SDRAM_top.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SDRAM_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SDRAM_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SDRAM_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SDRAM_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SDRAM_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SDRAM_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SDRAM_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SDRAM_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SDRAM_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SDRAM_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SDRAM_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SDRAM_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SDRAM_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SDRAM_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SDRAM_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SDRAM_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SDRAM_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SDRAM_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SDRAM_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SDRAM_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SDRAM_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SDRAM_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SDRAM_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SDRAM_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SDRAM_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SDRAM_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SDRAM_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SDRAM_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SDRAM_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SDRAM_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SDRAM_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SDRAM_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SDRAM_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/AS_FIFO_w2048x16_r4096x8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sdram_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sdram_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sdram_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_top_sdram.fdo"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vga_ctrl.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1694606379" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1694606379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697171468" xil_pn:in_ck="-7386992924313057180" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1697171468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_ARF.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_CTRL_TOP.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_INIT.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_RD.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_WR.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_top.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/rx_teach.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/vga_ctl.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/sim_rd/tb_top_sdram.v"/>
      <outfile xil_pn:name="../../../SDRAM_init/rtl/sdram_param.h"/>
      <outfile xil_pn:name="../../sim/sdram_model_plus.v"/>
    </transform>
    <transform xil_pn:end_ts="1694946744" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7570004937497584299" xil_pn:start_ts="1694946744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694946744" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4450217204814905581" xil_pn:start_ts="1694946744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695277328" xil_pn:in_ck="-695389139387588323" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8141870373225883245" xil_pn:start_ts="1695277328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/prj/ip/AS_FIFO_w2048x8_r1024x16.ngc"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/prj/ip/AS_FIFO_w2048x8_r1024x16.v"/>
      <outfile xil_pn:name="ipcore_dir/AS_FIFO_w2048x16_r4096x8.ngc"/>
      <outfile xil_pn:name="ipcore_dir/AS_FIFO_w2048x16_r4096x8.v"/>
      <outfile xil_pn:name="ipcore_dir/PLL_base50mhz_25mhz.v"/>
    </transform>
    <transform xil_pn:end_ts="1697171468" xil_pn:in_ck="-7386992924313057180" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1697171468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_ARF.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_CTRL_TOP.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_INIT.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_RD.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_WR.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/SDRAM_top.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/rx_teach.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/rtl/vga_ctl.v"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/sim_rd/tb_top_sdram.v"/>
      <outfile xil_pn:name="../../../SDRAM_init/rtl/sdram_param.h"/>
      <outfile xil_pn:name="../../sim/sdram_model_plus.v"/>
    </transform>
    <transform xil_pn:end_ts="1698049023" xil_pn:in_ck="-3430509222679288731" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="6643047894211118387" xil_pn:start_ts="1698049022">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695355732" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1695355732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695355732" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1083420140256690078" xil_pn:start_ts="1695355732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695355733" xil_pn:in_ck="-695389139387588323" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8141870373225883245" xil_pn:start_ts="1695355732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/prj/ip/AS_FIFO_w2048x8_r1024x16.ngc"/>
      <outfile xil_pn:name="../../../SDRAM_TOP/prj/ip/AS_FIFO_w2048x8_r1024x16.v"/>
      <outfile xil_pn:name="ipcore_dir/AS_FIFO_w2048x16_r4096x8.ngc"/>
      <outfile xil_pn:name="ipcore_dir/AS_FIFO_w2048x16_r4096x8.v"/>
      <outfile xil_pn:name="ipcore_dir/PLL_base50mhz_25mhz.v"/>
    </transform>
    <transform xil_pn:end_ts="1695355733" xil_pn:in_ck="6454649571719237226" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1695355733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695355733" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4520584217762586144" xil_pn:start_ts="1695355733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695355733" xil_pn:in_ck="6454649571719237226" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1695355733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695355733" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8361655585406844041" xil_pn:start_ts="1695355733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695355741" xil_pn:in_ck="2256790408384527745" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5737531946970835036" xil_pn:start_ts="1695355733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SDRAM_top.lso"/>
      <outfile xil_pn:name="SDRAM_top.ngc"/>
      <outfile xil_pn:name="SDRAM_top.ngr"/>
      <outfile xil_pn:name="SDRAM_top.prj"/>
      <outfile xil_pn:name="SDRAM_top.stx"/>
      <outfile xil_pn:name="SDRAM_top.syr"/>
      <outfile xil_pn:name="SDRAM_top.xst"/>
      <outfile xil_pn:name="SDRAM_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1695355741" xil_pn:in_ck="-7376106073384040949" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119235279457652085" xil_pn:start_ts="1695355741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695355744" xil_pn:in_ck="5739295838288791003" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5333800498135871442" xil_pn:start_ts="1695355741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SDRAM_top.bld"/>
      <outfile xil_pn:name="SDRAM_top.ngd"/>
      <outfile xil_pn:name="SDRAM_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695355752" xil_pn:in_ck="-7511747941786441355" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1695355744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SDRAM_top.pcf"/>
      <outfile xil_pn:name="SDRAM_top_map.map"/>
      <outfile xil_pn:name="SDRAM_top_map.mrp"/>
      <outfile xil_pn:name="SDRAM_top_map.ncd"/>
      <outfile xil_pn:name="SDRAM_top_map.ngm"/>
      <outfile xil_pn:name="SDRAM_top_map.xrpt"/>
      <outfile xil_pn:name="SDRAM_top_summary.xml"/>
      <outfile xil_pn:name="SDRAM_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695355760" xil_pn:in_ck="-1089305267439228146" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1695355752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SDRAM_top.ncd"/>
      <outfile xil_pn:name="SDRAM_top.pad"/>
      <outfile xil_pn:name="SDRAM_top.par"/>
      <outfile xil_pn:name="SDRAM_top.ptwx"/>
      <outfile xil_pn:name="SDRAM_top.unroutes"/>
      <outfile xil_pn:name="SDRAM_top.xpi"/>
      <outfile xil_pn:name="SDRAM_top_pad.csv"/>
      <outfile xil_pn:name="SDRAM_top_pad.txt"/>
      <outfile xil_pn:name="SDRAM_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695355765" xil_pn:in_ck="-5573540885862826036" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1695355760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SDRAM_top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sdram_top.bgn"/>
      <outfile xil_pn:name="sdram_top.bit"/>
      <outfile xil_pn:name="sdram_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1695355729" xil_pn:in_ck="-5873420519951608266" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1695355727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1695355760" xil_pn:in_ck="-7511747941786441487" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1695355756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SDRAM_top.twr"/>
      <outfile xil_pn:name="SDRAM_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
