0.6
2018.1
Apr  4 2018
19:30:32
F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sim_1/new/easyclock_tb.v,1527080744,verilog,,,,easyclock_tb,,,,,,,,
F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/BCDcounter/BCDcounter.v,1527065440,verilog,,F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/BCDcounter/BCDcounter_top.v,,BCDcounter,,,,,,,,
F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/BCDcounter/BCDcounter_top.v,1527068942,verilog,,F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/Dynamic_seg_display/Dynamic_seg_display.v,,BCDcounter_top,,,,,,,,
F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/Dynamic_seg_display/Dynamic_seg_display.v,1527081341,verilog,,F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/easyclock.v,,Dynamic_seg_display;mux4,,,,,,,,
F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/Dynamic_seg_display/seg_display.v,1526961586,verilog,,F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sim_1/new/easyclock_tb.v,,decoder2_4;decoder_display;seg_display,,,,,,,,
F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/easyclock.v,1527079747,verilog,,F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/Dynamic_seg_display/seg_display.v,,easyclock,,,,,,,,
