name = 'design0'
description = 'test'
language.vhdl.standard = "2008"

[rtl]
sources = ['resources/test.v']
top = 'design0'
clock_port = 'clk'
parameters = { G_IN_WIDTH = 32, G_ITERATIVE = true, G_STR= "abcd", G_BITVECTOR="7'b0101001" }

# [tb]
# sources = []
# cocotb = true
# # top = 'tb_sqrt'
