INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/DSP48/DSP48.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
