$date
	Mon Sep 20 01:16:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 2 ! format_type [1:0] $end
$var reg 8 " char [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ finish $end
$var reg 16 % freq [15:0] $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 8 ' char [7:0] $end
$var wire 1 # clk $end
$var wire 16 ( freq [15:0] $end
$var wire 1 & reset $end
$var reg 32 ) _addr [31:0] $end
$var reg 32 * _data [31:0] $end
$var reg 32 + _grf [31:0] $end
$var reg 32 , _pc [31:0] $end
$var reg 32 - _time [31:0] $end
$var reg 32 . cnt [31:0] $end
$var reg 4 / error_code [3:0] $end
$var reg 2 0 format_type [1:0] $end
$var reg 7 1 next_state [6:0] $end
$var reg 7 2 state [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
b0 1
b0 0
b0 /
b0 .
bx -
bx ,
bx +
bx *
bx )
b100000000 (
b0 '
1&
b10 %
0$
0#
b0 "
b0 !
$end
#1000
b0 +
b0 )
b0 ,
b0 -
1#
#2000
0#
#3000
1#
#4000
0#
#5000
1#
#6000
0#
#7000
1#
#8000
0#
#9000
1#
#10000
0#
0&
#11000
b0 *
1#
#12000
b10110 1
0#
b1011110 "
b1011110 '
#13000
b10110 2
1#
#14000
b1 1
0#
b111000 "
b111000 '
#15000
b1000 -
b1 .
b1 2
1#
#16000
0#
b110101 "
b110101 '
#17000
b10 .
b1010101 -
1#
#18000
0#
#19000
b1101010111 -
b11 .
1#
#20000
0#
b110010 "
b110010 '
#21000
b100 .
b10000101101000 -
1#
#22000
b10 1
0#
b1000000 "
b1000000 '
#23000
b0 1
b0 .
b10 2
1#
#24000
b11 1
0#
b110000 "
b110000 '
#25000
b11 2
b1 .
1#
#26000
0#
#27000
b10 .
1#
#28000
0#
#29000
b11 .
1#
#30000
0#
#31000
b100 .
1#
#32000
0#
b1100001 "
b1100001 '
#33000
b101 .
b1010 ,
1#
#34000
0#
b110001 "
b110001 '
#35000
b10100001 ,
b110 .
1#
#36000
0#
b111001 "
b111001 '
#37000
b111 .
b101000011001 ,
1#
#38000
0#
b1100010 "
b1100010 '
#39000
b1010000110011011 ,
b1000 .
1#
#40000
b100 1
0#
b111010 "
b111010 '
#41000
b0 1
b100 2
b0 .
1#
#42000
b101 1
0#
b100000 "
b100000 '
#43000
b101 2
1#
#44000
b110 1
0#
b101010 "
b101010 '
#45000
b0 1
b110 2
1#
#46000
b111 1
0#
b110000 "
b110000 '
#47000
b1 .
b111 2
1#
#48000
0#
#49000
b10 .
1#
#50000
0#
#51000
b11 .
1#
#52000
0#
#53000
b100 .
1#
#54000
0#
b1100110 "
b1100110 '
#55000
b1111 )
b101 .
1#
#56000
0#
b1100100 "
b1100100 '
#57000
b110 .
b11111101 )
1#
#58000
0#
b110101 "
b110101 '
#59000
b111111010101 )
b111 .
1#
#60000
0#
#61000
b1000 .
b1111110101010101 )
1#
#62000
b1001 1
0#
b111100 "
b111100 '
#63000
b0 1
b0 .
b1001 2
1#
#64000
b1010 1
0#
b111101 "
b111101 '
#65000
b0 1
b1010 2
1#
#66000
b1100 1
0#
b110000 "
b110000 '
#67000
b1 .
b1100 2
1#
#68000
0#
#69000
b10 .
1#
#70000
0#
#71000
b11 .
1#
#72000
0#
#73000
b100 .
1#
#74000
0#
b110011 "
b110011 '
#75000
b11 *
b101 .
1#
#76000
0#
b110101 "
b110101 '
#77000
b110 .
b110101 *
1#
#78000
0#
b1100100 "
b1100100 '
#79000
b1101011101 *
b111 .
1#
#80000
0#
b1100101 "
b1100101 '
#81000
b1000 .
b11010111011110 *
1#
#82000
b1101 1
0#
b100011 "
b100011 '
#83000
b111 /
b10 !
b10 0
b0 1
b0 .
b1101 2
1#
#84000
0#
#85000
b0 /
b0 !
b0 0
b0 2
b0 -
b0 ,
b0 )
b0 *
1#
#86000
0#
#87000
1#
#88000
0#
#89000
1#
#90000
0#
#91000
1#
#92000
0#
#93000
1#
#94000
0#
#95000
1#
#96000
0#
#97000
1#
#98000
0#
#99000
1#
#100000
0#
#101000
1#
#102000
0#
1$
