//
// Generated by Bluespec Compiler, version untagged-gb2fda995 (build b2fda995)
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1
// read_rs1                       O   161
// read_rs1_port2                 O   161
// read_rs2                       O   161
// written_reg_name               O     5 reg
// written_reg_value              O   151 reg
// written_reg_valid              O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// read_rs1_rs1                   I     5
// read_rs1_port2_rs1             I     5
// read_rs2_rs2                   I     5
// write_rd_rd                    I     5
// write_rd_rd_val                I   151
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_write_rd                    I     1
//
// Combinational paths from inputs to outputs:
//   read_rs1_rs1 -> read_rs1
//   read_rs1_port2_rs1 -> read_rs1_port2
//   read_rs2_rs2 -> read_rs2
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkGPR_RegFile(CLK,
		     RST_N,

		     EN_server_reset_request_put,
		     RDY_server_reset_request_put,

		     EN_server_reset_response_get,
		     RDY_server_reset_response_get,

		     read_rs1_rs1,
		     read_rs1,

		     read_rs1_port2_rs1,
		     read_rs1_port2,

		     read_rs2_rs2,
		     read_rs2,

		     written_reg_name,

		     written_reg_value,

		     written_reg_valid,

		     write_rd_rd,
		     write_rd_rd_val,
		     EN_write_rd);
  input  CLK;
  input  RST_N;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // value method read_rs1
  input  [4 : 0] read_rs1_rs1;
  output [160 : 0] read_rs1;

  // value method read_rs1_port2
  input  [4 : 0] read_rs1_port2_rs1;
  output [160 : 0] read_rs1_port2;

  // value method read_rs2
  input  [4 : 0] read_rs2_rs2;
  output [160 : 0] read_rs2;

  // value method written_reg_name
  output [4 : 0] written_reg_name;

  // value method written_reg_value
  output [150 : 0] written_reg_value;

  // value method written_reg_valid
  output written_reg_valid;

  // action method write_rd
  input  [4 : 0] write_rd_rd;
  input  [150 : 0] write_rd_rd_val;
  input  EN_write_rd;

  // signals for module outputs
  wire [160 : 0] read_rs1, read_rs1_port2, read_rs2;
  wire [150 : 0] written_reg_value;
  wire [4 : 0] written_reg_name;
  wire RDY_server_reset_request_put,
       RDY_server_reset_response_get,
       written_reg_valid;

  // inlined wires
  wire rg_written_reg_valid$port3__read;

  // register rg_j
  reg [4 : 0] rg_j;
  wire [4 : 0] rg_j$D_IN;
  wire rg_j$EN;

  // register rg_state
  reg [1 : 0] rg_state;
  reg [1 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register rg_written_reg_name
  reg [4 : 0] rg_written_reg_name;
  wire [4 : 0] rg_written_reg_name$D_IN;
  wire rg_written_reg_name$EN;

  // register rg_written_reg_valid
  reg rg_written_reg_valid;
  wire rg_written_reg_valid$D_IN, rg_written_reg_valid$EN;

  // register rg_written_reg_value
  reg [150 : 0] rg_written_reg_value;
  wire [150 : 0] rg_written_reg_value$D_IN;
  wire rg_written_reg_value$EN;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule regfile
  wire [150 : 0] regfile$D_IN,
		 regfile$D_OUT_1,
		 regfile$D_OUT_2,
		 regfile$D_OUT_3;
  wire [4 : 0] regfile$ADDR_1,
	       regfile$ADDR_2,
	       regfile$ADDR_3,
	       regfile$ADDR_4,
	       regfile$ADDR_5,
	       regfile$ADDR_IN;
  wire regfile$WE;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_reset_loop,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_reset_write_reg_valid,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_write_rd,
       WILL_FIRE_RL_rl_reset_loop,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_reset_write_reg_valid,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_write_rd;

  // inputs to muxes for submodule ports
  wire [4 : 0] MUX_rg_j$write_1__VAL_1;
  wire MUX_regfile$upd_1__SEL_1, MUX_rg_state$write_1__SEL_2;

  // remaining internal signals
  wire [63 : 0] thin_address__h1095, thin_address__h1329, thin_address__h1560;
  wire [54 : 0] IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d138,
		IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d61,
		IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d215;
  wire [17 : 0] thin_otype__h1100, thin_otype__h1334, thin_otype__h1565;
  wire [13 : 0] thin_addrBits__h1096,
		thin_addrBits__h1330,
		thin_addrBits__h1561,
		x__h1258,
		x__h1261,
		x__h1492,
		x__h1495,
		x__h1723,
		x__h1726;
  wire [4 : 0] IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d161,
	       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d84,
	       IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d238;
  wire [3 : 0] thin_perms_soft__h1115,
	       thin_perms_soft__h1349,
	       thin_perms_soft__h1580;
  wire [2 : 0] repBound__h1251, repBound__h1485, repBound__h1716;
  wire [1 : 0] thin_reserved__h1099,
	       thin_reserved__h1333,
	       thin_reserved__h1564;
  wire IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d149,
       IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d151,
       IF_read_rs1_port2_rs1_EQ_0_6_THEN_4096_ELSE_re_ETC___d148,
       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d72,
       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d74,
       IF_read_rs1_rs1_EQ_0_THEN_4096_ELSE_regfile_su_ETC___d71,
       IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d226,
       IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d228,
       IF_read_rs2_rs2_EQ_0_63_THEN_4096_ELSE_regfile_ETC___d225,
       thin_flags__h1098,
       thin_flags__h1332,
       thin_flags__h1563;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = f_reset_rsps$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = f_reset_rsps$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get =
	     rg_state == 2'd2 && f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get =
	     rg_state == 2'd2 && f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // value method read_rs1
  assign read_rs1 =
	     { read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[150],
	       thin_address__h1095,
	       thin_addrBits__h1096,
	       thin_perms_soft__h1115,
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[67],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[66],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[65],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[64],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[63],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[62],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[61],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[60],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[59],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[58],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[57],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[56],
	       thin_flags__h1098,
	       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d61,
	       repBound__h1251,
	       IF_read_rs1_rs1_EQ_0_THEN_4096_ELSE_regfile_su_ETC___d71,
	       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d72,
	       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d84 } ;

  // value method read_rs1_port2
  assign read_rs1_port2 =
	     { read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[150],
	       thin_address__h1329,
	       thin_addrBits__h1330,
	       thin_perms_soft__h1349,
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[67],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[66],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[65],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[64],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[63],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[62],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[61],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[60],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[59],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[58],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[57],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[56],
	       thin_flags__h1332,
	       IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d138,
	       repBound__h1485,
	       IF_read_rs1_port2_rs1_EQ_0_6_THEN_4096_ELSE_re_ETC___d148,
	       IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d149,
	       IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d161 } ;

  // value method read_rs2
  assign read_rs2 =
	     { read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[150],
	       thin_address__h1560,
	       thin_addrBits__h1561,
	       thin_perms_soft__h1580,
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[67],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[66],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[65],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[64],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[63],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[62],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[61],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[60],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[59],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[58],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[57],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[56],
	       thin_flags__h1563,
	       IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d215,
	       repBound__h1716,
	       IF_read_rs2_rs2_EQ_0_63_THEN_4096_ELSE_regfile_ETC___d225,
	       IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d226,
	       IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d238 } ;

  // value method written_reg_name
  assign written_reg_name = rg_written_reg_name ;

  // value method written_reg_value
  assign written_reg_value = rg_written_reg_value ;

  // value method written_reg_valid
  assign written_reg_valid = rg_written_reg_valid ;

  // action method write_rd
  assign CAN_FIRE_write_rd = 1'd1 ;
  assign WILL_FIRE_write_rd = EN_write_rd ;

  // submodule f_reset_rsps
  FIFO20 #(.guarded(1'd1)) f_reset_rsps(.RST(RST_N),
					.CLK(CLK),
					.ENQ(f_reset_rsps$ENQ),
					.DEQ(f_reset_rsps$DEQ),
					.CLR(f_reset_rsps$CLR),
					.FULL_N(f_reset_rsps$FULL_N),
					.EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule regfile
  RegFile #(.addr_width(32'd5),
	    .data_width(32'd151),
	    .lo(5'h0),
	    .hi(5'd31)) regfile(.CLK(CLK),
				.ADDR_1(regfile$ADDR_1),
				.ADDR_2(regfile$ADDR_2),
				.ADDR_3(regfile$ADDR_3),
				.ADDR_4(regfile$ADDR_4),
				.ADDR_5(regfile$ADDR_5),
				.ADDR_IN(regfile$ADDR_IN),
				.D_IN(regfile$D_IN),
				.WE(regfile$WE),
				.D_OUT_1(regfile$D_OUT_1),
				.D_OUT_2(regfile$D_OUT_2),
				.D_OUT_3(regfile$D_OUT_3),
				.D_OUT_4(),
				.D_OUT_5());

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start = rg_state == 2'd0 ;
  assign WILL_FIRE_RL_rl_reset_start = CAN_FIRE_RL_rl_reset_start ;

  // rule RL_rl_reset_write_reg_valid
  assign CAN_FIRE_RL_rl_reset_write_reg_valid = 1'd1 ;
  assign WILL_FIRE_RL_rl_reset_write_reg_valid = 1'd1 ;

  // rule RL_rl_reset_loop
  assign CAN_FIRE_RL_rl_reset_loop = rg_state == 2'd1 ;
  assign WILL_FIRE_RL_rl_reset_loop =
	     CAN_FIRE_RL_rl_reset_loop && !EN_write_rd ;

  // inputs to muxes for submodule ports
  assign MUX_regfile$upd_1__SEL_1 = EN_write_rd && write_rd_rd != 5'd0 ;
  assign MUX_rg_state$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_reset_loop && rg_j == 5'd31 ;
  assign MUX_rg_j$write_1__VAL_1 = rg_j + 5'd1 ;

  // inlined wires
  assign rg_written_reg_valid$port3__read =
	     WILL_FIRE_RL_rl_reset_loop || MUX_regfile$upd_1__SEL_1 ;

  // register rg_j
  assign rg_j$D_IN =
	     WILL_FIRE_RL_rl_reset_loop ? MUX_rg_j$write_1__VAL_1 : 5'd1 ;
  assign rg_j$EN = WILL_FIRE_RL_rl_reset_loop || WILL_FIRE_RL_rl_reset_start ;

  // register rg_state
  always@(EN_server_reset_request_put or
	  MUX_rg_state$write_1__SEL_2 or WILL_FIRE_RL_rl_reset_start)
  case (1'b1)
    EN_server_reset_request_put: rg_state$D_IN = 2'd0;
    MUX_rg_state$write_1__SEL_2: rg_state$D_IN = 2'd2;
    WILL_FIRE_RL_rl_reset_start: rg_state$D_IN = 2'd1;
    default: rg_state$D_IN = 2'b10 /* unspecified value */ ;
  endcase
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset_loop && rg_j == 5'd31 ||
	     EN_server_reset_request_put ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_written_reg_name
  assign rg_written_reg_name$D_IN =
	     MUX_regfile$upd_1__SEL_1 ? write_rd_rd : rg_j ;
  assign rg_written_reg_name$EN =
	     EN_write_rd && write_rd_rd != 5'd0 ||
	     WILL_FIRE_RL_rl_reset_loop ;

  // register rg_written_reg_valid
  assign rg_written_reg_valid$D_IN = rg_written_reg_valid$port3__read ;
  assign rg_written_reg_valid$EN = 1'b1 ;

  // register rg_written_reg_value
  assign rg_written_reg_value$D_IN =
	     MUX_regfile$upd_1__SEL_1 ?
	       write_rd_rd_val :
	       151'h0000000000000000000000001FFFFF44000000 ;
  assign rg_written_reg_value$EN =
	     EN_write_rd && write_rd_rd != 5'd0 ||
	     WILL_FIRE_RL_rl_reset_loop ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ = EN_server_reset_request_put ;
  assign f_reset_rsps$DEQ = EN_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule regfile
  assign regfile$ADDR_1 = read_rs2_rs2 ;
  assign regfile$ADDR_2 = read_rs1_port2_rs1 ;
  assign regfile$ADDR_3 = read_rs1_rs1 ;
  assign regfile$ADDR_4 = 5'h0 ;
  assign regfile$ADDR_5 = 5'h0 ;
  assign regfile$ADDR_IN = MUX_regfile$upd_1__SEL_1 ? write_rd_rd : rg_j ;
  assign regfile$D_IN =
	     MUX_regfile$upd_1__SEL_1 ?
	       write_rd_rd_val :
	       151'h0000000000000000000000001FFFFF44000000 ;
  assign regfile$WE =
	     EN_write_rd && write_rd_rd != 5'd0 ||
	     WILL_FIRE_RL_rl_reset_loop ;

  // remaining internal signals
  assign IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d138 =
	     { thin_reserved__h1333,
	       thin_otype__h1334,
	       read_rs1_port2_rs1 == 5'd0 || regfile$D_OUT_2[34],
	       (read_rs1_port2_rs1 == 5'd0) ?
		 34'h344000000 :
		 regfile$D_OUT_2[33:0] } ;
  assign IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d149 =
	     x__h1492[13:11] < repBound__h1485 ;
  assign IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d151 =
	     thin_addrBits__h1330[13:11] < repBound__h1485 ;
  assign IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d161 =
	     { IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d151,
	       (IF_read_rs1_port2_rs1_EQ_0_6_THEN_4096_ELSE_re_ETC___d148 ==
		IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d151) ?
		 2'd0 :
		 ((IF_read_rs1_port2_rs1_EQ_0_6_THEN_4096_ELSE_re_ETC___d148 &&
		   !IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d151) ?
		    2'd1 :
		    2'd3),
	       (IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d149 ==
		IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d151) ?
		 2'd0 :
		 ((IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d149 &&
		   !IF_read_rs1_port2_rs1_EQ_0_6_THEN_0_ELSE_regfi_ETC___d151) ?
		    2'd1 :
		    2'd3) } ;
  assign IF_read_rs1_port2_rs1_EQ_0_6_THEN_4096_ELSE_re_ETC___d148 =
	     x__h1495[13:11] < repBound__h1485 ;
  assign IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d61 =
	     { thin_reserved__h1099,
	       thin_otype__h1100,
	       read_rs1_rs1 == 5'd0 || regfile$D_OUT_3[34],
	       (read_rs1_rs1 == 5'd0) ?
		 34'h344000000 :
		 regfile$D_OUT_3[33:0] } ;
  assign IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d72 =
	     x__h1258[13:11] < repBound__h1251 ;
  assign IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d74 =
	     thin_addrBits__h1096[13:11] < repBound__h1251 ;
  assign IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d84 =
	     { IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d74,
	       (IF_read_rs1_rs1_EQ_0_THEN_4096_ELSE_regfile_su_ETC___d71 ==
		IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d74) ?
		 2'd0 :
		 ((IF_read_rs1_rs1_EQ_0_THEN_4096_ELSE_regfile_su_ETC___d71 &&
		   !IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d74) ?
		    2'd1 :
		    2'd3),
	       (IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d72 ==
		IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d74) ?
		 2'd0 :
		 ((IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d72 &&
		   !IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d74) ?
		    2'd1 :
		    2'd3) } ;
  assign IF_read_rs1_rs1_EQ_0_THEN_4096_ELSE_regfile_su_ETC___d71 =
	     x__h1261[13:11] < repBound__h1251 ;
  assign IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d215 =
	     { thin_reserved__h1564,
	       thin_otype__h1565,
	       read_rs2_rs2 == 5'd0 || regfile$D_OUT_1[34],
	       (read_rs2_rs2 == 5'd0) ?
		 34'h344000000 :
		 regfile$D_OUT_1[33:0] } ;
  assign IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d226 =
	     x__h1723[13:11] < repBound__h1716 ;
  assign IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d228 =
	     thin_addrBits__h1561[13:11] < repBound__h1716 ;
  assign IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d238 =
	     { IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d228,
	       (IF_read_rs2_rs2_EQ_0_63_THEN_4096_ELSE_regfile_ETC___d225 ==
		IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d228) ?
		 2'd0 :
		 ((IF_read_rs2_rs2_EQ_0_63_THEN_4096_ELSE_regfile_ETC___d225 &&
		   !IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d228) ?
		    2'd1 :
		    2'd3),
	       (IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d226 ==
		IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d228) ?
		 2'd0 :
		 ((IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d226 &&
		   !IF_read_rs2_rs2_EQ_0_63_THEN_0_ELSE_regfile_su_ETC___d228) ?
		    2'd1 :
		    2'd3) } ;
  assign IF_read_rs2_rs2_EQ_0_63_THEN_4096_ELSE_regfile_ETC___d225 =
	     x__h1726[13:11] < repBound__h1716 ;
  assign repBound__h1251 = x__h1258[13:11] - 3'b001 ;
  assign repBound__h1485 = x__h1492[13:11] - 3'b001 ;
  assign repBound__h1716 = x__h1723[13:11] - 3'b001 ;
  assign thin_addrBits__h1096 =
	     (read_rs1_rs1 == 5'd0) ? 14'd0 : regfile$D_OUT_3[85:72] ;
  assign thin_addrBits__h1330 =
	     (read_rs1_port2_rs1 == 5'd0) ? 14'd0 : regfile$D_OUT_2[85:72] ;
  assign thin_addrBits__h1561 =
	     (read_rs2_rs2 == 5'd0) ? 14'd0 : regfile$D_OUT_1[85:72] ;
  assign thin_address__h1095 =
	     (read_rs1_rs1 == 5'd0) ? 64'd0 : regfile$D_OUT_3[149:86] ;
  assign thin_address__h1329 =
	     (read_rs1_port2_rs1 == 5'd0) ? 64'd0 : regfile$D_OUT_2[149:86] ;
  assign thin_address__h1560 =
	     (read_rs2_rs2 == 5'd0) ? 64'd0 : regfile$D_OUT_1[149:86] ;
  assign thin_flags__h1098 = read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[55] ;
  assign thin_flags__h1332 =
	     read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[55] ;
  assign thin_flags__h1563 = read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[55] ;
  assign thin_otype__h1100 =
	     (read_rs1_rs1 == 5'd0) ? 18'd262143 : regfile$D_OUT_3[52:35] ;
  assign thin_otype__h1334 =
	     (read_rs1_port2_rs1 == 5'd0) ?
	       18'd262143 :
	       regfile$D_OUT_2[52:35] ;
  assign thin_otype__h1565 =
	     (read_rs2_rs2 == 5'd0) ? 18'd262143 : regfile$D_OUT_1[52:35] ;
  assign thin_perms_soft__h1115 =
	     (read_rs1_rs1 == 5'd0) ? 4'd0 : regfile$D_OUT_3[71:68] ;
  assign thin_perms_soft__h1349 =
	     (read_rs1_port2_rs1 == 5'd0) ? 4'd0 : regfile$D_OUT_2[71:68] ;
  assign thin_perms_soft__h1580 =
	     (read_rs2_rs2 == 5'd0) ? 4'd0 : regfile$D_OUT_1[71:68] ;
  assign thin_reserved__h1099 =
	     (read_rs1_rs1 == 5'd0) ? 2'd0 : regfile$D_OUT_3[54:53] ;
  assign thin_reserved__h1333 =
	     (read_rs1_port2_rs1 == 5'd0) ? 2'd0 : regfile$D_OUT_2[54:53] ;
  assign thin_reserved__h1564 =
	     (read_rs2_rs2 == 5'd0) ? 2'd0 : regfile$D_OUT_1[54:53] ;
  assign x__h1258 = (read_rs1_rs1 == 5'd0) ? 14'd0 : regfile$D_OUT_3[13:0] ;
  assign x__h1261 =
	     (read_rs1_rs1 == 5'd0) ? 14'd4096 : regfile$D_OUT_3[27:14] ;
  assign x__h1492 =
	     (read_rs1_port2_rs1 == 5'd0) ? 14'd0 : regfile$D_OUT_2[13:0] ;
  assign x__h1495 =
	     (read_rs1_port2_rs1 == 5'd0) ?
	       14'd4096 :
	       regfile$D_OUT_2[27:14] ;
  assign x__h1723 = (read_rs2_rs2 == 5'd0) ? 14'd0 : regfile$D_OUT_1[13:0] ;
  assign x__h1726 =
	     (read_rs2_rs2 == 5'd0) ? 14'd4096 : regfile$D_OUT_1[27:14] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_state <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rg_written_reg_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
	if (rg_written_reg_valid$EN)
	  rg_written_reg_valid <= `BSV_ASSIGNMENT_DELAY
	      rg_written_reg_valid$D_IN;
      end
    if (rg_j$EN) rg_j <= `BSV_ASSIGNMENT_DELAY rg_j$D_IN;
    if (rg_written_reg_name$EN)
      rg_written_reg_name <= `BSV_ASSIGNMENT_DELAY rg_written_reg_name$D_IN;
    if (rg_written_reg_value$EN)
      rg_written_reg_value <= `BSV_ASSIGNMENT_DELAY rg_written_reg_value$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_j = 5'h0A;
    rg_state = 2'h2;
    rg_written_reg_name = 5'h0A;
    rg_written_reg_valid = 1'h0;
    rg_written_reg_value = 151'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_write_rd && write_rd_rd != 5'd0)
	$display("write_rd: rd = %d, rd_val = %d",
		 write_rd_rd,
		 write_rd_rd_val);
  end
  // synopsys translate_on
endmodule  // mkGPR_RegFile

