Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec  1 17:05:11 2023
| Host         : LAPTOP-JRMFS4PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file computer_timing_summary_routed.rpt -pb computer_timing_summary_routed.pb -rpx computer_timing_summary_routed.rpx -warn_on_violation
| Design       : computer
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.436        0.000                      0                 1699        0.153        0.000                      0                 1699       41.160        0.000                       0                   867  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        74.436        0.000                      0                 1699        0.153        0.000                      0                 1699       41.160        0.000                       0                   867  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       74.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.436ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[166][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 0.580ns (6.677%)  route 8.107ns (93.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.827    13.847    MEMORY_1/U2/D[5]
    SLICE_X29Y35         FDCE                                         r  MEMORY_1/U2/RW_reg[166][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.443    88.121    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X29Y35         FDCE                                         r  MEMORY_1/U2/RW_reg[166][5]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X29Y35         FDCE (Setup_fdce_C_D)       -0.062    88.283    MEMORY_1/U2/RW_reg[166][5]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                 74.436    

Slack (MET) :             74.657ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[171][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 0.580ns (6.826%)  route 7.918ns (93.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.637    13.658    MEMORY_1/U2/D[5]
    SLICE_X28Y35         FDCE                                         r  MEMORY_1/U2/RW_reg[171][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.443    88.121    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X28Y35         FDCE                                         r  MEMORY_1/U2/RW_reg[171][5]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X28Y35         FDCE (Setup_fdce_C_D)       -0.030    88.315    MEMORY_1/U2/RW_reg[171][5]
  -------------------------------------------------------------------
                         required time                         88.315    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                 74.657    

Slack (MET) :             74.762ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[161][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.580ns (6.942%)  route 7.775ns (93.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.495    13.515    MEMORY_1/U2/D[5]
    SLICE_X31Y35         FDCE                                         r  MEMORY_1/U2/RW_reg[161][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.443    88.121    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X31Y35         FDCE                                         r  MEMORY_1/U2/RW_reg[161][5]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)       -0.067    88.278    MEMORY_1/U2/RW_reg[161][5]
  -------------------------------------------------------------------
                         required time                         88.278    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                 74.762    

Slack (MET) :             74.795ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[159][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 0.580ns (6.941%)  route 7.776ns (93.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.496    13.516    MEMORY_1/U2/D[5]
    SLICE_X28Y33         FDCE                                         r  MEMORY_1/U2/RW_reg[159][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.441    88.119    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  MEMORY_1/U2/RW_reg[159][5]/C
                         clock pessimism              0.259    88.378    
                         clock uncertainty           -0.035    88.343    
    SLICE_X28Y33         FDCE (Setup_fdce_C_D)       -0.031    88.312    MEMORY_1/U2/RW_reg[159][5]
  -------------------------------------------------------------------
                         required time                         88.312    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                 74.795    

Slack (MET) :             74.798ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[164][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.580ns (6.942%)  route 7.775ns (93.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.495    13.515    MEMORY_1/U2/D[5]
    SLICE_X30Y35         FDCE                                         r  MEMORY_1/U2/RW_reg[164][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.443    88.121    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  MEMORY_1/U2/RW_reg[164][5]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X30Y35         FDCE (Setup_fdce_C_D)       -0.031    88.314    MEMORY_1/U2/RW_reg[164][5]
  -------------------------------------------------------------------
                         required time                         88.314    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                 74.798    

Slack (MET) :             74.911ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[165][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 0.580ns (7.069%)  route 7.625ns (92.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.345    13.365    MEMORY_1/U2/D[5]
    SLICE_X31Y34         FDCE                                         r  MEMORY_1/U2/RW_reg[165][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.442    88.120    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X31Y34         FDCE                                         r  MEMORY_1/U2/RW_reg[165][5]/C
                         clock pessimism              0.259    88.379    
                         clock uncertainty           -0.035    88.344    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)       -0.067    88.277    MEMORY_1/U2/RW_reg[165][5]
  -------------------------------------------------------------------
                         required time                         88.277    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                 74.911    

Slack (MET) :             75.034ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[150][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 0.580ns (7.174%)  route 7.505ns (92.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.225    13.245    MEMORY_1/U2/D[5]
    SLICE_X31Y32         FDCE                                         r  MEMORY_1/U2/RW_reg[150][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.440    88.118    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X31Y32         FDCE                                         r  MEMORY_1/U2/RW_reg[150][5]/C
                         clock pessimism              0.259    88.377    
                         clock uncertainty           -0.035    88.342    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)       -0.062    88.280    MEMORY_1/U2/RW_reg[150][5]
  -------------------------------------------------------------------
                         required time                         88.280    
                         arrival time                         -13.245    
  -------------------------------------------------------------------
                         slack                                 75.034    

Slack (MET) :             75.096ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[149][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.580ns (7.199%)  route 7.477ns (92.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.196    13.217    MEMORY_1/U2/D[5]
    SLICE_X30Y33         FDCE                                         r  MEMORY_1/U2/RW_reg[149][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.441    88.119    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X30Y33         FDCE                                         r  MEMORY_1/U2/RW_reg[149][5]/C
                         clock pessimism              0.259    88.378    
                         clock uncertainty           -0.035    88.343    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)       -0.030    88.313    MEMORY_1/U2/RW_reg[149][5]
  -------------------------------------------------------------------
                         required time                         88.313    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                 75.096    

Slack (MET) :             75.227ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[148][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 0.580ns (7.308%)  route 7.357ns (92.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.076    13.097    MEMORY_1/U2/D[5]
    SLICE_X30Y31         FDCE                                         r  MEMORY_1/U2/RW_reg[148][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.438    88.116    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  MEMORY_1/U2/RW_reg[148][5]/C
                         clock pessimism              0.259    88.375    
                         clock uncertainty           -0.035    88.340    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)       -0.016    88.324    MEMORY_1/U2/RW_reg[148][5]
  -------------------------------------------------------------------
                         required time                         88.324    
                         arrival time                         -13.097    
  -------------------------------------------------------------------
                         slack                                 75.227    

Slack (MET) :             75.256ns  (required time - arrival time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U2/RW_reg[147][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.580ns (7.345%)  route 7.316ns (92.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.633     5.160    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     5.616 r  CPU_1/CU_1/FSM_onehot_current_state_reg[28]/Q
                         net (fo=18, routed)          1.280     6.896    CPU_1/DP_1/Q[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.020 r  CPU_1/DP_1/RW[128][5]_i_1/O
                         net (fo=97, routed)          6.036    13.056    MEMORY_1/U2/D[5]
    SLICE_X30Y32         FDCE                                         r  MEMORY_1/U2/RW_reg[147][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.440    88.118    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X30Y32         FDCE                                         r  MEMORY_1/U2/RW_reg[147][5]/C
                         clock pessimism              0.259    88.377    
                         clock uncertainty           -0.035    88.342    
    SLICE_X30Y32         FDCE (Setup_fdce_C_D)       -0.030    88.312    MEMORY_1/U2/RW_reg[147][5]
  -------------------------------------------------------------------
                         required time                         88.312    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                 75.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CPU_1/CU_1/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.099%)  route 0.110ns (43.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.592     1.482    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X41Y40         FDPE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  CPU_1/CU_1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.110     1.733    CPU_1/CU_1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X40Y40         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.863     1.997    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.085     1.580    CPU_1/CU_1/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CPU_1/CU_1/FSM_onehot_current_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.329%)  route 0.119ns (45.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.592     1.482    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  CPU_1/CU_1/FSM_onehot_current_state_reg[12]/Q
                         net (fo=4, routed)           0.119     1.741    CPU_1/CU_1/FSM_onehot_current_state_reg_n_0_[12]
    SLICE_X41Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.863     1.997    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X41Y41         FDCE (Hold_fdce_C_D)         0.070     1.568    CPU_1/CU_1/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CPU_1/CU_1/FSM_onehot_current_state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.643%)  route 0.127ns (47.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.592     1.482    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  CPU_1/CU_1/FSM_onehot_current_state_reg[14]/Q
                         net (fo=4, routed)           0.127     1.750    CPU_1/CU_1/FSM_onehot_current_state_reg_n_0_[14]
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.863     1.997    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X38Y41         FDCE (Hold_fdce_C_D)         0.075     1.573    CPU_1/CU_1/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CPU_1/CU_1/FSM_onehot_current_state_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.203%)  route 0.134ns (48.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.592     1.482    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  CPU_1/CU_1/FSM_onehot_current_state_reg[32]/Q
                         net (fo=4, routed)           0.134     1.757    CPU_1/CU_1/FSM_onehot_current_state_reg_n_0_[32]
    SLICE_X40Y40         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.863     1.997    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[33]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.063     1.561    CPU_1/CU_1/FSM_onehot_current_state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU_1/DP_1/IR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CPU_1/CU_1/FSM_onehot_current_state_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.505%)  route 0.137ns (42.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.592     1.482    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X39Y40         FDCE                                         r  CPU_1/DP_1/IR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  CPU_1/DP_1/IR_reg[6]/Q
                         net (fo=12, routed)          0.137     1.760    CPU_1/DP_1/IR[6]
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  CPU_1/DP_1/FSM_onehot_current_state[24]_i_1/O
                         net (fo=1, routed)           0.000     1.805    CPU_1/CU_1/D[5]
    SLICE_X39Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.863     1.997    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[24]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.092     1.590    CPU_1/CU_1/FSM_onehot_current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CPU_1/CU_1/FSM_onehot_current_state_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.564%)  route 0.137ns (45.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.592     1.482    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  CPU_1/CU_1/FSM_onehot_current_state_reg[17]/Q
                         net (fo=3, routed)           0.137     1.782    CPU_1/CU_1/FSM_onehot_current_state_reg_n_0_[17]
    SLICE_X41Y39         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X41Y39         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X41Y39         FDCE (Hold_fdce_C_D)         0.070     1.567    CPU_1/CU_1/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CPU_1/DP_1/IR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CPU_1/CU_1/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.977%)  route 0.140ns (43.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.592     1.482    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X39Y40         FDCE                                         r  CPU_1/DP_1/IR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  CPU_1/DP_1/IR_reg[6]/Q
                         net (fo=12, routed)          0.140     1.763    CPU_1/DP_1/IR[6]
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  CPU_1/DP_1/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    CPU_1/CU_1/D[0]
    SLICE_X39Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.863     1.997    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.092     1.590    CPU_1/CU_1/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CPU_1/CU_1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CPU_1/CU_1/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.147%)  route 0.132ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.592     1.482    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.128     1.610 r  CPU_1/CU_1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.132     1.742    CPU_1/CU_1/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X39Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.863     1.997    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.024     1.522    CPU_1/CU_1/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CPU_1/DP_1/MAR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U1/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.461%)  route 0.161ns (43.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.590     1.480    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  CPU_1/DP_1/MAR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  CPU_1/DP_1/MAR_reg[4]/Q
                         net (fo=78, routed)          0.161     1.805    CPU_1/DP_1/MAR_reg[7]_0[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  CPU_1/DP_1/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    MEMORY_1/U1/data_out_reg[0]_0
    SLICE_X36Y36         FDRE                                         r  MEMORY_1/U1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.858     1.992    MEMORY_1/U1/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  MEMORY_1/U1/data_out_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.121     1.614    MEMORY_1/U1/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CPU_1/DP_1/MAR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MEMORY_1/U1/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.158%)  route 0.163ns (43.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.590     1.480    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  CPU_1/DP_1/MAR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  CPU_1/DP_1/MAR_reg[4]/Q
                         net (fo=78, routed)          0.163     1.807    CPU_1/DP_1/MAR_reg[7]_0[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  CPU_1/DP_1/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    MEMORY_1/U1/data_out_reg[1]_0
    SLICE_X36Y36         FDRE                                         r  MEMORY_1/U1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.858     1.992    MEMORY_1/U1/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  MEMORY_1/U1/data_out_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.121     1.614    MEMORY_1/U1/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X41Y40   CPU_1/CU_1/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X39Y42   CPU_1/CU_1/FSM_onehot_current_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X41Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X41Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X38Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X38Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X40Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X41Y40   CPU_1/CU_1/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X41Y40   CPU_1/CU_1/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X39Y42   CPU_1/CU_1/FSM_onehot_current_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X39Y42   CPU_1/CU_1/FSM_onehot_current_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X41Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X41Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X41Y40   CPU_1/CU_1/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X41Y40   CPU_1/CU_1/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X39Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X39Y42   CPU_1/CU_1/FSM_onehot_current_state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X39Y42   CPU_1/CU_1/FSM_onehot_current_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X41Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X41Y41   CPU_1/CU_1/FSM_onehot_current_state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.530ns  (logic 5.108ns (44.304%)  route 6.422ns (55.696%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.302     5.766    rst_btn_IBUF
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.890 r  reset_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.120     8.010    reset_out_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.521    11.530 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.530    reset_out
    L15                                                               r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.061ns  (logic 1.498ns (36.894%)  route 2.563ns (63.106%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         1.997     2.229    rst_btn_IBUF
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.274 r  reset_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.566     2.840    reset_out_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.222     4.061 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.061    reset_out
    L15                                                               r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEMORY_1/port_out_00_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            toggle_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 4.038ns (55.880%)  route 3.188ns (44.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.627     5.154    MEMORY_1/clock_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  MEMORY_1/port_out_00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.518     5.672 r  MEMORY_1/port_out_00_reg[0]/Q
                         net (fo=1, routed)           3.188     8.860    toggle_out_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.520    12.381 r  toggle_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.381    toggle_out
    M14                                                               r  toggle_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEMORY_1/port_out_00_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            toggle_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.385ns (54.395%)  route 1.161ns (45.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.588     1.478    MEMORY_1/clock_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  MEMORY_1/port_out_00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  MEMORY_1/port_out_00_reg[0]/Q
                         net (fo=1, routed)           1.161     2.803    toggle_out_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.221     4.024 r  toggle_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.024    toggle_out
    M14                                                               r  toggle_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           865 Endpoints
Min Delay           865 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[141][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.464ns (23.838%)  route 4.676ns (76.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.676     6.140    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X24Y26         FDCE                                         f  MEMORY_1/U2/RW_reg[141][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.432     4.780    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X24Y26         FDCE                                         r  MEMORY_1/U2/RW_reg[141][2]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[136][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.464ns (23.855%)  route 4.672ns (76.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.672     6.135    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X25Y26         FDCE                                         f  MEMORY_1/U2/RW_reg[136][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.432     4.780    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X25Y26         FDCE                                         r  MEMORY_1/U2/RW_reg[136][2]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[133][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.464ns (25.104%)  route 4.366ns (74.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.366     5.830    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X26Y27         FDCE                                         f  MEMORY_1/U2/RW_reg[133][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.434     4.782    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X26Y27         FDCE                                         r  MEMORY_1/U2/RW_reg[133][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[133][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.464ns (25.104%)  route 4.366ns (74.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.366     5.830    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X26Y27         FDCE                                         f  MEMORY_1/U2/RW_reg[133][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.434     4.782    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X26Y27         FDCE                                         r  MEMORY_1/U2/RW_reg[133][2]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[133][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.464ns (25.104%)  route 4.366ns (74.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.366     5.830    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X26Y27         FDCE                                         f  MEMORY_1/U2/RW_reg[133][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.434     4.782    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X26Y27         FDCE                                         r  MEMORY_1/U2/RW_reg[133][4]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[133][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.464ns (25.104%)  route 4.366ns (74.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.366     5.830    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X26Y27         FDCE                                         f  MEMORY_1/U2/RW_reg[133][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.434     4.782    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X26Y27         FDCE                                         r  MEMORY_1/U2/RW_reg[133][7]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[141][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.464ns (25.104%)  route 4.366ns (74.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.366     5.830    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X27Y27         FDCE                                         f  MEMORY_1/U2/RW_reg[141][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.434     4.782    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X27Y27         FDCE                                         r  MEMORY_1/U2/RW_reg[141][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[143][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.828ns  (logic 1.464ns (25.111%)  route 4.365ns (74.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.365     5.828    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X24Y28         FDCE                                         f  MEMORY_1/U2/RW_reg[143][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.435     4.783    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X24Y28         FDCE                                         r  MEMORY_1/U2/RW_reg[143][7]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[136][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 1.464ns (25.130%)  route 4.360ns (74.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.360     5.824    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X25Y28         FDCE                                         f  MEMORY_1/U2/RW_reg[136][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.435     4.783    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X25Y28         FDCE                                         r  MEMORY_1/U2/RW_reg[136][4]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            MEMORY_1/U2/RW_reg[136][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 1.464ns (25.130%)  route 4.360ns (74.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         4.360     5.824    MEMORY_1/U2/rst_btn_IBUF
    SLICE_X25Y28         FDCE                                         f  MEMORY_1/U2/RW_reg[136][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.435     4.783    MEMORY_1/U2/clock_IBUF_BUFG
    SLICE_X25Y28         FDCE                                         r  MEMORY_1/U2/RW_reg[136][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/DP_1/A_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.232ns (36.196%)  route 0.408ns (63.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.408     0.640    CPU_1/DP_1/rst_btn_IBUF
    SLICE_X40Y38         FDCE                                         f  CPU_1/DP_1/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  CPU_1/DP_1/A_reg[0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/DP_1/A_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.232ns (36.196%)  route 0.408ns (63.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.408     0.640    CPU_1/DP_1/rst_btn_IBUF
    SLICE_X40Y38         FDCE                                         f  CPU_1/DP_1/A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  CPU_1/DP_1/A_reg[1]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/DP_1/A_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.232ns (36.196%)  route 0.408ns (63.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.408     0.640    CPU_1/DP_1/rst_btn_IBUF
    SLICE_X40Y38         FDCE                                         f  CPU_1/DP_1/A_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  CPU_1/DP_1/A_reg[3]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/DP_1/A_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.232ns (36.196%)  route 0.408ns (63.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.408     0.640    CPU_1/DP_1/rst_btn_IBUF
    SLICE_X40Y38         FDCE                                         f  CPU_1/DP_1/A_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  CPU_1/DP_1/A_reg[6]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/DP_1/MAR_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.232ns (35.730%)  route 0.417ns (64.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.417     0.648    CPU_1/DP_1/rst_btn_IBUF
    SLICE_X39Y38         FDCE                                         f  CPU_1/DP_1/MAR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  CPU_1/DP_1/MAR_reg[5]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/DP_1/PC_uns_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.232ns (35.492%)  route 0.421ns (64.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.421     0.653    CPU_1/DP_1/rst_btn_IBUF
    SLICE_X38Y38         FDCE                                         f  CPU_1/DP_1/PC_uns_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  CPU_1/DP_1/PC_uns_reg[0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/DP_1/PC_uns_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.232ns (35.492%)  route 0.421ns (64.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.421     0.653    CPU_1/DP_1/rst_btn_IBUF
    SLICE_X38Y38         FDCE                                         f  CPU_1/DP_1/PC_uns_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  CPU_1/DP_1/PC_uns_reg[1]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/DP_1/PC_uns_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.232ns (35.492%)  route 0.421ns (64.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.421     0.653    CPU_1/DP_1/rst_btn_IBUF
    SLICE_X38Y38         FDCE                                         f  CPU_1/DP_1/PC_uns_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  CPU_1/DP_1/PC_uns_reg[2]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/DP_1/PC_uns_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.232ns (35.492%)  route 0.421ns (64.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.421     0.653    CPU_1/DP_1/rst_btn_IBUF
    SLICE_X38Y38         FDCE                                         f  CPU_1/DP_1/PC_uns_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.862     1.996    CPU_1/DP_1/clock_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  CPU_1/DP_1/PC_uns_reg[3]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            CPU_1/CU_1/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.232ns (34.677%)  route 0.436ns (65.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_btn_IBUF_inst/O
                         net (fo=852, routed)         0.436     0.668    CPU_1/CU_1/rst_btn_IBUF
    SLICE_X41Y40         FDPE                                         f  CPU_1/CU_1/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clock_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.863     1.997    CPU_1/CU_1/clock_IBUF_BUFG
    SLICE_X41Y40         FDPE                                         r  CPU_1/CU_1/FSM_onehot_current_state_reg[0]/C





