
Circuit_Analyser.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006858  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08006a28  08006a28  00007a28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ca0  08006ca0  0000805c  2**0
                  CONTENTS
  4 .ARM          00000008  08006ca0  08006ca0  00007ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ca8  08006ca8  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ca8  08006ca8  00007ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006cac  08006cac  00007cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006cb0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000234c  2000005c  08006d0c  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200023a8  08006d0c  000083a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f81a  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023bf  00000000  00000000  000178a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  00019c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b98  00000000  00000000  0001ab38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023b47  00000000  00000000  0001b6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000121d0  00000000  00000000  0003f217  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfb63  00000000  00000000  000513e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00130f4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004784  00000000  00000000  00130f90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00135714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006a10 	.word	0x08006a10

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08006a10 	.word	0x08006a10

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c10:	f000 b96a 	b.w	8000ee8 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9d08      	ldr	r5, [sp, #32]
 8000c32:	460c      	mov	r4, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14e      	bne.n	8000cd6 <__udivmoddi4+0xaa>
 8000c38:	4694      	mov	ip, r2
 8000c3a:	458c      	cmp	ip, r1
 8000c3c:	4686      	mov	lr, r0
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	d962      	bls.n	8000d0a <__udivmoddi4+0xde>
 8000c44:	b14a      	cbz	r2, 8000c5a <__udivmoddi4+0x2e>
 8000c46:	f1c2 0320 	rsb	r3, r2, #32
 8000c4a:	4091      	lsls	r1, r2
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c54:	4319      	orrs	r1, r3
 8000c56:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c5a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5e:	fa1f f68c 	uxth.w	r6, ip
 8000c62:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c66:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c6a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c72:	fb04 f106 	mul.w	r1, r4, r6
 8000c76:	4299      	cmp	r1, r3
 8000c78:	d90a      	bls.n	8000c90 <__udivmoddi4+0x64>
 8000c7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c82:	f080 8112 	bcs.w	8000eaa <__udivmoddi4+0x27e>
 8000c86:	4299      	cmp	r1, r3
 8000c88:	f240 810f 	bls.w	8000eaa <__udivmoddi4+0x27e>
 8000c8c:	3c02      	subs	r4, #2
 8000c8e:	4463      	add	r3, ip
 8000c90:	1a59      	subs	r1, r3, r1
 8000c92:	fa1f f38e 	uxth.w	r3, lr
 8000c96:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c9a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca2:	fb00 f606 	mul.w	r6, r0, r6
 8000ca6:	429e      	cmp	r6, r3
 8000ca8:	d90a      	bls.n	8000cc0 <__udivmoddi4+0x94>
 8000caa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cae:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cb2:	f080 80fc 	bcs.w	8000eae <__udivmoddi4+0x282>
 8000cb6:	429e      	cmp	r6, r3
 8000cb8:	f240 80f9 	bls.w	8000eae <__udivmoddi4+0x282>
 8000cbc:	4463      	add	r3, ip
 8000cbe:	3802      	subs	r0, #2
 8000cc0:	1b9b      	subs	r3, r3, r6
 8000cc2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	b11d      	cbz	r5, 8000cd2 <__udivmoddi4+0xa6>
 8000cca:	40d3      	lsrs	r3, r2
 8000ccc:	2200      	movs	r2, #0
 8000cce:	e9c5 3200 	strd	r3, r2, [r5]
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d905      	bls.n	8000ce6 <__udivmoddi4+0xba>
 8000cda:	b10d      	cbz	r5, 8000ce0 <__udivmoddi4+0xb4>
 8000cdc:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e7f5      	b.n	8000cd2 <__udivmoddi4+0xa6>
 8000ce6:	fab3 f183 	clz	r1, r3
 8000cea:	2900      	cmp	r1, #0
 8000cec:	d146      	bne.n	8000d7c <__udivmoddi4+0x150>
 8000cee:	42a3      	cmp	r3, r4
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0xcc>
 8000cf2:	4290      	cmp	r0, r2
 8000cf4:	f0c0 80f0 	bcc.w	8000ed8 <__udivmoddi4+0x2ac>
 8000cf8:	1a86      	subs	r6, r0, r2
 8000cfa:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	2d00      	cmp	r5, #0
 8000d02:	d0e6      	beq.n	8000cd2 <__udivmoddi4+0xa6>
 8000d04:	e9c5 6300 	strd	r6, r3, [r5]
 8000d08:	e7e3      	b.n	8000cd2 <__udivmoddi4+0xa6>
 8000d0a:	2a00      	cmp	r2, #0
 8000d0c:	f040 8090 	bne.w	8000e30 <__udivmoddi4+0x204>
 8000d10:	eba1 040c 	sub.w	r4, r1, ip
 8000d14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d18:	fa1f f78c 	uxth.w	r7, ip
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d26:	fb08 4416 	mls	r4, r8, r6, r4
 8000d2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2e:	fb07 f006 	mul.w	r0, r7, r6
 8000d32:	4298      	cmp	r0, r3
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x11c>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x11a>
 8000d40:	4298      	cmp	r0, r3
 8000d42:	f200 80cd 	bhi.w	8000ee0 <__udivmoddi4+0x2b4>
 8000d46:	4626      	mov	r6, r4
 8000d48:	1a1c      	subs	r4, r3, r0
 8000d4a:	fa1f f38e 	uxth.w	r3, lr
 8000d4e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d52:	fb08 4410 	mls	r4, r8, r0, r4
 8000d56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d5a:	fb00 f707 	mul.w	r7, r0, r7
 8000d5e:	429f      	cmp	r7, r3
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x148>
 8000d62:	eb1c 0303 	adds.w	r3, ip, r3
 8000d66:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x146>
 8000d6c:	429f      	cmp	r7, r3
 8000d6e:	f200 80b0 	bhi.w	8000ed2 <__udivmoddi4+0x2a6>
 8000d72:	4620      	mov	r0, r4
 8000d74:	1bdb      	subs	r3, r3, r7
 8000d76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0x9c>
 8000d7c:	f1c1 0620 	rsb	r6, r1, #32
 8000d80:	408b      	lsls	r3, r1
 8000d82:	fa22 f706 	lsr.w	r7, r2, r6
 8000d86:	431f      	orrs	r7, r3
 8000d88:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d8c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d90:	ea43 030c 	orr.w	r3, r3, ip
 8000d94:	40f4      	lsrs	r4, r6
 8000d96:	fa00 f801 	lsl.w	r8, r0, r1
 8000d9a:	0c38      	lsrs	r0, r7, #16
 8000d9c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000da0:	fbb4 fef0 	udiv	lr, r4, r0
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	fb00 441e 	mls	r4, r0, lr, r4
 8000dac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db0:	fb0e f90c 	mul.w	r9, lr, ip
 8000db4:	45a1      	cmp	r9, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	d90a      	bls.n	8000dd2 <__udivmoddi4+0x1a6>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dc2:	f080 8084 	bcs.w	8000ece <__udivmoddi4+0x2a2>
 8000dc6:	45a1      	cmp	r9, r4
 8000dc8:	f240 8081 	bls.w	8000ece <__udivmoddi4+0x2a2>
 8000dcc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dd0:	443c      	add	r4, r7
 8000dd2:	eba4 0409 	sub.w	r4, r4, r9
 8000dd6:	fa1f f983 	uxth.w	r9, r3
 8000dda:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dde:	fb00 4413 	mls	r4, r0, r3, r4
 8000de2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d907      	bls.n	8000dfe <__udivmoddi4+0x1d2>
 8000dee:	193c      	adds	r4, r7, r4
 8000df0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df4:	d267      	bcs.n	8000ec6 <__udivmoddi4+0x29a>
 8000df6:	45a4      	cmp	ip, r4
 8000df8:	d965      	bls.n	8000ec6 <__udivmoddi4+0x29a>
 8000dfa:	3b02      	subs	r3, #2
 8000dfc:	443c      	add	r4, r7
 8000dfe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e02:	fba0 9302 	umull	r9, r3, r0, r2
 8000e06:	eba4 040c 	sub.w	r4, r4, ip
 8000e0a:	429c      	cmp	r4, r3
 8000e0c:	46ce      	mov	lr, r9
 8000e0e:	469c      	mov	ip, r3
 8000e10:	d351      	bcc.n	8000eb6 <__udivmoddi4+0x28a>
 8000e12:	d04e      	beq.n	8000eb2 <__udivmoddi4+0x286>
 8000e14:	b155      	cbz	r5, 8000e2c <__udivmoddi4+0x200>
 8000e16:	ebb8 030e 	subs.w	r3, r8, lr
 8000e1a:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e22:	40cb      	lsrs	r3, r1
 8000e24:	431e      	orrs	r6, r3
 8000e26:	40cc      	lsrs	r4, r1
 8000e28:	e9c5 6400 	strd	r6, r4, [r5]
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	e750      	b.n	8000cd2 <__udivmoddi4+0xa6>
 8000e30:	f1c2 0320 	rsb	r3, r2, #32
 8000e34:	fa20 f103 	lsr.w	r1, r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa24 f303 	lsr.w	r3, r4, r3
 8000e40:	4094      	lsls	r4, r2
 8000e42:	430c      	orrs	r4, r1
 8000e44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e48:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e4c:	fa1f f78c 	uxth.w	r7, ip
 8000e50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e54:	fb08 3110 	mls	r1, r8, r0, r3
 8000e58:	0c23      	lsrs	r3, r4, #16
 8000e5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5e:	fb00 f107 	mul.w	r1, r0, r7
 8000e62:	4299      	cmp	r1, r3
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x24c>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6e:	d22c      	bcs.n	8000eca <__udivmoddi4+0x29e>
 8000e70:	4299      	cmp	r1, r3
 8000e72:	d92a      	bls.n	8000eca <__udivmoddi4+0x29e>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1a5b      	subs	r3, r3, r1
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e80:	fb08 3311 	mls	r3, r8, r1, r3
 8000e84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e88:	fb01 f307 	mul.w	r3, r1, r7
 8000e8c:	42a3      	cmp	r3, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x276>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e98:	d213      	bcs.n	8000ec2 <__udivmoddi4+0x296>
 8000e9a:	42a3      	cmp	r3, r4
 8000e9c:	d911      	bls.n	8000ec2 <__udivmoddi4+0x296>
 8000e9e:	3902      	subs	r1, #2
 8000ea0:	4464      	add	r4, ip
 8000ea2:	1ae4      	subs	r4, r4, r3
 8000ea4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea8:	e739      	b.n	8000d1e <__udivmoddi4+0xf2>
 8000eaa:	4604      	mov	r4, r0
 8000eac:	e6f0      	b.n	8000c90 <__udivmoddi4+0x64>
 8000eae:	4608      	mov	r0, r1
 8000eb0:	e706      	b.n	8000cc0 <__udivmoddi4+0x94>
 8000eb2:	45c8      	cmp	r8, r9
 8000eb4:	d2ae      	bcs.n	8000e14 <__udivmoddi4+0x1e8>
 8000eb6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eba:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ebe:	3801      	subs	r0, #1
 8000ec0:	e7a8      	b.n	8000e14 <__udivmoddi4+0x1e8>
 8000ec2:	4631      	mov	r1, r6
 8000ec4:	e7ed      	b.n	8000ea2 <__udivmoddi4+0x276>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	e799      	b.n	8000dfe <__udivmoddi4+0x1d2>
 8000eca:	4630      	mov	r0, r6
 8000ecc:	e7d4      	b.n	8000e78 <__udivmoddi4+0x24c>
 8000ece:	46d6      	mov	lr, sl
 8000ed0:	e77f      	b.n	8000dd2 <__udivmoddi4+0x1a6>
 8000ed2:	4463      	add	r3, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e74d      	b.n	8000d74 <__udivmoddi4+0x148>
 8000ed8:	4606      	mov	r6, r0
 8000eda:	4623      	mov	r3, r4
 8000edc:	4608      	mov	r0, r1
 8000ede:	e70f      	b.n	8000d00 <__udivmoddi4+0xd4>
 8000ee0:	3e02      	subs	r6, #2
 8000ee2:	4463      	add	r3, ip
 8000ee4:	e730      	b.n	8000d48 <__udivmoddi4+0x11c>
 8000ee6:	bf00      	nop

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	0000      	movs	r0, r0
	...

08000ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef6:	f000 fee7 	bl	8001cc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efa:	f000 f8c1 	bl	8001080 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efe:	f000 faff 	bl	8001500 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f02:	f000 fabf 	bl	8001484 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f06:	f000 fa93 	bl	8001430 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f0a:	f000 f927 	bl	800115c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000f0e:	f000 f9f3 	bl	80012f8 <MX_TIM2_Init>
  MX_DAC_Init();
 8000f12:	f000 f9c7 	bl	80012a4 <MX_DAC_Init>
  MX_ADC2_Init();
 8000f16:	f000 f973 	bl	8001200 <MX_ADC2_Init>
  MX_TIM8_Init();
 8000f1a:	f000 fa39 	bl	8001390 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  // NOTE: tim2 has been configured to 10kHz by setting ARR=99 and PSC=83

  // Create sine LookUpTable
  for (int i = 0; i < PERIOD_SAMPLES; i++){
 8000f1e:	2300      	movs	r3, #0
 8000f20:	607b      	str	r3, [r7, #4]
 8000f22:	e039      	b.n	8000f98 <main+0xa8>
	  DAC_buffer[i] = (uint16_t)((4095.0f/2.0f) * (1.0f + sin(2.0f*M_PI*i/PERIOD_SAMPLES)));
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff fb1d 	bl	8000564 <__aeabi_i2d>
 8000f2a:	a353      	add	r3, pc, #332	@ (adr r3, 8001078 <main+0x188>)
 8000f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f30:	f7ff fb82 	bl	8000638 <__aeabi_dmul>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	4610      	mov	r0, r2
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f04f 0200 	mov.w	r2, #0
 8000f40:	4b47      	ldr	r3, [pc, #284]	@ (8001060 <main+0x170>)
 8000f42:	f7ff fca3 	bl	800088c <__aeabi_ddiv>
 8000f46:	4602      	mov	r2, r0
 8000f48:	460b      	mov	r3, r1
 8000f4a:	ec43 2b17 	vmov	d7, r2, r3
 8000f4e:	eeb0 0a47 	vmov.f32	s0, s14
 8000f52:	eef0 0a67 	vmov.f32	s1, s15
 8000f56:	f004 fd2b 	bl	80059b0 <sin>
 8000f5a:	ec51 0b10 	vmov	r0, r1, d0
 8000f5e:	f04f 0200 	mov.w	r2, #0
 8000f62:	4b40      	ldr	r3, [pc, #256]	@ (8001064 <main+0x174>)
 8000f64:	f7ff f9b2 	bl	80002cc <__adddf3>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	4619      	mov	r1, r3
 8000f70:	a339      	add	r3, pc, #228	@ (adr r3, 8001058 <main+0x168>)
 8000f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f76:	f7ff fb5f 	bl	8000638 <__aeabi_dmul>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	4610      	mov	r0, r2
 8000f80:	4619      	mov	r1, r3
 8000f82:	f7ff fe1b 	bl	8000bbc <__aeabi_d2uiz>
 8000f86:	4603      	mov	r3, r0
 8000f88:	b299      	uxth	r1, r3
 8000f8a:	4a37      	ldr	r2, [pc, #220]	@ (8001068 <main+0x178>)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < PERIOD_SAMPLES; i++){
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3301      	adds	r3, #1
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000f9e:	dbc1      	blt.n	8000f24 <main+0x34>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Check if the frequency analysis button has been pushed (input pulled down)
	  if (HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET){
 8000fa0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fa4:	4831      	ldr	r0, [pc, #196]	@ (800106c <main+0x17c>)
 8000fa6:	f002 fa9b 	bl	80034e0 <HAL_GPIO_ReadPin>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d116      	bne.n	8000fde <main+0xee>
		  // Wait some time to avoid bouncing capture
		  HAL_Delay(50);
 8000fb0:	2032      	movs	r0, #50	@ 0x32
 8000fb2:	f000 fefb 	bl	8001dac <HAL_Delay>

		  // Check if the button is still pushed after the bouncing
		  if (HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET){
 8000fb6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fba:	482c      	ldr	r0, [pc, #176]	@ (800106c <main+0x17c>)
 8000fbc:	f002 fa90 	bl	80034e0 <HAL_GPIO_ReadPin>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d102      	bne.n	8000fcc <main+0xdc>
			  current_state = MODE_FREQ_ANALYSIS;
 8000fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001070 <main+0x180>)
 8000fc8:	2202      	movs	r2, #2
 8000fca:	701a      	strb	r2, [r3, #0]
		  }

		  // Wait until the button is released
		  while(HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET);
 8000fcc:	bf00      	nop
 8000fce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fd2:	4826      	ldr	r0, [pc, #152]	@ (800106c <main+0x17c>)
 8000fd4:	f002 fa84 	bl	80034e0 <HAL_GPIO_ReadPin>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d0f7      	beq.n	8000fce <main+0xde>
	  }

	  if (HAL_GPIO_ReadPin(BTN_STEP_GPIO_Port, BTN_STEP_Pin) == GPIO_PIN_RESET){
 8000fde:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fe2:	4822      	ldr	r0, [pc, #136]	@ (800106c <main+0x17c>)
 8000fe4:	f002 fa7c 	bl	80034e0 <HAL_GPIO_ReadPin>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d116      	bne.n	800101c <main+0x12c>
		  // Wait some time to avoid bouncing capture
		  HAL_Delay(50);
 8000fee:	2032      	movs	r0, #50	@ 0x32
 8000ff0:	f000 fedc 	bl	8001dac <HAL_Delay>

		  // Check if the button is still pushed after the bouncing
		  if (HAL_GPIO_ReadPin(BTN_STEP_GPIO_Port, BTN_STEP_Pin) == GPIO_PIN_RESET){
 8000ff4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ff8:	481c      	ldr	r0, [pc, #112]	@ (800106c <main+0x17c>)
 8000ffa:	f002 fa71 	bl	80034e0 <HAL_GPIO_ReadPin>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d102      	bne.n	800100a <main+0x11a>
			  current_state = MODE_STEP_RESPONSE;
 8001004:	4b1a      	ldr	r3, [pc, #104]	@ (8001070 <main+0x180>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
		  }

		  // Wait until the button is released
		  while(HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET);
 800100a:	bf00      	nop
 800100c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001010:	4816      	ldr	r0, [pc, #88]	@ (800106c <main+0x17c>)
 8001012:	f002 fa65 	bl	80034e0 <HAL_GPIO_ReadPin>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d0f7      	beq.n	800100c <main+0x11c>
	  }


	  if (current_state == MODE_STEP_RESPONSE){
 800101c:	4b14      	ldr	r3, [pc, #80]	@ (8001070 <main+0x180>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d104      	bne.n	800102e <main+0x13e>
		  // Reset system state
		  current_state = MODE_IDLE;
 8001024:	4b12      	ldr	r3, [pc, #72]	@ (8001070 <main+0x180>)
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]

		  // Start step response routine
		  stepResponse();
 800102a:	f000 fb07 	bl	800163c <stepResponse>
	  }

	  if (current_state == MODE_FREQ_ANALYSIS){
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <main+0x180>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b02      	cmp	r3, #2
 8001034:	d104      	bne.n	8001040 <main+0x150>
		  // Reset system state
		  current_state = MODE_IDLE;
 8001036:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <main+0x180>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
		  freqAnalysis();
 800103c:	f000 fb24 	bl	8001688 <freqAnalysis>

	  }

	  if (measure_completed){
 8001040:	4b0c      	ldr	r3, [pc, #48]	@ (8001074 <main+0x184>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	2b00      	cmp	r3, #0
 8001048:	d0aa      	beq.n	8000fa0 <main+0xb0>
		  // Resed completed flag
		  measure_completed = 0;
 800104a:	4b0a      	ldr	r3, [pc, #40]	@ (8001074 <main+0x184>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]

		  sendData();
 8001050:	f000 fb24 	bl	800169c <sendData>
	  if (HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET){
 8001054:	e7a4      	b.n	8000fa0 <main+0xb0>
 8001056:	bf00      	nop
 8001058:	00000000 	.word	0x00000000
 800105c:	409ffe00 	.word	0x409ffe00
 8001060:	409f4000 	.word	0x409f4000
 8001064:	3ff00000 	.word	0x3ff00000
 8001068:	200012b4 	.word	0x200012b4
 800106c:	40020800 	.word	0x40020800
 8001070:	20002255 	.word	0x20002255
 8001074:	20002254 	.word	0x20002254
 8001078:	54442d18 	.word	0x54442d18
 800107c:	401921fb 	.word	0x401921fb

08001080 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b094      	sub	sp, #80	@ 0x50
 8001084:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001086:	f107 031c 	add.w	r3, r7, #28
 800108a:	2234      	movs	r2, #52	@ 0x34
 800108c:	2100      	movs	r1, #0
 800108e:	4618      	mov	r0, r3
 8001090:	f004 f80c 	bl	80050ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001094:	f107 0308 	add.w	r3, r7, #8
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a4:	2300      	movs	r3, #0
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001154 <SystemClock_Config+0xd4>)
 80010aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ac:	4a29      	ldr	r2, [pc, #164]	@ (8001154 <SystemClock_Config+0xd4>)
 80010ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80010b4:	4b27      	ldr	r3, [pc, #156]	@ (8001154 <SystemClock_Config+0xd4>)
 80010b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80010c0:	2300      	movs	r3, #0
 80010c2:	603b      	str	r3, [r7, #0]
 80010c4:	4b24      	ldr	r3, [pc, #144]	@ (8001158 <SystemClock_Config+0xd8>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010cc:	4a22      	ldr	r2, [pc, #136]	@ (8001158 <SystemClock_Config+0xd8>)
 80010ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d2:	6013      	str	r3, [r2, #0]
 80010d4:	4b20      	ldr	r3, [pc, #128]	@ (8001158 <SystemClock_Config+0xd8>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010dc:	603b      	str	r3, [r7, #0]
 80010de:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010e0:	2302      	movs	r3, #2
 80010e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e4:	2301      	movs	r3, #1
 80010e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e8:	2310      	movs	r3, #16
 80010ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ec:	2302      	movs	r3, #2
 80010ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f0:	2300      	movs	r3, #0
 80010f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80010f4:	2310      	movs	r3, #16
 80010f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010f8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80010fc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010fe:	2304      	movs	r3, #4
 8001100:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001102:	2302      	movs	r3, #2
 8001104:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001106:	2302      	movs	r3, #2
 8001108:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110a:	f107 031c 	add.w	r3, r7, #28
 800110e:	4618      	mov	r0, r3
 8001110:	f002 fda0 	bl	8003c54 <HAL_RCC_OscConfig>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800111a:	f000 fb0f 	bl	800173c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800111e:	230f      	movs	r3, #15
 8001120:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001122:	2302      	movs	r3, #2
 8001124:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800112a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800112e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001134:	f107 0308 	add.w	r3, r7, #8
 8001138:	2102      	movs	r1, #2
 800113a:	4618      	mov	r0, r3
 800113c:	f002 fa40 	bl	80035c0 <HAL_RCC_ClockConfig>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001146:	f000 faf9 	bl	800173c <Error_Handler>
  }
}
 800114a:	bf00      	nop
 800114c:	3750      	adds	r7, #80	@ 0x50
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40023800 	.word	0x40023800
 8001158:	40007000 	.word	0x40007000

0800115c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001162:	463b      	mov	r3, r7
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800116e:	4b22      	ldr	r3, [pc, #136]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 8001170:	4a22      	ldr	r2, [pc, #136]	@ (80011fc <MX_ADC1_Init+0xa0>)
 8001172:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001174:	4b20      	ldr	r3, [pc, #128]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 8001176:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800117a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800117c:	4b1e      	ldr	r3, [pc, #120]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 800117e:	2200      	movs	r2, #0
 8001180:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001182:	4b1d      	ldr	r3, [pc, #116]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 8001184:	2200      	movs	r2, #0
 8001186:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001188:	4b1b      	ldr	r3, [pc, #108]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 800118a:	2200      	movs	r2, #0
 800118c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800118e:	4b1a      	ldr	r3, [pc, #104]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 8001190:	2200      	movs	r2, #0
 8001192:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001196:	4b18      	ldr	r3, [pc, #96]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 8001198:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800119c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800119e:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 80011a0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80011a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011a6:	4b14      	ldr	r3, [pc, #80]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ba:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 80011bc:	2201      	movs	r2, #1
 80011be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011c0:	480d      	ldr	r0, [pc, #52]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 80011c2:	f000 fe17 	bl	8001df4 <HAL_ADC_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80011cc:	f000 fab6 	bl	800173c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011d4:	2301      	movs	r3, #1
 80011d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80011d8:	2307      	movs	r3, #7
 80011da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011dc:	463b      	mov	r3, r7
 80011de:	4619      	mov	r1, r3
 80011e0:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <MX_ADC1_Init+0x9c>)
 80011e2:	f000 ffcd 	bl	8002180 <HAL_ADC_ConfigChannel>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80011ec:	f000 faa6 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000078 	.word	0x20000078
 80011fc:	40012000 	.word	0x40012000

08001200 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001206:	463b      	mov	r3, r7
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001212:	4b22      	ldr	r3, [pc, #136]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001214:	4a22      	ldr	r2, [pc, #136]	@ (80012a0 <MX_ADC2_Init+0xa0>)
 8001216:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001218:	4b20      	ldr	r3, [pc, #128]	@ (800129c <MX_ADC2_Init+0x9c>)
 800121a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800121e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001220:	4b1e      	ldr	r3, [pc, #120]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001226:	4b1d      	ldr	r3, [pc, #116]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800122c:	4b1b      	ldr	r3, [pc, #108]	@ (800129c <MX_ADC2_Init+0x9c>)
 800122e:	2200      	movs	r2, #0
 8001230:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001232:	4b1a      	ldr	r3, [pc, #104]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001234:	2200      	movs	r2, #0
 8001236:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800123a:	4b18      	ldr	r3, [pc, #96]	@ (800129c <MX_ADC2_Init+0x9c>)
 800123c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001240:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 8001242:	4b16      	ldr	r3, [pc, #88]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001244:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001248:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800124a:	4b14      	ldr	r3, [pc, #80]	@ (800129c <MX_ADC2_Init+0x9c>)
 800124c:	2200      	movs	r2, #0
 800124e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001250:	4b12      	ldr	r3, [pc, #72]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001252:	2201      	movs	r2, #1
 8001254:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001256:	4b11      	ldr	r3, [pc, #68]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001258:	2201      	movs	r2, #1
 800125a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800125e:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001260:	2201      	movs	r2, #1
 8001262:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001264:	480d      	ldr	r0, [pc, #52]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001266:	f000 fdc5 	bl	8001df4 <HAL_ADC_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8001270:	f000 fa64 	bl	800173c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001274:	2301      	movs	r3, #1
 8001276:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001278:	2301      	movs	r3, #1
 800127a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800127c:	2306      	movs	r3, #6
 800127e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001280:	463b      	mov	r3, r7
 8001282:	4619      	mov	r1, r3
 8001284:	4805      	ldr	r0, [pc, #20]	@ (800129c <MX_ADC2_Init+0x9c>)
 8001286:	f000 ff7b 	bl	8002180 <HAL_ADC_ConfigChannel>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8001290:	f000 fa54 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001294:	bf00      	nop
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	200000c0 	.word	0x200000c0
 80012a0:	40012100 	.word	0x40012100

080012a4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80012aa:	463b      	mov	r3, r7
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80012b2:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <MX_DAC_Init+0x4c>)
 80012b4:	4a0f      	ldr	r2, [pc, #60]	@ (80012f4 <MX_DAC_Init+0x50>)
 80012b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80012b8:	480d      	ldr	r0, [pc, #52]	@ (80012f0 <MX_DAC_Init+0x4c>)
 80012ba:	f001 fb22 	bl	8002902 <HAL_DAC_Init>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80012c4:	f000 fa3a 	bl	800173c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80012c8:	230c      	movs	r3, #12
 80012ca:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80012cc:	2300      	movs	r3, #0
 80012ce:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80012d0:	463b      	mov	r3, r7
 80012d2:	2200      	movs	r2, #0
 80012d4:	4619      	mov	r1, r3
 80012d6:	4806      	ldr	r0, [pc, #24]	@ (80012f0 <MX_DAC_Init+0x4c>)
 80012d8:	f001 fb35 	bl	8002946 <HAL_DAC_ConfigChannel>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80012e2:	f000 fa2b 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200001c8 	.word	0x200001c8
 80012f4:	40007400 	.word	0x40007400

080012f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fe:	f107 0308 	add.w	r3, r7, #8
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130c:	463b      	mov	r3, r7
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001314:	4b1d      	ldr	r3, [pc, #116]	@ (800138c <MX_TIM2_Init+0x94>)
 8001316:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800131a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800131c:	4b1b      	ldr	r3, [pc, #108]	@ (800138c <MX_TIM2_Init+0x94>)
 800131e:	2253      	movs	r2, #83	@ 0x53
 8001320:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <MX_TIM2_Init+0x94>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001328:	4b18      	ldr	r3, [pc, #96]	@ (800138c <MX_TIM2_Init+0x94>)
 800132a:	2263      	movs	r2, #99	@ 0x63
 800132c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800132e:	4b17      	ldr	r3, [pc, #92]	@ (800138c <MX_TIM2_Init+0x94>)
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001334:	4b15      	ldr	r3, [pc, #84]	@ (800138c <MX_TIM2_Init+0x94>)
 8001336:	2200      	movs	r2, #0
 8001338:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800133a:	4814      	ldr	r0, [pc, #80]	@ (800138c <MX_TIM2_Init+0x94>)
 800133c:	f002 ff28 	bl	8004190 <HAL_TIM_Base_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001346:	f000 f9f9 	bl	800173c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800134a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800134e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001350:	f107 0308 	add.w	r3, r7, #8
 8001354:	4619      	mov	r1, r3
 8001356:	480d      	ldr	r0, [pc, #52]	@ (800138c <MX_TIM2_Init+0x94>)
 8001358:	f002 fff9 	bl	800434e <HAL_TIM_ConfigClockSource>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001362:	f000 f9eb 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001366:	2320      	movs	r3, #32
 8001368:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800136a:	2300      	movs	r3, #0
 800136c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800136e:	463b      	mov	r3, r7
 8001370:	4619      	mov	r1, r3
 8001372:	4806      	ldr	r0, [pc, #24]	@ (800138c <MX_TIM2_Init+0x94>)
 8001374:	f003 f9f2 	bl	800475c <HAL_TIMEx_MasterConfigSynchronization>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800137e:	f000 f9dd 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001382:	bf00      	nop
 8001384:	3718      	adds	r7, #24
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	2000023c 	.word	0x2000023c

08001390 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001396:	f107 0308 	add.w	r3, r7, #8
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a4:	463b      	mov	r3, r7
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80013ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001428 <MX_TIM8_Init+0x98>)
 80013ae:	4a1f      	ldr	r2, [pc, #124]	@ (800142c <MX_TIM8_Init+0x9c>)
 80013b0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 80013b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001428 <MX_TIM8_Init+0x98>)
 80013b4:	2253      	movs	r2, #83	@ 0x53
 80013b6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001428 <MX_TIM8_Init+0x98>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 80013be:	4b1a      	ldr	r3, [pc, #104]	@ (8001428 <MX_TIM8_Init+0x98>)
 80013c0:	2263      	movs	r2, #99	@ 0x63
 80013c2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c4:	4b18      	ldr	r3, [pc, #96]	@ (8001428 <MX_TIM8_Init+0x98>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80013ca:	4b17      	ldr	r3, [pc, #92]	@ (8001428 <MX_TIM8_Init+0x98>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d0:	4b15      	ldr	r3, [pc, #84]	@ (8001428 <MX_TIM8_Init+0x98>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80013d6:	4814      	ldr	r0, [pc, #80]	@ (8001428 <MX_TIM8_Init+0x98>)
 80013d8:	f002 feda 	bl	8004190 <HAL_TIM_Base_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM8_Init+0x56>
  {
    Error_Handler();
 80013e2:	f000 f9ab 	bl	800173c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80013ec:	f107 0308 	add.w	r3, r7, #8
 80013f0:	4619      	mov	r1, r3
 80013f2:	480d      	ldr	r0, [pc, #52]	@ (8001428 <MX_TIM8_Init+0x98>)
 80013f4:	f002 ffab 	bl	800434e <HAL_TIM_ConfigClockSource>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM8_Init+0x72>
  {
    Error_Handler();
 80013fe:	f000 f99d 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001402:	2320      	movs	r3, #32
 8001404:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800140a:	463b      	mov	r3, r7
 800140c:	4619      	mov	r1, r3
 800140e:	4806      	ldr	r0, [pc, #24]	@ (8001428 <MX_TIM8_Init+0x98>)
 8001410:	f003 f9a4 	bl	800475c <HAL_TIMEx_MasterConfigSynchronization>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 800141a:	f000 f98f 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	3718      	adds	r7, #24
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000284 	.word	0x20000284
 800142c:	40010400 	.word	0x40010400

08001430 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001434:	4b11      	ldr	r3, [pc, #68]	@ (800147c <MX_USART2_UART_Init+0x4c>)
 8001436:	4a12      	ldr	r2, [pc, #72]	@ (8001480 <MX_USART2_UART_Init+0x50>)
 8001438:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800143a:	4b10      	ldr	r3, [pc, #64]	@ (800147c <MX_USART2_UART_Init+0x4c>)
 800143c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001440:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001442:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <MX_USART2_UART_Init+0x4c>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001448:	4b0c      	ldr	r3, [pc, #48]	@ (800147c <MX_USART2_UART_Init+0x4c>)
 800144a:	2200      	movs	r2, #0
 800144c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800144e:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <MX_USART2_UART_Init+0x4c>)
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001454:	4b09      	ldr	r3, [pc, #36]	@ (800147c <MX_USART2_UART_Init+0x4c>)
 8001456:	220c      	movs	r2, #12
 8001458:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800145a:	4b08      	ldr	r3, [pc, #32]	@ (800147c <MX_USART2_UART_Init+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <MX_USART2_UART_Init+0x4c>)
 8001462:	2200      	movs	r2, #0
 8001464:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001466:	4805      	ldr	r0, [pc, #20]	@ (800147c <MX_USART2_UART_Init+0x4c>)
 8001468:	f003 f9f4 	bl	8004854 <HAL_UART_Init>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001472:	f000 f963 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	200002cc 	.word	0x200002cc
 8001480:	40004400 	.word	0x40004400

08001484 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	4b1b      	ldr	r3, [pc, #108]	@ (80014fc <MX_DMA_Init+0x78>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	4a1a      	ldr	r2, [pc, #104]	@ (80014fc <MX_DMA_Init+0x78>)
 8001494:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001498:	6313      	str	r3, [r2, #48]	@ 0x30
 800149a:	4b18      	ldr	r3, [pc, #96]	@ (80014fc <MX_DMA_Init+0x78>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	603b      	str	r3, [r7, #0]
 80014aa:	4b14      	ldr	r3, [pc, #80]	@ (80014fc <MX_DMA_Init+0x78>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	4a13      	ldr	r2, [pc, #76]	@ (80014fc <MX_DMA_Init+0x78>)
 80014b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b6:	4b11      	ldr	r3, [pc, #68]	@ (80014fc <MX_DMA_Init+0x78>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014be:	603b      	str	r3, [r7, #0]
 80014c0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	2010      	movs	r0, #16
 80014c8:	f001 f9e5 	bl	8002896 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80014cc:	2010      	movs	r0, #16
 80014ce:	f001 f9fe 	bl	80028ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 3, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2103      	movs	r1, #3
 80014d6:	2038      	movs	r0, #56	@ 0x38
 80014d8:	f001 f9dd 	bl	8002896 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80014dc:	2038      	movs	r0, #56	@ 0x38
 80014de:	f001 f9f6 	bl	80028ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2100      	movs	r1, #0
 80014e6:	203a      	movs	r0, #58	@ 0x3a
 80014e8:	f001 f9d5 	bl	8002896 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80014ec:	203a      	movs	r0, #58	@ 0x3a
 80014ee:	f001 f9ee 	bl	80028ce <HAL_NVIC_EnableIRQ>

}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40023800 	.word	0x40023800

08001500 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08a      	sub	sp, #40	@ 0x28
 8001504:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001506:	f107 0314 	add.w	r3, r7, #20
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
 8001514:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]
 800151a:	4b39      	ldr	r3, [pc, #228]	@ (8001600 <MX_GPIO_Init+0x100>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	4a38      	ldr	r2, [pc, #224]	@ (8001600 <MX_GPIO_Init+0x100>)
 8001520:	f043 0304 	orr.w	r3, r3, #4
 8001524:	6313      	str	r3, [r2, #48]	@ 0x30
 8001526:	4b36      	ldr	r3, [pc, #216]	@ (8001600 <MX_GPIO_Init+0x100>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	4b32      	ldr	r3, [pc, #200]	@ (8001600 <MX_GPIO_Init+0x100>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153a:	4a31      	ldr	r2, [pc, #196]	@ (8001600 <MX_GPIO_Init+0x100>)
 800153c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001540:	6313      	str	r3, [r2, #48]	@ 0x30
 8001542:	4b2f      	ldr	r3, [pc, #188]	@ (8001600 <MX_GPIO_Init+0x100>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	4b2b      	ldr	r3, [pc, #172]	@ (8001600 <MX_GPIO_Init+0x100>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	4a2a      	ldr	r2, [pc, #168]	@ (8001600 <MX_GPIO_Init+0x100>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6313      	str	r3, [r2, #48]	@ 0x30
 800155e:	4b28      	ldr	r3, [pc, #160]	@ (8001600 <MX_GPIO_Init+0x100>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	4b24      	ldr	r3, [pc, #144]	@ (8001600 <MX_GPIO_Init+0x100>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	4a23      	ldr	r2, [pc, #140]	@ (8001600 <MX_GPIO_Init+0x100>)
 8001574:	f043 0302 	orr.w	r3, r3, #2
 8001578:	6313      	str	r3, [r2, #48]	@ 0x30
 800157a:	4b21      	ldr	r3, [pc, #132]	@ (8001600 <MX_GPIO_Init+0x100>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8001586:	2200      	movs	r2, #0
 8001588:	f248 0120 	movw	r1, #32800	@ 0x8020
 800158c:	481d      	ldr	r0, [pc, #116]	@ (8001604 <MX_GPIO_Init+0x104>)
 800158e:	f001 ffbf 	bl	8003510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001592:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001598:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800159c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	4619      	mov	r1, r3
 80015a8:	4817      	ldr	r0, [pc, #92]	@ (8001608 <MX_GPIO_Init+0x108>)
 80015aa:	f001 fe05 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA15 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_15;
 80015ae:	f248 0320 	movw	r3, #32800	@ 0x8020
 80015b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b4:	2301      	movs	r3, #1
 80015b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015bc:	2300      	movs	r3, #0
 80015be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4619      	mov	r1, r3
 80015c6:	480f      	ldr	r0, [pc, #60]	@ (8001604 <MX_GPIO_Init+0x104>)
 80015c8:	f001 fdf6 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_FREQ_Pin BTN_STEP_Pin */
  GPIO_InitStruct.Pin = BTN_FREQ_Pin|BTN_STEP_Pin;
 80015cc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015d6:	2301      	movs	r3, #1
 80015d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	4809      	ldr	r0, [pc, #36]	@ (8001608 <MX_GPIO_Init+0x108>)
 80015e2:	f001 fde9 	bl	80031b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2100      	movs	r1, #0
 80015ea:	2028      	movs	r0, #40	@ 0x28
 80015ec:	f001 f953 	bl	8002896 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015f0:	2028      	movs	r0, #40	@ 0x28
 80015f2:	f001 f96c 	bl	80028ce <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015f6:	bf00      	nop
 80015f8:	3728      	adds	r7, #40	@ 0x28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40023800 	.word	0x40023800
 8001604:	40020000 	.word	0x40020000
 8001608:	40020800 	.word	0x40020800

0800160c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    // Stop timer and dma when the acquisition is complete
    HAL_TIM_Base_Stop(&htim2);
 8001614:	4806      	ldr	r0, [pc, #24]	@ (8001630 <HAL_ADC_ConvCpltCallback+0x24>)
 8001616:	f002 fe73 	bl	8004300 <HAL_TIM_Base_Stop>
    HAL_ADC_Stop_DMA(&hadc1);
 800161a:	4806      	ldr	r0, [pc, #24]	@ (8001634 <HAL_ADC_ConvCpltCallback+0x28>)
 800161c:	f000 fd42 	bl	80020a4 <HAL_ADC_Stop_DMA>

    // Send acquired data
    measure_completed = 1;
 8001620:	4b05      	ldr	r3, [pc, #20]	@ (8001638 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001622:	2201      	movs	r2, #1
 8001624:	701a      	strb	r2, [r3, #0]

}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	2000023c 	.word	0x2000023c
 8001634:	20000078 	.word	0x20000078
 8001638:	20002254 	.word	0x20002254

0800163c <stepResponse>:

void stepResponse(void){
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
	// Wait to ensure the capacitor is fully discharged
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001640:	2200      	movs	r2, #0
 8001642:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001646:	480c      	ldr	r0, [pc, #48]	@ (8001678 <stepResponse+0x3c>)
 8001648:	f001 ff62 	bl	8003510 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800164c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001650:	f000 fbac 	bl	8001dac <HAL_Delay>

	// Start DMA ADC conversion, still waiting for the timer trigger
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_buffer, N_SAMPLES);
 8001654:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001658:	4908      	ldr	r1, [pc, #32]	@ (800167c <stepResponse+0x40>)
 800165a:	4809      	ldr	r0, [pc, #36]	@ (8001680 <stepResponse+0x44>)
 800165c:	f000 fc0e 	bl	8001e7c <HAL_ADC_Start_DMA>

	// Start the timer that triggers the ADC conversion
	HAL_TIM_Base_Start(&htim2);
 8001660:	4808      	ldr	r0, [pc, #32]	@ (8001684 <stepResponse+0x48>)
 8001662:	f002 fde5 	bl	8004230 <HAL_TIM_Base_Start>

	// Send a voltage step to the circuit
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001666:	2201      	movs	r2, #1
 8001668:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800166c:	4802      	ldr	r0, [pc, #8]	@ (8001678 <stepResponse+0x3c>)
 800166e:	f001 ff4f 	bl	8003510 <HAL_GPIO_WritePin>
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40020000 	.word	0x40020000
 800167c:	20000314 	.word	0x20000314
 8001680:	20000078 	.word	0x20000078
 8001684:	2000023c 	.word	0x2000023c

08001688 <freqAnalysis>:

void freqAnalysis(void){
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800168c:	2120      	movs	r1, #32
 800168e:	4802      	ldr	r0, [pc, #8]	@ (8001698 <freqAnalysis+0x10>)
 8001690:	f001 ff57 	bl	8003542 <HAL_GPIO_TogglePin>
}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40020000 	.word	0x40020000

0800169c <sendData>:

void sendData(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08e      	sub	sp, #56	@ 0x38
 80016a0:	af00      	add	r7, sp, #0
	char msg[50];

	// Transmit data header
	sprintf(msg, "Index, ADC_raw\r\n");
 80016a2:	463b      	mov	r3, r7
 80016a4:	4920      	ldr	r1, [pc, #128]	@ (8001728 <sendData+0x8c>)
 80016a6:	4618      	mov	r0, r3
 80016a8:	f003 fce0 	bl	800506c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80016ac:	463b      	mov	r3, r7
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7fe fdae 	bl	8000210 <strlen>
 80016b4:	4603      	mov	r3, r0
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	4639      	mov	r1, r7
 80016ba:	2364      	movs	r3, #100	@ 0x64
 80016bc:	481b      	ldr	r0, [pc, #108]	@ (800172c <sendData+0x90>)
 80016be:	f003 f919 	bl	80048f4 <HAL_UART_Transmit>

	for (int i = 0; i < N_SAMPLES; i++){
 80016c2:	2300      	movs	r3, #0
 80016c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80016c6:	e017      	b.n	80016f8 <sendData+0x5c>
		sprintf(msg, "%d,%d\r\n", i, ADC_buffer[i]);
 80016c8:	4a19      	ldr	r2, [pc, #100]	@ (8001730 <sendData+0x94>)
 80016ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	4638      	mov	r0, r7
 80016d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80016d6:	4917      	ldr	r1, [pc, #92]	@ (8001734 <sendData+0x98>)
 80016d8:	f003 fcc8 	bl	800506c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80016dc:	463b      	mov	r3, r7
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe fd96 	bl	8000210 <strlen>
 80016e4:	4603      	mov	r3, r0
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	4639      	mov	r1, r7
 80016ea:	2364      	movs	r3, #100	@ 0x64
 80016ec:	480f      	ldr	r0, [pc, #60]	@ (800172c <sendData+0x90>)
 80016ee:	f003 f901 	bl	80048f4 <HAL_UART_Transmit>
	for (int i = 0; i < N_SAMPLES; i++){
 80016f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016f4:	3301      	adds	r3, #1
 80016f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80016f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016fa:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80016fe:	dbe3      	blt.n	80016c8 <sendData+0x2c>
	}

	// Transmit data tail
	sprintf(msg, "********TRANSMISSION COMPLETED********\r\n");
 8001700:	463b      	mov	r3, r7
 8001702:	490d      	ldr	r1, [pc, #52]	@ (8001738 <sendData+0x9c>)
 8001704:	4618      	mov	r0, r3
 8001706:	f003 fcb1 	bl	800506c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 800170a:	463b      	mov	r3, r7
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe fd7f 	bl	8000210 <strlen>
 8001712:	4603      	mov	r3, r0
 8001714:	b29a      	uxth	r2, r3
 8001716:	4639      	mov	r1, r7
 8001718:	2364      	movs	r3, #100	@ 0x64
 800171a:	4804      	ldr	r0, [pc, #16]	@ (800172c <sendData+0x90>)
 800171c:	f003 f8ea 	bl	80048f4 <HAL_UART_Transmit>

}
 8001720:	bf00      	nop
 8001722:	3738      	adds	r7, #56	@ 0x38
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	08006a28 	.word	0x08006a28
 800172c:	200002cc 	.word	0x200002cc
 8001730:	20000314 	.word	0x20000314
 8001734:	08006a3c 	.word	0x08006a3c
 8001738:	08006a44 	.word	0x08006a44

0800173c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001740:	b672      	cpsid	i
}
 8001742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <Error_Handler+0x8>

08001748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	4b10      	ldr	r3, [pc, #64]	@ (8001794 <HAL_MspInit+0x4c>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	4a0f      	ldr	r2, [pc, #60]	@ (8001794 <HAL_MspInit+0x4c>)
 8001758:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800175c:	6453      	str	r3, [r2, #68]	@ 0x44
 800175e:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <HAL_MspInit+0x4c>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	603b      	str	r3, [r7, #0]
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <HAL_MspInit+0x4c>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	4a08      	ldr	r2, [pc, #32]	@ (8001794 <HAL_MspInit+0x4c>)
 8001774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001778:	6413      	str	r3, [r2, #64]	@ 0x40
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_MspInit+0x4c>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001786:	2005      	movs	r0, #5
 8001788:	f001 f87a 	bl	8002880 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40023800 	.word	0x40023800

08001798 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08c      	sub	sp, #48	@ 0x30
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 031c 	add.w	r3, r7, #28
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a5d      	ldr	r2, [pc, #372]	@ (800192c <HAL_ADC_MspInit+0x194>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d157      	bne.n	800186a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	61bb      	str	r3, [r7, #24]
 80017be:	4b5c      	ldr	r3, [pc, #368]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 80017c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c2:	4a5b      	ldr	r2, [pc, #364]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 80017c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017ca:	4b59      	ldr	r3, [pc, #356]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017d2:	61bb      	str	r3, [r7, #24]
 80017d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	4b55      	ldr	r3, [pc, #340]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017de:	4a54      	ldr	r2, [pc, #336]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e6:	4b52      	ldr	r3, [pc, #328]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017f2:	2301      	movs	r3, #1
 80017f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f6:	2303      	movs	r3, #3
 80017f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fe:	f107 031c 	add.w	r3, r7, #28
 8001802:	4619      	mov	r1, r3
 8001804:	484b      	ldr	r0, [pc, #300]	@ (8001934 <HAL_ADC_MspInit+0x19c>)
 8001806:	f001 fcd7 	bl	80031b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800180a:	4b4b      	ldr	r3, [pc, #300]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 800180c:	4a4b      	ldr	r2, [pc, #300]	@ (800193c <HAL_ADC_MspInit+0x1a4>)
 800180e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001810:	4b49      	ldr	r3, [pc, #292]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 8001812:	2200      	movs	r2, #0
 8001814:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001816:	4b48      	ldr	r3, [pc, #288]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800181c:	4b46      	ldr	r3, [pc, #280]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 800181e:	2200      	movs	r2, #0
 8001820:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001822:	4b45      	ldr	r3, [pc, #276]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 8001824:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001828:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800182a:	4b43      	ldr	r3, [pc, #268]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 800182c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001830:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001832:	4b41      	ldr	r3, [pc, #260]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 8001834:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001838:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800183a:	4b3f      	ldr	r3, [pc, #252]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 800183c:	2200      	movs	r2, #0
 800183e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001840:	4b3d      	ldr	r3, [pc, #244]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 8001842:	2200      	movs	r2, #0
 8001844:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001846:	4b3c      	ldr	r3, [pc, #240]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 8001848:	2200      	movs	r2, #0
 800184a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800184c:	483a      	ldr	r0, [pc, #232]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 800184e:	f001 f8d3 	bl	80029f8 <HAL_DMA_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001858:	f7ff ff70 	bl	800173c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a36      	ldr	r2, [pc, #216]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 8001860:	639a      	str	r2, [r3, #56]	@ 0x38
 8001862:	4a35      	ldr	r2, [pc, #212]	@ (8001938 <HAL_ADC_MspInit+0x1a0>)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001868:	e05c      	b.n	8001924 <HAL_ADC_MspInit+0x18c>
  else if(hadc->Instance==ADC2)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a34      	ldr	r2, [pc, #208]	@ (8001940 <HAL_ADC_MspInit+0x1a8>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d157      	bne.n	8001924 <HAL_ADC_MspInit+0x18c>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001874:	2300      	movs	r3, #0
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	4b2d      	ldr	r3, [pc, #180]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 800187a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800187c:	4a2c      	ldr	r2, [pc, #176]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 800187e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001882:	6453      	str	r3, [r2, #68]	@ 0x44
 8001884:	4b2a      	ldr	r3, [pc, #168]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 8001886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001888:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001890:	2300      	movs	r3, #0
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	4b26      	ldr	r3, [pc, #152]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 8001896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001898:	4a25      	ldr	r2, [pc, #148]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a0:	4b23      	ldr	r3, [pc, #140]	@ (8001930 <HAL_ADC_MspInit+0x198>)
 80018a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018ac:	2302      	movs	r3, #2
 80018ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018b0:	2303      	movs	r3, #3
 80018b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b8:	f107 031c 	add.w	r3, r7, #28
 80018bc:	4619      	mov	r1, r3
 80018be:	481d      	ldr	r0, [pc, #116]	@ (8001934 <HAL_ADC_MspInit+0x19c>)
 80018c0:	f001 fc7a 	bl	80031b8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80018c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 80018c6:	4a20      	ldr	r2, [pc, #128]	@ (8001948 <HAL_ADC_MspInit+0x1b0>)
 80018c8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80018ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 80018cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018d0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80018d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 80018da:	2200      	movs	r2, #0
 80018dc:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80018de:	4b19      	ldr	r3, [pc, #100]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 80018e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018e4:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018e6:	4b17      	ldr	r3, [pc, #92]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 80018e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018ec:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018ee:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 80018f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018f4:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 80018f6:	4b13      	ldr	r3, [pc, #76]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80018fc:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 80018fe:	2200      	movs	r2, #0
 8001900:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001902:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 8001904:	2200      	movs	r2, #0
 8001906:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001908:	480e      	ldr	r0, [pc, #56]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 800190a:	f001 f875 	bl	80029f8 <HAL_DMA_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <HAL_ADC_MspInit+0x180>
      Error_Handler();
 8001914:	f7ff ff12 	bl	800173c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a0a      	ldr	r2, [pc, #40]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 800191c:	639a      	str	r2, [r3, #56]	@ 0x38
 800191e:	4a09      	ldr	r2, [pc, #36]	@ (8001944 <HAL_ADC_MspInit+0x1ac>)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001924:	bf00      	nop
 8001926:	3730      	adds	r7, #48	@ 0x30
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40012000 	.word	0x40012000
 8001930:	40023800 	.word	0x40023800
 8001934:	40020000 	.word	0x40020000
 8001938:	20000108 	.word	0x20000108
 800193c:	40026410 	.word	0x40026410
 8001940:	40012100 	.word	0x40012100
 8001944:	20000168 	.word	0x20000168
 8001948:	40026440 	.word	0x40026440

0800194c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	@ 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a2f      	ldr	r2, [pc, #188]	@ (8001a28 <HAL_DAC_MspInit+0xdc>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d158      	bne.n	8001a20 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	4b2e      	ldr	r3, [pc, #184]	@ (8001a2c <HAL_DAC_MspInit+0xe0>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	4a2d      	ldr	r2, [pc, #180]	@ (8001a2c <HAL_DAC_MspInit+0xe0>)
 8001978:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800197c:	6413      	str	r3, [r2, #64]	@ 0x40
 800197e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a2c <HAL_DAC_MspInit+0xe0>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001982:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	4b27      	ldr	r3, [pc, #156]	@ (8001a2c <HAL_DAC_MspInit+0xe0>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	4a26      	ldr	r2, [pc, #152]	@ (8001a2c <HAL_DAC_MspInit+0xe0>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	6313      	str	r3, [r2, #48]	@ 0x30
 800199a:	4b24      	ldr	r3, [pc, #144]	@ (8001a2c <HAL_DAC_MspInit+0xe0>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80019a6:	2310      	movs	r3, #16
 80019a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019aa:	2303      	movs	r3, #3
 80019ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	4619      	mov	r1, r3
 80019b8:	481d      	ldr	r0, [pc, #116]	@ (8001a30 <HAL_DAC_MspInit+0xe4>)
 80019ba:	f001 fbfd 	bl	80031b8 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80019be:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 80019c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a38 <HAL_DAC_MspInit+0xec>)
 80019c2:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80019c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 80019c6:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80019ca:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019cc:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 80019ce:	2240      	movs	r2, #64	@ 0x40
 80019d0:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019d2:	4b18      	ldr	r3, [pc, #96]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80019d8:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 80019da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019de:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019e0:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 80019e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019e6:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019e8:	4b12      	ldr	r3, [pc, #72]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 80019ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019ee:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80019f0:	4b10      	ldr	r3, [pc, #64]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 80019f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019f6:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80019f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001a04:	480b      	ldr	r0, [pc, #44]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 8001a06:	f000 fff7 	bl	80029f8 <HAL_DMA_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8001a10:	f7ff fe94 	bl	800173c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4a07      	ldr	r2, [pc, #28]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 8001a18:	609a      	str	r2, [r3, #8]
 8001a1a:	4a06      	ldr	r2, [pc, #24]	@ (8001a34 <HAL_DAC_MspInit+0xe8>)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END DAC_MspInit 1 */

  }

}
 8001a20:	bf00      	nop
 8001a22:	3728      	adds	r7, #40	@ 0x28
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40007400 	.word	0x40007400
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	40020000 	.word	0x40020000
 8001a34:	200001dc 	.word	0x200001dc
 8001a38:	40026088 	.word	0x40026088

08001a3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a4c:	d10e      	bne.n	8001a6c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <HAL_TIM_Base_MspInit+0x64>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <HAL_TIM_Base_MspInit+0x64>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a5e:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <HAL_TIM_Base_MspInit+0x64>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001a6a:	e012      	b.n	8001a92 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM8)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0c      	ldr	r2, [pc, #48]	@ (8001aa4 <HAL_TIM_Base_MspInit+0x68>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d10d      	bne.n	8001a92 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <HAL_TIM_Base_MspInit+0x64>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7e:	4a08      	ldr	r2, [pc, #32]	@ (8001aa0 <HAL_TIM_Base_MspInit+0x64>)
 8001a80:	f043 0302 	orr.w	r3, r3, #2
 8001a84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a86:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <HAL_TIM_Base_MspInit+0x64>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	68bb      	ldr	r3, [r7, #8]
}
 8001a92:	bf00      	nop
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40010400 	.word	0x40010400

08001aa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08a      	sub	sp, #40	@ 0x28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a19      	ldr	r2, [pc, #100]	@ (8001b2c <HAL_UART_MspInit+0x84>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d12b      	bne.n	8001b22 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	4b18      	ldr	r3, [pc, #96]	@ (8001b30 <HAL_UART_MspInit+0x88>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	4a17      	ldr	r2, [pc, #92]	@ (8001b30 <HAL_UART_MspInit+0x88>)
 8001ad4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ada:	4b15      	ldr	r3, [pc, #84]	@ (8001b30 <HAL_UART_MspInit+0x88>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae2:	613b      	str	r3, [r7, #16]
 8001ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	4b11      	ldr	r3, [pc, #68]	@ (8001b30 <HAL_UART_MspInit+0x88>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	4a10      	ldr	r2, [pc, #64]	@ (8001b30 <HAL_UART_MspInit+0x88>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b30 <HAL_UART_MspInit+0x88>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b02:	230c      	movs	r3, #12
 8001b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b06:	2302      	movs	r3, #2
 8001b08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b12:	2307      	movs	r3, #7
 8001b14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4805      	ldr	r0, [pc, #20]	@ (8001b34 <HAL_UART_MspInit+0x8c>)
 8001b1e:	f001 fb4b 	bl	80031b8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001b22:	bf00      	nop
 8001b24:	3728      	adds	r7, #40	@ 0x28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40004400 	.word	0x40004400
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020000 	.word	0x40020000

08001b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <NMI_Handler+0x4>

08001b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <HardFault_Handler+0x4>

08001b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <MemManage_Handler+0x4>

08001b50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b54:	bf00      	nop
 8001b56:	e7fd      	b.n	8001b54 <BusFault_Handler+0x4>

08001b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <UsageFault_Handler+0x4>

08001b60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b8e:	f000 f8ed 	bl	8001d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
	...

08001b98 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001b9c:	4802      	ldr	r0, [pc, #8]	@ (8001ba8 <DMA1_Stream5_IRQHandler+0x10>)
 8001b9e:	f001 f8a1 	bl	8002ce4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200001dc 	.word	0x200001dc

08001bac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001bb0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bb4:	f001 fce0 	bl	8003578 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001bc0:	4802      	ldr	r0, [pc, #8]	@ (8001bcc <DMA2_Stream0_IRQHandler+0x10>)
 8001bc2:	f001 f88f 	bl	8002ce4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000108 	.word	0x20000108

08001bd0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001bd4:	4802      	ldr	r0, [pc, #8]	@ (8001be0 <DMA2_Stream2_IRQHandler+0x10>)
 8001bd6:	f001 f885 	bl	8002ce4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000168 	.word	0x20000168

08001be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bec:	4a14      	ldr	r2, [pc, #80]	@ (8001c40 <_sbrk+0x5c>)
 8001bee:	4b15      	ldr	r3, [pc, #84]	@ (8001c44 <_sbrk+0x60>)
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf8:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <_sbrk+0x64>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d102      	bne.n	8001c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c00:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <_sbrk+0x64>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	@ (8001c4c <_sbrk+0x68>)
 8001c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <_sbrk+0x64>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d207      	bcs.n	8001c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c14:	f003 fa52 	bl	80050bc <__errno>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	e009      	b.n	8001c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c24:	4b08      	ldr	r3, [pc, #32]	@ (8001c48 <_sbrk+0x64>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c2a:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	4a05      	ldr	r2, [pc, #20]	@ (8001c48 <_sbrk+0x64>)
 8001c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c36:	68fb      	ldr	r3, [r7, #12]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20020000 	.word	0x20020000
 8001c44:	00000400 	.word	0x00000400
 8001c48:	20002258 	.word	0x20002258
 8001c4c:	200023a8 	.word	0x200023a8

08001c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c54:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <SystemInit+0x20>)
 8001c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c5a:	4a05      	ldr	r2, [pc, #20]	@ (8001c70 <SystemInit+0x20>)
 8001c5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c78:	f7ff ffea 	bl	8001c50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c7c:	480c      	ldr	r0, [pc, #48]	@ (8001cb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c7e:	490d      	ldr	r1, [pc, #52]	@ (8001cb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c80:	4a0d      	ldr	r2, [pc, #52]	@ (8001cb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c84:	e002      	b.n	8001c8c <LoopCopyDataInit>

08001c86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c8a:	3304      	adds	r3, #4

08001c8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c90:	d3f9      	bcc.n	8001c86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c92:	4a0a      	ldr	r2, [pc, #40]	@ (8001cbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c94:	4c0a      	ldr	r4, [pc, #40]	@ (8001cc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c98:	e001      	b.n	8001c9e <LoopFillZerobss>

08001c9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c9c:	3204      	adds	r2, #4

08001c9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca0:	d3fb      	bcc.n	8001c9a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001ca2:	f003 fa11 	bl	80050c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ca6:	f7ff f923 	bl	8000ef0 <main>
  bx  lr    
 8001caa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001cb8:	08006cb0 	.word	0x08006cb0
  ldr r2, =_sbss
 8001cbc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001cc0:	200023a8 	.word	0x200023a8

08001cc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cc4:	e7fe      	b.n	8001cc4 <ADC_IRQHandler>
	...

08001cc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d08 <HAL_Init+0x40>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d08 <HAL_Init+0x40>)
 8001cd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <HAL_Init+0x40>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8001d08 <HAL_Init+0x40>)
 8001cde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ce2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ce4:	4b08      	ldr	r3, [pc, #32]	@ (8001d08 <HAL_Init+0x40>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a07      	ldr	r2, [pc, #28]	@ (8001d08 <HAL_Init+0x40>)
 8001cea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cf0:	2003      	movs	r0, #3
 8001cf2:	f000 fdc5 	bl	8002880 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	f000 f808 	bl	8001d0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cfc:	f7ff fd24 	bl	8001748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40023c00 	.word	0x40023c00

08001d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d14:	4b12      	ldr	r3, [pc, #72]	@ (8001d60 <HAL_InitTick+0x54>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	4b12      	ldr	r3, [pc, #72]	@ (8001d64 <HAL_InitTick+0x58>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d22:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 fddd 	bl	80028ea <HAL_SYSTICK_Config>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e00e      	b.n	8001d58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2b0f      	cmp	r3, #15
 8001d3e:	d80a      	bhi.n	8001d56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d40:	2200      	movs	r2, #0
 8001d42:	6879      	ldr	r1, [r7, #4]
 8001d44:	f04f 30ff 	mov.w	r0, #4294967295
 8001d48:	f000 fda5 	bl	8002896 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d4c:	4a06      	ldr	r2, [pc, #24]	@ (8001d68 <HAL_InitTick+0x5c>)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
 8001d54:	e000      	b.n	8001d58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000008 	.word	0x20000008
 8001d68:	20000004 	.word	0x20000004

08001d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d70:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <HAL_IncTick+0x20>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	461a      	mov	r2, r3
 8001d76:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <HAL_IncTick+0x24>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	4a04      	ldr	r2, [pc, #16]	@ (8001d90 <HAL_IncTick+0x24>)
 8001d7e:	6013      	str	r3, [r2, #0]
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	20000008 	.word	0x20000008
 8001d90:	2000225c 	.word	0x2000225c

08001d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  return uwTick;
 8001d98:	4b03      	ldr	r3, [pc, #12]	@ (8001da8 <HAL_GetTick+0x14>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	2000225c 	.word	0x2000225c

08001dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001db4:	f7ff ffee 	bl	8001d94 <HAL_GetTick>
 8001db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc4:	d005      	beq.n	8001dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001df0 <HAL_Delay+0x44>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4413      	add	r3, r2
 8001dd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dd2:	bf00      	nop
 8001dd4:	f7ff ffde 	bl	8001d94 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d8f7      	bhi.n	8001dd4 <HAL_Delay+0x28>
  {
  }
}
 8001de4:	bf00      	nop
 8001de6:	bf00      	nop
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000008 	.word	0x20000008

08001df4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e033      	b.n	8001e72 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d109      	bne.n	8001e26 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7ff fcc0 	bl	8001798 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d118      	bne.n	8001e64 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e36:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e3a:	f023 0302 	bic.w	r3, r3, #2
 8001e3e:	f043 0202 	orr.w	r2, r3, #2
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 facc 	bl	80023e4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	f023 0303 	bic.w	r3, r3, #3
 8001e5a:	f043 0201 	orr.w	r2, r3, #1
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e62:	e001      	b.n	8001e68 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
	...

08001e7c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b088      	sub	sp, #32
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d101      	bne.n	8001e9e <HAL_ADC_Start_DMA+0x22>
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e0eb      	b.n	8002076 <HAL_ADC_Start_DMA+0x1fa>
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f003 0301 	and.w	r3, r3, #1
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d018      	beq.n	8001ee6 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	689a      	ldr	r2, [r3, #8]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f042 0201 	orr.w	r2, r2, #1
 8001ec2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ec4:	4b6e      	ldr	r3, [pc, #440]	@ (8002080 <HAL_ADC_Start_DMA+0x204>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a6e      	ldr	r2, [pc, #440]	@ (8002084 <HAL_ADC_Start_DMA+0x208>)
 8001eca:	fba2 2303 	umull	r2, r3, r2, r3
 8001ece:	0c9a      	lsrs	r2, r3, #18
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001ed8:	e002      	b.n	8001ee0 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	3b01      	subs	r3, #1
 8001ede:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1f9      	bne.n	8001eda <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ef4:	d107      	bne.n	8001f06 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689a      	ldr	r2, [r3, #8]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f04:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	f040 80a3 	bne.w	800205c <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f1e:	f023 0301 	bic.w	r3, r3, #1
 8001f22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d007      	beq.n	8001f48 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f40:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f54:	d106      	bne.n	8001f64 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5a:	f023 0206 	bic.w	r2, r3, #6
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f62:	e002      	b.n	8001f6a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2200      	movs	r2, #0
 8001f68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f72:	4b45      	ldr	r3, [pc, #276]	@ (8002088 <HAL_ADC_Start_DMA+0x20c>)
 8001f74:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f7a:	4a44      	ldr	r2, [pc, #272]	@ (800208c <HAL_ADC_Start_DMA+0x210>)
 8001f7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f82:	4a43      	ldr	r2, [pc, #268]	@ (8002090 <HAL_ADC_Start_DMA+0x214>)
 8001f84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f8a:	4a42      	ldr	r2, [pc, #264]	@ (8002094 <HAL_ADC_Start_DMA+0x218>)
 8001f8c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f96:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	685a      	ldr	r2, [r3, #4]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001fa6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fb6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	334c      	adds	r3, #76	@ 0x4c
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	68ba      	ldr	r2, [r7, #8]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f000 fdc4 	bl	8002b54 <HAL_DMA_Start_IT>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f003 031f 	and.w	r3, r3, #31
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d12a      	bne.n	8002032 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8002098 <HAL_ADC_Start_DMA+0x21c>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d015      	beq.n	8002012 <HAL_ADC_Start_DMA+0x196>
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a2c      	ldr	r2, [pc, #176]	@ (800209c <HAL_ADC_Start_DMA+0x220>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d105      	bne.n	8001ffc <HAL_ADC_Start_DMA+0x180>
 8001ff0:	4b25      	ldr	r3, [pc, #148]	@ (8002088 <HAL_ADC_Start_DMA+0x20c>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f003 031f 	and.w	r3, r3, #31
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d00a      	beq.n	8002012 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a27      	ldr	r2, [pc, #156]	@ (80020a0 <HAL_ADC_Start_DMA+0x224>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d136      	bne.n	8002074 <HAL_ADC_Start_DMA+0x1f8>
 8002006:	4b20      	ldr	r3, [pc, #128]	@ (8002088 <HAL_ADC_Start_DMA+0x20c>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 0310 	and.w	r3, r3, #16
 800200e:	2b00      	cmp	r3, #0
 8002010:	d130      	bne.n	8002074 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d129      	bne.n	8002074 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	e020      	b.n	8002074 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a18      	ldr	r2, [pc, #96]	@ (8002098 <HAL_ADC_Start_DMA+0x21c>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d11b      	bne.n	8002074 <HAL_ADC_Start_DMA+0x1f8>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d114      	bne.n	8002074 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002058:	609a      	str	r2, [r3, #8]
 800205a:	e00b      	b.n	8002074 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002060:	f043 0210 	orr.w	r2, r3, #16
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206c:	f043 0201 	orr.w	r2, r3, #1
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002074:	7ffb      	ldrb	r3, [r7, #31]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3720      	adds	r7, #32
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000000 	.word	0x20000000
 8002084:	431bde83 	.word	0x431bde83
 8002088:	40012300 	.word	0x40012300
 800208c:	080025dd 	.word	0x080025dd
 8002090:	08002697 	.word	0x08002697
 8002094:	080026b3 	.word	0x080026b3
 8002098:	40012000 	.word	0x40012000
 800209c:	40012100 	.word	0x40012100
 80020a0:	40012200 	.word	0x40012200

080020a4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d101      	bne.n	80020be <HAL_ADC_Stop_DMA+0x1a>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e048      	b.n	8002150 <HAL_ADC_Stop_DMA+0xac>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2201      	movs	r2, #1
 80020c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0201 	bic.w	r2, r2, #1
 80020d4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f003 0301 	and.w	r3, r3, #1
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d130      	bne.n	8002146 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80020f2:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d10f      	bne.n	8002122 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002106:	4618      	mov	r0, r3
 8002108:	f000 fd7c 	bl	8002c04 <HAL_DMA_Abort>
 800210c:	4603      	mov	r3, r0
 800210e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d005      	beq.n	8002122 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8002130:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800213a:	f023 0301 	bic.w	r3, r3, #1
 800213e:	f043 0201 	orr.w	r2, r3, #1
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800214e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002150:	4618      	mov	r0, r3
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800218a:	2300      	movs	r3, #0
 800218c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002194:	2b01      	cmp	r3, #1
 8002196:	d101      	bne.n	800219c <HAL_ADC_ConfigChannel+0x1c>
 8002198:	2302      	movs	r3, #2
 800219a:	e113      	b.n	80023c4 <HAL_ADC_ConfigChannel+0x244>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b09      	cmp	r3, #9
 80021aa:	d925      	bls.n	80021f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68d9      	ldr	r1, [r3, #12]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	461a      	mov	r2, r3
 80021ba:	4613      	mov	r3, r2
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	4413      	add	r3, r2
 80021c0:	3b1e      	subs	r3, #30
 80021c2:	2207      	movs	r2, #7
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	43da      	mvns	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	400a      	ands	r2, r1
 80021d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68d9      	ldr	r1, [r3, #12]
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	4618      	mov	r0, r3
 80021e4:	4603      	mov	r3, r0
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	4403      	add	r3, r0
 80021ea:	3b1e      	subs	r3, #30
 80021ec:	409a      	lsls	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	e022      	b.n	800223e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6919      	ldr	r1, [r3, #16]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	b29b      	uxth	r3, r3
 8002204:	461a      	mov	r2, r3
 8002206:	4613      	mov	r3, r2
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	4413      	add	r3, r2
 800220c:	2207      	movs	r2, #7
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43da      	mvns	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	400a      	ands	r2, r1
 800221a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6919      	ldr	r1, [r3, #16]
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	b29b      	uxth	r3, r3
 800222c:	4618      	mov	r0, r3
 800222e:	4603      	mov	r3, r0
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	4403      	add	r3, r0
 8002234:	409a      	lsls	r2, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b06      	cmp	r3, #6
 8002244:	d824      	bhi.n	8002290 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685a      	ldr	r2, [r3, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	3b05      	subs	r3, #5
 8002258:	221f      	movs	r2, #31
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43da      	mvns	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	400a      	ands	r2, r1
 8002266:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	b29b      	uxth	r3, r3
 8002274:	4618      	mov	r0, r3
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	3b05      	subs	r3, #5
 8002282:	fa00 f203 	lsl.w	r2, r0, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	430a      	orrs	r2, r1
 800228c:	635a      	str	r2, [r3, #52]	@ 0x34
 800228e:	e04c      	b.n	800232a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	2b0c      	cmp	r3, #12
 8002296:	d824      	bhi.n	80022e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4413      	add	r3, r2
 80022a8:	3b23      	subs	r3, #35	@ 0x23
 80022aa:	221f      	movs	r2, #31
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43da      	mvns	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	400a      	ands	r2, r1
 80022b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	4618      	mov	r0, r3
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	4413      	add	r3, r2
 80022d2:	3b23      	subs	r3, #35	@ 0x23
 80022d4:	fa00 f203 	lsl.w	r2, r0, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	631a      	str	r2, [r3, #48]	@ 0x30
 80022e0:	e023      	b.n	800232a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	3b41      	subs	r3, #65	@ 0x41
 80022f4:	221f      	movs	r2, #31
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43da      	mvns	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	400a      	ands	r2, r1
 8002302:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	b29b      	uxth	r3, r3
 8002310:	4618      	mov	r0, r3
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	3b41      	subs	r3, #65	@ 0x41
 800231e:	fa00 f203 	lsl.w	r2, r0, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800232a:	4b29      	ldr	r3, [pc, #164]	@ (80023d0 <HAL_ADC_ConfigChannel+0x250>)
 800232c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a28      	ldr	r2, [pc, #160]	@ (80023d4 <HAL_ADC_ConfigChannel+0x254>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d10f      	bne.n	8002358 <HAL_ADC_ConfigChannel+0x1d8>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2b12      	cmp	r3, #18
 800233e:	d10b      	bne.n	8002358 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a1d      	ldr	r2, [pc, #116]	@ (80023d4 <HAL_ADC_ConfigChannel+0x254>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d12b      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x23a>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a1c      	ldr	r2, [pc, #112]	@ (80023d8 <HAL_ADC_ConfigChannel+0x258>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d003      	beq.n	8002374 <HAL_ADC_ConfigChannel+0x1f4>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2b11      	cmp	r3, #17
 8002372:	d122      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a11      	ldr	r2, [pc, #68]	@ (80023d8 <HAL_ADC_ConfigChannel+0x258>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d111      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002396:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <HAL_ADC_ConfigChannel+0x25c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a11      	ldr	r2, [pc, #68]	@ (80023e0 <HAL_ADC_ConfigChannel+0x260>)
 800239c:	fba2 2303 	umull	r2, r3, r2, r3
 80023a0:	0c9a      	lsrs	r2, r3, #18
 80023a2:	4613      	mov	r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4413      	add	r3, r2
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80023ac:	e002      	b.n	80023b4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	3b01      	subs	r3, #1
 80023b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1f9      	bne.n	80023ae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3714      	adds	r7, #20
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	40012300 	.word	0x40012300
 80023d4:	40012000 	.word	0x40012000
 80023d8:	10000012 	.word	0x10000012
 80023dc:	20000000 	.word	0x20000000
 80023e0:	431bde83 	.word	0x431bde83

080023e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023ec:	4b79      	ldr	r3, [pc, #484]	@ (80025d4 <ADC_Init+0x1f0>)
 80023ee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	685a      	ldr	r2, [r3, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	431a      	orrs	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002418:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6859      	ldr	r1, [r3, #4]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	021a      	lsls	r2, r3, #8
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	430a      	orrs	r2, r1
 800242c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800243c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6859      	ldr	r1, [r3, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689a      	ldr	r2, [r3, #8]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800245e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6899      	ldr	r1, [r3, #8]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68da      	ldr	r2, [r3, #12]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002476:	4a58      	ldr	r2, [pc, #352]	@ (80025d8 <ADC_Init+0x1f4>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d022      	beq.n	80024c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689a      	ldr	r2, [r3, #8]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800248a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6899      	ldr	r1, [r3, #8]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	6899      	ldr	r1, [r3, #8]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	609a      	str	r2, [r3, #8]
 80024c0:	e00f      	b.n	80024e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024e0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 0202 	bic.w	r2, r2, #2
 80024f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6899      	ldr	r1, [r3, #8]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	7e1b      	ldrb	r3, [r3, #24]
 80024fc:	005a      	lsls	r2, r3, #1
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 3020 	ldrb.w	r3, [r3, #32]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d01b      	beq.n	8002548 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	685a      	ldr	r2, [r3, #4]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800251e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800252e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6859      	ldr	r1, [r3, #4]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253a:	3b01      	subs	r3, #1
 800253c:	035a      	lsls	r2, r3, #13
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	430a      	orrs	r2, r1
 8002544:	605a      	str	r2, [r3, #4]
 8002546:	e007      	b.n	8002558 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002556:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002566:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	3b01      	subs	r3, #1
 8002574:	051a      	lsls	r2, r3, #20
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	689a      	ldr	r2, [r3, #8]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800258c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6899      	ldr	r1, [r3, #8]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800259a:	025a      	lsls	r2, r3, #9
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	430a      	orrs	r2, r1
 80025a2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6899      	ldr	r1, [r3, #8]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	029a      	lsls	r2, r3, #10
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	430a      	orrs	r2, r1
 80025c6:	609a      	str	r2, [r3, #8]
}
 80025c8:	bf00      	nop
 80025ca:	3714      	adds	r7, #20
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	40012300 	.word	0x40012300
 80025d8:	0f000001 	.word	0x0f000001

080025dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025e8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d13c      	bne.n	8002670 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d12b      	bne.n	8002668 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002614:	2b00      	cmp	r3, #0
 8002616:	d127      	bne.n	8002668 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002622:	2b00      	cmp	r3, #0
 8002624:	d006      	beq.n	8002634 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002630:	2b00      	cmp	r3, #0
 8002632:	d119      	bne.n	8002668 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0220 	bic.w	r2, r2, #32
 8002642:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002648:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002654:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d105      	bne.n	8002668 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002660:	f043 0201 	orr.w	r2, r3, #1
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f7fe ffcf 	bl	800160c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800266e:	e00e      	b.n	800268e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002674:	f003 0310 	and.w	r3, r3, #16
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f7ff fd75 	bl	800216c <HAL_ADC_ErrorCallback>
}
 8002682:	e004      	b.n	800268e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	4798      	blx	r3
}
 800268e:	bf00      	nop
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b084      	sub	sp, #16
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f7ff fd57 	bl	8002158 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026aa:	bf00      	nop
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b084      	sub	sp, #16
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026be:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2240      	movs	r2, #64	@ 0x40
 80026c4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	f043 0204 	orr.w	r2, r3, #4
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80026d2:	68f8      	ldr	r0, [r7, #12]
 80026d4:	f7ff fd4a 	bl	800216c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026d8:	bf00      	nop
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f003 0307 	and.w	r3, r3, #7
 80026ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002724 <__NVIC_SetPriorityGrouping+0x44>)
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026fc:	4013      	ands	r3, r2
 80026fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002708:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800270c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002710:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002712:	4a04      	ldr	r2, [pc, #16]	@ (8002724 <__NVIC_SetPriorityGrouping+0x44>)
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	60d3      	str	r3, [r2, #12]
}
 8002718:	bf00      	nop
 800271a:	3714      	adds	r7, #20
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	e000ed00 	.word	0xe000ed00

08002728 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800272c:	4b04      	ldr	r3, [pc, #16]	@ (8002740 <__NVIC_GetPriorityGrouping+0x18>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	0a1b      	lsrs	r3, r3, #8
 8002732:	f003 0307 	and.w	r3, r3, #7
}
 8002736:	4618      	mov	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	e000ed00 	.word	0xe000ed00

08002744 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800274e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002752:	2b00      	cmp	r3, #0
 8002754:	db0b      	blt.n	800276e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002756:	79fb      	ldrb	r3, [r7, #7]
 8002758:	f003 021f 	and.w	r2, r3, #31
 800275c:	4907      	ldr	r1, [pc, #28]	@ (800277c <__NVIC_EnableIRQ+0x38>)
 800275e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002762:	095b      	lsrs	r3, r3, #5
 8002764:	2001      	movs	r0, #1
 8002766:	fa00 f202 	lsl.w	r2, r0, r2
 800276a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	e000e100 	.word	0xe000e100

08002780 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	6039      	str	r1, [r7, #0]
 800278a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800278c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002790:	2b00      	cmp	r3, #0
 8002792:	db0a      	blt.n	80027aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	b2da      	uxtb	r2, r3
 8002798:	490c      	ldr	r1, [pc, #48]	@ (80027cc <__NVIC_SetPriority+0x4c>)
 800279a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279e:	0112      	lsls	r2, r2, #4
 80027a0:	b2d2      	uxtb	r2, r2
 80027a2:	440b      	add	r3, r1
 80027a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027a8:	e00a      	b.n	80027c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	b2da      	uxtb	r2, r3
 80027ae:	4908      	ldr	r1, [pc, #32]	@ (80027d0 <__NVIC_SetPriority+0x50>)
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	f003 030f 	and.w	r3, r3, #15
 80027b6:	3b04      	subs	r3, #4
 80027b8:	0112      	lsls	r2, r2, #4
 80027ba:	b2d2      	uxtb	r2, r2
 80027bc:	440b      	add	r3, r1
 80027be:	761a      	strb	r2, [r3, #24]
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	e000e100 	.word	0xe000e100
 80027d0:	e000ed00 	.word	0xe000ed00

080027d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b089      	sub	sp, #36	@ 0x24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f1c3 0307 	rsb	r3, r3, #7
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	bf28      	it	cs
 80027f2:	2304      	movcs	r3, #4
 80027f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	3304      	adds	r3, #4
 80027fa:	2b06      	cmp	r3, #6
 80027fc:	d902      	bls.n	8002804 <NVIC_EncodePriority+0x30>
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	3b03      	subs	r3, #3
 8002802:	e000      	b.n	8002806 <NVIC_EncodePriority+0x32>
 8002804:	2300      	movs	r3, #0
 8002806:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002808:	f04f 32ff 	mov.w	r2, #4294967295
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	fa02 f303 	lsl.w	r3, r2, r3
 8002812:	43da      	mvns	r2, r3
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	401a      	ands	r2, r3
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800281c:	f04f 31ff 	mov.w	r1, #4294967295
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	fa01 f303 	lsl.w	r3, r1, r3
 8002826:	43d9      	mvns	r1, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800282c:	4313      	orrs	r3, r2
         );
}
 800282e:	4618      	mov	r0, r3
 8002830:	3724      	adds	r7, #36	@ 0x24
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
	...

0800283c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3b01      	subs	r3, #1
 8002848:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800284c:	d301      	bcc.n	8002852 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800284e:	2301      	movs	r3, #1
 8002850:	e00f      	b.n	8002872 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002852:	4a0a      	ldr	r2, [pc, #40]	@ (800287c <SysTick_Config+0x40>)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	3b01      	subs	r3, #1
 8002858:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800285a:	210f      	movs	r1, #15
 800285c:	f04f 30ff 	mov.w	r0, #4294967295
 8002860:	f7ff ff8e 	bl	8002780 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002864:	4b05      	ldr	r3, [pc, #20]	@ (800287c <SysTick_Config+0x40>)
 8002866:	2200      	movs	r2, #0
 8002868:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800286a:	4b04      	ldr	r3, [pc, #16]	@ (800287c <SysTick_Config+0x40>)
 800286c:	2207      	movs	r2, #7
 800286e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	e000e010 	.word	0xe000e010

08002880 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f7ff ff29 	bl	80026e0 <__NVIC_SetPriorityGrouping>
}
 800288e:	bf00      	nop
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002896:	b580      	push	{r7, lr}
 8002898:	b086      	sub	sp, #24
 800289a:	af00      	add	r7, sp, #0
 800289c:	4603      	mov	r3, r0
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
 80028a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028a4:	2300      	movs	r3, #0
 80028a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028a8:	f7ff ff3e 	bl	8002728 <__NVIC_GetPriorityGrouping>
 80028ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	68b9      	ldr	r1, [r7, #8]
 80028b2:	6978      	ldr	r0, [r7, #20]
 80028b4:	f7ff ff8e 	bl	80027d4 <NVIC_EncodePriority>
 80028b8:	4602      	mov	r2, r0
 80028ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028be:	4611      	mov	r1, r2
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff ff5d 	bl	8002780 <__NVIC_SetPriority>
}
 80028c6:	bf00      	nop
 80028c8:	3718      	adds	r7, #24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	4603      	mov	r3, r0
 80028d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff ff31 	bl	8002744 <__NVIC_EnableIRQ>
}
 80028e2:	bf00      	nop
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}

080028ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b082      	sub	sp, #8
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f7ff ffa2 	bl	800283c <SysTick_Config>
 80028f8:	4603      	mov	r3, r0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d101      	bne.n	8002914 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e014      	b.n	800293e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	791b      	ldrb	r3, [r3, #4]
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d105      	bne.n	800292a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f7ff f811 	bl	800194c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2202      	movs	r2, #2
 800292e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002946:	b480      	push	{r7}
 8002948:	b089      	sub	sp, #36	@ 0x24
 800294a:	af00      	add	r7, sp, #0
 800294c:	60f8      	str	r0, [r7, #12]
 800294e:	60b9      	str	r1, [r7, #8]
 8002950:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d002      	beq.n	8002962 <HAL_DAC_ConfigChannel+0x1c>
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e042      	b.n	80029ec <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	795b      	ldrb	r3, [r3, #5]
 800296a:	2b01      	cmp	r3, #1
 800296c:	d101      	bne.n	8002972 <HAL_DAC_ConfigChannel+0x2c>
 800296e:	2302      	movs	r3, #2
 8002970:	e03c      	b.n	80029ec <HAL_DAC_ConfigChannel+0xa6>
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2201      	movs	r2, #1
 8002976:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2202      	movs	r2, #2
 800297c:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f003 0310 	and.w	r3, r3, #16
 800298c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002994:	43db      	mvns	r3, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4013      	ands	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f003 0310 	and.w	r3, r3, #16
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	69ba      	ldr	r2, [r7, #24]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	6819      	ldr	r1, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f003 0310 	and.w	r3, r3, #16
 80029ce:	22c0      	movs	r2, #192	@ 0xc0
 80029d0:	fa02 f303 	lsl.w	r3, r2, r3
 80029d4:	43da      	mvns	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	400a      	ands	r2, r1
 80029dc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2201      	movs	r2, #1
 80029e2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80029ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3724      	adds	r7, #36	@ 0x24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a04:	f7ff f9c6 	bl	8001d94 <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d101      	bne.n	8002a14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e099      	b.n	8002b48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2202      	movs	r2, #2
 8002a18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0201 	bic.w	r2, r2, #1
 8002a32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a34:	e00f      	b.n	8002a56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a36:	f7ff f9ad 	bl	8001d94 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b05      	cmp	r3, #5
 8002a42:	d908      	bls.n	8002a56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2220      	movs	r2, #32
 8002a48:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2203      	movs	r2, #3
 8002a4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e078      	b.n	8002b48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1e8      	bne.n	8002a36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	4b38      	ldr	r3, [pc, #224]	@ (8002b50 <HAL_DMA_Init+0x158>)
 8002a70:	4013      	ands	r3, r2
 8002a72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aa2:	697a      	ldr	r2, [r7, #20]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d107      	bne.n	8002ac0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	f023 0307 	bic.w	r3, r3, #7
 8002ad6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae6:	2b04      	cmp	r3, #4
 8002ae8:	d117      	bne.n	8002b1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00e      	beq.n	8002b1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 fadf 	bl	80030c0 <DMA_CheckFifoParam>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d008      	beq.n	8002b1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2240      	movs	r2, #64	@ 0x40
 8002b0c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b16:	2301      	movs	r3, #1
 8002b18:	e016      	b.n	8002b48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	697a      	ldr	r2, [r7, #20]
 8002b20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 fa96 	bl	8003054 <DMA_CalcBaseAndBitshift>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b30:	223f      	movs	r2, #63	@ 0x3f
 8002b32:	409a      	lsls	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3718      	adds	r7, #24
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	f010803f 	.word	0xf010803f

08002b54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
 8002b60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b62:	2300      	movs	r3, #0
 8002b64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d101      	bne.n	8002b7a <HAL_DMA_Start_IT+0x26>
 8002b76:	2302      	movs	r3, #2
 8002b78:	e040      	b.n	8002bfc <HAL_DMA_Start_IT+0xa8>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d12f      	bne.n	8002bee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2202      	movs	r2, #2
 8002b92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	68b9      	ldr	r1, [r7, #8]
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 fa28 	bl	8002ff8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bac:	223f      	movs	r2, #63	@ 0x3f
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0216 	orr.w	r2, r2, #22
 8002bc2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d007      	beq.n	8002bdc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0208 	orr.w	r2, r2, #8
 8002bda:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 0201 	orr.w	r2, r2, #1
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	e005      	b.n	8002bfa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3718      	adds	r7, #24
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c10:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c12:	f7ff f8bf 	bl	8001d94 <HAL_GetTick>
 8002c16:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d008      	beq.n	8002c36 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2280      	movs	r2, #128	@ 0x80
 8002c28:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e052      	b.n	8002cdc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 0216 	bic.w	r2, r2, #22
 8002c44:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	695a      	ldr	r2, [r3, #20]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c54:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d103      	bne.n	8002c66 <HAL_DMA_Abort+0x62>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d007      	beq.n	8002c76 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0208 	bic.w	r2, r2, #8
 8002c74:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0201 	bic.w	r2, r2, #1
 8002c84:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c86:	e013      	b.n	8002cb0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c88:	f7ff f884 	bl	8001d94 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b05      	cmp	r3, #5
 8002c94:	d90c      	bls.n	8002cb0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2220      	movs	r2, #32
 8002c9a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2203      	movs	r2, #3
 8002ca0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e015      	b.n	8002cdc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1e4      	bne.n	8002c88 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc2:	223f      	movs	r2, #63	@ 0x3f
 8002cc4:	409a      	lsls	r2, r3
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cf0:	4b8e      	ldr	r3, [pc, #568]	@ (8002f2c <HAL_DMA_IRQHandler+0x248>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a8e      	ldr	r2, [pc, #568]	@ (8002f30 <HAL_DMA_IRQHandler+0x24c>)
 8002cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfa:	0a9b      	lsrs	r3, r3, #10
 8002cfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0e:	2208      	movs	r2, #8
 8002d10:	409a      	lsls	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	4013      	ands	r3, r2
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d01a      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d013      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0204 	bic.w	r2, r2, #4
 8002d36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3c:	2208      	movs	r2, #8
 8002d3e:	409a      	lsls	r2, r3
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d48:	f043 0201 	orr.w	r2, r3, #1
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d54:	2201      	movs	r2, #1
 8002d56:	409a      	lsls	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d012      	beq.n	8002d86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00b      	beq.n	8002d86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d72:	2201      	movs	r2, #1
 8002d74:	409a      	lsls	r2, r3
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d7e:	f043 0202 	orr.w	r2, r3, #2
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8a:	2204      	movs	r2, #4
 8002d8c:	409a      	lsls	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	4013      	ands	r3, r2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d012      	beq.n	8002dbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00b      	beq.n	8002dbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da8:	2204      	movs	r2, #4
 8002daa:	409a      	lsls	r2, r3
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db4:	f043 0204 	orr.w	r2, r3, #4
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc0:	2210      	movs	r2, #16
 8002dc2:	409a      	lsls	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d043      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0308 	and.w	r3, r3, #8
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d03c      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dde:	2210      	movs	r2, #16
 8002de0:	409a      	lsls	r2, r3
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d018      	beq.n	8002e26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d108      	bne.n	8002e14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d024      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	4798      	blx	r3
 8002e12:	e01f      	b.n	8002e54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d01b      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	4798      	blx	r3
 8002e24:	e016      	b.n	8002e54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d107      	bne.n	8002e44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0208 	bic.w	r2, r2, #8
 8002e42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d003      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e58:	2220      	movs	r2, #32
 8002e5a:	409a      	lsls	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f000 808f 	beq.w	8002f84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0310 	and.w	r3, r3, #16
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 8087 	beq.w	8002f84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b05      	cmp	r3, #5
 8002e8c:	d136      	bne.n	8002efc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 0216 	bic.w	r2, r2, #22
 8002e9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	695a      	ldr	r2, [r3, #20]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002eac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d103      	bne.n	8002ebe <HAL_DMA_IRQHandler+0x1da>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d007      	beq.n	8002ece <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0208 	bic.w	r2, r2, #8
 8002ecc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed2:	223f      	movs	r2, #63	@ 0x3f
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d07e      	beq.n	8002ff0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	4798      	blx	r3
        }
        return;
 8002efa:	e079      	b.n	8002ff0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d01d      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d10d      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d031      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	4798      	blx	r3
 8002f28:	e02c      	b.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
 8002f2a:	bf00      	nop
 8002f2c:	20000000 	.word	0x20000000
 8002f30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d023      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	4798      	blx	r3
 8002f44:	e01e      	b.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10f      	bne.n	8002f74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0210 	bic.w	r2, r2, #16
 8002f62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d003      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d032      	beq.n	8002ff2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d022      	beq.n	8002fde <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2205      	movs	r2, #5
 8002f9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0201 	bic.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d307      	bcc.n	8002fcc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f2      	bne.n	8002fb0 <HAL_DMA_IRQHandler+0x2cc>
 8002fca:	e000      	b.n	8002fce <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002fcc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d005      	beq.n	8002ff2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	4798      	blx	r3
 8002fee:	e000      	b.n	8002ff2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ff0:	bf00      	nop
    }
  }
}
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
 8003004:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003014:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	2b40      	cmp	r3, #64	@ 0x40
 8003024:	d108      	bne.n	8003038 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68ba      	ldr	r2, [r7, #8]
 8003034:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003036:	e007      	b.n	8003048 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68ba      	ldr	r2, [r7, #8]
 800303e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	60da      	str	r2, [r3, #12]
}
 8003048:	bf00      	nop
 800304a:	3714      	adds	r7, #20
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	3b10      	subs	r3, #16
 8003064:	4a14      	ldr	r2, [pc, #80]	@ (80030b8 <DMA_CalcBaseAndBitshift+0x64>)
 8003066:	fba2 2303 	umull	r2, r3, r2, r3
 800306a:	091b      	lsrs	r3, r3, #4
 800306c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800306e:	4a13      	ldr	r2, [pc, #76]	@ (80030bc <DMA_CalcBaseAndBitshift+0x68>)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4413      	add	r3, r2
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	461a      	mov	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2b03      	cmp	r3, #3
 8003080:	d909      	bls.n	8003096 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800308a:	f023 0303 	bic.w	r3, r3, #3
 800308e:	1d1a      	adds	r2, r3, #4
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	659a      	str	r2, [r3, #88]	@ 0x58
 8003094:	e007      	b.n	80030a6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800309e:	f023 0303 	bic.w	r3, r3, #3
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3714      	adds	r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	aaaaaaab 	.word	0xaaaaaaab
 80030bc:	08006a88 	.word	0x08006a88

080030c0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030c8:	2300      	movs	r3, #0
 80030ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d11f      	bne.n	800311a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	2b03      	cmp	r3, #3
 80030de:	d856      	bhi.n	800318e <DMA_CheckFifoParam+0xce>
 80030e0:	a201      	add	r2, pc, #4	@ (adr r2, 80030e8 <DMA_CheckFifoParam+0x28>)
 80030e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e6:	bf00      	nop
 80030e8:	080030f9 	.word	0x080030f9
 80030ec:	0800310b 	.word	0x0800310b
 80030f0:	080030f9 	.word	0x080030f9
 80030f4:	0800318f 	.word	0x0800318f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d046      	beq.n	8003192 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003108:	e043      	b.n	8003192 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003112:	d140      	bne.n	8003196 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003118:	e03d      	b.n	8003196 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003122:	d121      	bne.n	8003168 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	2b03      	cmp	r3, #3
 8003128:	d837      	bhi.n	800319a <DMA_CheckFifoParam+0xda>
 800312a:	a201      	add	r2, pc, #4	@ (adr r2, 8003130 <DMA_CheckFifoParam+0x70>)
 800312c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003130:	08003141 	.word	0x08003141
 8003134:	08003147 	.word	0x08003147
 8003138:	08003141 	.word	0x08003141
 800313c:	08003159 	.word	0x08003159
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	73fb      	strb	r3, [r7, #15]
      break;
 8003144:	e030      	b.n	80031a8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800314a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d025      	beq.n	800319e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003156:	e022      	b.n	800319e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800315c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003160:	d11f      	bne.n	80031a2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003166:	e01c      	b.n	80031a2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	2b02      	cmp	r3, #2
 800316c:	d903      	bls.n	8003176 <DMA_CheckFifoParam+0xb6>
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	2b03      	cmp	r3, #3
 8003172:	d003      	beq.n	800317c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003174:	e018      	b.n	80031a8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	73fb      	strb	r3, [r7, #15]
      break;
 800317a:	e015      	b.n	80031a8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003180:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00e      	beq.n	80031a6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	73fb      	strb	r3, [r7, #15]
      break;
 800318c:	e00b      	b.n	80031a6 <DMA_CheckFifoParam+0xe6>
      break;
 800318e:	bf00      	nop
 8003190:	e00a      	b.n	80031a8 <DMA_CheckFifoParam+0xe8>
      break;
 8003192:	bf00      	nop
 8003194:	e008      	b.n	80031a8 <DMA_CheckFifoParam+0xe8>
      break;
 8003196:	bf00      	nop
 8003198:	e006      	b.n	80031a8 <DMA_CheckFifoParam+0xe8>
      break;
 800319a:	bf00      	nop
 800319c:	e004      	b.n	80031a8 <DMA_CheckFifoParam+0xe8>
      break;
 800319e:	bf00      	nop
 80031a0:	e002      	b.n	80031a8 <DMA_CheckFifoParam+0xe8>
      break;   
 80031a2:	bf00      	nop
 80031a4:	e000      	b.n	80031a8 <DMA_CheckFifoParam+0xe8>
      break;
 80031a6:	bf00      	nop
    }
  } 
  
  return status; 
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3714      	adds	r7, #20
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop

080031b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b089      	sub	sp, #36	@ 0x24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031c6:	2300      	movs	r3, #0
 80031c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ce:	2300      	movs	r3, #0
 80031d0:	61fb      	str	r3, [r7, #28]
 80031d2:	e165      	b.n	80034a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031d4:	2201      	movs	r2, #1
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	4013      	ands	r3, r2
 80031e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031e8:	693a      	ldr	r2, [r7, #16]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	f040 8154 	bne.w	800349a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d005      	beq.n	800320a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003206:	2b02      	cmp	r3, #2
 8003208:	d130      	bne.n	800326c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	2203      	movs	r2, #3
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	43db      	mvns	r3, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4013      	ands	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	68da      	ldr	r2, [r3, #12]
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	4313      	orrs	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003240:	2201      	movs	r2, #1
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	091b      	lsrs	r3, r3, #4
 8003256:	f003 0201 	and.w	r2, r3, #1
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4313      	orrs	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f003 0303 	and.w	r3, r3, #3
 8003274:	2b03      	cmp	r3, #3
 8003276:	d017      	beq.n	80032a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	2203      	movs	r2, #3
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	43db      	mvns	r3, r3
 800328a:	69ba      	ldr	r2, [r7, #24]
 800328c:	4013      	ands	r3, r2
 800328e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4313      	orrs	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 0303 	and.w	r3, r3, #3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d123      	bne.n	80032fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	08da      	lsrs	r2, r3, #3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3208      	adds	r2, #8
 80032bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	f003 0307 	and.w	r3, r3, #7
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	220f      	movs	r2, #15
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	69ba      	ldr	r2, [r7, #24]
 80032d4:	4013      	ands	r3, r2
 80032d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	f003 0307 	and.w	r3, r3, #7
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	08da      	lsrs	r2, r3, #3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	3208      	adds	r2, #8
 80032f6:	69b9      	ldr	r1, [r7, #24]
 80032f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	2203      	movs	r2, #3
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f003 0203 	and.w	r2, r3, #3
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4313      	orrs	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 80ae 	beq.w	800349a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800333e:	2300      	movs	r3, #0
 8003340:	60fb      	str	r3, [r7, #12]
 8003342:	4b5d      	ldr	r3, [pc, #372]	@ (80034b8 <HAL_GPIO_Init+0x300>)
 8003344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003346:	4a5c      	ldr	r2, [pc, #368]	@ (80034b8 <HAL_GPIO_Init+0x300>)
 8003348:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800334c:	6453      	str	r3, [r2, #68]	@ 0x44
 800334e:	4b5a      	ldr	r3, [pc, #360]	@ (80034b8 <HAL_GPIO_Init+0x300>)
 8003350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003352:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003356:	60fb      	str	r3, [r7, #12]
 8003358:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800335a:	4a58      	ldr	r2, [pc, #352]	@ (80034bc <HAL_GPIO_Init+0x304>)
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	089b      	lsrs	r3, r3, #2
 8003360:	3302      	adds	r3, #2
 8003362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003366:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	220f      	movs	r2, #15
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	43db      	mvns	r3, r3
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	4013      	ands	r3, r2
 800337c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a4f      	ldr	r2, [pc, #316]	@ (80034c0 <HAL_GPIO_Init+0x308>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d025      	beq.n	80033d2 <HAL_GPIO_Init+0x21a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a4e      	ldr	r2, [pc, #312]	@ (80034c4 <HAL_GPIO_Init+0x30c>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d01f      	beq.n	80033ce <HAL_GPIO_Init+0x216>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a4d      	ldr	r2, [pc, #308]	@ (80034c8 <HAL_GPIO_Init+0x310>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d019      	beq.n	80033ca <HAL_GPIO_Init+0x212>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a4c      	ldr	r2, [pc, #304]	@ (80034cc <HAL_GPIO_Init+0x314>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d013      	beq.n	80033c6 <HAL_GPIO_Init+0x20e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a4b      	ldr	r2, [pc, #300]	@ (80034d0 <HAL_GPIO_Init+0x318>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d00d      	beq.n	80033c2 <HAL_GPIO_Init+0x20a>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a4a      	ldr	r2, [pc, #296]	@ (80034d4 <HAL_GPIO_Init+0x31c>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d007      	beq.n	80033be <HAL_GPIO_Init+0x206>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a49      	ldr	r2, [pc, #292]	@ (80034d8 <HAL_GPIO_Init+0x320>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d101      	bne.n	80033ba <HAL_GPIO_Init+0x202>
 80033b6:	2306      	movs	r3, #6
 80033b8:	e00c      	b.n	80033d4 <HAL_GPIO_Init+0x21c>
 80033ba:	2307      	movs	r3, #7
 80033bc:	e00a      	b.n	80033d4 <HAL_GPIO_Init+0x21c>
 80033be:	2305      	movs	r3, #5
 80033c0:	e008      	b.n	80033d4 <HAL_GPIO_Init+0x21c>
 80033c2:	2304      	movs	r3, #4
 80033c4:	e006      	b.n	80033d4 <HAL_GPIO_Init+0x21c>
 80033c6:	2303      	movs	r3, #3
 80033c8:	e004      	b.n	80033d4 <HAL_GPIO_Init+0x21c>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e002      	b.n	80033d4 <HAL_GPIO_Init+0x21c>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <HAL_GPIO_Init+0x21c>
 80033d2:	2300      	movs	r3, #0
 80033d4:	69fa      	ldr	r2, [r7, #28]
 80033d6:	f002 0203 	and.w	r2, r2, #3
 80033da:	0092      	lsls	r2, r2, #2
 80033dc:	4093      	lsls	r3, r2
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033e4:	4935      	ldr	r1, [pc, #212]	@ (80034bc <HAL_GPIO_Init+0x304>)
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	089b      	lsrs	r3, r3, #2
 80033ea:	3302      	adds	r3, #2
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033f2:	4b3a      	ldr	r3, [pc, #232]	@ (80034dc <HAL_GPIO_Init+0x324>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	43db      	mvns	r3, r3
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	4013      	ands	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	4313      	orrs	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003416:	4a31      	ldr	r2, [pc, #196]	@ (80034dc <HAL_GPIO_Init+0x324>)
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800341c:	4b2f      	ldr	r3, [pc, #188]	@ (80034dc <HAL_GPIO_Init+0x324>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	43db      	mvns	r3, r3
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	4013      	ands	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003440:	4a26      	ldr	r2, [pc, #152]	@ (80034dc <HAL_GPIO_Init+0x324>)
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003446:	4b25      	ldr	r3, [pc, #148]	@ (80034dc <HAL_GPIO_Init+0x324>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	43db      	mvns	r3, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4013      	ands	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	4313      	orrs	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800346a:	4a1c      	ldr	r2, [pc, #112]	@ (80034dc <HAL_GPIO_Init+0x324>)
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003470:	4b1a      	ldr	r3, [pc, #104]	@ (80034dc <HAL_GPIO_Init+0x324>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	43db      	mvns	r3, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4013      	ands	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4313      	orrs	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003494:	4a11      	ldr	r2, [pc, #68]	@ (80034dc <HAL_GPIO_Init+0x324>)
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	3301      	adds	r3, #1
 800349e:	61fb      	str	r3, [r7, #28]
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	2b0f      	cmp	r3, #15
 80034a4:	f67f ae96 	bls.w	80031d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	3724      	adds	r7, #36	@ 0x24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40013800 	.word	0x40013800
 80034c0:	40020000 	.word	0x40020000
 80034c4:	40020400 	.word	0x40020400
 80034c8:	40020800 	.word	0x40020800
 80034cc:	40020c00 	.word	0x40020c00
 80034d0:	40021000 	.word	0x40021000
 80034d4:	40021400 	.word	0x40021400
 80034d8:	40021800 	.word	0x40021800
 80034dc:	40013c00 	.word	0x40013c00

080034e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	460b      	mov	r3, r1
 80034ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	691a      	ldr	r2, [r3, #16]
 80034f0:	887b      	ldrh	r3, [r7, #2]
 80034f2:	4013      	ands	r3, r2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034f8:	2301      	movs	r3, #1
 80034fa:	73fb      	strb	r3, [r7, #15]
 80034fc:	e001      	b.n	8003502 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034fe:	2300      	movs	r3, #0
 8003500:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003502:	7bfb      	ldrb	r3, [r7, #15]
}
 8003504:	4618      	mov	r0, r3
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	460b      	mov	r3, r1
 800351a:	807b      	strh	r3, [r7, #2]
 800351c:	4613      	mov	r3, r2
 800351e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003520:	787b      	ldrb	r3, [r7, #1]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003526:	887a      	ldrh	r2, [r7, #2]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800352c:	e003      	b.n	8003536 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800352e:	887b      	ldrh	r3, [r7, #2]
 8003530:	041a      	lsls	r2, r3, #16
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	619a      	str	r2, [r3, #24]
}
 8003536:	bf00      	nop
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003542:	b480      	push	{r7}
 8003544:	b085      	sub	sp, #20
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
 800354a:	460b      	mov	r3, r1
 800354c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003554:	887a      	ldrh	r2, [r7, #2]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	4013      	ands	r3, r2
 800355a:	041a      	lsls	r2, r3, #16
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	43d9      	mvns	r1, r3
 8003560:	887b      	ldrh	r3, [r7, #2]
 8003562:	400b      	ands	r3, r1
 8003564:	431a      	orrs	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	619a      	str	r2, [r3, #24]
}
 800356a:	bf00      	nop
 800356c:	3714      	adds	r7, #20
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
	...

08003578 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003582:	4b08      	ldr	r3, [pc, #32]	@ (80035a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003584:	695a      	ldr	r2, [r3, #20]
 8003586:	88fb      	ldrh	r3, [r7, #6]
 8003588:	4013      	ands	r3, r2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d006      	beq.n	800359c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800358e:	4a05      	ldr	r2, [pc, #20]	@ (80035a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003590:	88fb      	ldrh	r3, [r7, #6]
 8003592:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003594:	88fb      	ldrh	r3, [r7, #6]
 8003596:	4618      	mov	r0, r3
 8003598:	f000 f806 	bl	80035a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800359c:	bf00      	nop
 800359e:	3708      	adds	r7, #8
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	40013c00 	.word	0x40013c00

080035a8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	4603      	mov	r3, r0
 80035b0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80035b2:	bf00      	nop
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
	...

080035c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0cc      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035d4:	4b68      	ldr	r3, [pc, #416]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 030f 	and.w	r3, r3, #15
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d90c      	bls.n	80035fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b65      	ldr	r3, [pc, #404]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b63      	ldr	r3, [pc, #396]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e0b8      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d020      	beq.n	800364a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0304 	and.w	r3, r3, #4
 8003610:	2b00      	cmp	r3, #0
 8003612:	d005      	beq.n	8003620 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003614:	4b59      	ldr	r3, [pc, #356]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	4a58      	ldr	r2, [pc, #352]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800361e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0308 	and.w	r3, r3, #8
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800362c:	4b53      	ldr	r3, [pc, #332]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	4a52      	ldr	r2, [pc, #328]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003632:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003636:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003638:	4b50      	ldr	r3, [pc, #320]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	494d      	ldr	r1, [pc, #308]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003646:	4313      	orrs	r3, r2
 8003648:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d044      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d107      	bne.n	800366e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800365e:	4b47      	ldr	r3, [pc, #284]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d119      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e07f      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b02      	cmp	r3, #2
 8003674:	d003      	beq.n	800367e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800367a:	2b03      	cmp	r3, #3
 800367c:	d107      	bne.n	800368e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367e:	4b3f      	ldr	r3, [pc, #252]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d109      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e06f      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368e:	4b3b      	ldr	r3, [pc, #236]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e067      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369e:	4b37      	ldr	r3, [pc, #220]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f023 0203 	bic.w	r2, r3, #3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	4934      	ldr	r1, [pc, #208]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036b0:	f7fe fb70 	bl	8001d94 <HAL_GetTick>
 80036b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b6:	e00a      	b.n	80036ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b8:	f7fe fb6c 	bl	8001d94 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e04f      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ce:	4b2b      	ldr	r3, [pc, #172]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f003 020c 	and.w	r2, r3, #12
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	429a      	cmp	r2, r3
 80036de:	d1eb      	bne.n	80036b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036e0:	4b25      	ldr	r3, [pc, #148]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 030f 	and.w	r3, r3, #15
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d20c      	bcs.n	8003708 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ee:	4b22      	ldr	r3, [pc, #136]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80036f0:	683a      	ldr	r2, [r7, #0]
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036f6:	4b20      	ldr	r3, [pc, #128]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d001      	beq.n	8003708 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e032      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d008      	beq.n	8003726 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003714:	4b19      	ldr	r3, [pc, #100]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	4916      	ldr	r1, [pc, #88]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	4313      	orrs	r3, r2
 8003724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0308 	and.w	r3, r3, #8
 800372e:	2b00      	cmp	r3, #0
 8003730:	d009      	beq.n	8003746 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003732:	4b12      	ldr	r3, [pc, #72]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	490e      	ldr	r1, [pc, #56]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003742:	4313      	orrs	r3, r2
 8003744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003746:	f000 f855 	bl	80037f4 <HAL_RCC_GetSysClockFreq>
 800374a:	4602      	mov	r2, r0
 800374c:	4b0b      	ldr	r3, [pc, #44]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	091b      	lsrs	r3, r3, #4
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	490a      	ldr	r1, [pc, #40]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 8003758:	5ccb      	ldrb	r3, [r1, r3]
 800375a:	fa22 f303 	lsr.w	r3, r2, r3
 800375e:	4a09      	ldr	r2, [pc, #36]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003762:	4b09      	ldr	r3, [pc, #36]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f7fe fad0 	bl	8001d0c <HAL_InitTick>

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	40023c00 	.word	0x40023c00
 800377c:	40023800 	.word	0x40023800
 8003780:	08006a70 	.word	0x08006a70
 8003784:	20000000 	.word	0x20000000
 8003788:	20000004 	.word	0x20000004

0800378c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003790:	4b03      	ldr	r3, [pc, #12]	@ (80037a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003792:	681b      	ldr	r3, [r3, #0]
}
 8003794:	4618      	mov	r0, r3
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	20000000 	.word	0x20000000

080037a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037a8:	f7ff fff0 	bl	800378c <HAL_RCC_GetHCLKFreq>
 80037ac:	4602      	mov	r2, r0
 80037ae:	4b05      	ldr	r3, [pc, #20]	@ (80037c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	0a9b      	lsrs	r3, r3, #10
 80037b4:	f003 0307 	and.w	r3, r3, #7
 80037b8:	4903      	ldr	r1, [pc, #12]	@ (80037c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037ba:	5ccb      	ldrb	r3, [r1, r3]
 80037bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40023800 	.word	0x40023800
 80037c8:	08006a80 	.word	0x08006a80

080037cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037d0:	f7ff ffdc 	bl	800378c <HAL_RCC_GetHCLKFreq>
 80037d4:	4602      	mov	r2, r0
 80037d6:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	0b5b      	lsrs	r3, r3, #13
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	4903      	ldr	r1, [pc, #12]	@ (80037f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037e2:	5ccb      	ldrb	r3, [r1, r3]
 80037e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40023800 	.word	0x40023800
 80037f0:	08006a80 	.word	0x08006a80

080037f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037f8:	b0ae      	sub	sp, #184	@ 0xb8
 80037fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037fc:	2300      	movs	r3, #0
 80037fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003802:	2300      	movs	r3, #0
 8003804:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003808:	2300      	movs	r3, #0
 800380a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800380e:	2300      	movs	r3, #0
 8003810:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003814:	2300      	movs	r3, #0
 8003816:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800381a:	4bcb      	ldr	r3, [pc, #812]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x354>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 030c 	and.w	r3, r3, #12
 8003822:	2b0c      	cmp	r3, #12
 8003824:	f200 8206 	bhi.w	8003c34 <HAL_RCC_GetSysClockFreq+0x440>
 8003828:	a201      	add	r2, pc, #4	@ (adr r2, 8003830 <HAL_RCC_GetSysClockFreq+0x3c>)
 800382a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382e:	bf00      	nop
 8003830:	08003865 	.word	0x08003865
 8003834:	08003c35 	.word	0x08003c35
 8003838:	08003c35 	.word	0x08003c35
 800383c:	08003c35 	.word	0x08003c35
 8003840:	0800386d 	.word	0x0800386d
 8003844:	08003c35 	.word	0x08003c35
 8003848:	08003c35 	.word	0x08003c35
 800384c:	08003c35 	.word	0x08003c35
 8003850:	08003875 	.word	0x08003875
 8003854:	08003c35 	.word	0x08003c35
 8003858:	08003c35 	.word	0x08003c35
 800385c:	08003c35 	.word	0x08003c35
 8003860:	08003a65 	.word	0x08003a65
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003864:	4bb9      	ldr	r3, [pc, #740]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x358>)
 8003866:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800386a:	e1e7      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800386c:	4bb8      	ldr	r3, [pc, #736]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0x35c>)
 800386e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003872:	e1e3      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003874:	4bb4      	ldr	r3, [pc, #720]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800387c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003880:	4bb1      	ldr	r3, [pc, #708]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d071      	beq.n	8003970 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800388c:	4bae      	ldr	r3, [pc, #696]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x354>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	099b      	lsrs	r3, r3, #6
 8003892:	2200      	movs	r2, #0
 8003894:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003898:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800389c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80038a8:	2300      	movs	r3, #0
 80038aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80038ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80038b2:	4622      	mov	r2, r4
 80038b4:	462b      	mov	r3, r5
 80038b6:	f04f 0000 	mov.w	r0, #0
 80038ba:	f04f 0100 	mov.w	r1, #0
 80038be:	0159      	lsls	r1, r3, #5
 80038c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038c4:	0150      	lsls	r0, r2, #5
 80038c6:	4602      	mov	r2, r0
 80038c8:	460b      	mov	r3, r1
 80038ca:	4621      	mov	r1, r4
 80038cc:	1a51      	subs	r1, r2, r1
 80038ce:	6439      	str	r1, [r7, #64]	@ 0x40
 80038d0:	4629      	mov	r1, r5
 80038d2:	eb63 0301 	sbc.w	r3, r3, r1
 80038d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	f04f 0300 	mov.w	r3, #0
 80038e0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80038e4:	4649      	mov	r1, r9
 80038e6:	018b      	lsls	r3, r1, #6
 80038e8:	4641      	mov	r1, r8
 80038ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038ee:	4641      	mov	r1, r8
 80038f0:	018a      	lsls	r2, r1, #6
 80038f2:	4641      	mov	r1, r8
 80038f4:	1a51      	subs	r1, r2, r1
 80038f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80038f8:	4649      	mov	r1, r9
 80038fa:	eb63 0301 	sbc.w	r3, r3, r1
 80038fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800390c:	4649      	mov	r1, r9
 800390e:	00cb      	lsls	r3, r1, #3
 8003910:	4641      	mov	r1, r8
 8003912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003916:	4641      	mov	r1, r8
 8003918:	00ca      	lsls	r2, r1, #3
 800391a:	4610      	mov	r0, r2
 800391c:	4619      	mov	r1, r3
 800391e:	4603      	mov	r3, r0
 8003920:	4622      	mov	r2, r4
 8003922:	189b      	adds	r3, r3, r2
 8003924:	633b      	str	r3, [r7, #48]	@ 0x30
 8003926:	462b      	mov	r3, r5
 8003928:	460a      	mov	r2, r1
 800392a:	eb42 0303 	adc.w	r3, r2, r3
 800392e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003930:	f04f 0200 	mov.w	r2, #0
 8003934:	f04f 0300 	mov.w	r3, #0
 8003938:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800393c:	4629      	mov	r1, r5
 800393e:	024b      	lsls	r3, r1, #9
 8003940:	4621      	mov	r1, r4
 8003942:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003946:	4621      	mov	r1, r4
 8003948:	024a      	lsls	r2, r1, #9
 800394a:	4610      	mov	r0, r2
 800394c:	4619      	mov	r1, r3
 800394e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003952:	2200      	movs	r2, #0
 8003954:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003958:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800395c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003960:	f7fd f94c 	bl	8000bfc <__aeabi_uldivmod>
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	4613      	mov	r3, r2
 800396a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800396e:	e067      	b.n	8003a40 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003970:	4b75      	ldr	r3, [pc, #468]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	099b      	lsrs	r3, r3, #6
 8003976:	2200      	movs	r2, #0
 8003978:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800397c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003980:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003988:	67bb      	str	r3, [r7, #120]	@ 0x78
 800398a:	2300      	movs	r3, #0
 800398c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800398e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003992:	4622      	mov	r2, r4
 8003994:	462b      	mov	r3, r5
 8003996:	f04f 0000 	mov.w	r0, #0
 800399a:	f04f 0100 	mov.w	r1, #0
 800399e:	0159      	lsls	r1, r3, #5
 80039a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039a4:	0150      	lsls	r0, r2, #5
 80039a6:	4602      	mov	r2, r0
 80039a8:	460b      	mov	r3, r1
 80039aa:	4621      	mov	r1, r4
 80039ac:	1a51      	subs	r1, r2, r1
 80039ae:	62b9      	str	r1, [r7, #40]	@ 0x28
 80039b0:	4629      	mov	r1, r5
 80039b2:	eb63 0301 	sbc.w	r3, r3, r1
 80039b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039b8:	f04f 0200 	mov.w	r2, #0
 80039bc:	f04f 0300 	mov.w	r3, #0
 80039c0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80039c4:	4649      	mov	r1, r9
 80039c6:	018b      	lsls	r3, r1, #6
 80039c8:	4641      	mov	r1, r8
 80039ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039ce:	4641      	mov	r1, r8
 80039d0:	018a      	lsls	r2, r1, #6
 80039d2:	4641      	mov	r1, r8
 80039d4:	ebb2 0a01 	subs.w	sl, r2, r1
 80039d8:	4649      	mov	r1, r9
 80039da:	eb63 0b01 	sbc.w	fp, r3, r1
 80039de:	f04f 0200 	mov.w	r2, #0
 80039e2:	f04f 0300 	mov.w	r3, #0
 80039e6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039ea:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039f2:	4692      	mov	sl, r2
 80039f4:	469b      	mov	fp, r3
 80039f6:	4623      	mov	r3, r4
 80039f8:	eb1a 0303 	adds.w	r3, sl, r3
 80039fc:	623b      	str	r3, [r7, #32]
 80039fe:	462b      	mov	r3, r5
 8003a00:	eb4b 0303 	adc.w	r3, fp, r3
 8003a04:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a06:	f04f 0200 	mov.w	r2, #0
 8003a0a:	f04f 0300 	mov.w	r3, #0
 8003a0e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003a12:	4629      	mov	r1, r5
 8003a14:	028b      	lsls	r3, r1, #10
 8003a16:	4621      	mov	r1, r4
 8003a18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a1c:	4621      	mov	r1, r4
 8003a1e:	028a      	lsls	r2, r1, #10
 8003a20:	4610      	mov	r0, r2
 8003a22:	4619      	mov	r1, r3
 8003a24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a28:	2200      	movs	r2, #0
 8003a2a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a2c:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a2e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003a32:	f7fd f8e3 	bl	8000bfc <__aeabi_uldivmod>
 8003a36:	4602      	mov	r2, r0
 8003a38:	460b      	mov	r3, r1
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003a40:	4b41      	ldr	r3, [pc, #260]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	0c1b      	lsrs	r3, r3, #16
 8003a46:	f003 0303 	and.w	r3, r3, #3
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003a52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a56:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a62:	e0eb      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a64:	4b38      	ldr	r3, [pc, #224]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a70:	4b35      	ldr	r3, [pc, #212]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d06b      	beq.n	8003b54 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a7c:	4b32      	ldr	r3, [pc, #200]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	099b      	lsrs	r3, r3, #6
 8003a82:	2200      	movs	r2, #0
 8003a84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a90:	2300      	movs	r3, #0
 8003a92:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a94:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003a98:	4622      	mov	r2, r4
 8003a9a:	462b      	mov	r3, r5
 8003a9c:	f04f 0000 	mov.w	r0, #0
 8003aa0:	f04f 0100 	mov.w	r1, #0
 8003aa4:	0159      	lsls	r1, r3, #5
 8003aa6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003aaa:	0150      	lsls	r0, r2, #5
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	4621      	mov	r1, r4
 8003ab2:	1a51      	subs	r1, r2, r1
 8003ab4:	61b9      	str	r1, [r7, #24]
 8003ab6:	4629      	mov	r1, r5
 8003ab8:	eb63 0301 	sbc.w	r3, r3, r1
 8003abc:	61fb      	str	r3, [r7, #28]
 8003abe:	f04f 0200 	mov.w	r2, #0
 8003ac2:	f04f 0300 	mov.w	r3, #0
 8003ac6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003aca:	4659      	mov	r1, fp
 8003acc:	018b      	lsls	r3, r1, #6
 8003ace:	4651      	mov	r1, sl
 8003ad0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ad4:	4651      	mov	r1, sl
 8003ad6:	018a      	lsls	r2, r1, #6
 8003ad8:	4651      	mov	r1, sl
 8003ada:	ebb2 0801 	subs.w	r8, r2, r1
 8003ade:	4659      	mov	r1, fp
 8003ae0:	eb63 0901 	sbc.w	r9, r3, r1
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003af0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003af4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003af8:	4690      	mov	r8, r2
 8003afa:	4699      	mov	r9, r3
 8003afc:	4623      	mov	r3, r4
 8003afe:	eb18 0303 	adds.w	r3, r8, r3
 8003b02:	613b      	str	r3, [r7, #16]
 8003b04:	462b      	mov	r3, r5
 8003b06:	eb49 0303 	adc.w	r3, r9, r3
 8003b0a:	617b      	str	r3, [r7, #20]
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003b18:	4629      	mov	r1, r5
 8003b1a:	024b      	lsls	r3, r1, #9
 8003b1c:	4621      	mov	r1, r4
 8003b1e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b22:	4621      	mov	r1, r4
 8003b24:	024a      	lsls	r2, r1, #9
 8003b26:	4610      	mov	r0, r2
 8003b28:	4619      	mov	r1, r3
 8003b2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b2e:	2200      	movs	r2, #0
 8003b30:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b32:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003b34:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b38:	f7fd f860 	bl	8000bfc <__aeabi_uldivmod>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	460b      	mov	r3, r1
 8003b40:	4613      	mov	r3, r2
 8003b42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b46:	e065      	b.n	8003c14 <HAL_RCC_GetSysClockFreq+0x420>
 8003b48:	40023800 	.word	0x40023800
 8003b4c:	00f42400 	.word	0x00f42400
 8003b50:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b54:	4b3d      	ldr	r3, [pc, #244]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x458>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	099b      	lsrs	r3, r3, #6
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	4611      	mov	r1, r2
 8003b60:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b64:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b66:	2300      	movs	r3, #0
 8003b68:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b6a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003b6e:	4642      	mov	r2, r8
 8003b70:	464b      	mov	r3, r9
 8003b72:	f04f 0000 	mov.w	r0, #0
 8003b76:	f04f 0100 	mov.w	r1, #0
 8003b7a:	0159      	lsls	r1, r3, #5
 8003b7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b80:	0150      	lsls	r0, r2, #5
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	4641      	mov	r1, r8
 8003b88:	1a51      	subs	r1, r2, r1
 8003b8a:	60b9      	str	r1, [r7, #8]
 8003b8c:	4649      	mov	r1, r9
 8003b8e:	eb63 0301 	sbc.w	r3, r3, r1
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	f04f 0300 	mov.w	r3, #0
 8003b9c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003ba0:	4659      	mov	r1, fp
 8003ba2:	018b      	lsls	r3, r1, #6
 8003ba4:	4651      	mov	r1, sl
 8003ba6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003baa:	4651      	mov	r1, sl
 8003bac:	018a      	lsls	r2, r1, #6
 8003bae:	4651      	mov	r1, sl
 8003bb0:	1a54      	subs	r4, r2, r1
 8003bb2:	4659      	mov	r1, fp
 8003bb4:	eb63 0501 	sbc.w	r5, r3, r1
 8003bb8:	f04f 0200 	mov.w	r2, #0
 8003bbc:	f04f 0300 	mov.w	r3, #0
 8003bc0:	00eb      	lsls	r3, r5, #3
 8003bc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bc6:	00e2      	lsls	r2, r4, #3
 8003bc8:	4614      	mov	r4, r2
 8003bca:	461d      	mov	r5, r3
 8003bcc:	4643      	mov	r3, r8
 8003bce:	18e3      	adds	r3, r4, r3
 8003bd0:	603b      	str	r3, [r7, #0]
 8003bd2:	464b      	mov	r3, r9
 8003bd4:	eb45 0303 	adc.w	r3, r5, r3
 8003bd8:	607b      	str	r3, [r7, #4]
 8003bda:	f04f 0200 	mov.w	r2, #0
 8003bde:	f04f 0300 	mov.w	r3, #0
 8003be2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003be6:	4629      	mov	r1, r5
 8003be8:	028b      	lsls	r3, r1, #10
 8003bea:	4621      	mov	r1, r4
 8003bec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	028a      	lsls	r2, r1, #10
 8003bf4:	4610      	mov	r0, r2
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c00:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003c02:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c06:	f7fc fff9 	bl	8000bfc <__aeabi_uldivmod>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	4613      	mov	r3, r2
 8003c10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003c14:	4b0d      	ldr	r3, [pc, #52]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x458>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	0f1b      	lsrs	r3, r3, #28
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003c22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c32:	e003      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c34:	4b06      	ldr	r3, [pc, #24]	@ (8003c50 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003c36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c3a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c3c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	37b8      	adds	r7, #184	@ 0xb8
 8003c44:	46bd      	mov	sp, r7
 8003c46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	00f42400 	.word	0x00f42400

08003c54 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e28d      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 8083 	beq.w	8003d7a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c74:	4b94      	ldr	r3, [pc, #592]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f003 030c 	and.w	r3, r3, #12
 8003c7c:	2b04      	cmp	r3, #4
 8003c7e:	d019      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c80:	4b91      	ldr	r3, [pc, #580]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c88:	2b08      	cmp	r3, #8
 8003c8a:	d106      	bne.n	8003c9a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c8c:	4b8e      	ldr	r3, [pc, #568]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c98:	d00c      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c9a:	4b8b      	ldr	r3, [pc, #556]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ca2:	2b0c      	cmp	r3, #12
 8003ca4:	d112      	bne.n	8003ccc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ca6:	4b88      	ldr	r3, [pc, #544]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cb2:	d10b      	bne.n	8003ccc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb4:	4b84      	ldr	r3, [pc, #528]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d05b      	beq.n	8003d78 <HAL_RCC_OscConfig+0x124>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d157      	bne.n	8003d78 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e25a      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cd4:	d106      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x90>
 8003cd6:	4b7c      	ldr	r3, [pc, #496]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a7b      	ldr	r2, [pc, #492]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	e01d      	b.n	8003d20 <HAL_RCC_OscConfig+0xcc>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cec:	d10c      	bne.n	8003d08 <HAL_RCC_OscConfig+0xb4>
 8003cee:	4b76      	ldr	r3, [pc, #472]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a75      	ldr	r2, [pc, #468]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003cf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cf8:	6013      	str	r3, [r2, #0]
 8003cfa:	4b73      	ldr	r3, [pc, #460]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a72      	ldr	r2, [pc, #456]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d04:	6013      	str	r3, [r2, #0]
 8003d06:	e00b      	b.n	8003d20 <HAL_RCC_OscConfig+0xcc>
 8003d08:	4b6f      	ldr	r3, [pc, #444]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a6e      	ldr	r2, [pc, #440]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003d0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	4b6c      	ldr	r3, [pc, #432]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a6b      	ldr	r2, [pc, #428]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003d1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d013      	beq.n	8003d50 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d28:	f7fe f834 	bl	8001d94 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d2e:	e008      	b.n	8003d42 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d30:	f7fe f830 	bl	8001d94 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b64      	cmp	r3, #100	@ 0x64
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e21f      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d42:	4b61      	ldr	r3, [pc, #388]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d0f0      	beq.n	8003d30 <HAL_RCC_OscConfig+0xdc>
 8003d4e:	e014      	b.n	8003d7a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d50:	f7fe f820 	bl	8001d94 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d56:	e008      	b.n	8003d6a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d58:	f7fe f81c 	bl	8001d94 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b64      	cmp	r3, #100	@ 0x64
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e20b      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d6a:	4b57      	ldr	r3, [pc, #348]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1f0      	bne.n	8003d58 <HAL_RCC_OscConfig+0x104>
 8003d76:	e000      	b.n	8003d7a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d06f      	beq.n	8003e66 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d86:	4b50      	ldr	r3, [pc, #320]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 030c 	and.w	r3, r3, #12
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d017      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d92:	4b4d      	ldr	r3, [pc, #308]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f003 030c 	and.w	r3, r3, #12
        || \
 8003d9a:	2b08      	cmp	r3, #8
 8003d9c:	d105      	bne.n	8003daa <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d9e:	4b4a      	ldr	r3, [pc, #296]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00b      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003daa:	4b47      	ldr	r3, [pc, #284]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003db2:	2b0c      	cmp	r3, #12
 8003db4:	d11c      	bne.n	8003df0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003db6:	4b44      	ldr	r3, [pc, #272]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d116      	bne.n	8003df0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dc2:	4b41      	ldr	r3, [pc, #260]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d005      	beq.n	8003dda <HAL_RCC_OscConfig+0x186>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d001      	beq.n	8003dda <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e1d3      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dda:	4b3b      	ldr	r3, [pc, #236]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	00db      	lsls	r3, r3, #3
 8003de8:	4937      	ldr	r1, [pc, #220]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dee:	e03a      	b.n	8003e66 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d020      	beq.n	8003e3a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003df8:	4b34      	ldr	r3, [pc, #208]	@ (8003ecc <HAL_RCC_OscConfig+0x278>)
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfe:	f7fd ffc9 	bl	8001d94 <HAL_GetTick>
 8003e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e04:	e008      	b.n	8003e18 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e06:	f7fd ffc5 	bl	8001d94 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d901      	bls.n	8003e18 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e1b4      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e18:	4b2b      	ldr	r3, [pc, #172]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d0f0      	beq.n	8003e06 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e24:	4b28      	ldr	r3, [pc, #160]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	4925      	ldr	r1, [pc, #148]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	600b      	str	r3, [r1, #0]
 8003e38:	e015      	b.n	8003e66 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e3a:	4b24      	ldr	r3, [pc, #144]	@ (8003ecc <HAL_RCC_OscConfig+0x278>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e40:	f7fd ffa8 	bl	8001d94 <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e48:	f7fd ffa4 	bl	8001d94 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e193      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f0      	bne.n	8003e48 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0308 	and.w	r3, r3, #8
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d036      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d016      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e7a:	4b15      	ldr	r3, [pc, #84]	@ (8003ed0 <HAL_RCC_OscConfig+0x27c>)
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e80:	f7fd ff88 	bl	8001d94 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e88:	f7fd ff84 	bl	8001d94 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e173      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec8 <HAL_RCC_OscConfig+0x274>)
 8003e9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0f0      	beq.n	8003e88 <HAL_RCC_OscConfig+0x234>
 8003ea6:	e01b      	b.n	8003ee0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ea8:	4b09      	ldr	r3, [pc, #36]	@ (8003ed0 <HAL_RCC_OscConfig+0x27c>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eae:	f7fd ff71 	bl	8001d94 <HAL_GetTick>
 8003eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eb4:	e00e      	b.n	8003ed4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eb6:	f7fd ff6d 	bl	8001d94 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d907      	bls.n	8003ed4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e15c      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
 8003ec8:	40023800 	.word	0x40023800
 8003ecc:	42470000 	.word	0x42470000
 8003ed0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ed4:	4b8a      	ldr	r3, [pc, #552]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003ed6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1ea      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0304 	and.w	r3, r3, #4
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f000 8097 	beq.w	800401c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ef2:	4b83      	ldr	r3, [pc, #524]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10f      	bne.n	8003f1e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003efe:	2300      	movs	r3, #0
 8003f00:	60bb      	str	r3, [r7, #8]
 8003f02:	4b7f      	ldr	r3, [pc, #508]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f06:	4a7e      	ldr	r2, [pc, #504]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f0e:	4b7c      	ldr	r3, [pc, #496]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f16:	60bb      	str	r3, [r7, #8]
 8003f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1e:	4b79      	ldr	r3, [pc, #484]	@ (8004104 <HAL_RCC_OscConfig+0x4b0>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d118      	bne.n	8003f5c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f2a:	4b76      	ldr	r3, [pc, #472]	@ (8004104 <HAL_RCC_OscConfig+0x4b0>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a75      	ldr	r2, [pc, #468]	@ (8004104 <HAL_RCC_OscConfig+0x4b0>)
 8003f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f36:	f7fd ff2d 	bl	8001d94 <HAL_GetTick>
 8003f3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f3e:	f7fd ff29 	bl	8001d94 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e118      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f50:	4b6c      	ldr	r3, [pc, #432]	@ (8004104 <HAL_RCC_OscConfig+0x4b0>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d0f0      	beq.n	8003f3e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d106      	bne.n	8003f72 <HAL_RCC_OscConfig+0x31e>
 8003f64:	4b66      	ldr	r3, [pc, #408]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f68:	4a65      	ldr	r2, [pc, #404]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f6a:	f043 0301 	orr.w	r3, r3, #1
 8003f6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f70:	e01c      	b.n	8003fac <HAL_RCC_OscConfig+0x358>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	2b05      	cmp	r3, #5
 8003f78:	d10c      	bne.n	8003f94 <HAL_RCC_OscConfig+0x340>
 8003f7a:	4b61      	ldr	r3, [pc, #388]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f7e:	4a60      	ldr	r2, [pc, #384]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f80:	f043 0304 	orr.w	r3, r3, #4
 8003f84:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f86:	4b5e      	ldr	r3, [pc, #376]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8a:	4a5d      	ldr	r2, [pc, #372]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f8c:	f043 0301 	orr.w	r3, r3, #1
 8003f90:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f92:	e00b      	b.n	8003fac <HAL_RCC_OscConfig+0x358>
 8003f94:	4b5a      	ldr	r3, [pc, #360]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f98:	4a59      	ldr	r2, [pc, #356]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003f9a:	f023 0301 	bic.w	r3, r3, #1
 8003f9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fa0:	4b57      	ldr	r3, [pc, #348]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa4:	4a56      	ldr	r2, [pc, #344]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003fa6:	f023 0304 	bic.w	r3, r3, #4
 8003faa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d015      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb4:	f7fd feee 	bl	8001d94 <HAL_GetTick>
 8003fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fba:	e00a      	b.n	8003fd2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fbc:	f7fd feea 	bl	8001d94 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e0d7      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fd2:	4b4b      	ldr	r3, [pc, #300]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8003fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0ee      	beq.n	8003fbc <HAL_RCC_OscConfig+0x368>
 8003fde:	e014      	b.n	800400a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe0:	f7fd fed8 	bl	8001d94 <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fe6:	e00a      	b.n	8003ffe <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe8:	f7fd fed4 	bl	8001d94 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e0c1      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ffe:	4b40      	ldr	r3, [pc, #256]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8004000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1ee      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800400a:	7dfb      	ldrb	r3, [r7, #23]
 800400c:	2b01      	cmp	r3, #1
 800400e:	d105      	bne.n	800401c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004010:	4b3b      	ldr	r3, [pc, #236]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8004012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004014:	4a3a      	ldr	r2, [pc, #232]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8004016:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800401a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 80ad 	beq.w	8004180 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004026:	4b36      	ldr	r3, [pc, #216]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 030c 	and.w	r3, r3, #12
 800402e:	2b08      	cmp	r3, #8
 8004030:	d060      	beq.n	80040f4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	2b02      	cmp	r3, #2
 8004038:	d145      	bne.n	80040c6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800403a:	4b33      	ldr	r3, [pc, #204]	@ (8004108 <HAL_RCC_OscConfig+0x4b4>)
 800403c:	2200      	movs	r2, #0
 800403e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004040:	f7fd fea8 	bl	8001d94 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004048:	f7fd fea4 	bl	8001d94 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e093      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800405a:	4b29      	ldr	r3, [pc, #164]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1f0      	bne.n	8004048 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	69da      	ldr	r2, [r3, #28]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	019b      	lsls	r3, r3, #6
 8004076:	431a      	orrs	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800407c:	085b      	lsrs	r3, r3, #1
 800407e:	3b01      	subs	r3, #1
 8004080:	041b      	lsls	r3, r3, #16
 8004082:	431a      	orrs	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004088:	061b      	lsls	r3, r3, #24
 800408a:	431a      	orrs	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004090:	071b      	lsls	r3, r3, #28
 8004092:	491b      	ldr	r1, [pc, #108]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 8004094:	4313      	orrs	r3, r2
 8004096:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004098:	4b1b      	ldr	r3, [pc, #108]	@ (8004108 <HAL_RCC_OscConfig+0x4b4>)
 800409a:	2201      	movs	r2, #1
 800409c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800409e:	f7fd fe79 	bl	8001d94 <HAL_GetTick>
 80040a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040a4:	e008      	b.n	80040b8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040a6:	f7fd fe75 	bl	8001d94 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e064      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040b8:	4b11      	ldr	r3, [pc, #68]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0f0      	beq.n	80040a6 <HAL_RCC_OscConfig+0x452>
 80040c4:	e05c      	b.n	8004180 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040c6:	4b10      	ldr	r3, [pc, #64]	@ (8004108 <HAL_RCC_OscConfig+0x4b4>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040cc:	f7fd fe62 	bl	8001d94 <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040d4:	f7fd fe5e 	bl	8001d94 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e04d      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040e6:	4b06      	ldr	r3, [pc, #24]	@ (8004100 <HAL_RCC_OscConfig+0x4ac>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f0      	bne.n	80040d4 <HAL_RCC_OscConfig+0x480>
 80040f2:	e045      	b.n	8004180 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d107      	bne.n	800410c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e040      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
 8004100:	40023800 	.word	0x40023800
 8004104:	40007000 	.word	0x40007000
 8004108:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800410c:	4b1f      	ldr	r3, [pc, #124]	@ (800418c <HAL_RCC_OscConfig+0x538>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d030      	beq.n	800417c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004124:	429a      	cmp	r2, r3
 8004126:	d129      	bne.n	800417c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004132:	429a      	cmp	r2, r3
 8004134:	d122      	bne.n	800417c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800413c:	4013      	ands	r3, r2
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004142:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004144:	4293      	cmp	r3, r2
 8004146:	d119      	bne.n	800417c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004152:	085b      	lsrs	r3, r3, #1
 8004154:	3b01      	subs	r3, #1
 8004156:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004158:	429a      	cmp	r2, r3
 800415a:	d10f      	bne.n	800417c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004166:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004168:	429a      	cmp	r2, r3
 800416a:	d107      	bne.n	800417c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004176:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004178:	429a      	cmp	r2, r3
 800417a:	d001      	beq.n	8004180 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e000      	b.n	8004182 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3718      	adds	r7, #24
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	40023800 	.word	0x40023800

08004190 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e041      	b.n	8004226 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d106      	bne.n	80041bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7fd fc40 	bl	8001a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	3304      	adds	r3, #4
 80041cc:	4619      	mov	r1, r3
 80041ce:	4610      	mov	r0, r2
 80041d0:	f000 f984 	bl	80044dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3708      	adds	r7, #8
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
	...

08004230 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b01      	cmp	r3, #1
 8004242:	d001      	beq.n	8004248 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e046      	b.n	80042d6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a23      	ldr	r2, [pc, #140]	@ (80042e4 <HAL_TIM_Base_Start+0xb4>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d022      	beq.n	80042a0 <HAL_TIM_Base_Start+0x70>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004262:	d01d      	beq.n	80042a0 <HAL_TIM_Base_Start+0x70>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a1f      	ldr	r2, [pc, #124]	@ (80042e8 <HAL_TIM_Base_Start+0xb8>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d018      	beq.n	80042a0 <HAL_TIM_Base_Start+0x70>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a1e      	ldr	r2, [pc, #120]	@ (80042ec <HAL_TIM_Base_Start+0xbc>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d013      	beq.n	80042a0 <HAL_TIM_Base_Start+0x70>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a1c      	ldr	r2, [pc, #112]	@ (80042f0 <HAL_TIM_Base_Start+0xc0>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d00e      	beq.n	80042a0 <HAL_TIM_Base_Start+0x70>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a1b      	ldr	r2, [pc, #108]	@ (80042f4 <HAL_TIM_Base_Start+0xc4>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d009      	beq.n	80042a0 <HAL_TIM_Base_Start+0x70>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a19      	ldr	r2, [pc, #100]	@ (80042f8 <HAL_TIM_Base_Start+0xc8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d004      	beq.n	80042a0 <HAL_TIM_Base_Start+0x70>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a18      	ldr	r2, [pc, #96]	@ (80042fc <HAL_TIM_Base_Start+0xcc>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d111      	bne.n	80042c4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f003 0307 	and.w	r3, r3, #7
 80042aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2b06      	cmp	r3, #6
 80042b0:	d010      	beq.n	80042d4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f042 0201 	orr.w	r2, r2, #1
 80042c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042c2:	e007      	b.n	80042d4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3714      	adds	r7, #20
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	40010000 	.word	0x40010000
 80042e8:	40000400 	.word	0x40000400
 80042ec:	40000800 	.word	0x40000800
 80042f0:	40000c00 	.word	0x40000c00
 80042f4:	40010400 	.word	0x40010400
 80042f8:	40014000 	.word	0x40014000
 80042fc:	40001800 	.word	0x40001800

08004300 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6a1a      	ldr	r2, [r3, #32]
 800430e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004312:	4013      	ands	r3, r2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d10f      	bne.n	8004338 <HAL_TIM_Base_Stop+0x38>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	6a1a      	ldr	r2, [r3, #32]
 800431e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004322:	4013      	ands	r3, r2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d107      	bne.n	8004338 <HAL_TIM_Base_Stop+0x38>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0201 	bic.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr

0800434e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800434e:	b580      	push	{r7, lr}
 8004350:	b084      	sub	sp, #16
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
 8004356:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004358:	2300      	movs	r3, #0
 800435a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004362:	2b01      	cmp	r3, #1
 8004364:	d101      	bne.n	800436a <HAL_TIM_ConfigClockSource+0x1c>
 8004366:	2302      	movs	r3, #2
 8004368:	e0b4      	b.n	80044d4 <HAL_TIM_ConfigClockSource+0x186>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2202      	movs	r2, #2
 8004376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004388:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004390:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68ba      	ldr	r2, [r7, #8]
 8004398:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043a2:	d03e      	beq.n	8004422 <HAL_TIM_ConfigClockSource+0xd4>
 80043a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043a8:	f200 8087 	bhi.w	80044ba <HAL_TIM_ConfigClockSource+0x16c>
 80043ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043b0:	f000 8086 	beq.w	80044c0 <HAL_TIM_ConfigClockSource+0x172>
 80043b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043b8:	d87f      	bhi.n	80044ba <HAL_TIM_ConfigClockSource+0x16c>
 80043ba:	2b70      	cmp	r3, #112	@ 0x70
 80043bc:	d01a      	beq.n	80043f4 <HAL_TIM_ConfigClockSource+0xa6>
 80043be:	2b70      	cmp	r3, #112	@ 0x70
 80043c0:	d87b      	bhi.n	80044ba <HAL_TIM_ConfigClockSource+0x16c>
 80043c2:	2b60      	cmp	r3, #96	@ 0x60
 80043c4:	d050      	beq.n	8004468 <HAL_TIM_ConfigClockSource+0x11a>
 80043c6:	2b60      	cmp	r3, #96	@ 0x60
 80043c8:	d877      	bhi.n	80044ba <HAL_TIM_ConfigClockSource+0x16c>
 80043ca:	2b50      	cmp	r3, #80	@ 0x50
 80043cc:	d03c      	beq.n	8004448 <HAL_TIM_ConfigClockSource+0xfa>
 80043ce:	2b50      	cmp	r3, #80	@ 0x50
 80043d0:	d873      	bhi.n	80044ba <HAL_TIM_ConfigClockSource+0x16c>
 80043d2:	2b40      	cmp	r3, #64	@ 0x40
 80043d4:	d058      	beq.n	8004488 <HAL_TIM_ConfigClockSource+0x13a>
 80043d6:	2b40      	cmp	r3, #64	@ 0x40
 80043d8:	d86f      	bhi.n	80044ba <HAL_TIM_ConfigClockSource+0x16c>
 80043da:	2b30      	cmp	r3, #48	@ 0x30
 80043dc:	d064      	beq.n	80044a8 <HAL_TIM_ConfigClockSource+0x15a>
 80043de:	2b30      	cmp	r3, #48	@ 0x30
 80043e0:	d86b      	bhi.n	80044ba <HAL_TIM_ConfigClockSource+0x16c>
 80043e2:	2b20      	cmp	r3, #32
 80043e4:	d060      	beq.n	80044a8 <HAL_TIM_ConfigClockSource+0x15a>
 80043e6:	2b20      	cmp	r3, #32
 80043e8:	d867      	bhi.n	80044ba <HAL_TIM_ConfigClockSource+0x16c>
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d05c      	beq.n	80044a8 <HAL_TIM_ConfigClockSource+0x15a>
 80043ee:	2b10      	cmp	r3, #16
 80043f0:	d05a      	beq.n	80044a8 <HAL_TIM_ConfigClockSource+0x15a>
 80043f2:	e062      	b.n	80044ba <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004404:	f000 f98a 	bl	800471c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004416:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	609a      	str	r2, [r3, #8]
      break;
 8004420:	e04f      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004432:	f000 f973 	bl	800471c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004444:	609a      	str	r2, [r3, #8]
      break;
 8004446:	e03c      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004454:	461a      	mov	r2, r3
 8004456:	f000 f8e7 	bl	8004628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2150      	movs	r1, #80	@ 0x50
 8004460:	4618      	mov	r0, r3
 8004462:	f000 f940 	bl	80046e6 <TIM_ITRx_SetConfig>
      break;
 8004466:	e02c      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004474:	461a      	mov	r2, r3
 8004476:	f000 f906 	bl	8004686 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2160      	movs	r1, #96	@ 0x60
 8004480:	4618      	mov	r0, r3
 8004482:	f000 f930 	bl	80046e6 <TIM_ITRx_SetConfig>
      break;
 8004486:	e01c      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004494:	461a      	mov	r2, r3
 8004496:	f000 f8c7 	bl	8004628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2140      	movs	r1, #64	@ 0x40
 80044a0:	4618      	mov	r0, r3
 80044a2:	f000 f920 	bl	80046e6 <TIM_ITRx_SetConfig>
      break;
 80044a6:	e00c      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4619      	mov	r1, r3
 80044b2:	4610      	mov	r0, r2
 80044b4:	f000 f917 	bl	80046e6 <TIM_ITRx_SetConfig>
      break;
 80044b8:	e003      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	73fb      	strb	r3, [r7, #15]
      break;
 80044be:	e000      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80044c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a43      	ldr	r2, [pc, #268]	@ (80045fc <TIM_Base_SetConfig+0x120>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d013      	beq.n	800451c <TIM_Base_SetConfig+0x40>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044fa:	d00f      	beq.n	800451c <TIM_Base_SetConfig+0x40>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a40      	ldr	r2, [pc, #256]	@ (8004600 <TIM_Base_SetConfig+0x124>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d00b      	beq.n	800451c <TIM_Base_SetConfig+0x40>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a3f      	ldr	r2, [pc, #252]	@ (8004604 <TIM_Base_SetConfig+0x128>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d007      	beq.n	800451c <TIM_Base_SetConfig+0x40>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a3e      	ldr	r2, [pc, #248]	@ (8004608 <TIM_Base_SetConfig+0x12c>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d003      	beq.n	800451c <TIM_Base_SetConfig+0x40>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a3d      	ldr	r2, [pc, #244]	@ (800460c <TIM_Base_SetConfig+0x130>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d108      	bne.n	800452e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	4313      	orrs	r3, r2
 800452c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a32      	ldr	r2, [pc, #200]	@ (80045fc <TIM_Base_SetConfig+0x120>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d02b      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800453c:	d027      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a2f      	ldr	r2, [pc, #188]	@ (8004600 <TIM_Base_SetConfig+0x124>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d023      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a2e      	ldr	r2, [pc, #184]	@ (8004604 <TIM_Base_SetConfig+0x128>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d01f      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a2d      	ldr	r2, [pc, #180]	@ (8004608 <TIM_Base_SetConfig+0x12c>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d01b      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a2c      	ldr	r2, [pc, #176]	@ (800460c <TIM_Base_SetConfig+0x130>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d017      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a2b      	ldr	r2, [pc, #172]	@ (8004610 <TIM_Base_SetConfig+0x134>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d013      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a2a      	ldr	r2, [pc, #168]	@ (8004614 <TIM_Base_SetConfig+0x138>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d00f      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a29      	ldr	r2, [pc, #164]	@ (8004618 <TIM_Base_SetConfig+0x13c>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d00b      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a28      	ldr	r2, [pc, #160]	@ (800461c <TIM_Base_SetConfig+0x140>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d007      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a27      	ldr	r2, [pc, #156]	@ (8004620 <TIM_Base_SetConfig+0x144>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d003      	beq.n	800458e <TIM_Base_SetConfig+0xb2>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a26      	ldr	r2, [pc, #152]	@ (8004624 <TIM_Base_SetConfig+0x148>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d108      	bne.n	80045a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	4313      	orrs	r3, r2
 800459e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	689a      	ldr	r2, [r3, #8]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a0e      	ldr	r2, [pc, #56]	@ (80045fc <TIM_Base_SetConfig+0x120>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d003      	beq.n	80045ce <TIM_Base_SetConfig+0xf2>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a10      	ldr	r2, [pc, #64]	@ (800460c <TIM_Base_SetConfig+0x130>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d103      	bne.n	80045d6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	691a      	ldr	r2, [r3, #16]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f043 0204 	orr.w	r2, r3, #4
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	601a      	str	r2, [r3, #0]
}
 80045ee:	bf00      	nop
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	40010000 	.word	0x40010000
 8004600:	40000400 	.word	0x40000400
 8004604:	40000800 	.word	0x40000800
 8004608:	40000c00 	.word	0x40000c00
 800460c:	40010400 	.word	0x40010400
 8004610:	40014000 	.word	0x40014000
 8004614:	40014400 	.word	0x40014400
 8004618:	40014800 	.word	0x40014800
 800461c:	40001800 	.word	0x40001800
 8004620:	40001c00 	.word	0x40001c00
 8004624:	40002000 	.word	0x40002000

08004628 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004628:	b480      	push	{r7}
 800462a:	b087      	sub	sp, #28
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6a1b      	ldr	r3, [r3, #32]
 8004638:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	f023 0201 	bic.w	r2, r3, #1
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004652:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	011b      	lsls	r3, r3, #4
 8004658:	693a      	ldr	r2, [r7, #16]
 800465a:	4313      	orrs	r3, r2
 800465c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f023 030a 	bic.w	r3, r3, #10
 8004664:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	4313      	orrs	r3, r2
 800466c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	621a      	str	r2, [r3, #32]
}
 800467a:	bf00      	nop
 800467c:	371c      	adds	r7, #28
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr

08004686 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004686:	b480      	push	{r7}
 8004688:	b087      	sub	sp, #28
 800468a:	af00      	add	r7, sp, #0
 800468c:	60f8      	str	r0, [r7, #12]
 800468e:	60b9      	str	r1, [r7, #8]
 8004690:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	f023 0210 	bic.w	r2, r3, #16
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80046b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	031b      	lsls	r3, r3, #12
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80046c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	011b      	lsls	r3, r3, #4
 80046c8:	697a      	ldr	r2, [r7, #20]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	621a      	str	r2, [r3, #32]
}
 80046da:	bf00      	nop
 80046dc:	371c      	adds	r7, #28
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b085      	sub	sp, #20
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
 80046ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046fe:	683a      	ldr	r2, [r7, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	4313      	orrs	r3, r2
 8004704:	f043 0307 	orr.w	r3, r3, #7
 8004708:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	609a      	str	r2, [r3, #8]
}
 8004710:	bf00      	nop
 8004712:	3714      	adds	r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800471c:	b480      	push	{r7}
 800471e:	b087      	sub	sp, #28
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
 8004728:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004736:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	021a      	lsls	r2, r3, #8
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	431a      	orrs	r2, r3
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	4313      	orrs	r3, r2
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	4313      	orrs	r3, r2
 8004748:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	609a      	str	r2, [r3, #8]
}
 8004750:	bf00      	nop
 8004752:	371c      	adds	r7, #28
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004770:	2302      	movs	r3, #2
 8004772:	e05a      	b.n	800482a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2202      	movs	r2, #2
 8004780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800479a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a21      	ldr	r2, [pc, #132]	@ (8004838 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d022      	beq.n	80047fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047c0:	d01d      	beq.n	80047fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a1d      	ldr	r2, [pc, #116]	@ (800483c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d018      	beq.n	80047fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a1b      	ldr	r2, [pc, #108]	@ (8004840 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d013      	beq.n	80047fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a1a      	ldr	r2, [pc, #104]	@ (8004844 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d00e      	beq.n	80047fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a18      	ldr	r2, [pc, #96]	@ (8004848 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d009      	beq.n	80047fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a17      	ldr	r2, [pc, #92]	@ (800484c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d004      	beq.n	80047fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a15      	ldr	r2, [pc, #84]	@ (8004850 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d10c      	bne.n	8004818 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004804:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	4313      	orrs	r3, r2
 800480e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68ba      	ldr	r2, [r7, #8]
 8004816:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3714      	adds	r7, #20
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	40010000 	.word	0x40010000
 800483c:	40000400 	.word	0x40000400
 8004840:	40000800 	.word	0x40000800
 8004844:	40000c00 	.word	0x40000c00
 8004848:	40010400 	.word	0x40010400
 800484c:	40014000 	.word	0x40014000
 8004850:	40001800 	.word	0x40001800

08004854 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e042      	b.n	80048ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d106      	bne.n	8004880 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7fd f914 	bl	8001aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2224      	movs	r2, #36	@ 0x24
 8004884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004896:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f973 	bl	8004b84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	695a      	ldr	r2, [r3, #20]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68da      	ldr	r2, [r3, #12]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2220      	movs	r2, #32
 80048e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3708      	adds	r7, #8
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b08a      	sub	sp, #40	@ 0x28
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	603b      	str	r3, [r7, #0]
 8004900:	4613      	mov	r3, r2
 8004902:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004904:	2300      	movs	r3, #0
 8004906:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b20      	cmp	r3, #32
 8004912:	d175      	bne.n	8004a00 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d002      	beq.n	8004920 <HAL_UART_Transmit+0x2c>
 800491a:	88fb      	ldrh	r3, [r7, #6]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d101      	bne.n	8004924 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e06e      	b.n	8004a02 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2221      	movs	r2, #33	@ 0x21
 800492e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004932:	f7fd fa2f 	bl	8001d94 <HAL_GetTick>
 8004936:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	88fa      	ldrh	r2, [r7, #6]
 800493c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	88fa      	ldrh	r2, [r7, #6]
 8004942:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800494c:	d108      	bne.n	8004960 <HAL_UART_Transmit+0x6c>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d104      	bne.n	8004960 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004956:	2300      	movs	r3, #0
 8004958:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	61bb      	str	r3, [r7, #24]
 800495e:	e003      	b.n	8004968 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004964:	2300      	movs	r3, #0
 8004966:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004968:	e02e      	b.n	80049c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	2200      	movs	r2, #0
 8004972:	2180      	movs	r1, #128	@ 0x80
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f000 f848 	bl	8004a0a <UART_WaitOnFlagUntilTimeout>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d005      	beq.n	800498c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2220      	movs	r2, #32
 8004984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e03a      	b.n	8004a02 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d10b      	bne.n	80049aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	881b      	ldrh	r3, [r3, #0]
 8004996:	461a      	mov	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	3302      	adds	r3, #2
 80049a6:	61bb      	str	r3, [r7, #24]
 80049a8:	e007      	b.n	80049ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	781a      	ldrb	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	3301      	adds	r3, #1
 80049b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049be:	b29b      	uxth	r3, r3
 80049c0:	3b01      	subs	r3, #1
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1cb      	bne.n	800496a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	2200      	movs	r2, #0
 80049da:	2140      	movs	r1, #64	@ 0x40
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f000 f814 	bl	8004a0a <UART_WaitOnFlagUntilTimeout>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d005      	beq.n	80049f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2220      	movs	r2, #32
 80049ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e006      	b.n	8004a02 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2220      	movs	r2, #32
 80049f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80049fc:	2300      	movs	r3, #0
 80049fe:	e000      	b.n	8004a02 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004a00:	2302      	movs	r3, #2
  }
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3720      	adds	r7, #32
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b086      	sub	sp, #24
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	60f8      	str	r0, [r7, #12]
 8004a12:	60b9      	str	r1, [r7, #8]
 8004a14:	603b      	str	r3, [r7, #0]
 8004a16:	4613      	mov	r3, r2
 8004a18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a1a:	e03b      	b.n	8004a94 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a1c:	6a3b      	ldr	r3, [r7, #32]
 8004a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a22:	d037      	beq.n	8004a94 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a24:	f7fd f9b6 	bl	8001d94 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	6a3a      	ldr	r2, [r7, #32]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d302      	bcc.n	8004a3a <UART_WaitOnFlagUntilTimeout+0x30>
 8004a34:	6a3b      	ldr	r3, [r7, #32]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e03a      	b.n	8004ab4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	f003 0304 	and.w	r3, r3, #4
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d023      	beq.n	8004a94 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	2b80      	cmp	r3, #128	@ 0x80
 8004a50:	d020      	beq.n	8004a94 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	2b40      	cmp	r3, #64	@ 0x40
 8004a56:	d01d      	beq.n	8004a94 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0308 	and.w	r3, r3, #8
 8004a62:	2b08      	cmp	r3, #8
 8004a64:	d116      	bne.n	8004a94 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004a66:	2300      	movs	r3, #0
 8004a68:	617b      	str	r3, [r7, #20]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	617b      	str	r3, [r7, #20]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	617b      	str	r3, [r7, #20]
 8004a7a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a7c:	68f8      	ldr	r0, [r7, #12]
 8004a7e:	f000 f81d 	bl	8004abc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2208      	movs	r2, #8
 8004a86:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e00f      	b.n	8004ab4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	68ba      	ldr	r2, [r7, #8]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	bf0c      	ite	eq
 8004aa4:	2301      	moveq	r3, #1
 8004aa6:	2300      	movne	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	461a      	mov	r2, r3
 8004aac:	79fb      	ldrb	r3, [r7, #7]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d0b4      	beq.n	8004a1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3718      	adds	r7, #24
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b095      	sub	sp, #84	@ 0x54
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	330c      	adds	r3, #12
 8004aca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ace:	e853 3f00 	ldrex	r3, [r3]
 8004ad2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	330c      	adds	r3, #12
 8004ae2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ae4:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004aea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004aec:	e841 2300 	strex	r3, r2, [r1]
 8004af0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1e5      	bne.n	8004ac4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	3314      	adds	r3, #20
 8004afe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b00:	6a3b      	ldr	r3, [r7, #32]
 8004b02:	e853 3f00 	ldrex	r3, [r3]
 8004b06:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	f023 0301 	bic.w	r3, r3, #1
 8004b0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	3314      	adds	r3, #20
 8004b16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b20:	e841 2300 	strex	r3, r2, [r1]
 8004b24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1e5      	bne.n	8004af8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d119      	bne.n	8004b68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	330c      	adds	r3, #12
 8004b3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	e853 3f00 	ldrex	r3, [r3]
 8004b42:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	f023 0310 	bic.w	r3, r3, #16
 8004b4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	330c      	adds	r3, #12
 8004b52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b54:	61ba      	str	r2, [r7, #24]
 8004b56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b58:	6979      	ldr	r1, [r7, #20]
 8004b5a:	69ba      	ldr	r2, [r7, #24]
 8004b5c:	e841 2300 	strex	r3, r2, [r1]
 8004b60:	613b      	str	r3, [r7, #16]
   return(result);
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1e5      	bne.n	8004b34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2220      	movs	r2, #32
 8004b6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b76:	bf00      	nop
 8004b78:	3754      	adds	r7, #84	@ 0x54
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
	...

08004b84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b88:	b0c0      	sub	sp, #256	@ 0x100
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ba0:	68d9      	ldr	r1, [r3, #12]
 8004ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	ea40 0301 	orr.w	r3, r0, r1
 8004bac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb2:	689a      	ldr	r2, [r3, #8]
 8004bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004bdc:	f021 010c 	bic.w	r1, r1, #12
 8004be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004bea:	430b      	orrs	r3, r1
 8004bec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	695b      	ldr	r3, [r3, #20]
 8004bf6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bfe:	6999      	ldr	r1, [r3, #24]
 8004c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	ea40 0301 	orr.w	r3, r0, r1
 8004c0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	4b8f      	ldr	r3, [pc, #572]	@ (8004e50 <UART_SetConfig+0x2cc>)
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d005      	beq.n	8004c24 <UART_SetConfig+0xa0>
 8004c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	4b8d      	ldr	r3, [pc, #564]	@ (8004e54 <UART_SetConfig+0x2d0>)
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d104      	bne.n	8004c2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c24:	f7fe fdd2 	bl	80037cc <HAL_RCC_GetPCLK2Freq>
 8004c28:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004c2c:	e003      	b.n	8004c36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c2e:	f7fe fdb9 	bl	80037a4 <HAL_RCC_GetPCLK1Freq>
 8004c32:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c3a:	69db      	ldr	r3, [r3, #28]
 8004c3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c40:	f040 810c 	bne.w	8004e5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004c4e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004c52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004c56:	4622      	mov	r2, r4
 8004c58:	462b      	mov	r3, r5
 8004c5a:	1891      	adds	r1, r2, r2
 8004c5c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004c5e:	415b      	adcs	r3, r3
 8004c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004c66:	4621      	mov	r1, r4
 8004c68:	eb12 0801 	adds.w	r8, r2, r1
 8004c6c:	4629      	mov	r1, r5
 8004c6e:	eb43 0901 	adc.w	r9, r3, r1
 8004c72:	f04f 0200 	mov.w	r2, #0
 8004c76:	f04f 0300 	mov.w	r3, #0
 8004c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c86:	4690      	mov	r8, r2
 8004c88:	4699      	mov	r9, r3
 8004c8a:	4623      	mov	r3, r4
 8004c8c:	eb18 0303 	adds.w	r3, r8, r3
 8004c90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004c94:	462b      	mov	r3, r5
 8004c96:	eb49 0303 	adc.w	r3, r9, r3
 8004c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004caa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004cae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	18db      	adds	r3, r3, r3
 8004cb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cb8:	4613      	mov	r3, r2
 8004cba:	eb42 0303 	adc.w	r3, r2, r3
 8004cbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004cc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004cc8:	f7fb ff98 	bl	8000bfc <__aeabi_uldivmod>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	460b      	mov	r3, r1
 8004cd0:	4b61      	ldr	r3, [pc, #388]	@ (8004e58 <UART_SetConfig+0x2d4>)
 8004cd2:	fba3 2302 	umull	r2, r3, r3, r2
 8004cd6:	095b      	lsrs	r3, r3, #5
 8004cd8:	011c      	lsls	r4, r3, #4
 8004cda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ce4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004ce8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004cec:	4642      	mov	r2, r8
 8004cee:	464b      	mov	r3, r9
 8004cf0:	1891      	adds	r1, r2, r2
 8004cf2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004cf4:	415b      	adcs	r3, r3
 8004cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cf8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004cfc:	4641      	mov	r1, r8
 8004cfe:	eb12 0a01 	adds.w	sl, r2, r1
 8004d02:	4649      	mov	r1, r9
 8004d04:	eb43 0b01 	adc.w	fp, r3, r1
 8004d08:	f04f 0200 	mov.w	r2, #0
 8004d0c:	f04f 0300 	mov.w	r3, #0
 8004d10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d1c:	4692      	mov	sl, r2
 8004d1e:	469b      	mov	fp, r3
 8004d20:	4643      	mov	r3, r8
 8004d22:	eb1a 0303 	adds.w	r3, sl, r3
 8004d26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d2a:	464b      	mov	r3, r9
 8004d2c:	eb4b 0303 	adc.w	r3, fp, r3
 8004d30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d40:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004d44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004d48:	460b      	mov	r3, r1
 8004d4a:	18db      	adds	r3, r3, r3
 8004d4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d4e:	4613      	mov	r3, r2
 8004d50:	eb42 0303 	adc.w	r3, r2, r3
 8004d54:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004d5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004d5e:	f7fb ff4d 	bl	8000bfc <__aeabi_uldivmod>
 8004d62:	4602      	mov	r2, r0
 8004d64:	460b      	mov	r3, r1
 8004d66:	4611      	mov	r1, r2
 8004d68:	4b3b      	ldr	r3, [pc, #236]	@ (8004e58 <UART_SetConfig+0x2d4>)
 8004d6a:	fba3 2301 	umull	r2, r3, r3, r1
 8004d6e:	095b      	lsrs	r3, r3, #5
 8004d70:	2264      	movs	r2, #100	@ 0x64
 8004d72:	fb02 f303 	mul.w	r3, r2, r3
 8004d76:	1acb      	subs	r3, r1, r3
 8004d78:	00db      	lsls	r3, r3, #3
 8004d7a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004d7e:	4b36      	ldr	r3, [pc, #216]	@ (8004e58 <UART_SetConfig+0x2d4>)
 8004d80:	fba3 2302 	umull	r2, r3, r3, r2
 8004d84:	095b      	lsrs	r3, r3, #5
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004d8c:	441c      	add	r4, r3
 8004d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d92:	2200      	movs	r2, #0
 8004d94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004d9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004da0:	4642      	mov	r2, r8
 8004da2:	464b      	mov	r3, r9
 8004da4:	1891      	adds	r1, r2, r2
 8004da6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004da8:	415b      	adcs	r3, r3
 8004daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004db0:	4641      	mov	r1, r8
 8004db2:	1851      	adds	r1, r2, r1
 8004db4:	6339      	str	r1, [r7, #48]	@ 0x30
 8004db6:	4649      	mov	r1, r9
 8004db8:	414b      	adcs	r3, r1
 8004dba:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dbc:	f04f 0200 	mov.w	r2, #0
 8004dc0:	f04f 0300 	mov.w	r3, #0
 8004dc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004dc8:	4659      	mov	r1, fp
 8004dca:	00cb      	lsls	r3, r1, #3
 8004dcc:	4651      	mov	r1, sl
 8004dce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dd2:	4651      	mov	r1, sl
 8004dd4:	00ca      	lsls	r2, r1, #3
 8004dd6:	4610      	mov	r0, r2
 8004dd8:	4619      	mov	r1, r3
 8004dda:	4603      	mov	r3, r0
 8004ddc:	4642      	mov	r2, r8
 8004dde:	189b      	adds	r3, r3, r2
 8004de0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004de4:	464b      	mov	r3, r9
 8004de6:	460a      	mov	r2, r1
 8004de8:	eb42 0303 	adc.w	r3, r2, r3
 8004dec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004dfc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004e00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e04:	460b      	mov	r3, r1
 8004e06:	18db      	adds	r3, r3, r3
 8004e08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	eb42 0303 	adc.w	r3, r2, r3
 8004e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004e1a:	f7fb feef 	bl	8000bfc <__aeabi_uldivmod>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	460b      	mov	r3, r1
 8004e22:	4b0d      	ldr	r3, [pc, #52]	@ (8004e58 <UART_SetConfig+0x2d4>)
 8004e24:	fba3 1302 	umull	r1, r3, r3, r2
 8004e28:	095b      	lsrs	r3, r3, #5
 8004e2a:	2164      	movs	r1, #100	@ 0x64
 8004e2c:	fb01 f303 	mul.w	r3, r1, r3
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	00db      	lsls	r3, r3, #3
 8004e34:	3332      	adds	r3, #50	@ 0x32
 8004e36:	4a08      	ldr	r2, [pc, #32]	@ (8004e58 <UART_SetConfig+0x2d4>)
 8004e38:	fba2 2303 	umull	r2, r3, r2, r3
 8004e3c:	095b      	lsrs	r3, r3, #5
 8004e3e:	f003 0207 	and.w	r2, r3, #7
 8004e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4422      	add	r2, r4
 8004e4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e4c:	e106      	b.n	800505c <UART_SetConfig+0x4d8>
 8004e4e:	bf00      	nop
 8004e50:	40011000 	.word	0x40011000
 8004e54:	40011400 	.word	0x40011400
 8004e58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e60:	2200      	movs	r2, #0
 8004e62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e66:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004e6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004e6e:	4642      	mov	r2, r8
 8004e70:	464b      	mov	r3, r9
 8004e72:	1891      	adds	r1, r2, r2
 8004e74:	6239      	str	r1, [r7, #32]
 8004e76:	415b      	adcs	r3, r3
 8004e78:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e7e:	4641      	mov	r1, r8
 8004e80:	1854      	adds	r4, r2, r1
 8004e82:	4649      	mov	r1, r9
 8004e84:	eb43 0501 	adc.w	r5, r3, r1
 8004e88:	f04f 0200 	mov.w	r2, #0
 8004e8c:	f04f 0300 	mov.w	r3, #0
 8004e90:	00eb      	lsls	r3, r5, #3
 8004e92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e96:	00e2      	lsls	r2, r4, #3
 8004e98:	4614      	mov	r4, r2
 8004e9a:	461d      	mov	r5, r3
 8004e9c:	4643      	mov	r3, r8
 8004e9e:	18e3      	adds	r3, r4, r3
 8004ea0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ea4:	464b      	mov	r3, r9
 8004ea6:	eb45 0303 	adc.w	r3, r5, r3
 8004eaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004eba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ebe:	f04f 0200 	mov.w	r2, #0
 8004ec2:	f04f 0300 	mov.w	r3, #0
 8004ec6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004eca:	4629      	mov	r1, r5
 8004ecc:	008b      	lsls	r3, r1, #2
 8004ece:	4621      	mov	r1, r4
 8004ed0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ed4:	4621      	mov	r1, r4
 8004ed6:	008a      	lsls	r2, r1, #2
 8004ed8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004edc:	f7fb fe8e 	bl	8000bfc <__aeabi_uldivmod>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	4b60      	ldr	r3, [pc, #384]	@ (8005068 <UART_SetConfig+0x4e4>)
 8004ee6:	fba3 2302 	umull	r2, r3, r3, r2
 8004eea:	095b      	lsrs	r3, r3, #5
 8004eec:	011c      	lsls	r4, r3, #4
 8004eee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ef8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004efc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004f00:	4642      	mov	r2, r8
 8004f02:	464b      	mov	r3, r9
 8004f04:	1891      	adds	r1, r2, r2
 8004f06:	61b9      	str	r1, [r7, #24]
 8004f08:	415b      	adcs	r3, r3
 8004f0a:	61fb      	str	r3, [r7, #28]
 8004f0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f10:	4641      	mov	r1, r8
 8004f12:	1851      	adds	r1, r2, r1
 8004f14:	6139      	str	r1, [r7, #16]
 8004f16:	4649      	mov	r1, r9
 8004f18:	414b      	adcs	r3, r1
 8004f1a:	617b      	str	r3, [r7, #20]
 8004f1c:	f04f 0200 	mov.w	r2, #0
 8004f20:	f04f 0300 	mov.w	r3, #0
 8004f24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f28:	4659      	mov	r1, fp
 8004f2a:	00cb      	lsls	r3, r1, #3
 8004f2c:	4651      	mov	r1, sl
 8004f2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f32:	4651      	mov	r1, sl
 8004f34:	00ca      	lsls	r2, r1, #3
 8004f36:	4610      	mov	r0, r2
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	4642      	mov	r2, r8
 8004f3e:	189b      	adds	r3, r3, r2
 8004f40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004f44:	464b      	mov	r3, r9
 8004f46:	460a      	mov	r2, r1
 8004f48:	eb42 0303 	adc.w	r3, r2, r3
 8004f4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004f5a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004f5c:	f04f 0200 	mov.w	r2, #0
 8004f60:	f04f 0300 	mov.w	r3, #0
 8004f64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004f68:	4649      	mov	r1, r9
 8004f6a:	008b      	lsls	r3, r1, #2
 8004f6c:	4641      	mov	r1, r8
 8004f6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f72:	4641      	mov	r1, r8
 8004f74:	008a      	lsls	r2, r1, #2
 8004f76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004f7a:	f7fb fe3f 	bl	8000bfc <__aeabi_uldivmod>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	460b      	mov	r3, r1
 8004f82:	4611      	mov	r1, r2
 8004f84:	4b38      	ldr	r3, [pc, #224]	@ (8005068 <UART_SetConfig+0x4e4>)
 8004f86:	fba3 2301 	umull	r2, r3, r3, r1
 8004f8a:	095b      	lsrs	r3, r3, #5
 8004f8c:	2264      	movs	r2, #100	@ 0x64
 8004f8e:	fb02 f303 	mul.w	r3, r2, r3
 8004f92:	1acb      	subs	r3, r1, r3
 8004f94:	011b      	lsls	r3, r3, #4
 8004f96:	3332      	adds	r3, #50	@ 0x32
 8004f98:	4a33      	ldr	r2, [pc, #204]	@ (8005068 <UART_SetConfig+0x4e4>)
 8004f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9e:	095b      	lsrs	r3, r3, #5
 8004fa0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fa4:	441c      	add	r4, r3
 8004fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004faa:	2200      	movs	r2, #0
 8004fac:	673b      	str	r3, [r7, #112]	@ 0x70
 8004fae:	677a      	str	r2, [r7, #116]	@ 0x74
 8004fb0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004fb4:	4642      	mov	r2, r8
 8004fb6:	464b      	mov	r3, r9
 8004fb8:	1891      	adds	r1, r2, r2
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	415b      	adcs	r3, r3
 8004fbe:	60fb      	str	r3, [r7, #12]
 8004fc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fc4:	4641      	mov	r1, r8
 8004fc6:	1851      	adds	r1, r2, r1
 8004fc8:	6039      	str	r1, [r7, #0]
 8004fca:	4649      	mov	r1, r9
 8004fcc:	414b      	adcs	r3, r1
 8004fce:	607b      	str	r3, [r7, #4]
 8004fd0:	f04f 0200 	mov.w	r2, #0
 8004fd4:	f04f 0300 	mov.w	r3, #0
 8004fd8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004fdc:	4659      	mov	r1, fp
 8004fde:	00cb      	lsls	r3, r1, #3
 8004fe0:	4651      	mov	r1, sl
 8004fe2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fe6:	4651      	mov	r1, sl
 8004fe8:	00ca      	lsls	r2, r1, #3
 8004fea:	4610      	mov	r0, r2
 8004fec:	4619      	mov	r1, r3
 8004fee:	4603      	mov	r3, r0
 8004ff0:	4642      	mov	r2, r8
 8004ff2:	189b      	adds	r3, r3, r2
 8004ff4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ff6:	464b      	mov	r3, r9
 8004ff8:	460a      	mov	r2, r1
 8004ffa:	eb42 0303 	adc.w	r3, r2, r3
 8004ffe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	663b      	str	r3, [r7, #96]	@ 0x60
 800500a:	667a      	str	r2, [r7, #100]	@ 0x64
 800500c:	f04f 0200 	mov.w	r2, #0
 8005010:	f04f 0300 	mov.w	r3, #0
 8005014:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005018:	4649      	mov	r1, r9
 800501a:	008b      	lsls	r3, r1, #2
 800501c:	4641      	mov	r1, r8
 800501e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005022:	4641      	mov	r1, r8
 8005024:	008a      	lsls	r2, r1, #2
 8005026:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800502a:	f7fb fde7 	bl	8000bfc <__aeabi_uldivmod>
 800502e:	4602      	mov	r2, r0
 8005030:	460b      	mov	r3, r1
 8005032:	4b0d      	ldr	r3, [pc, #52]	@ (8005068 <UART_SetConfig+0x4e4>)
 8005034:	fba3 1302 	umull	r1, r3, r3, r2
 8005038:	095b      	lsrs	r3, r3, #5
 800503a:	2164      	movs	r1, #100	@ 0x64
 800503c:	fb01 f303 	mul.w	r3, r1, r3
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	011b      	lsls	r3, r3, #4
 8005044:	3332      	adds	r3, #50	@ 0x32
 8005046:	4a08      	ldr	r2, [pc, #32]	@ (8005068 <UART_SetConfig+0x4e4>)
 8005048:	fba2 2303 	umull	r2, r3, r2, r3
 800504c:	095b      	lsrs	r3, r3, #5
 800504e:	f003 020f 	and.w	r2, r3, #15
 8005052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4422      	add	r2, r4
 800505a:	609a      	str	r2, [r3, #8]
}
 800505c:	bf00      	nop
 800505e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005062:	46bd      	mov	sp, r7
 8005064:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005068:	51eb851f 	.word	0x51eb851f

0800506c <siprintf>:
 800506c:	b40e      	push	{r1, r2, r3}
 800506e:	b500      	push	{lr}
 8005070:	b09c      	sub	sp, #112	@ 0x70
 8005072:	ab1d      	add	r3, sp, #116	@ 0x74
 8005074:	9002      	str	r0, [sp, #8]
 8005076:	9006      	str	r0, [sp, #24]
 8005078:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800507c:	4809      	ldr	r0, [pc, #36]	@ (80050a4 <siprintf+0x38>)
 800507e:	9107      	str	r1, [sp, #28]
 8005080:	9104      	str	r1, [sp, #16]
 8005082:	4909      	ldr	r1, [pc, #36]	@ (80050a8 <siprintf+0x3c>)
 8005084:	f853 2b04 	ldr.w	r2, [r3], #4
 8005088:	9105      	str	r1, [sp, #20]
 800508a:	6800      	ldr	r0, [r0, #0]
 800508c:	9301      	str	r3, [sp, #4]
 800508e:	a902      	add	r1, sp, #8
 8005090:	f000 f994 	bl	80053bc <_svfiprintf_r>
 8005094:	9b02      	ldr	r3, [sp, #8]
 8005096:	2200      	movs	r2, #0
 8005098:	701a      	strb	r2, [r3, #0]
 800509a:	b01c      	add	sp, #112	@ 0x70
 800509c:	f85d eb04 	ldr.w	lr, [sp], #4
 80050a0:	b003      	add	sp, #12
 80050a2:	4770      	bx	lr
 80050a4:	2000000c 	.word	0x2000000c
 80050a8:	ffff0208 	.word	0xffff0208

080050ac <memset>:
 80050ac:	4402      	add	r2, r0
 80050ae:	4603      	mov	r3, r0
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d100      	bne.n	80050b6 <memset+0xa>
 80050b4:	4770      	bx	lr
 80050b6:	f803 1b01 	strb.w	r1, [r3], #1
 80050ba:	e7f9      	b.n	80050b0 <memset+0x4>

080050bc <__errno>:
 80050bc:	4b01      	ldr	r3, [pc, #4]	@ (80050c4 <__errno+0x8>)
 80050be:	6818      	ldr	r0, [r3, #0]
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	2000000c 	.word	0x2000000c

080050c8 <__libc_init_array>:
 80050c8:	b570      	push	{r4, r5, r6, lr}
 80050ca:	4d0d      	ldr	r5, [pc, #52]	@ (8005100 <__libc_init_array+0x38>)
 80050cc:	4c0d      	ldr	r4, [pc, #52]	@ (8005104 <__libc_init_array+0x3c>)
 80050ce:	1b64      	subs	r4, r4, r5
 80050d0:	10a4      	asrs	r4, r4, #2
 80050d2:	2600      	movs	r6, #0
 80050d4:	42a6      	cmp	r6, r4
 80050d6:	d109      	bne.n	80050ec <__libc_init_array+0x24>
 80050d8:	4d0b      	ldr	r5, [pc, #44]	@ (8005108 <__libc_init_array+0x40>)
 80050da:	4c0c      	ldr	r4, [pc, #48]	@ (800510c <__libc_init_array+0x44>)
 80050dc:	f001 fc98 	bl	8006a10 <_init>
 80050e0:	1b64      	subs	r4, r4, r5
 80050e2:	10a4      	asrs	r4, r4, #2
 80050e4:	2600      	movs	r6, #0
 80050e6:	42a6      	cmp	r6, r4
 80050e8:	d105      	bne.n	80050f6 <__libc_init_array+0x2e>
 80050ea:	bd70      	pop	{r4, r5, r6, pc}
 80050ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80050f0:	4798      	blx	r3
 80050f2:	3601      	adds	r6, #1
 80050f4:	e7ee      	b.n	80050d4 <__libc_init_array+0xc>
 80050f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80050fa:	4798      	blx	r3
 80050fc:	3601      	adds	r6, #1
 80050fe:	e7f2      	b.n	80050e6 <__libc_init_array+0x1e>
 8005100:	08006ca8 	.word	0x08006ca8
 8005104:	08006ca8 	.word	0x08006ca8
 8005108:	08006ca8 	.word	0x08006ca8
 800510c:	08006cac 	.word	0x08006cac

08005110 <__retarget_lock_acquire_recursive>:
 8005110:	4770      	bx	lr

08005112 <__retarget_lock_release_recursive>:
 8005112:	4770      	bx	lr

08005114 <_free_r>:
 8005114:	b538      	push	{r3, r4, r5, lr}
 8005116:	4605      	mov	r5, r0
 8005118:	2900      	cmp	r1, #0
 800511a:	d041      	beq.n	80051a0 <_free_r+0x8c>
 800511c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005120:	1f0c      	subs	r4, r1, #4
 8005122:	2b00      	cmp	r3, #0
 8005124:	bfb8      	it	lt
 8005126:	18e4      	addlt	r4, r4, r3
 8005128:	f000 f8e0 	bl	80052ec <__malloc_lock>
 800512c:	4a1d      	ldr	r2, [pc, #116]	@ (80051a4 <_free_r+0x90>)
 800512e:	6813      	ldr	r3, [r2, #0]
 8005130:	b933      	cbnz	r3, 8005140 <_free_r+0x2c>
 8005132:	6063      	str	r3, [r4, #4]
 8005134:	6014      	str	r4, [r2, #0]
 8005136:	4628      	mov	r0, r5
 8005138:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800513c:	f000 b8dc 	b.w	80052f8 <__malloc_unlock>
 8005140:	42a3      	cmp	r3, r4
 8005142:	d908      	bls.n	8005156 <_free_r+0x42>
 8005144:	6820      	ldr	r0, [r4, #0]
 8005146:	1821      	adds	r1, r4, r0
 8005148:	428b      	cmp	r3, r1
 800514a:	bf01      	itttt	eq
 800514c:	6819      	ldreq	r1, [r3, #0]
 800514e:	685b      	ldreq	r3, [r3, #4]
 8005150:	1809      	addeq	r1, r1, r0
 8005152:	6021      	streq	r1, [r4, #0]
 8005154:	e7ed      	b.n	8005132 <_free_r+0x1e>
 8005156:	461a      	mov	r2, r3
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	b10b      	cbz	r3, 8005160 <_free_r+0x4c>
 800515c:	42a3      	cmp	r3, r4
 800515e:	d9fa      	bls.n	8005156 <_free_r+0x42>
 8005160:	6811      	ldr	r1, [r2, #0]
 8005162:	1850      	adds	r0, r2, r1
 8005164:	42a0      	cmp	r0, r4
 8005166:	d10b      	bne.n	8005180 <_free_r+0x6c>
 8005168:	6820      	ldr	r0, [r4, #0]
 800516a:	4401      	add	r1, r0
 800516c:	1850      	adds	r0, r2, r1
 800516e:	4283      	cmp	r3, r0
 8005170:	6011      	str	r1, [r2, #0]
 8005172:	d1e0      	bne.n	8005136 <_free_r+0x22>
 8005174:	6818      	ldr	r0, [r3, #0]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	6053      	str	r3, [r2, #4]
 800517a:	4408      	add	r0, r1
 800517c:	6010      	str	r0, [r2, #0]
 800517e:	e7da      	b.n	8005136 <_free_r+0x22>
 8005180:	d902      	bls.n	8005188 <_free_r+0x74>
 8005182:	230c      	movs	r3, #12
 8005184:	602b      	str	r3, [r5, #0]
 8005186:	e7d6      	b.n	8005136 <_free_r+0x22>
 8005188:	6820      	ldr	r0, [r4, #0]
 800518a:	1821      	adds	r1, r4, r0
 800518c:	428b      	cmp	r3, r1
 800518e:	bf04      	itt	eq
 8005190:	6819      	ldreq	r1, [r3, #0]
 8005192:	685b      	ldreq	r3, [r3, #4]
 8005194:	6063      	str	r3, [r4, #4]
 8005196:	bf04      	itt	eq
 8005198:	1809      	addeq	r1, r1, r0
 800519a:	6021      	streq	r1, [r4, #0]
 800519c:	6054      	str	r4, [r2, #4]
 800519e:	e7ca      	b.n	8005136 <_free_r+0x22>
 80051a0:	bd38      	pop	{r3, r4, r5, pc}
 80051a2:	bf00      	nop
 80051a4:	200023a4 	.word	0x200023a4

080051a8 <sbrk_aligned>:
 80051a8:	b570      	push	{r4, r5, r6, lr}
 80051aa:	4e0f      	ldr	r6, [pc, #60]	@ (80051e8 <sbrk_aligned+0x40>)
 80051ac:	460c      	mov	r4, r1
 80051ae:	6831      	ldr	r1, [r6, #0]
 80051b0:	4605      	mov	r5, r0
 80051b2:	b911      	cbnz	r1, 80051ba <sbrk_aligned+0x12>
 80051b4:	f000 fba6 	bl	8005904 <_sbrk_r>
 80051b8:	6030      	str	r0, [r6, #0]
 80051ba:	4621      	mov	r1, r4
 80051bc:	4628      	mov	r0, r5
 80051be:	f000 fba1 	bl	8005904 <_sbrk_r>
 80051c2:	1c43      	adds	r3, r0, #1
 80051c4:	d103      	bne.n	80051ce <sbrk_aligned+0x26>
 80051c6:	f04f 34ff 	mov.w	r4, #4294967295
 80051ca:	4620      	mov	r0, r4
 80051cc:	bd70      	pop	{r4, r5, r6, pc}
 80051ce:	1cc4      	adds	r4, r0, #3
 80051d0:	f024 0403 	bic.w	r4, r4, #3
 80051d4:	42a0      	cmp	r0, r4
 80051d6:	d0f8      	beq.n	80051ca <sbrk_aligned+0x22>
 80051d8:	1a21      	subs	r1, r4, r0
 80051da:	4628      	mov	r0, r5
 80051dc:	f000 fb92 	bl	8005904 <_sbrk_r>
 80051e0:	3001      	adds	r0, #1
 80051e2:	d1f2      	bne.n	80051ca <sbrk_aligned+0x22>
 80051e4:	e7ef      	b.n	80051c6 <sbrk_aligned+0x1e>
 80051e6:	bf00      	nop
 80051e8:	200023a0 	.word	0x200023a0

080051ec <_malloc_r>:
 80051ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051f0:	1ccd      	adds	r5, r1, #3
 80051f2:	f025 0503 	bic.w	r5, r5, #3
 80051f6:	3508      	adds	r5, #8
 80051f8:	2d0c      	cmp	r5, #12
 80051fa:	bf38      	it	cc
 80051fc:	250c      	movcc	r5, #12
 80051fe:	2d00      	cmp	r5, #0
 8005200:	4606      	mov	r6, r0
 8005202:	db01      	blt.n	8005208 <_malloc_r+0x1c>
 8005204:	42a9      	cmp	r1, r5
 8005206:	d904      	bls.n	8005212 <_malloc_r+0x26>
 8005208:	230c      	movs	r3, #12
 800520a:	6033      	str	r3, [r6, #0]
 800520c:	2000      	movs	r0, #0
 800520e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005212:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80052e8 <_malloc_r+0xfc>
 8005216:	f000 f869 	bl	80052ec <__malloc_lock>
 800521a:	f8d8 3000 	ldr.w	r3, [r8]
 800521e:	461c      	mov	r4, r3
 8005220:	bb44      	cbnz	r4, 8005274 <_malloc_r+0x88>
 8005222:	4629      	mov	r1, r5
 8005224:	4630      	mov	r0, r6
 8005226:	f7ff ffbf 	bl	80051a8 <sbrk_aligned>
 800522a:	1c43      	adds	r3, r0, #1
 800522c:	4604      	mov	r4, r0
 800522e:	d158      	bne.n	80052e2 <_malloc_r+0xf6>
 8005230:	f8d8 4000 	ldr.w	r4, [r8]
 8005234:	4627      	mov	r7, r4
 8005236:	2f00      	cmp	r7, #0
 8005238:	d143      	bne.n	80052c2 <_malloc_r+0xd6>
 800523a:	2c00      	cmp	r4, #0
 800523c:	d04b      	beq.n	80052d6 <_malloc_r+0xea>
 800523e:	6823      	ldr	r3, [r4, #0]
 8005240:	4639      	mov	r1, r7
 8005242:	4630      	mov	r0, r6
 8005244:	eb04 0903 	add.w	r9, r4, r3
 8005248:	f000 fb5c 	bl	8005904 <_sbrk_r>
 800524c:	4581      	cmp	r9, r0
 800524e:	d142      	bne.n	80052d6 <_malloc_r+0xea>
 8005250:	6821      	ldr	r1, [r4, #0]
 8005252:	1a6d      	subs	r5, r5, r1
 8005254:	4629      	mov	r1, r5
 8005256:	4630      	mov	r0, r6
 8005258:	f7ff ffa6 	bl	80051a8 <sbrk_aligned>
 800525c:	3001      	adds	r0, #1
 800525e:	d03a      	beq.n	80052d6 <_malloc_r+0xea>
 8005260:	6823      	ldr	r3, [r4, #0]
 8005262:	442b      	add	r3, r5
 8005264:	6023      	str	r3, [r4, #0]
 8005266:	f8d8 3000 	ldr.w	r3, [r8]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	bb62      	cbnz	r2, 80052c8 <_malloc_r+0xdc>
 800526e:	f8c8 7000 	str.w	r7, [r8]
 8005272:	e00f      	b.n	8005294 <_malloc_r+0xa8>
 8005274:	6822      	ldr	r2, [r4, #0]
 8005276:	1b52      	subs	r2, r2, r5
 8005278:	d420      	bmi.n	80052bc <_malloc_r+0xd0>
 800527a:	2a0b      	cmp	r2, #11
 800527c:	d917      	bls.n	80052ae <_malloc_r+0xc2>
 800527e:	1961      	adds	r1, r4, r5
 8005280:	42a3      	cmp	r3, r4
 8005282:	6025      	str	r5, [r4, #0]
 8005284:	bf18      	it	ne
 8005286:	6059      	strne	r1, [r3, #4]
 8005288:	6863      	ldr	r3, [r4, #4]
 800528a:	bf08      	it	eq
 800528c:	f8c8 1000 	streq.w	r1, [r8]
 8005290:	5162      	str	r2, [r4, r5]
 8005292:	604b      	str	r3, [r1, #4]
 8005294:	4630      	mov	r0, r6
 8005296:	f000 f82f 	bl	80052f8 <__malloc_unlock>
 800529a:	f104 000b 	add.w	r0, r4, #11
 800529e:	1d23      	adds	r3, r4, #4
 80052a0:	f020 0007 	bic.w	r0, r0, #7
 80052a4:	1ac2      	subs	r2, r0, r3
 80052a6:	bf1c      	itt	ne
 80052a8:	1a1b      	subne	r3, r3, r0
 80052aa:	50a3      	strne	r3, [r4, r2]
 80052ac:	e7af      	b.n	800520e <_malloc_r+0x22>
 80052ae:	6862      	ldr	r2, [r4, #4]
 80052b0:	42a3      	cmp	r3, r4
 80052b2:	bf0c      	ite	eq
 80052b4:	f8c8 2000 	streq.w	r2, [r8]
 80052b8:	605a      	strne	r2, [r3, #4]
 80052ba:	e7eb      	b.n	8005294 <_malloc_r+0xa8>
 80052bc:	4623      	mov	r3, r4
 80052be:	6864      	ldr	r4, [r4, #4]
 80052c0:	e7ae      	b.n	8005220 <_malloc_r+0x34>
 80052c2:	463c      	mov	r4, r7
 80052c4:	687f      	ldr	r7, [r7, #4]
 80052c6:	e7b6      	b.n	8005236 <_malloc_r+0x4a>
 80052c8:	461a      	mov	r2, r3
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	42a3      	cmp	r3, r4
 80052ce:	d1fb      	bne.n	80052c8 <_malloc_r+0xdc>
 80052d0:	2300      	movs	r3, #0
 80052d2:	6053      	str	r3, [r2, #4]
 80052d4:	e7de      	b.n	8005294 <_malloc_r+0xa8>
 80052d6:	230c      	movs	r3, #12
 80052d8:	6033      	str	r3, [r6, #0]
 80052da:	4630      	mov	r0, r6
 80052dc:	f000 f80c 	bl	80052f8 <__malloc_unlock>
 80052e0:	e794      	b.n	800520c <_malloc_r+0x20>
 80052e2:	6005      	str	r5, [r0, #0]
 80052e4:	e7d6      	b.n	8005294 <_malloc_r+0xa8>
 80052e6:	bf00      	nop
 80052e8:	200023a4 	.word	0x200023a4

080052ec <__malloc_lock>:
 80052ec:	4801      	ldr	r0, [pc, #4]	@ (80052f4 <__malloc_lock+0x8>)
 80052ee:	f7ff bf0f 	b.w	8005110 <__retarget_lock_acquire_recursive>
 80052f2:	bf00      	nop
 80052f4:	2000239c 	.word	0x2000239c

080052f8 <__malloc_unlock>:
 80052f8:	4801      	ldr	r0, [pc, #4]	@ (8005300 <__malloc_unlock+0x8>)
 80052fa:	f7ff bf0a 	b.w	8005112 <__retarget_lock_release_recursive>
 80052fe:	bf00      	nop
 8005300:	2000239c 	.word	0x2000239c

08005304 <__ssputs_r>:
 8005304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005308:	688e      	ldr	r6, [r1, #8]
 800530a:	461f      	mov	r7, r3
 800530c:	42be      	cmp	r6, r7
 800530e:	680b      	ldr	r3, [r1, #0]
 8005310:	4682      	mov	sl, r0
 8005312:	460c      	mov	r4, r1
 8005314:	4690      	mov	r8, r2
 8005316:	d82d      	bhi.n	8005374 <__ssputs_r+0x70>
 8005318:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800531c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005320:	d026      	beq.n	8005370 <__ssputs_r+0x6c>
 8005322:	6965      	ldr	r5, [r4, #20]
 8005324:	6909      	ldr	r1, [r1, #16]
 8005326:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800532a:	eba3 0901 	sub.w	r9, r3, r1
 800532e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005332:	1c7b      	adds	r3, r7, #1
 8005334:	444b      	add	r3, r9
 8005336:	106d      	asrs	r5, r5, #1
 8005338:	429d      	cmp	r5, r3
 800533a:	bf38      	it	cc
 800533c:	461d      	movcc	r5, r3
 800533e:	0553      	lsls	r3, r2, #21
 8005340:	d527      	bpl.n	8005392 <__ssputs_r+0x8e>
 8005342:	4629      	mov	r1, r5
 8005344:	f7ff ff52 	bl	80051ec <_malloc_r>
 8005348:	4606      	mov	r6, r0
 800534a:	b360      	cbz	r0, 80053a6 <__ssputs_r+0xa2>
 800534c:	6921      	ldr	r1, [r4, #16]
 800534e:	464a      	mov	r2, r9
 8005350:	f000 fae8 	bl	8005924 <memcpy>
 8005354:	89a3      	ldrh	r3, [r4, #12]
 8005356:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800535a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800535e:	81a3      	strh	r3, [r4, #12]
 8005360:	6126      	str	r6, [r4, #16]
 8005362:	6165      	str	r5, [r4, #20]
 8005364:	444e      	add	r6, r9
 8005366:	eba5 0509 	sub.w	r5, r5, r9
 800536a:	6026      	str	r6, [r4, #0]
 800536c:	60a5      	str	r5, [r4, #8]
 800536e:	463e      	mov	r6, r7
 8005370:	42be      	cmp	r6, r7
 8005372:	d900      	bls.n	8005376 <__ssputs_r+0x72>
 8005374:	463e      	mov	r6, r7
 8005376:	6820      	ldr	r0, [r4, #0]
 8005378:	4632      	mov	r2, r6
 800537a:	4641      	mov	r1, r8
 800537c:	f000 faa8 	bl	80058d0 <memmove>
 8005380:	68a3      	ldr	r3, [r4, #8]
 8005382:	1b9b      	subs	r3, r3, r6
 8005384:	60a3      	str	r3, [r4, #8]
 8005386:	6823      	ldr	r3, [r4, #0]
 8005388:	4433      	add	r3, r6
 800538a:	6023      	str	r3, [r4, #0]
 800538c:	2000      	movs	r0, #0
 800538e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005392:	462a      	mov	r2, r5
 8005394:	f000 fad4 	bl	8005940 <_realloc_r>
 8005398:	4606      	mov	r6, r0
 800539a:	2800      	cmp	r0, #0
 800539c:	d1e0      	bne.n	8005360 <__ssputs_r+0x5c>
 800539e:	6921      	ldr	r1, [r4, #16]
 80053a0:	4650      	mov	r0, sl
 80053a2:	f7ff feb7 	bl	8005114 <_free_r>
 80053a6:	230c      	movs	r3, #12
 80053a8:	f8ca 3000 	str.w	r3, [sl]
 80053ac:	89a3      	ldrh	r3, [r4, #12]
 80053ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053b2:	81a3      	strh	r3, [r4, #12]
 80053b4:	f04f 30ff 	mov.w	r0, #4294967295
 80053b8:	e7e9      	b.n	800538e <__ssputs_r+0x8a>
	...

080053bc <_svfiprintf_r>:
 80053bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053c0:	4698      	mov	r8, r3
 80053c2:	898b      	ldrh	r3, [r1, #12]
 80053c4:	061b      	lsls	r3, r3, #24
 80053c6:	b09d      	sub	sp, #116	@ 0x74
 80053c8:	4607      	mov	r7, r0
 80053ca:	460d      	mov	r5, r1
 80053cc:	4614      	mov	r4, r2
 80053ce:	d510      	bpl.n	80053f2 <_svfiprintf_r+0x36>
 80053d0:	690b      	ldr	r3, [r1, #16]
 80053d2:	b973      	cbnz	r3, 80053f2 <_svfiprintf_r+0x36>
 80053d4:	2140      	movs	r1, #64	@ 0x40
 80053d6:	f7ff ff09 	bl	80051ec <_malloc_r>
 80053da:	6028      	str	r0, [r5, #0]
 80053dc:	6128      	str	r0, [r5, #16]
 80053de:	b930      	cbnz	r0, 80053ee <_svfiprintf_r+0x32>
 80053e0:	230c      	movs	r3, #12
 80053e2:	603b      	str	r3, [r7, #0]
 80053e4:	f04f 30ff 	mov.w	r0, #4294967295
 80053e8:	b01d      	add	sp, #116	@ 0x74
 80053ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ee:	2340      	movs	r3, #64	@ 0x40
 80053f0:	616b      	str	r3, [r5, #20]
 80053f2:	2300      	movs	r3, #0
 80053f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80053f6:	2320      	movs	r3, #32
 80053f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80053fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005400:	2330      	movs	r3, #48	@ 0x30
 8005402:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80055a0 <_svfiprintf_r+0x1e4>
 8005406:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800540a:	f04f 0901 	mov.w	r9, #1
 800540e:	4623      	mov	r3, r4
 8005410:	469a      	mov	sl, r3
 8005412:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005416:	b10a      	cbz	r2, 800541c <_svfiprintf_r+0x60>
 8005418:	2a25      	cmp	r2, #37	@ 0x25
 800541a:	d1f9      	bne.n	8005410 <_svfiprintf_r+0x54>
 800541c:	ebba 0b04 	subs.w	fp, sl, r4
 8005420:	d00b      	beq.n	800543a <_svfiprintf_r+0x7e>
 8005422:	465b      	mov	r3, fp
 8005424:	4622      	mov	r2, r4
 8005426:	4629      	mov	r1, r5
 8005428:	4638      	mov	r0, r7
 800542a:	f7ff ff6b 	bl	8005304 <__ssputs_r>
 800542e:	3001      	adds	r0, #1
 8005430:	f000 80a7 	beq.w	8005582 <_svfiprintf_r+0x1c6>
 8005434:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005436:	445a      	add	r2, fp
 8005438:	9209      	str	r2, [sp, #36]	@ 0x24
 800543a:	f89a 3000 	ldrb.w	r3, [sl]
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 809f 	beq.w	8005582 <_svfiprintf_r+0x1c6>
 8005444:	2300      	movs	r3, #0
 8005446:	f04f 32ff 	mov.w	r2, #4294967295
 800544a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800544e:	f10a 0a01 	add.w	sl, sl, #1
 8005452:	9304      	str	r3, [sp, #16]
 8005454:	9307      	str	r3, [sp, #28]
 8005456:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800545a:	931a      	str	r3, [sp, #104]	@ 0x68
 800545c:	4654      	mov	r4, sl
 800545e:	2205      	movs	r2, #5
 8005460:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005464:	484e      	ldr	r0, [pc, #312]	@ (80055a0 <_svfiprintf_r+0x1e4>)
 8005466:	f7fa fedb 	bl	8000220 <memchr>
 800546a:	9a04      	ldr	r2, [sp, #16]
 800546c:	b9d8      	cbnz	r0, 80054a6 <_svfiprintf_r+0xea>
 800546e:	06d0      	lsls	r0, r2, #27
 8005470:	bf44      	itt	mi
 8005472:	2320      	movmi	r3, #32
 8005474:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005478:	0711      	lsls	r1, r2, #28
 800547a:	bf44      	itt	mi
 800547c:	232b      	movmi	r3, #43	@ 0x2b
 800547e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005482:	f89a 3000 	ldrb.w	r3, [sl]
 8005486:	2b2a      	cmp	r3, #42	@ 0x2a
 8005488:	d015      	beq.n	80054b6 <_svfiprintf_r+0xfa>
 800548a:	9a07      	ldr	r2, [sp, #28]
 800548c:	4654      	mov	r4, sl
 800548e:	2000      	movs	r0, #0
 8005490:	f04f 0c0a 	mov.w	ip, #10
 8005494:	4621      	mov	r1, r4
 8005496:	f811 3b01 	ldrb.w	r3, [r1], #1
 800549a:	3b30      	subs	r3, #48	@ 0x30
 800549c:	2b09      	cmp	r3, #9
 800549e:	d94b      	bls.n	8005538 <_svfiprintf_r+0x17c>
 80054a0:	b1b0      	cbz	r0, 80054d0 <_svfiprintf_r+0x114>
 80054a2:	9207      	str	r2, [sp, #28]
 80054a4:	e014      	b.n	80054d0 <_svfiprintf_r+0x114>
 80054a6:	eba0 0308 	sub.w	r3, r0, r8
 80054aa:	fa09 f303 	lsl.w	r3, r9, r3
 80054ae:	4313      	orrs	r3, r2
 80054b0:	9304      	str	r3, [sp, #16]
 80054b2:	46a2      	mov	sl, r4
 80054b4:	e7d2      	b.n	800545c <_svfiprintf_r+0xa0>
 80054b6:	9b03      	ldr	r3, [sp, #12]
 80054b8:	1d19      	adds	r1, r3, #4
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	9103      	str	r1, [sp, #12]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	bfbb      	ittet	lt
 80054c2:	425b      	neglt	r3, r3
 80054c4:	f042 0202 	orrlt.w	r2, r2, #2
 80054c8:	9307      	strge	r3, [sp, #28]
 80054ca:	9307      	strlt	r3, [sp, #28]
 80054cc:	bfb8      	it	lt
 80054ce:	9204      	strlt	r2, [sp, #16]
 80054d0:	7823      	ldrb	r3, [r4, #0]
 80054d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80054d4:	d10a      	bne.n	80054ec <_svfiprintf_r+0x130>
 80054d6:	7863      	ldrb	r3, [r4, #1]
 80054d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80054da:	d132      	bne.n	8005542 <_svfiprintf_r+0x186>
 80054dc:	9b03      	ldr	r3, [sp, #12]
 80054de:	1d1a      	adds	r2, r3, #4
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	9203      	str	r2, [sp, #12]
 80054e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80054e8:	3402      	adds	r4, #2
 80054ea:	9305      	str	r3, [sp, #20]
 80054ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80055b0 <_svfiprintf_r+0x1f4>
 80054f0:	7821      	ldrb	r1, [r4, #0]
 80054f2:	2203      	movs	r2, #3
 80054f4:	4650      	mov	r0, sl
 80054f6:	f7fa fe93 	bl	8000220 <memchr>
 80054fa:	b138      	cbz	r0, 800550c <_svfiprintf_r+0x150>
 80054fc:	9b04      	ldr	r3, [sp, #16]
 80054fe:	eba0 000a 	sub.w	r0, r0, sl
 8005502:	2240      	movs	r2, #64	@ 0x40
 8005504:	4082      	lsls	r2, r0
 8005506:	4313      	orrs	r3, r2
 8005508:	3401      	adds	r4, #1
 800550a:	9304      	str	r3, [sp, #16]
 800550c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005510:	4824      	ldr	r0, [pc, #144]	@ (80055a4 <_svfiprintf_r+0x1e8>)
 8005512:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005516:	2206      	movs	r2, #6
 8005518:	f7fa fe82 	bl	8000220 <memchr>
 800551c:	2800      	cmp	r0, #0
 800551e:	d036      	beq.n	800558e <_svfiprintf_r+0x1d2>
 8005520:	4b21      	ldr	r3, [pc, #132]	@ (80055a8 <_svfiprintf_r+0x1ec>)
 8005522:	bb1b      	cbnz	r3, 800556c <_svfiprintf_r+0x1b0>
 8005524:	9b03      	ldr	r3, [sp, #12]
 8005526:	3307      	adds	r3, #7
 8005528:	f023 0307 	bic.w	r3, r3, #7
 800552c:	3308      	adds	r3, #8
 800552e:	9303      	str	r3, [sp, #12]
 8005530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005532:	4433      	add	r3, r6
 8005534:	9309      	str	r3, [sp, #36]	@ 0x24
 8005536:	e76a      	b.n	800540e <_svfiprintf_r+0x52>
 8005538:	fb0c 3202 	mla	r2, ip, r2, r3
 800553c:	460c      	mov	r4, r1
 800553e:	2001      	movs	r0, #1
 8005540:	e7a8      	b.n	8005494 <_svfiprintf_r+0xd8>
 8005542:	2300      	movs	r3, #0
 8005544:	3401      	adds	r4, #1
 8005546:	9305      	str	r3, [sp, #20]
 8005548:	4619      	mov	r1, r3
 800554a:	f04f 0c0a 	mov.w	ip, #10
 800554e:	4620      	mov	r0, r4
 8005550:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005554:	3a30      	subs	r2, #48	@ 0x30
 8005556:	2a09      	cmp	r2, #9
 8005558:	d903      	bls.n	8005562 <_svfiprintf_r+0x1a6>
 800555a:	2b00      	cmp	r3, #0
 800555c:	d0c6      	beq.n	80054ec <_svfiprintf_r+0x130>
 800555e:	9105      	str	r1, [sp, #20]
 8005560:	e7c4      	b.n	80054ec <_svfiprintf_r+0x130>
 8005562:	fb0c 2101 	mla	r1, ip, r1, r2
 8005566:	4604      	mov	r4, r0
 8005568:	2301      	movs	r3, #1
 800556a:	e7f0      	b.n	800554e <_svfiprintf_r+0x192>
 800556c:	ab03      	add	r3, sp, #12
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	462a      	mov	r2, r5
 8005572:	4b0e      	ldr	r3, [pc, #56]	@ (80055ac <_svfiprintf_r+0x1f0>)
 8005574:	a904      	add	r1, sp, #16
 8005576:	4638      	mov	r0, r7
 8005578:	f3af 8000 	nop.w
 800557c:	1c42      	adds	r2, r0, #1
 800557e:	4606      	mov	r6, r0
 8005580:	d1d6      	bne.n	8005530 <_svfiprintf_r+0x174>
 8005582:	89ab      	ldrh	r3, [r5, #12]
 8005584:	065b      	lsls	r3, r3, #25
 8005586:	f53f af2d 	bmi.w	80053e4 <_svfiprintf_r+0x28>
 800558a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800558c:	e72c      	b.n	80053e8 <_svfiprintf_r+0x2c>
 800558e:	ab03      	add	r3, sp, #12
 8005590:	9300      	str	r3, [sp, #0]
 8005592:	462a      	mov	r2, r5
 8005594:	4b05      	ldr	r3, [pc, #20]	@ (80055ac <_svfiprintf_r+0x1f0>)
 8005596:	a904      	add	r1, sp, #16
 8005598:	4638      	mov	r0, r7
 800559a:	f000 f879 	bl	8005690 <_printf_i>
 800559e:	e7ed      	b.n	800557c <_svfiprintf_r+0x1c0>
 80055a0:	08006a90 	.word	0x08006a90
 80055a4:	08006a9a 	.word	0x08006a9a
 80055a8:	00000000 	.word	0x00000000
 80055ac:	08005305 	.word	0x08005305
 80055b0:	08006a96 	.word	0x08006a96

080055b4 <_printf_common>:
 80055b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055b8:	4616      	mov	r6, r2
 80055ba:	4698      	mov	r8, r3
 80055bc:	688a      	ldr	r2, [r1, #8]
 80055be:	690b      	ldr	r3, [r1, #16]
 80055c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055c4:	4293      	cmp	r3, r2
 80055c6:	bfb8      	it	lt
 80055c8:	4613      	movlt	r3, r2
 80055ca:	6033      	str	r3, [r6, #0]
 80055cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055d0:	4607      	mov	r7, r0
 80055d2:	460c      	mov	r4, r1
 80055d4:	b10a      	cbz	r2, 80055da <_printf_common+0x26>
 80055d6:	3301      	adds	r3, #1
 80055d8:	6033      	str	r3, [r6, #0]
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	0699      	lsls	r1, r3, #26
 80055de:	bf42      	ittt	mi
 80055e0:	6833      	ldrmi	r3, [r6, #0]
 80055e2:	3302      	addmi	r3, #2
 80055e4:	6033      	strmi	r3, [r6, #0]
 80055e6:	6825      	ldr	r5, [r4, #0]
 80055e8:	f015 0506 	ands.w	r5, r5, #6
 80055ec:	d106      	bne.n	80055fc <_printf_common+0x48>
 80055ee:	f104 0a19 	add.w	sl, r4, #25
 80055f2:	68e3      	ldr	r3, [r4, #12]
 80055f4:	6832      	ldr	r2, [r6, #0]
 80055f6:	1a9b      	subs	r3, r3, r2
 80055f8:	42ab      	cmp	r3, r5
 80055fa:	dc26      	bgt.n	800564a <_printf_common+0x96>
 80055fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005600:	6822      	ldr	r2, [r4, #0]
 8005602:	3b00      	subs	r3, #0
 8005604:	bf18      	it	ne
 8005606:	2301      	movne	r3, #1
 8005608:	0692      	lsls	r2, r2, #26
 800560a:	d42b      	bmi.n	8005664 <_printf_common+0xb0>
 800560c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005610:	4641      	mov	r1, r8
 8005612:	4638      	mov	r0, r7
 8005614:	47c8      	blx	r9
 8005616:	3001      	adds	r0, #1
 8005618:	d01e      	beq.n	8005658 <_printf_common+0xa4>
 800561a:	6823      	ldr	r3, [r4, #0]
 800561c:	6922      	ldr	r2, [r4, #16]
 800561e:	f003 0306 	and.w	r3, r3, #6
 8005622:	2b04      	cmp	r3, #4
 8005624:	bf02      	ittt	eq
 8005626:	68e5      	ldreq	r5, [r4, #12]
 8005628:	6833      	ldreq	r3, [r6, #0]
 800562a:	1aed      	subeq	r5, r5, r3
 800562c:	68a3      	ldr	r3, [r4, #8]
 800562e:	bf0c      	ite	eq
 8005630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005634:	2500      	movne	r5, #0
 8005636:	4293      	cmp	r3, r2
 8005638:	bfc4      	itt	gt
 800563a:	1a9b      	subgt	r3, r3, r2
 800563c:	18ed      	addgt	r5, r5, r3
 800563e:	2600      	movs	r6, #0
 8005640:	341a      	adds	r4, #26
 8005642:	42b5      	cmp	r5, r6
 8005644:	d11a      	bne.n	800567c <_printf_common+0xc8>
 8005646:	2000      	movs	r0, #0
 8005648:	e008      	b.n	800565c <_printf_common+0xa8>
 800564a:	2301      	movs	r3, #1
 800564c:	4652      	mov	r2, sl
 800564e:	4641      	mov	r1, r8
 8005650:	4638      	mov	r0, r7
 8005652:	47c8      	blx	r9
 8005654:	3001      	adds	r0, #1
 8005656:	d103      	bne.n	8005660 <_printf_common+0xac>
 8005658:	f04f 30ff 	mov.w	r0, #4294967295
 800565c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005660:	3501      	adds	r5, #1
 8005662:	e7c6      	b.n	80055f2 <_printf_common+0x3e>
 8005664:	18e1      	adds	r1, r4, r3
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	2030      	movs	r0, #48	@ 0x30
 800566a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800566e:	4422      	add	r2, r4
 8005670:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005674:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005678:	3302      	adds	r3, #2
 800567a:	e7c7      	b.n	800560c <_printf_common+0x58>
 800567c:	2301      	movs	r3, #1
 800567e:	4622      	mov	r2, r4
 8005680:	4641      	mov	r1, r8
 8005682:	4638      	mov	r0, r7
 8005684:	47c8      	blx	r9
 8005686:	3001      	adds	r0, #1
 8005688:	d0e6      	beq.n	8005658 <_printf_common+0xa4>
 800568a:	3601      	adds	r6, #1
 800568c:	e7d9      	b.n	8005642 <_printf_common+0x8e>
	...

08005690 <_printf_i>:
 8005690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005694:	7e0f      	ldrb	r7, [r1, #24]
 8005696:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005698:	2f78      	cmp	r7, #120	@ 0x78
 800569a:	4691      	mov	r9, r2
 800569c:	4680      	mov	r8, r0
 800569e:	460c      	mov	r4, r1
 80056a0:	469a      	mov	sl, r3
 80056a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056a6:	d807      	bhi.n	80056b8 <_printf_i+0x28>
 80056a8:	2f62      	cmp	r7, #98	@ 0x62
 80056aa:	d80a      	bhi.n	80056c2 <_printf_i+0x32>
 80056ac:	2f00      	cmp	r7, #0
 80056ae:	f000 80d2 	beq.w	8005856 <_printf_i+0x1c6>
 80056b2:	2f58      	cmp	r7, #88	@ 0x58
 80056b4:	f000 80b9 	beq.w	800582a <_printf_i+0x19a>
 80056b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056c0:	e03a      	b.n	8005738 <_printf_i+0xa8>
 80056c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056c6:	2b15      	cmp	r3, #21
 80056c8:	d8f6      	bhi.n	80056b8 <_printf_i+0x28>
 80056ca:	a101      	add	r1, pc, #4	@ (adr r1, 80056d0 <_printf_i+0x40>)
 80056cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056d0:	08005729 	.word	0x08005729
 80056d4:	0800573d 	.word	0x0800573d
 80056d8:	080056b9 	.word	0x080056b9
 80056dc:	080056b9 	.word	0x080056b9
 80056e0:	080056b9 	.word	0x080056b9
 80056e4:	080056b9 	.word	0x080056b9
 80056e8:	0800573d 	.word	0x0800573d
 80056ec:	080056b9 	.word	0x080056b9
 80056f0:	080056b9 	.word	0x080056b9
 80056f4:	080056b9 	.word	0x080056b9
 80056f8:	080056b9 	.word	0x080056b9
 80056fc:	0800583d 	.word	0x0800583d
 8005700:	08005767 	.word	0x08005767
 8005704:	080057f7 	.word	0x080057f7
 8005708:	080056b9 	.word	0x080056b9
 800570c:	080056b9 	.word	0x080056b9
 8005710:	0800585f 	.word	0x0800585f
 8005714:	080056b9 	.word	0x080056b9
 8005718:	08005767 	.word	0x08005767
 800571c:	080056b9 	.word	0x080056b9
 8005720:	080056b9 	.word	0x080056b9
 8005724:	080057ff 	.word	0x080057ff
 8005728:	6833      	ldr	r3, [r6, #0]
 800572a:	1d1a      	adds	r2, r3, #4
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6032      	str	r2, [r6, #0]
 8005730:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005734:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005738:	2301      	movs	r3, #1
 800573a:	e09d      	b.n	8005878 <_printf_i+0x1e8>
 800573c:	6833      	ldr	r3, [r6, #0]
 800573e:	6820      	ldr	r0, [r4, #0]
 8005740:	1d19      	adds	r1, r3, #4
 8005742:	6031      	str	r1, [r6, #0]
 8005744:	0606      	lsls	r6, r0, #24
 8005746:	d501      	bpl.n	800574c <_printf_i+0xbc>
 8005748:	681d      	ldr	r5, [r3, #0]
 800574a:	e003      	b.n	8005754 <_printf_i+0xc4>
 800574c:	0645      	lsls	r5, r0, #25
 800574e:	d5fb      	bpl.n	8005748 <_printf_i+0xb8>
 8005750:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005754:	2d00      	cmp	r5, #0
 8005756:	da03      	bge.n	8005760 <_printf_i+0xd0>
 8005758:	232d      	movs	r3, #45	@ 0x2d
 800575a:	426d      	negs	r5, r5
 800575c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005760:	4859      	ldr	r0, [pc, #356]	@ (80058c8 <_printf_i+0x238>)
 8005762:	230a      	movs	r3, #10
 8005764:	e011      	b.n	800578a <_printf_i+0xfa>
 8005766:	6821      	ldr	r1, [r4, #0]
 8005768:	6833      	ldr	r3, [r6, #0]
 800576a:	0608      	lsls	r0, r1, #24
 800576c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005770:	d402      	bmi.n	8005778 <_printf_i+0xe8>
 8005772:	0649      	lsls	r1, r1, #25
 8005774:	bf48      	it	mi
 8005776:	b2ad      	uxthmi	r5, r5
 8005778:	2f6f      	cmp	r7, #111	@ 0x6f
 800577a:	4853      	ldr	r0, [pc, #332]	@ (80058c8 <_printf_i+0x238>)
 800577c:	6033      	str	r3, [r6, #0]
 800577e:	bf14      	ite	ne
 8005780:	230a      	movne	r3, #10
 8005782:	2308      	moveq	r3, #8
 8005784:	2100      	movs	r1, #0
 8005786:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800578a:	6866      	ldr	r6, [r4, #4]
 800578c:	60a6      	str	r6, [r4, #8]
 800578e:	2e00      	cmp	r6, #0
 8005790:	bfa2      	ittt	ge
 8005792:	6821      	ldrge	r1, [r4, #0]
 8005794:	f021 0104 	bicge.w	r1, r1, #4
 8005798:	6021      	strge	r1, [r4, #0]
 800579a:	b90d      	cbnz	r5, 80057a0 <_printf_i+0x110>
 800579c:	2e00      	cmp	r6, #0
 800579e:	d04b      	beq.n	8005838 <_printf_i+0x1a8>
 80057a0:	4616      	mov	r6, r2
 80057a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80057a6:	fb03 5711 	mls	r7, r3, r1, r5
 80057aa:	5dc7      	ldrb	r7, [r0, r7]
 80057ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057b0:	462f      	mov	r7, r5
 80057b2:	42bb      	cmp	r3, r7
 80057b4:	460d      	mov	r5, r1
 80057b6:	d9f4      	bls.n	80057a2 <_printf_i+0x112>
 80057b8:	2b08      	cmp	r3, #8
 80057ba:	d10b      	bne.n	80057d4 <_printf_i+0x144>
 80057bc:	6823      	ldr	r3, [r4, #0]
 80057be:	07df      	lsls	r7, r3, #31
 80057c0:	d508      	bpl.n	80057d4 <_printf_i+0x144>
 80057c2:	6923      	ldr	r3, [r4, #16]
 80057c4:	6861      	ldr	r1, [r4, #4]
 80057c6:	4299      	cmp	r1, r3
 80057c8:	bfde      	ittt	le
 80057ca:	2330      	movle	r3, #48	@ 0x30
 80057cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057d4:	1b92      	subs	r2, r2, r6
 80057d6:	6122      	str	r2, [r4, #16]
 80057d8:	f8cd a000 	str.w	sl, [sp]
 80057dc:	464b      	mov	r3, r9
 80057de:	aa03      	add	r2, sp, #12
 80057e0:	4621      	mov	r1, r4
 80057e2:	4640      	mov	r0, r8
 80057e4:	f7ff fee6 	bl	80055b4 <_printf_common>
 80057e8:	3001      	adds	r0, #1
 80057ea:	d14a      	bne.n	8005882 <_printf_i+0x1f2>
 80057ec:	f04f 30ff 	mov.w	r0, #4294967295
 80057f0:	b004      	add	sp, #16
 80057f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	f043 0320 	orr.w	r3, r3, #32
 80057fc:	6023      	str	r3, [r4, #0]
 80057fe:	4833      	ldr	r0, [pc, #204]	@ (80058cc <_printf_i+0x23c>)
 8005800:	2778      	movs	r7, #120	@ 0x78
 8005802:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005806:	6823      	ldr	r3, [r4, #0]
 8005808:	6831      	ldr	r1, [r6, #0]
 800580a:	061f      	lsls	r7, r3, #24
 800580c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005810:	d402      	bmi.n	8005818 <_printf_i+0x188>
 8005812:	065f      	lsls	r7, r3, #25
 8005814:	bf48      	it	mi
 8005816:	b2ad      	uxthmi	r5, r5
 8005818:	6031      	str	r1, [r6, #0]
 800581a:	07d9      	lsls	r1, r3, #31
 800581c:	bf44      	itt	mi
 800581e:	f043 0320 	orrmi.w	r3, r3, #32
 8005822:	6023      	strmi	r3, [r4, #0]
 8005824:	b11d      	cbz	r5, 800582e <_printf_i+0x19e>
 8005826:	2310      	movs	r3, #16
 8005828:	e7ac      	b.n	8005784 <_printf_i+0xf4>
 800582a:	4827      	ldr	r0, [pc, #156]	@ (80058c8 <_printf_i+0x238>)
 800582c:	e7e9      	b.n	8005802 <_printf_i+0x172>
 800582e:	6823      	ldr	r3, [r4, #0]
 8005830:	f023 0320 	bic.w	r3, r3, #32
 8005834:	6023      	str	r3, [r4, #0]
 8005836:	e7f6      	b.n	8005826 <_printf_i+0x196>
 8005838:	4616      	mov	r6, r2
 800583a:	e7bd      	b.n	80057b8 <_printf_i+0x128>
 800583c:	6833      	ldr	r3, [r6, #0]
 800583e:	6825      	ldr	r5, [r4, #0]
 8005840:	6961      	ldr	r1, [r4, #20]
 8005842:	1d18      	adds	r0, r3, #4
 8005844:	6030      	str	r0, [r6, #0]
 8005846:	062e      	lsls	r6, r5, #24
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	d501      	bpl.n	8005850 <_printf_i+0x1c0>
 800584c:	6019      	str	r1, [r3, #0]
 800584e:	e002      	b.n	8005856 <_printf_i+0x1c6>
 8005850:	0668      	lsls	r0, r5, #25
 8005852:	d5fb      	bpl.n	800584c <_printf_i+0x1bc>
 8005854:	8019      	strh	r1, [r3, #0]
 8005856:	2300      	movs	r3, #0
 8005858:	6123      	str	r3, [r4, #16]
 800585a:	4616      	mov	r6, r2
 800585c:	e7bc      	b.n	80057d8 <_printf_i+0x148>
 800585e:	6833      	ldr	r3, [r6, #0]
 8005860:	1d1a      	adds	r2, r3, #4
 8005862:	6032      	str	r2, [r6, #0]
 8005864:	681e      	ldr	r6, [r3, #0]
 8005866:	6862      	ldr	r2, [r4, #4]
 8005868:	2100      	movs	r1, #0
 800586a:	4630      	mov	r0, r6
 800586c:	f7fa fcd8 	bl	8000220 <memchr>
 8005870:	b108      	cbz	r0, 8005876 <_printf_i+0x1e6>
 8005872:	1b80      	subs	r0, r0, r6
 8005874:	6060      	str	r0, [r4, #4]
 8005876:	6863      	ldr	r3, [r4, #4]
 8005878:	6123      	str	r3, [r4, #16]
 800587a:	2300      	movs	r3, #0
 800587c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005880:	e7aa      	b.n	80057d8 <_printf_i+0x148>
 8005882:	6923      	ldr	r3, [r4, #16]
 8005884:	4632      	mov	r2, r6
 8005886:	4649      	mov	r1, r9
 8005888:	4640      	mov	r0, r8
 800588a:	47d0      	blx	sl
 800588c:	3001      	adds	r0, #1
 800588e:	d0ad      	beq.n	80057ec <_printf_i+0x15c>
 8005890:	6823      	ldr	r3, [r4, #0]
 8005892:	079b      	lsls	r3, r3, #30
 8005894:	d413      	bmi.n	80058be <_printf_i+0x22e>
 8005896:	68e0      	ldr	r0, [r4, #12]
 8005898:	9b03      	ldr	r3, [sp, #12]
 800589a:	4298      	cmp	r0, r3
 800589c:	bfb8      	it	lt
 800589e:	4618      	movlt	r0, r3
 80058a0:	e7a6      	b.n	80057f0 <_printf_i+0x160>
 80058a2:	2301      	movs	r3, #1
 80058a4:	4632      	mov	r2, r6
 80058a6:	4649      	mov	r1, r9
 80058a8:	4640      	mov	r0, r8
 80058aa:	47d0      	blx	sl
 80058ac:	3001      	adds	r0, #1
 80058ae:	d09d      	beq.n	80057ec <_printf_i+0x15c>
 80058b0:	3501      	adds	r5, #1
 80058b2:	68e3      	ldr	r3, [r4, #12]
 80058b4:	9903      	ldr	r1, [sp, #12]
 80058b6:	1a5b      	subs	r3, r3, r1
 80058b8:	42ab      	cmp	r3, r5
 80058ba:	dcf2      	bgt.n	80058a2 <_printf_i+0x212>
 80058bc:	e7eb      	b.n	8005896 <_printf_i+0x206>
 80058be:	2500      	movs	r5, #0
 80058c0:	f104 0619 	add.w	r6, r4, #25
 80058c4:	e7f5      	b.n	80058b2 <_printf_i+0x222>
 80058c6:	bf00      	nop
 80058c8:	08006aa1 	.word	0x08006aa1
 80058cc:	08006ab2 	.word	0x08006ab2

080058d0 <memmove>:
 80058d0:	4288      	cmp	r0, r1
 80058d2:	b510      	push	{r4, lr}
 80058d4:	eb01 0402 	add.w	r4, r1, r2
 80058d8:	d902      	bls.n	80058e0 <memmove+0x10>
 80058da:	4284      	cmp	r4, r0
 80058dc:	4623      	mov	r3, r4
 80058de:	d807      	bhi.n	80058f0 <memmove+0x20>
 80058e0:	1e43      	subs	r3, r0, #1
 80058e2:	42a1      	cmp	r1, r4
 80058e4:	d008      	beq.n	80058f8 <memmove+0x28>
 80058e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80058ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80058ee:	e7f8      	b.n	80058e2 <memmove+0x12>
 80058f0:	4402      	add	r2, r0
 80058f2:	4601      	mov	r1, r0
 80058f4:	428a      	cmp	r2, r1
 80058f6:	d100      	bne.n	80058fa <memmove+0x2a>
 80058f8:	bd10      	pop	{r4, pc}
 80058fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80058fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005902:	e7f7      	b.n	80058f4 <memmove+0x24>

08005904 <_sbrk_r>:
 8005904:	b538      	push	{r3, r4, r5, lr}
 8005906:	4d06      	ldr	r5, [pc, #24]	@ (8005920 <_sbrk_r+0x1c>)
 8005908:	2300      	movs	r3, #0
 800590a:	4604      	mov	r4, r0
 800590c:	4608      	mov	r0, r1
 800590e:	602b      	str	r3, [r5, #0]
 8005910:	f7fc f968 	bl	8001be4 <_sbrk>
 8005914:	1c43      	adds	r3, r0, #1
 8005916:	d102      	bne.n	800591e <_sbrk_r+0x1a>
 8005918:	682b      	ldr	r3, [r5, #0]
 800591a:	b103      	cbz	r3, 800591e <_sbrk_r+0x1a>
 800591c:	6023      	str	r3, [r4, #0]
 800591e:	bd38      	pop	{r3, r4, r5, pc}
 8005920:	20002398 	.word	0x20002398

08005924 <memcpy>:
 8005924:	440a      	add	r2, r1
 8005926:	4291      	cmp	r1, r2
 8005928:	f100 33ff 	add.w	r3, r0, #4294967295
 800592c:	d100      	bne.n	8005930 <memcpy+0xc>
 800592e:	4770      	bx	lr
 8005930:	b510      	push	{r4, lr}
 8005932:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005936:	f803 4f01 	strb.w	r4, [r3, #1]!
 800593a:	4291      	cmp	r1, r2
 800593c:	d1f9      	bne.n	8005932 <memcpy+0xe>
 800593e:	bd10      	pop	{r4, pc}

08005940 <_realloc_r>:
 8005940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005944:	4680      	mov	r8, r0
 8005946:	4615      	mov	r5, r2
 8005948:	460c      	mov	r4, r1
 800594a:	b921      	cbnz	r1, 8005956 <_realloc_r+0x16>
 800594c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005950:	4611      	mov	r1, r2
 8005952:	f7ff bc4b 	b.w	80051ec <_malloc_r>
 8005956:	b92a      	cbnz	r2, 8005964 <_realloc_r+0x24>
 8005958:	f7ff fbdc 	bl	8005114 <_free_r>
 800595c:	2400      	movs	r4, #0
 800595e:	4620      	mov	r0, r4
 8005960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005964:	f000 f81a 	bl	800599c <_malloc_usable_size_r>
 8005968:	4285      	cmp	r5, r0
 800596a:	4606      	mov	r6, r0
 800596c:	d802      	bhi.n	8005974 <_realloc_r+0x34>
 800596e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005972:	d8f4      	bhi.n	800595e <_realloc_r+0x1e>
 8005974:	4629      	mov	r1, r5
 8005976:	4640      	mov	r0, r8
 8005978:	f7ff fc38 	bl	80051ec <_malloc_r>
 800597c:	4607      	mov	r7, r0
 800597e:	2800      	cmp	r0, #0
 8005980:	d0ec      	beq.n	800595c <_realloc_r+0x1c>
 8005982:	42b5      	cmp	r5, r6
 8005984:	462a      	mov	r2, r5
 8005986:	4621      	mov	r1, r4
 8005988:	bf28      	it	cs
 800598a:	4632      	movcs	r2, r6
 800598c:	f7ff ffca 	bl	8005924 <memcpy>
 8005990:	4621      	mov	r1, r4
 8005992:	4640      	mov	r0, r8
 8005994:	f7ff fbbe 	bl	8005114 <_free_r>
 8005998:	463c      	mov	r4, r7
 800599a:	e7e0      	b.n	800595e <_realloc_r+0x1e>

0800599c <_malloc_usable_size_r>:
 800599c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059a0:	1f18      	subs	r0, r3, #4
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	bfbc      	itt	lt
 80059a6:	580b      	ldrlt	r3, [r1, r0]
 80059a8:	18c0      	addlt	r0, r0, r3
 80059aa:	4770      	bx	lr
 80059ac:	0000      	movs	r0, r0
	...

080059b0 <sin>:
 80059b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80059b2:	ec53 2b10 	vmov	r2, r3, d0
 80059b6:	4826      	ldr	r0, [pc, #152]	@ (8005a50 <sin+0xa0>)
 80059b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80059bc:	4281      	cmp	r1, r0
 80059be:	d807      	bhi.n	80059d0 <sin+0x20>
 80059c0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8005a48 <sin+0x98>
 80059c4:	2000      	movs	r0, #0
 80059c6:	b005      	add	sp, #20
 80059c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80059cc:	f000 b90c 	b.w	8005be8 <__kernel_sin>
 80059d0:	4820      	ldr	r0, [pc, #128]	@ (8005a54 <sin+0xa4>)
 80059d2:	4281      	cmp	r1, r0
 80059d4:	d908      	bls.n	80059e8 <sin+0x38>
 80059d6:	4610      	mov	r0, r2
 80059d8:	4619      	mov	r1, r3
 80059da:	f7fa fc75 	bl	80002c8 <__aeabi_dsub>
 80059de:	ec41 0b10 	vmov	d0, r0, r1
 80059e2:	b005      	add	sp, #20
 80059e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80059e8:	4668      	mov	r0, sp
 80059ea:	f000 f9b9 	bl	8005d60 <__ieee754_rem_pio2>
 80059ee:	f000 0003 	and.w	r0, r0, #3
 80059f2:	2801      	cmp	r0, #1
 80059f4:	d00c      	beq.n	8005a10 <sin+0x60>
 80059f6:	2802      	cmp	r0, #2
 80059f8:	d011      	beq.n	8005a1e <sin+0x6e>
 80059fa:	b9e8      	cbnz	r0, 8005a38 <sin+0x88>
 80059fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005a00:	ed9d 0b00 	vldr	d0, [sp]
 8005a04:	2001      	movs	r0, #1
 8005a06:	f000 f8ef 	bl	8005be8 <__kernel_sin>
 8005a0a:	ec51 0b10 	vmov	r0, r1, d0
 8005a0e:	e7e6      	b.n	80059de <sin+0x2e>
 8005a10:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005a14:	ed9d 0b00 	vldr	d0, [sp]
 8005a18:	f000 f81e 	bl	8005a58 <__kernel_cos>
 8005a1c:	e7f5      	b.n	8005a0a <sin+0x5a>
 8005a1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005a22:	ed9d 0b00 	vldr	d0, [sp]
 8005a26:	2001      	movs	r0, #1
 8005a28:	f000 f8de 	bl	8005be8 <__kernel_sin>
 8005a2c:	ec53 2b10 	vmov	r2, r3, d0
 8005a30:	4610      	mov	r0, r2
 8005a32:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8005a36:	e7d2      	b.n	80059de <sin+0x2e>
 8005a38:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005a3c:	ed9d 0b00 	vldr	d0, [sp]
 8005a40:	f000 f80a 	bl	8005a58 <__kernel_cos>
 8005a44:	e7f2      	b.n	8005a2c <sin+0x7c>
 8005a46:	bf00      	nop
	...
 8005a50:	3fe921fb 	.word	0x3fe921fb
 8005a54:	7fefffff 	.word	0x7fefffff

08005a58 <__kernel_cos>:
 8005a58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a5c:	ec57 6b10 	vmov	r6, r7, d0
 8005a60:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8005a64:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8005a68:	ed8d 1b00 	vstr	d1, [sp]
 8005a6c:	d206      	bcs.n	8005a7c <__kernel_cos+0x24>
 8005a6e:	4630      	mov	r0, r6
 8005a70:	4639      	mov	r1, r7
 8005a72:	f7fb f87b 	bl	8000b6c <__aeabi_d2iz>
 8005a76:	2800      	cmp	r0, #0
 8005a78:	f000 8088 	beq.w	8005b8c <__kernel_cos+0x134>
 8005a7c:	4632      	mov	r2, r6
 8005a7e:	463b      	mov	r3, r7
 8005a80:	4630      	mov	r0, r6
 8005a82:	4639      	mov	r1, r7
 8005a84:	f7fa fdd8 	bl	8000638 <__aeabi_dmul>
 8005a88:	4b51      	ldr	r3, [pc, #324]	@ (8005bd0 <__kernel_cos+0x178>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	4604      	mov	r4, r0
 8005a8e:	460d      	mov	r5, r1
 8005a90:	f7fa fdd2 	bl	8000638 <__aeabi_dmul>
 8005a94:	a340      	add	r3, pc, #256	@ (adr r3, 8005b98 <__kernel_cos+0x140>)
 8005a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9a:	4682      	mov	sl, r0
 8005a9c:	468b      	mov	fp, r1
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	f7fa fdc9 	bl	8000638 <__aeabi_dmul>
 8005aa6:	a33e      	add	r3, pc, #248	@ (adr r3, 8005ba0 <__kernel_cos+0x148>)
 8005aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aac:	f7fa fc0e 	bl	80002cc <__adddf3>
 8005ab0:	4622      	mov	r2, r4
 8005ab2:	462b      	mov	r3, r5
 8005ab4:	f7fa fdc0 	bl	8000638 <__aeabi_dmul>
 8005ab8:	a33b      	add	r3, pc, #236	@ (adr r3, 8005ba8 <__kernel_cos+0x150>)
 8005aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abe:	f7fa fc03 	bl	80002c8 <__aeabi_dsub>
 8005ac2:	4622      	mov	r2, r4
 8005ac4:	462b      	mov	r3, r5
 8005ac6:	f7fa fdb7 	bl	8000638 <__aeabi_dmul>
 8005aca:	a339      	add	r3, pc, #228	@ (adr r3, 8005bb0 <__kernel_cos+0x158>)
 8005acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad0:	f7fa fbfc 	bl	80002cc <__adddf3>
 8005ad4:	4622      	mov	r2, r4
 8005ad6:	462b      	mov	r3, r5
 8005ad8:	f7fa fdae 	bl	8000638 <__aeabi_dmul>
 8005adc:	a336      	add	r3, pc, #216	@ (adr r3, 8005bb8 <__kernel_cos+0x160>)
 8005ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae2:	f7fa fbf1 	bl	80002c8 <__aeabi_dsub>
 8005ae6:	4622      	mov	r2, r4
 8005ae8:	462b      	mov	r3, r5
 8005aea:	f7fa fda5 	bl	8000638 <__aeabi_dmul>
 8005aee:	a334      	add	r3, pc, #208	@ (adr r3, 8005bc0 <__kernel_cos+0x168>)
 8005af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af4:	f7fa fbea 	bl	80002cc <__adddf3>
 8005af8:	4622      	mov	r2, r4
 8005afa:	462b      	mov	r3, r5
 8005afc:	f7fa fd9c 	bl	8000638 <__aeabi_dmul>
 8005b00:	4622      	mov	r2, r4
 8005b02:	462b      	mov	r3, r5
 8005b04:	f7fa fd98 	bl	8000638 <__aeabi_dmul>
 8005b08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b0c:	4604      	mov	r4, r0
 8005b0e:	460d      	mov	r5, r1
 8005b10:	4630      	mov	r0, r6
 8005b12:	4639      	mov	r1, r7
 8005b14:	f7fa fd90 	bl	8000638 <__aeabi_dmul>
 8005b18:	460b      	mov	r3, r1
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	4629      	mov	r1, r5
 8005b1e:	4620      	mov	r0, r4
 8005b20:	f7fa fbd2 	bl	80002c8 <__aeabi_dsub>
 8005b24:	4b2b      	ldr	r3, [pc, #172]	@ (8005bd4 <__kernel_cos+0x17c>)
 8005b26:	4598      	cmp	r8, r3
 8005b28:	4606      	mov	r6, r0
 8005b2a:	460f      	mov	r7, r1
 8005b2c:	d810      	bhi.n	8005b50 <__kernel_cos+0xf8>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	460b      	mov	r3, r1
 8005b32:	4650      	mov	r0, sl
 8005b34:	4659      	mov	r1, fp
 8005b36:	f7fa fbc7 	bl	80002c8 <__aeabi_dsub>
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	4926      	ldr	r1, [pc, #152]	@ (8005bd8 <__kernel_cos+0x180>)
 8005b3e:	4602      	mov	r2, r0
 8005b40:	2000      	movs	r0, #0
 8005b42:	f7fa fbc1 	bl	80002c8 <__aeabi_dsub>
 8005b46:	ec41 0b10 	vmov	d0, r0, r1
 8005b4a:	b003      	add	sp, #12
 8005b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b50:	4b22      	ldr	r3, [pc, #136]	@ (8005bdc <__kernel_cos+0x184>)
 8005b52:	4921      	ldr	r1, [pc, #132]	@ (8005bd8 <__kernel_cos+0x180>)
 8005b54:	4598      	cmp	r8, r3
 8005b56:	bf8c      	ite	hi
 8005b58:	4d21      	ldrhi	r5, [pc, #132]	@ (8005be0 <__kernel_cos+0x188>)
 8005b5a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8005b5e:	2400      	movs	r4, #0
 8005b60:	4622      	mov	r2, r4
 8005b62:	462b      	mov	r3, r5
 8005b64:	2000      	movs	r0, #0
 8005b66:	f7fa fbaf 	bl	80002c8 <__aeabi_dsub>
 8005b6a:	4622      	mov	r2, r4
 8005b6c:	4680      	mov	r8, r0
 8005b6e:	4689      	mov	r9, r1
 8005b70:	462b      	mov	r3, r5
 8005b72:	4650      	mov	r0, sl
 8005b74:	4659      	mov	r1, fp
 8005b76:	f7fa fba7 	bl	80002c8 <__aeabi_dsub>
 8005b7a:	4632      	mov	r2, r6
 8005b7c:	463b      	mov	r3, r7
 8005b7e:	f7fa fba3 	bl	80002c8 <__aeabi_dsub>
 8005b82:	4602      	mov	r2, r0
 8005b84:	460b      	mov	r3, r1
 8005b86:	4640      	mov	r0, r8
 8005b88:	4649      	mov	r1, r9
 8005b8a:	e7da      	b.n	8005b42 <__kernel_cos+0xea>
 8005b8c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8005bc8 <__kernel_cos+0x170>
 8005b90:	e7db      	b.n	8005b4a <__kernel_cos+0xf2>
 8005b92:	bf00      	nop
 8005b94:	f3af 8000 	nop.w
 8005b98:	be8838d4 	.word	0xbe8838d4
 8005b9c:	bda8fae9 	.word	0xbda8fae9
 8005ba0:	bdb4b1c4 	.word	0xbdb4b1c4
 8005ba4:	3e21ee9e 	.word	0x3e21ee9e
 8005ba8:	809c52ad 	.word	0x809c52ad
 8005bac:	3e927e4f 	.word	0x3e927e4f
 8005bb0:	19cb1590 	.word	0x19cb1590
 8005bb4:	3efa01a0 	.word	0x3efa01a0
 8005bb8:	16c15177 	.word	0x16c15177
 8005bbc:	3f56c16c 	.word	0x3f56c16c
 8005bc0:	5555554c 	.word	0x5555554c
 8005bc4:	3fa55555 	.word	0x3fa55555
 8005bc8:	00000000 	.word	0x00000000
 8005bcc:	3ff00000 	.word	0x3ff00000
 8005bd0:	3fe00000 	.word	0x3fe00000
 8005bd4:	3fd33332 	.word	0x3fd33332
 8005bd8:	3ff00000 	.word	0x3ff00000
 8005bdc:	3fe90000 	.word	0x3fe90000
 8005be0:	3fd20000 	.word	0x3fd20000
 8005be4:	00000000 	.word	0x00000000

08005be8 <__kernel_sin>:
 8005be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bec:	ec55 4b10 	vmov	r4, r5, d0
 8005bf0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005bf4:	b085      	sub	sp, #20
 8005bf6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8005bfa:	ed8d 1b02 	vstr	d1, [sp, #8]
 8005bfe:	4680      	mov	r8, r0
 8005c00:	d205      	bcs.n	8005c0e <__kernel_sin+0x26>
 8005c02:	4620      	mov	r0, r4
 8005c04:	4629      	mov	r1, r5
 8005c06:	f7fa ffb1 	bl	8000b6c <__aeabi_d2iz>
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	d052      	beq.n	8005cb4 <__kernel_sin+0xcc>
 8005c0e:	4622      	mov	r2, r4
 8005c10:	462b      	mov	r3, r5
 8005c12:	4620      	mov	r0, r4
 8005c14:	4629      	mov	r1, r5
 8005c16:	f7fa fd0f 	bl	8000638 <__aeabi_dmul>
 8005c1a:	4682      	mov	sl, r0
 8005c1c:	468b      	mov	fp, r1
 8005c1e:	4602      	mov	r2, r0
 8005c20:	460b      	mov	r3, r1
 8005c22:	4620      	mov	r0, r4
 8005c24:	4629      	mov	r1, r5
 8005c26:	f7fa fd07 	bl	8000638 <__aeabi_dmul>
 8005c2a:	a342      	add	r3, pc, #264	@ (adr r3, 8005d34 <__kernel_sin+0x14c>)
 8005c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c30:	e9cd 0100 	strd	r0, r1, [sp]
 8005c34:	4650      	mov	r0, sl
 8005c36:	4659      	mov	r1, fp
 8005c38:	f7fa fcfe 	bl	8000638 <__aeabi_dmul>
 8005c3c:	a33f      	add	r3, pc, #252	@ (adr r3, 8005d3c <__kernel_sin+0x154>)
 8005c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c42:	f7fa fb41 	bl	80002c8 <__aeabi_dsub>
 8005c46:	4652      	mov	r2, sl
 8005c48:	465b      	mov	r3, fp
 8005c4a:	f7fa fcf5 	bl	8000638 <__aeabi_dmul>
 8005c4e:	a33d      	add	r3, pc, #244	@ (adr r3, 8005d44 <__kernel_sin+0x15c>)
 8005c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c54:	f7fa fb3a 	bl	80002cc <__adddf3>
 8005c58:	4652      	mov	r2, sl
 8005c5a:	465b      	mov	r3, fp
 8005c5c:	f7fa fcec 	bl	8000638 <__aeabi_dmul>
 8005c60:	a33a      	add	r3, pc, #232	@ (adr r3, 8005d4c <__kernel_sin+0x164>)
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	f7fa fb2f 	bl	80002c8 <__aeabi_dsub>
 8005c6a:	4652      	mov	r2, sl
 8005c6c:	465b      	mov	r3, fp
 8005c6e:	f7fa fce3 	bl	8000638 <__aeabi_dmul>
 8005c72:	a338      	add	r3, pc, #224	@ (adr r3, 8005d54 <__kernel_sin+0x16c>)
 8005c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c78:	f7fa fb28 	bl	80002cc <__adddf3>
 8005c7c:	4606      	mov	r6, r0
 8005c7e:	460f      	mov	r7, r1
 8005c80:	f1b8 0f00 	cmp.w	r8, #0
 8005c84:	d11b      	bne.n	8005cbe <__kernel_sin+0xd6>
 8005c86:	4602      	mov	r2, r0
 8005c88:	460b      	mov	r3, r1
 8005c8a:	4650      	mov	r0, sl
 8005c8c:	4659      	mov	r1, fp
 8005c8e:	f7fa fcd3 	bl	8000638 <__aeabi_dmul>
 8005c92:	a325      	add	r3, pc, #148	@ (adr r3, 8005d28 <__kernel_sin+0x140>)
 8005c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c98:	f7fa fb16 	bl	80002c8 <__aeabi_dsub>
 8005c9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ca0:	f7fa fcca 	bl	8000638 <__aeabi_dmul>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	460b      	mov	r3, r1
 8005ca8:	4620      	mov	r0, r4
 8005caa:	4629      	mov	r1, r5
 8005cac:	f7fa fb0e 	bl	80002cc <__adddf3>
 8005cb0:	4604      	mov	r4, r0
 8005cb2:	460d      	mov	r5, r1
 8005cb4:	ec45 4b10 	vmov	d0, r4, r5
 8005cb8:	b005      	add	sp, #20
 8005cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8005d30 <__kernel_sin+0x148>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f7fa fcb7 	bl	8000638 <__aeabi_dmul>
 8005cca:	4632      	mov	r2, r6
 8005ccc:	4680      	mov	r8, r0
 8005cce:	4689      	mov	r9, r1
 8005cd0:	463b      	mov	r3, r7
 8005cd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cd6:	f7fa fcaf 	bl	8000638 <__aeabi_dmul>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	4640      	mov	r0, r8
 8005ce0:	4649      	mov	r1, r9
 8005ce2:	f7fa faf1 	bl	80002c8 <__aeabi_dsub>
 8005ce6:	4652      	mov	r2, sl
 8005ce8:	465b      	mov	r3, fp
 8005cea:	f7fa fca5 	bl	8000638 <__aeabi_dmul>
 8005cee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cf2:	f7fa fae9 	bl	80002c8 <__aeabi_dsub>
 8005cf6:	a30c      	add	r3, pc, #48	@ (adr r3, 8005d28 <__kernel_sin+0x140>)
 8005cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cfc:	4606      	mov	r6, r0
 8005cfe:	460f      	mov	r7, r1
 8005d00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d04:	f7fa fc98 	bl	8000638 <__aeabi_dmul>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	4630      	mov	r0, r6
 8005d0e:	4639      	mov	r1, r7
 8005d10:	f7fa fadc 	bl	80002cc <__adddf3>
 8005d14:	4602      	mov	r2, r0
 8005d16:	460b      	mov	r3, r1
 8005d18:	4620      	mov	r0, r4
 8005d1a:	4629      	mov	r1, r5
 8005d1c:	f7fa fad4 	bl	80002c8 <__aeabi_dsub>
 8005d20:	e7c6      	b.n	8005cb0 <__kernel_sin+0xc8>
 8005d22:	bf00      	nop
 8005d24:	f3af 8000 	nop.w
 8005d28:	55555549 	.word	0x55555549
 8005d2c:	3fc55555 	.word	0x3fc55555
 8005d30:	3fe00000 	.word	0x3fe00000
 8005d34:	5acfd57c 	.word	0x5acfd57c
 8005d38:	3de5d93a 	.word	0x3de5d93a
 8005d3c:	8a2b9ceb 	.word	0x8a2b9ceb
 8005d40:	3e5ae5e6 	.word	0x3e5ae5e6
 8005d44:	57b1fe7d 	.word	0x57b1fe7d
 8005d48:	3ec71de3 	.word	0x3ec71de3
 8005d4c:	19c161d5 	.word	0x19c161d5
 8005d50:	3f2a01a0 	.word	0x3f2a01a0
 8005d54:	1110f8a6 	.word	0x1110f8a6
 8005d58:	3f811111 	.word	0x3f811111
 8005d5c:	00000000 	.word	0x00000000

08005d60 <__ieee754_rem_pio2>:
 8005d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d64:	ec57 6b10 	vmov	r6, r7, d0
 8005d68:	4bc5      	ldr	r3, [pc, #788]	@ (8006080 <__ieee754_rem_pio2+0x320>)
 8005d6a:	b08d      	sub	sp, #52	@ 0x34
 8005d6c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8005d70:	4598      	cmp	r8, r3
 8005d72:	4604      	mov	r4, r0
 8005d74:	9704      	str	r7, [sp, #16]
 8005d76:	d807      	bhi.n	8005d88 <__ieee754_rem_pio2+0x28>
 8005d78:	2200      	movs	r2, #0
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	ed80 0b00 	vstr	d0, [r0]
 8005d80:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005d84:	2500      	movs	r5, #0
 8005d86:	e028      	b.n	8005dda <__ieee754_rem_pio2+0x7a>
 8005d88:	4bbe      	ldr	r3, [pc, #760]	@ (8006084 <__ieee754_rem_pio2+0x324>)
 8005d8a:	4598      	cmp	r8, r3
 8005d8c:	d878      	bhi.n	8005e80 <__ieee754_rem_pio2+0x120>
 8005d8e:	9b04      	ldr	r3, [sp, #16]
 8005d90:	4dbd      	ldr	r5, [pc, #756]	@ (8006088 <__ieee754_rem_pio2+0x328>)
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	4630      	mov	r0, r6
 8005d96:	a3ac      	add	r3, pc, #688	@ (adr r3, 8006048 <__ieee754_rem_pio2+0x2e8>)
 8005d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9c:	4639      	mov	r1, r7
 8005d9e:	dd38      	ble.n	8005e12 <__ieee754_rem_pio2+0xb2>
 8005da0:	f7fa fa92 	bl	80002c8 <__aeabi_dsub>
 8005da4:	45a8      	cmp	r8, r5
 8005da6:	4606      	mov	r6, r0
 8005da8:	460f      	mov	r7, r1
 8005daa:	d01a      	beq.n	8005de2 <__ieee754_rem_pio2+0x82>
 8005dac:	a3a8      	add	r3, pc, #672	@ (adr r3, 8006050 <__ieee754_rem_pio2+0x2f0>)
 8005dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db2:	f7fa fa89 	bl	80002c8 <__aeabi_dsub>
 8005db6:	4602      	mov	r2, r0
 8005db8:	460b      	mov	r3, r1
 8005dba:	4680      	mov	r8, r0
 8005dbc:	4689      	mov	r9, r1
 8005dbe:	4630      	mov	r0, r6
 8005dc0:	4639      	mov	r1, r7
 8005dc2:	f7fa fa81 	bl	80002c8 <__aeabi_dsub>
 8005dc6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8006050 <__ieee754_rem_pio2+0x2f0>)
 8005dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dcc:	f7fa fa7c 	bl	80002c8 <__aeabi_dsub>
 8005dd0:	e9c4 8900 	strd	r8, r9, [r4]
 8005dd4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005dd8:	2501      	movs	r5, #1
 8005dda:	4628      	mov	r0, r5
 8005ddc:	b00d      	add	sp, #52	@ 0x34
 8005dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005de2:	a39d      	add	r3, pc, #628	@ (adr r3, 8006058 <__ieee754_rem_pio2+0x2f8>)
 8005de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de8:	f7fa fa6e 	bl	80002c8 <__aeabi_dsub>
 8005dec:	a39c      	add	r3, pc, #624	@ (adr r3, 8006060 <__ieee754_rem_pio2+0x300>)
 8005dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df2:	4606      	mov	r6, r0
 8005df4:	460f      	mov	r7, r1
 8005df6:	f7fa fa67 	bl	80002c8 <__aeabi_dsub>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	4680      	mov	r8, r0
 8005e00:	4689      	mov	r9, r1
 8005e02:	4630      	mov	r0, r6
 8005e04:	4639      	mov	r1, r7
 8005e06:	f7fa fa5f 	bl	80002c8 <__aeabi_dsub>
 8005e0a:	a395      	add	r3, pc, #596	@ (adr r3, 8006060 <__ieee754_rem_pio2+0x300>)
 8005e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e10:	e7dc      	b.n	8005dcc <__ieee754_rem_pio2+0x6c>
 8005e12:	f7fa fa5b 	bl	80002cc <__adddf3>
 8005e16:	45a8      	cmp	r8, r5
 8005e18:	4606      	mov	r6, r0
 8005e1a:	460f      	mov	r7, r1
 8005e1c:	d018      	beq.n	8005e50 <__ieee754_rem_pio2+0xf0>
 8005e1e:	a38c      	add	r3, pc, #560	@ (adr r3, 8006050 <__ieee754_rem_pio2+0x2f0>)
 8005e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e24:	f7fa fa52 	bl	80002cc <__adddf3>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	4680      	mov	r8, r0
 8005e2e:	4689      	mov	r9, r1
 8005e30:	4630      	mov	r0, r6
 8005e32:	4639      	mov	r1, r7
 8005e34:	f7fa fa48 	bl	80002c8 <__aeabi_dsub>
 8005e38:	a385      	add	r3, pc, #532	@ (adr r3, 8006050 <__ieee754_rem_pio2+0x2f0>)
 8005e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e3e:	f7fa fa45 	bl	80002cc <__adddf3>
 8005e42:	f04f 35ff 	mov.w	r5, #4294967295
 8005e46:	e9c4 8900 	strd	r8, r9, [r4]
 8005e4a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005e4e:	e7c4      	b.n	8005dda <__ieee754_rem_pio2+0x7a>
 8005e50:	a381      	add	r3, pc, #516	@ (adr r3, 8006058 <__ieee754_rem_pio2+0x2f8>)
 8005e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e56:	f7fa fa39 	bl	80002cc <__adddf3>
 8005e5a:	a381      	add	r3, pc, #516	@ (adr r3, 8006060 <__ieee754_rem_pio2+0x300>)
 8005e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e60:	4606      	mov	r6, r0
 8005e62:	460f      	mov	r7, r1
 8005e64:	f7fa fa32 	bl	80002cc <__adddf3>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	4680      	mov	r8, r0
 8005e6e:	4689      	mov	r9, r1
 8005e70:	4630      	mov	r0, r6
 8005e72:	4639      	mov	r1, r7
 8005e74:	f7fa fa28 	bl	80002c8 <__aeabi_dsub>
 8005e78:	a379      	add	r3, pc, #484	@ (adr r3, 8006060 <__ieee754_rem_pio2+0x300>)
 8005e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7e:	e7de      	b.n	8005e3e <__ieee754_rem_pio2+0xde>
 8005e80:	4b82      	ldr	r3, [pc, #520]	@ (800608c <__ieee754_rem_pio2+0x32c>)
 8005e82:	4598      	cmp	r8, r3
 8005e84:	f200 80d1 	bhi.w	800602a <__ieee754_rem_pio2+0x2ca>
 8005e88:	f000 f966 	bl	8006158 <fabs>
 8005e8c:	ec57 6b10 	vmov	r6, r7, d0
 8005e90:	a375      	add	r3, pc, #468	@ (adr r3, 8006068 <__ieee754_rem_pio2+0x308>)
 8005e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e96:	4630      	mov	r0, r6
 8005e98:	4639      	mov	r1, r7
 8005e9a:	f7fa fbcd 	bl	8000638 <__aeabi_dmul>
 8005e9e:	4b7c      	ldr	r3, [pc, #496]	@ (8006090 <__ieee754_rem_pio2+0x330>)
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f7fa fa13 	bl	80002cc <__adddf3>
 8005ea6:	f7fa fe61 	bl	8000b6c <__aeabi_d2iz>
 8005eaa:	4605      	mov	r5, r0
 8005eac:	f7fa fb5a 	bl	8000564 <__aeabi_i2d>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005eb8:	a363      	add	r3, pc, #396	@ (adr r3, 8006048 <__ieee754_rem_pio2+0x2e8>)
 8005eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebe:	f7fa fbbb 	bl	8000638 <__aeabi_dmul>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	4630      	mov	r0, r6
 8005ec8:	4639      	mov	r1, r7
 8005eca:	f7fa f9fd 	bl	80002c8 <__aeabi_dsub>
 8005ece:	a360      	add	r3, pc, #384	@ (adr r3, 8006050 <__ieee754_rem_pio2+0x2f0>)
 8005ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed4:	4682      	mov	sl, r0
 8005ed6:	468b      	mov	fp, r1
 8005ed8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005edc:	f7fa fbac 	bl	8000638 <__aeabi_dmul>
 8005ee0:	2d1f      	cmp	r5, #31
 8005ee2:	4606      	mov	r6, r0
 8005ee4:	460f      	mov	r7, r1
 8005ee6:	dc0c      	bgt.n	8005f02 <__ieee754_rem_pio2+0x1a2>
 8005ee8:	4b6a      	ldr	r3, [pc, #424]	@ (8006094 <__ieee754_rem_pio2+0x334>)
 8005eea:	1e6a      	subs	r2, r5, #1
 8005eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ef0:	4543      	cmp	r3, r8
 8005ef2:	d006      	beq.n	8005f02 <__ieee754_rem_pio2+0x1a2>
 8005ef4:	4632      	mov	r2, r6
 8005ef6:	463b      	mov	r3, r7
 8005ef8:	4650      	mov	r0, sl
 8005efa:	4659      	mov	r1, fp
 8005efc:	f7fa f9e4 	bl	80002c8 <__aeabi_dsub>
 8005f00:	e00e      	b.n	8005f20 <__ieee754_rem_pio2+0x1c0>
 8005f02:	463b      	mov	r3, r7
 8005f04:	4632      	mov	r2, r6
 8005f06:	4650      	mov	r0, sl
 8005f08:	4659      	mov	r1, fp
 8005f0a:	f7fa f9dd 	bl	80002c8 <__aeabi_dsub>
 8005f0e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005f12:	9305      	str	r3, [sp, #20]
 8005f14:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005f18:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8005f1c:	2b10      	cmp	r3, #16
 8005f1e:	dc02      	bgt.n	8005f26 <__ieee754_rem_pio2+0x1c6>
 8005f20:	e9c4 0100 	strd	r0, r1, [r4]
 8005f24:	e039      	b.n	8005f9a <__ieee754_rem_pio2+0x23a>
 8005f26:	a34c      	add	r3, pc, #304	@ (adr r3, 8006058 <__ieee754_rem_pio2+0x2f8>)
 8005f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f30:	f7fa fb82 	bl	8000638 <__aeabi_dmul>
 8005f34:	4606      	mov	r6, r0
 8005f36:	460f      	mov	r7, r1
 8005f38:	4602      	mov	r2, r0
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	4650      	mov	r0, sl
 8005f3e:	4659      	mov	r1, fp
 8005f40:	f7fa f9c2 	bl	80002c8 <__aeabi_dsub>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4680      	mov	r8, r0
 8005f4a:	4689      	mov	r9, r1
 8005f4c:	4650      	mov	r0, sl
 8005f4e:	4659      	mov	r1, fp
 8005f50:	f7fa f9ba 	bl	80002c8 <__aeabi_dsub>
 8005f54:	4632      	mov	r2, r6
 8005f56:	463b      	mov	r3, r7
 8005f58:	f7fa f9b6 	bl	80002c8 <__aeabi_dsub>
 8005f5c:	a340      	add	r3, pc, #256	@ (adr r3, 8006060 <__ieee754_rem_pio2+0x300>)
 8005f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f62:	4606      	mov	r6, r0
 8005f64:	460f      	mov	r7, r1
 8005f66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f6a:	f7fa fb65 	bl	8000638 <__aeabi_dmul>
 8005f6e:	4632      	mov	r2, r6
 8005f70:	463b      	mov	r3, r7
 8005f72:	f7fa f9a9 	bl	80002c8 <__aeabi_dsub>
 8005f76:	4602      	mov	r2, r0
 8005f78:	460b      	mov	r3, r1
 8005f7a:	4606      	mov	r6, r0
 8005f7c:	460f      	mov	r7, r1
 8005f7e:	4640      	mov	r0, r8
 8005f80:	4649      	mov	r1, r9
 8005f82:	f7fa f9a1 	bl	80002c8 <__aeabi_dsub>
 8005f86:	9a05      	ldr	r2, [sp, #20]
 8005f88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	2b31      	cmp	r3, #49	@ 0x31
 8005f90:	dc20      	bgt.n	8005fd4 <__ieee754_rem_pio2+0x274>
 8005f92:	e9c4 0100 	strd	r0, r1, [r4]
 8005f96:	46c2      	mov	sl, r8
 8005f98:	46cb      	mov	fp, r9
 8005f9a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005f9e:	4650      	mov	r0, sl
 8005fa0:	4642      	mov	r2, r8
 8005fa2:	464b      	mov	r3, r9
 8005fa4:	4659      	mov	r1, fp
 8005fa6:	f7fa f98f 	bl	80002c8 <__aeabi_dsub>
 8005faa:	463b      	mov	r3, r7
 8005fac:	4632      	mov	r2, r6
 8005fae:	f7fa f98b 	bl	80002c8 <__aeabi_dsub>
 8005fb2:	9b04      	ldr	r3, [sp, #16]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005fba:	f6bf af0e 	bge.w	8005dda <__ieee754_rem_pio2+0x7a>
 8005fbe:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8005fc2:	6063      	str	r3, [r4, #4]
 8005fc4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005fc8:	f8c4 8000 	str.w	r8, [r4]
 8005fcc:	60a0      	str	r0, [r4, #8]
 8005fce:	60e3      	str	r3, [r4, #12]
 8005fd0:	426d      	negs	r5, r5
 8005fd2:	e702      	b.n	8005dda <__ieee754_rem_pio2+0x7a>
 8005fd4:	a326      	add	r3, pc, #152	@ (adr r3, 8006070 <__ieee754_rem_pio2+0x310>)
 8005fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fde:	f7fa fb2b 	bl	8000638 <__aeabi_dmul>
 8005fe2:	4606      	mov	r6, r0
 8005fe4:	460f      	mov	r7, r1
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	460b      	mov	r3, r1
 8005fea:	4640      	mov	r0, r8
 8005fec:	4649      	mov	r1, r9
 8005fee:	f7fa f96b 	bl	80002c8 <__aeabi_dsub>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	460b      	mov	r3, r1
 8005ff6:	4682      	mov	sl, r0
 8005ff8:	468b      	mov	fp, r1
 8005ffa:	4640      	mov	r0, r8
 8005ffc:	4649      	mov	r1, r9
 8005ffe:	f7fa f963 	bl	80002c8 <__aeabi_dsub>
 8006002:	4632      	mov	r2, r6
 8006004:	463b      	mov	r3, r7
 8006006:	f7fa f95f 	bl	80002c8 <__aeabi_dsub>
 800600a:	a31b      	add	r3, pc, #108	@ (adr r3, 8006078 <__ieee754_rem_pio2+0x318>)
 800600c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006010:	4606      	mov	r6, r0
 8006012:	460f      	mov	r7, r1
 8006014:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006018:	f7fa fb0e 	bl	8000638 <__aeabi_dmul>
 800601c:	4632      	mov	r2, r6
 800601e:	463b      	mov	r3, r7
 8006020:	f7fa f952 	bl	80002c8 <__aeabi_dsub>
 8006024:	4606      	mov	r6, r0
 8006026:	460f      	mov	r7, r1
 8006028:	e764      	b.n	8005ef4 <__ieee754_rem_pio2+0x194>
 800602a:	4b1b      	ldr	r3, [pc, #108]	@ (8006098 <__ieee754_rem_pio2+0x338>)
 800602c:	4598      	cmp	r8, r3
 800602e:	d935      	bls.n	800609c <__ieee754_rem_pio2+0x33c>
 8006030:	4632      	mov	r2, r6
 8006032:	463b      	mov	r3, r7
 8006034:	4630      	mov	r0, r6
 8006036:	4639      	mov	r1, r7
 8006038:	f7fa f946 	bl	80002c8 <__aeabi_dsub>
 800603c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006040:	e9c4 0100 	strd	r0, r1, [r4]
 8006044:	e69e      	b.n	8005d84 <__ieee754_rem_pio2+0x24>
 8006046:	bf00      	nop
 8006048:	54400000 	.word	0x54400000
 800604c:	3ff921fb 	.word	0x3ff921fb
 8006050:	1a626331 	.word	0x1a626331
 8006054:	3dd0b461 	.word	0x3dd0b461
 8006058:	1a600000 	.word	0x1a600000
 800605c:	3dd0b461 	.word	0x3dd0b461
 8006060:	2e037073 	.word	0x2e037073
 8006064:	3ba3198a 	.word	0x3ba3198a
 8006068:	6dc9c883 	.word	0x6dc9c883
 800606c:	3fe45f30 	.word	0x3fe45f30
 8006070:	2e000000 	.word	0x2e000000
 8006074:	3ba3198a 	.word	0x3ba3198a
 8006078:	252049c1 	.word	0x252049c1
 800607c:	397b839a 	.word	0x397b839a
 8006080:	3fe921fb 	.word	0x3fe921fb
 8006084:	4002d97b 	.word	0x4002d97b
 8006088:	3ff921fb 	.word	0x3ff921fb
 800608c:	413921fb 	.word	0x413921fb
 8006090:	3fe00000 	.word	0x3fe00000
 8006094:	08006ac4 	.word	0x08006ac4
 8006098:	7fefffff 	.word	0x7fefffff
 800609c:	ea4f 5528 	mov.w	r5, r8, asr #20
 80060a0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80060a4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80060a8:	4630      	mov	r0, r6
 80060aa:	460f      	mov	r7, r1
 80060ac:	f7fa fd5e 	bl	8000b6c <__aeabi_d2iz>
 80060b0:	f7fa fa58 	bl	8000564 <__aeabi_i2d>
 80060b4:	4602      	mov	r2, r0
 80060b6:	460b      	mov	r3, r1
 80060b8:	4630      	mov	r0, r6
 80060ba:	4639      	mov	r1, r7
 80060bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80060c0:	f7fa f902 	bl	80002c8 <__aeabi_dsub>
 80060c4:	4b22      	ldr	r3, [pc, #136]	@ (8006150 <__ieee754_rem_pio2+0x3f0>)
 80060c6:	2200      	movs	r2, #0
 80060c8:	f7fa fab6 	bl	8000638 <__aeabi_dmul>
 80060cc:	460f      	mov	r7, r1
 80060ce:	4606      	mov	r6, r0
 80060d0:	f7fa fd4c 	bl	8000b6c <__aeabi_d2iz>
 80060d4:	f7fa fa46 	bl	8000564 <__aeabi_i2d>
 80060d8:	4602      	mov	r2, r0
 80060da:	460b      	mov	r3, r1
 80060dc:	4630      	mov	r0, r6
 80060de:	4639      	mov	r1, r7
 80060e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80060e4:	f7fa f8f0 	bl	80002c8 <__aeabi_dsub>
 80060e8:	4b19      	ldr	r3, [pc, #100]	@ (8006150 <__ieee754_rem_pio2+0x3f0>)
 80060ea:	2200      	movs	r2, #0
 80060ec:	f7fa faa4 	bl	8000638 <__aeabi_dmul>
 80060f0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80060f4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80060f8:	f04f 0803 	mov.w	r8, #3
 80060fc:	2600      	movs	r6, #0
 80060fe:	2700      	movs	r7, #0
 8006100:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006104:	4632      	mov	r2, r6
 8006106:	463b      	mov	r3, r7
 8006108:	46c2      	mov	sl, r8
 800610a:	f108 38ff 	add.w	r8, r8, #4294967295
 800610e:	f7fa fcfb 	bl	8000b08 <__aeabi_dcmpeq>
 8006112:	2800      	cmp	r0, #0
 8006114:	d1f4      	bne.n	8006100 <__ieee754_rem_pio2+0x3a0>
 8006116:	4b0f      	ldr	r3, [pc, #60]	@ (8006154 <__ieee754_rem_pio2+0x3f4>)
 8006118:	9301      	str	r3, [sp, #4]
 800611a:	2302      	movs	r3, #2
 800611c:	9300      	str	r3, [sp, #0]
 800611e:	462a      	mov	r2, r5
 8006120:	4653      	mov	r3, sl
 8006122:	4621      	mov	r1, r4
 8006124:	a806      	add	r0, sp, #24
 8006126:	f000 f81f 	bl	8006168 <__kernel_rem_pio2>
 800612a:	9b04      	ldr	r3, [sp, #16]
 800612c:	2b00      	cmp	r3, #0
 800612e:	4605      	mov	r5, r0
 8006130:	f6bf ae53 	bge.w	8005dda <__ieee754_rem_pio2+0x7a>
 8006134:	e9d4 2100 	ldrd	r2, r1, [r4]
 8006138:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800613c:	e9c4 2300 	strd	r2, r3, [r4]
 8006140:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8006144:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006148:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800614c:	e740      	b.n	8005fd0 <__ieee754_rem_pio2+0x270>
 800614e:	bf00      	nop
 8006150:	41700000 	.word	0x41700000
 8006154:	08006b44 	.word	0x08006b44

08006158 <fabs>:
 8006158:	ec51 0b10 	vmov	r0, r1, d0
 800615c:	4602      	mov	r2, r0
 800615e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006162:	ec43 2b10 	vmov	d0, r2, r3
 8006166:	4770      	bx	lr

08006168 <__kernel_rem_pio2>:
 8006168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800616c:	ed2d 8b02 	vpush	{d8}
 8006170:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8006174:	f112 0f14 	cmn.w	r2, #20
 8006178:	9306      	str	r3, [sp, #24]
 800617a:	9104      	str	r1, [sp, #16]
 800617c:	4bbe      	ldr	r3, [pc, #760]	@ (8006478 <__kernel_rem_pio2+0x310>)
 800617e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8006180:	9008      	str	r0, [sp, #32]
 8006182:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	9b06      	ldr	r3, [sp, #24]
 800618a:	f103 33ff 	add.w	r3, r3, #4294967295
 800618e:	bfa8      	it	ge
 8006190:	1ed4      	subge	r4, r2, #3
 8006192:	9305      	str	r3, [sp, #20]
 8006194:	bfb2      	itee	lt
 8006196:	2400      	movlt	r4, #0
 8006198:	2318      	movge	r3, #24
 800619a:	fb94 f4f3 	sdivge	r4, r4, r3
 800619e:	f06f 0317 	mvn.w	r3, #23
 80061a2:	fb04 3303 	mla	r3, r4, r3, r3
 80061a6:	eb03 0b02 	add.w	fp, r3, r2
 80061aa:	9b00      	ldr	r3, [sp, #0]
 80061ac:	9a05      	ldr	r2, [sp, #20]
 80061ae:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8006468 <__kernel_rem_pio2+0x300>
 80061b2:	eb03 0802 	add.w	r8, r3, r2
 80061b6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80061b8:	1aa7      	subs	r7, r4, r2
 80061ba:	ae20      	add	r6, sp, #128	@ 0x80
 80061bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80061c0:	2500      	movs	r5, #0
 80061c2:	4545      	cmp	r5, r8
 80061c4:	dd13      	ble.n	80061ee <__kernel_rem_pio2+0x86>
 80061c6:	9b06      	ldr	r3, [sp, #24]
 80061c8:	aa20      	add	r2, sp, #128	@ 0x80
 80061ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80061ce:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80061d2:	f04f 0800 	mov.w	r8, #0
 80061d6:	9b00      	ldr	r3, [sp, #0]
 80061d8:	4598      	cmp	r8, r3
 80061da:	dc31      	bgt.n	8006240 <__kernel_rem_pio2+0xd8>
 80061dc:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8006468 <__kernel_rem_pio2+0x300>
 80061e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80061e8:	462f      	mov	r7, r5
 80061ea:	2600      	movs	r6, #0
 80061ec:	e01b      	b.n	8006226 <__kernel_rem_pio2+0xbe>
 80061ee:	42ef      	cmn	r7, r5
 80061f0:	d407      	bmi.n	8006202 <__kernel_rem_pio2+0x9a>
 80061f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80061f6:	f7fa f9b5 	bl	8000564 <__aeabi_i2d>
 80061fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 80061fe:	3501      	adds	r5, #1
 8006200:	e7df      	b.n	80061c2 <__kernel_rem_pio2+0x5a>
 8006202:	ec51 0b18 	vmov	r0, r1, d8
 8006206:	e7f8      	b.n	80061fa <__kernel_rem_pio2+0x92>
 8006208:	e9d7 2300 	ldrd	r2, r3, [r7]
 800620c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006210:	f7fa fa12 	bl	8000638 <__aeabi_dmul>
 8006214:	4602      	mov	r2, r0
 8006216:	460b      	mov	r3, r1
 8006218:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800621c:	f7fa f856 	bl	80002cc <__adddf3>
 8006220:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006224:	3601      	adds	r6, #1
 8006226:	9b05      	ldr	r3, [sp, #20]
 8006228:	429e      	cmp	r6, r3
 800622a:	f1a7 0708 	sub.w	r7, r7, #8
 800622e:	ddeb      	ble.n	8006208 <__kernel_rem_pio2+0xa0>
 8006230:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006234:	f108 0801 	add.w	r8, r8, #1
 8006238:	ecaa 7b02 	vstmia	sl!, {d7}
 800623c:	3508      	adds	r5, #8
 800623e:	e7ca      	b.n	80061d6 <__kernel_rem_pio2+0x6e>
 8006240:	9b00      	ldr	r3, [sp, #0]
 8006242:	f8dd 8000 	ldr.w	r8, [sp]
 8006246:	aa0c      	add	r2, sp, #48	@ 0x30
 8006248:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800624c:	930a      	str	r3, [sp, #40]	@ 0x28
 800624e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8006250:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006254:	9309      	str	r3, [sp, #36]	@ 0x24
 8006256:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800625a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800625c:	ab98      	add	r3, sp, #608	@ 0x260
 800625e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006262:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8006266:	ed8d 7b02 	vstr	d7, [sp, #8]
 800626a:	ac0c      	add	r4, sp, #48	@ 0x30
 800626c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800626e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8006272:	46a1      	mov	r9, r4
 8006274:	46c2      	mov	sl, r8
 8006276:	f1ba 0f00 	cmp.w	sl, #0
 800627a:	f1a5 0508 	sub.w	r5, r5, #8
 800627e:	dc77      	bgt.n	8006370 <__kernel_rem_pio2+0x208>
 8006280:	4658      	mov	r0, fp
 8006282:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006286:	f000 fac7 	bl	8006818 <scalbn>
 800628a:	ec57 6b10 	vmov	r6, r7, d0
 800628e:	2200      	movs	r2, #0
 8006290:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8006294:	4630      	mov	r0, r6
 8006296:	4639      	mov	r1, r7
 8006298:	f7fa f9ce 	bl	8000638 <__aeabi_dmul>
 800629c:	ec41 0b10 	vmov	d0, r0, r1
 80062a0:	f000 fb3a 	bl	8006918 <floor>
 80062a4:	4b75      	ldr	r3, [pc, #468]	@ (800647c <__kernel_rem_pio2+0x314>)
 80062a6:	ec51 0b10 	vmov	r0, r1, d0
 80062aa:	2200      	movs	r2, #0
 80062ac:	f7fa f9c4 	bl	8000638 <__aeabi_dmul>
 80062b0:	4602      	mov	r2, r0
 80062b2:	460b      	mov	r3, r1
 80062b4:	4630      	mov	r0, r6
 80062b6:	4639      	mov	r1, r7
 80062b8:	f7fa f806 	bl	80002c8 <__aeabi_dsub>
 80062bc:	460f      	mov	r7, r1
 80062be:	4606      	mov	r6, r0
 80062c0:	f7fa fc54 	bl	8000b6c <__aeabi_d2iz>
 80062c4:	9002      	str	r0, [sp, #8]
 80062c6:	f7fa f94d 	bl	8000564 <__aeabi_i2d>
 80062ca:	4602      	mov	r2, r0
 80062cc:	460b      	mov	r3, r1
 80062ce:	4630      	mov	r0, r6
 80062d0:	4639      	mov	r1, r7
 80062d2:	f7f9 fff9 	bl	80002c8 <__aeabi_dsub>
 80062d6:	f1bb 0f00 	cmp.w	fp, #0
 80062da:	4606      	mov	r6, r0
 80062dc:	460f      	mov	r7, r1
 80062de:	dd6c      	ble.n	80063ba <__kernel_rem_pio2+0x252>
 80062e0:	f108 31ff 	add.w	r1, r8, #4294967295
 80062e4:	ab0c      	add	r3, sp, #48	@ 0x30
 80062e6:	9d02      	ldr	r5, [sp, #8]
 80062e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80062ec:	f1cb 0018 	rsb	r0, fp, #24
 80062f0:	fa43 f200 	asr.w	r2, r3, r0
 80062f4:	4415      	add	r5, r2
 80062f6:	4082      	lsls	r2, r0
 80062f8:	1a9b      	subs	r3, r3, r2
 80062fa:	aa0c      	add	r2, sp, #48	@ 0x30
 80062fc:	9502      	str	r5, [sp, #8]
 80062fe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8006302:	f1cb 0217 	rsb	r2, fp, #23
 8006306:	fa43 f902 	asr.w	r9, r3, r2
 800630a:	f1b9 0f00 	cmp.w	r9, #0
 800630e:	dd64      	ble.n	80063da <__kernel_rem_pio2+0x272>
 8006310:	9b02      	ldr	r3, [sp, #8]
 8006312:	2200      	movs	r2, #0
 8006314:	3301      	adds	r3, #1
 8006316:	9302      	str	r3, [sp, #8]
 8006318:	4615      	mov	r5, r2
 800631a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800631e:	4590      	cmp	r8, r2
 8006320:	f300 80b8 	bgt.w	8006494 <__kernel_rem_pio2+0x32c>
 8006324:	f1bb 0f00 	cmp.w	fp, #0
 8006328:	dd07      	ble.n	800633a <__kernel_rem_pio2+0x1d2>
 800632a:	f1bb 0f01 	cmp.w	fp, #1
 800632e:	f000 80bf 	beq.w	80064b0 <__kernel_rem_pio2+0x348>
 8006332:	f1bb 0f02 	cmp.w	fp, #2
 8006336:	f000 80c6 	beq.w	80064c6 <__kernel_rem_pio2+0x35e>
 800633a:	f1b9 0f02 	cmp.w	r9, #2
 800633e:	d14c      	bne.n	80063da <__kernel_rem_pio2+0x272>
 8006340:	4632      	mov	r2, r6
 8006342:	463b      	mov	r3, r7
 8006344:	494e      	ldr	r1, [pc, #312]	@ (8006480 <__kernel_rem_pio2+0x318>)
 8006346:	2000      	movs	r0, #0
 8006348:	f7f9 ffbe 	bl	80002c8 <__aeabi_dsub>
 800634c:	4606      	mov	r6, r0
 800634e:	460f      	mov	r7, r1
 8006350:	2d00      	cmp	r5, #0
 8006352:	d042      	beq.n	80063da <__kernel_rem_pio2+0x272>
 8006354:	4658      	mov	r0, fp
 8006356:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8006470 <__kernel_rem_pio2+0x308>
 800635a:	f000 fa5d 	bl	8006818 <scalbn>
 800635e:	4630      	mov	r0, r6
 8006360:	4639      	mov	r1, r7
 8006362:	ec53 2b10 	vmov	r2, r3, d0
 8006366:	f7f9 ffaf 	bl	80002c8 <__aeabi_dsub>
 800636a:	4606      	mov	r6, r0
 800636c:	460f      	mov	r7, r1
 800636e:	e034      	b.n	80063da <__kernel_rem_pio2+0x272>
 8006370:	4b44      	ldr	r3, [pc, #272]	@ (8006484 <__kernel_rem_pio2+0x31c>)
 8006372:	2200      	movs	r2, #0
 8006374:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006378:	f7fa f95e 	bl	8000638 <__aeabi_dmul>
 800637c:	f7fa fbf6 	bl	8000b6c <__aeabi_d2iz>
 8006380:	f7fa f8f0 	bl	8000564 <__aeabi_i2d>
 8006384:	4b40      	ldr	r3, [pc, #256]	@ (8006488 <__kernel_rem_pio2+0x320>)
 8006386:	2200      	movs	r2, #0
 8006388:	4606      	mov	r6, r0
 800638a:	460f      	mov	r7, r1
 800638c:	f7fa f954 	bl	8000638 <__aeabi_dmul>
 8006390:	4602      	mov	r2, r0
 8006392:	460b      	mov	r3, r1
 8006394:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006398:	f7f9 ff96 	bl	80002c8 <__aeabi_dsub>
 800639c:	f7fa fbe6 	bl	8000b6c <__aeabi_d2iz>
 80063a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063a4:	f849 0b04 	str.w	r0, [r9], #4
 80063a8:	4639      	mov	r1, r7
 80063aa:	4630      	mov	r0, r6
 80063ac:	f7f9 ff8e 	bl	80002cc <__adddf3>
 80063b0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063b8:	e75d      	b.n	8006276 <__kernel_rem_pio2+0x10e>
 80063ba:	d107      	bne.n	80063cc <__kernel_rem_pio2+0x264>
 80063bc:	f108 33ff 	add.w	r3, r8, #4294967295
 80063c0:	aa0c      	add	r2, sp, #48	@ 0x30
 80063c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063c6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80063ca:	e79e      	b.n	800630a <__kernel_rem_pio2+0x1a2>
 80063cc:	4b2f      	ldr	r3, [pc, #188]	@ (800648c <__kernel_rem_pio2+0x324>)
 80063ce:	2200      	movs	r2, #0
 80063d0:	f7fa fbb8 	bl	8000b44 <__aeabi_dcmpge>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	d143      	bne.n	8006460 <__kernel_rem_pio2+0x2f8>
 80063d8:	4681      	mov	r9, r0
 80063da:	2200      	movs	r2, #0
 80063dc:	2300      	movs	r3, #0
 80063de:	4630      	mov	r0, r6
 80063e0:	4639      	mov	r1, r7
 80063e2:	f7fa fb91 	bl	8000b08 <__aeabi_dcmpeq>
 80063e6:	2800      	cmp	r0, #0
 80063e8:	f000 80bf 	beq.w	800656a <__kernel_rem_pio2+0x402>
 80063ec:	f108 33ff 	add.w	r3, r8, #4294967295
 80063f0:	2200      	movs	r2, #0
 80063f2:	9900      	ldr	r1, [sp, #0]
 80063f4:	428b      	cmp	r3, r1
 80063f6:	da6e      	bge.n	80064d6 <__kernel_rem_pio2+0x36e>
 80063f8:	2a00      	cmp	r2, #0
 80063fa:	f000 8089 	beq.w	8006510 <__kernel_rem_pio2+0x3a8>
 80063fe:	f108 38ff 	add.w	r8, r8, #4294967295
 8006402:	ab0c      	add	r3, sp, #48	@ 0x30
 8006404:	f1ab 0b18 	sub.w	fp, fp, #24
 8006408:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d0f6      	beq.n	80063fe <__kernel_rem_pio2+0x296>
 8006410:	4658      	mov	r0, fp
 8006412:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8006470 <__kernel_rem_pio2+0x308>
 8006416:	f000 f9ff 	bl	8006818 <scalbn>
 800641a:	f108 0301 	add.w	r3, r8, #1
 800641e:	00da      	lsls	r2, r3, #3
 8006420:	9205      	str	r2, [sp, #20]
 8006422:	ec55 4b10 	vmov	r4, r5, d0
 8006426:	aa70      	add	r2, sp, #448	@ 0x1c0
 8006428:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8006484 <__kernel_rem_pio2+0x31c>
 800642c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8006430:	4646      	mov	r6, r8
 8006432:	f04f 0a00 	mov.w	sl, #0
 8006436:	2e00      	cmp	r6, #0
 8006438:	f280 80cf 	bge.w	80065da <__kernel_rem_pio2+0x472>
 800643c:	4644      	mov	r4, r8
 800643e:	2c00      	cmp	r4, #0
 8006440:	f2c0 80fd 	blt.w	800663e <__kernel_rem_pio2+0x4d6>
 8006444:	4b12      	ldr	r3, [pc, #72]	@ (8006490 <__kernel_rem_pio2+0x328>)
 8006446:	461f      	mov	r7, r3
 8006448:	ab70      	add	r3, sp, #448	@ 0x1c0
 800644a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800644e:	9306      	str	r3, [sp, #24]
 8006450:	f04f 0a00 	mov.w	sl, #0
 8006454:	f04f 0b00 	mov.w	fp, #0
 8006458:	2600      	movs	r6, #0
 800645a:	eba8 0504 	sub.w	r5, r8, r4
 800645e:	e0e2      	b.n	8006626 <__kernel_rem_pio2+0x4be>
 8006460:	f04f 0902 	mov.w	r9, #2
 8006464:	e754      	b.n	8006310 <__kernel_rem_pio2+0x1a8>
 8006466:	bf00      	nop
	...
 8006474:	3ff00000 	.word	0x3ff00000
 8006478:	08006c90 	.word	0x08006c90
 800647c:	40200000 	.word	0x40200000
 8006480:	3ff00000 	.word	0x3ff00000
 8006484:	3e700000 	.word	0x3e700000
 8006488:	41700000 	.word	0x41700000
 800648c:	3fe00000 	.word	0x3fe00000
 8006490:	08006c50 	.word	0x08006c50
 8006494:	f854 3b04 	ldr.w	r3, [r4], #4
 8006498:	b945      	cbnz	r5, 80064ac <__kernel_rem_pio2+0x344>
 800649a:	b123      	cbz	r3, 80064a6 <__kernel_rem_pio2+0x33e>
 800649c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80064a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80064a4:	2301      	movs	r3, #1
 80064a6:	3201      	adds	r2, #1
 80064a8:	461d      	mov	r5, r3
 80064aa:	e738      	b.n	800631e <__kernel_rem_pio2+0x1b6>
 80064ac:	1acb      	subs	r3, r1, r3
 80064ae:	e7f7      	b.n	80064a0 <__kernel_rem_pio2+0x338>
 80064b0:	f108 32ff 	add.w	r2, r8, #4294967295
 80064b4:	ab0c      	add	r3, sp, #48	@ 0x30
 80064b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064ba:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80064be:	a90c      	add	r1, sp, #48	@ 0x30
 80064c0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80064c4:	e739      	b.n	800633a <__kernel_rem_pio2+0x1d2>
 80064c6:	f108 32ff 	add.w	r2, r8, #4294967295
 80064ca:	ab0c      	add	r3, sp, #48	@ 0x30
 80064cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064d0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80064d4:	e7f3      	b.n	80064be <__kernel_rem_pio2+0x356>
 80064d6:	a90c      	add	r1, sp, #48	@ 0x30
 80064d8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80064dc:	3b01      	subs	r3, #1
 80064de:	430a      	orrs	r2, r1
 80064e0:	e787      	b.n	80063f2 <__kernel_rem_pio2+0x28a>
 80064e2:	3401      	adds	r4, #1
 80064e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80064e8:	2a00      	cmp	r2, #0
 80064ea:	d0fa      	beq.n	80064e2 <__kernel_rem_pio2+0x37a>
 80064ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064ee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80064f2:	eb0d 0503 	add.w	r5, sp, r3
 80064f6:	9b06      	ldr	r3, [sp, #24]
 80064f8:	aa20      	add	r2, sp, #128	@ 0x80
 80064fa:	4443      	add	r3, r8
 80064fc:	f108 0701 	add.w	r7, r8, #1
 8006500:	3d98      	subs	r5, #152	@ 0x98
 8006502:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8006506:	4444      	add	r4, r8
 8006508:	42bc      	cmp	r4, r7
 800650a:	da04      	bge.n	8006516 <__kernel_rem_pio2+0x3ae>
 800650c:	46a0      	mov	r8, r4
 800650e:	e6a2      	b.n	8006256 <__kernel_rem_pio2+0xee>
 8006510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006512:	2401      	movs	r4, #1
 8006514:	e7e6      	b.n	80064e4 <__kernel_rem_pio2+0x37c>
 8006516:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006518:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800651c:	f7fa f822 	bl	8000564 <__aeabi_i2d>
 8006520:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 80067e8 <__kernel_rem_pio2+0x680>
 8006524:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006528:	ed8d 7b02 	vstr	d7, [sp, #8]
 800652c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006530:	46b2      	mov	sl, r6
 8006532:	f04f 0800 	mov.w	r8, #0
 8006536:	9b05      	ldr	r3, [sp, #20]
 8006538:	4598      	cmp	r8, r3
 800653a:	dd05      	ble.n	8006548 <__kernel_rem_pio2+0x3e0>
 800653c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006540:	3701      	adds	r7, #1
 8006542:	eca5 7b02 	vstmia	r5!, {d7}
 8006546:	e7df      	b.n	8006508 <__kernel_rem_pio2+0x3a0>
 8006548:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800654c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006550:	f7fa f872 	bl	8000638 <__aeabi_dmul>
 8006554:	4602      	mov	r2, r0
 8006556:	460b      	mov	r3, r1
 8006558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800655c:	f7f9 feb6 	bl	80002cc <__adddf3>
 8006560:	f108 0801 	add.w	r8, r8, #1
 8006564:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006568:	e7e5      	b.n	8006536 <__kernel_rem_pio2+0x3ce>
 800656a:	f1cb 0000 	rsb	r0, fp, #0
 800656e:	ec47 6b10 	vmov	d0, r6, r7
 8006572:	f000 f951 	bl	8006818 <scalbn>
 8006576:	ec55 4b10 	vmov	r4, r5, d0
 800657a:	4b9d      	ldr	r3, [pc, #628]	@ (80067f0 <__kernel_rem_pio2+0x688>)
 800657c:	2200      	movs	r2, #0
 800657e:	4620      	mov	r0, r4
 8006580:	4629      	mov	r1, r5
 8006582:	f7fa fadf 	bl	8000b44 <__aeabi_dcmpge>
 8006586:	b300      	cbz	r0, 80065ca <__kernel_rem_pio2+0x462>
 8006588:	4b9a      	ldr	r3, [pc, #616]	@ (80067f4 <__kernel_rem_pio2+0x68c>)
 800658a:	2200      	movs	r2, #0
 800658c:	4620      	mov	r0, r4
 800658e:	4629      	mov	r1, r5
 8006590:	f7fa f852 	bl	8000638 <__aeabi_dmul>
 8006594:	f7fa faea 	bl	8000b6c <__aeabi_d2iz>
 8006598:	4606      	mov	r6, r0
 800659a:	f7f9 ffe3 	bl	8000564 <__aeabi_i2d>
 800659e:	4b94      	ldr	r3, [pc, #592]	@ (80067f0 <__kernel_rem_pio2+0x688>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	f7fa f849 	bl	8000638 <__aeabi_dmul>
 80065a6:	460b      	mov	r3, r1
 80065a8:	4602      	mov	r2, r0
 80065aa:	4629      	mov	r1, r5
 80065ac:	4620      	mov	r0, r4
 80065ae:	f7f9 fe8b 	bl	80002c8 <__aeabi_dsub>
 80065b2:	f7fa fadb 	bl	8000b6c <__aeabi_d2iz>
 80065b6:	ab0c      	add	r3, sp, #48	@ 0x30
 80065b8:	f10b 0b18 	add.w	fp, fp, #24
 80065bc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80065c0:	f108 0801 	add.w	r8, r8, #1
 80065c4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80065c8:	e722      	b.n	8006410 <__kernel_rem_pio2+0x2a8>
 80065ca:	4620      	mov	r0, r4
 80065cc:	4629      	mov	r1, r5
 80065ce:	f7fa facd 	bl	8000b6c <__aeabi_d2iz>
 80065d2:	ab0c      	add	r3, sp, #48	@ 0x30
 80065d4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80065d8:	e71a      	b.n	8006410 <__kernel_rem_pio2+0x2a8>
 80065da:	ab0c      	add	r3, sp, #48	@ 0x30
 80065dc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80065e0:	f7f9 ffc0 	bl	8000564 <__aeabi_i2d>
 80065e4:	4622      	mov	r2, r4
 80065e6:	462b      	mov	r3, r5
 80065e8:	f7fa f826 	bl	8000638 <__aeabi_dmul>
 80065ec:	4652      	mov	r2, sl
 80065ee:	e967 0102 	strd	r0, r1, [r7, #-8]!
 80065f2:	465b      	mov	r3, fp
 80065f4:	4620      	mov	r0, r4
 80065f6:	4629      	mov	r1, r5
 80065f8:	f7fa f81e 	bl	8000638 <__aeabi_dmul>
 80065fc:	3e01      	subs	r6, #1
 80065fe:	4604      	mov	r4, r0
 8006600:	460d      	mov	r5, r1
 8006602:	e718      	b.n	8006436 <__kernel_rem_pio2+0x2ce>
 8006604:	9906      	ldr	r1, [sp, #24]
 8006606:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800660a:	9106      	str	r1, [sp, #24]
 800660c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8006610:	f7fa f812 	bl	8000638 <__aeabi_dmul>
 8006614:	4602      	mov	r2, r0
 8006616:	460b      	mov	r3, r1
 8006618:	4650      	mov	r0, sl
 800661a:	4659      	mov	r1, fp
 800661c:	f7f9 fe56 	bl	80002cc <__adddf3>
 8006620:	3601      	adds	r6, #1
 8006622:	4682      	mov	sl, r0
 8006624:	468b      	mov	fp, r1
 8006626:	9b00      	ldr	r3, [sp, #0]
 8006628:	429e      	cmp	r6, r3
 800662a:	dc01      	bgt.n	8006630 <__kernel_rem_pio2+0x4c8>
 800662c:	42b5      	cmp	r5, r6
 800662e:	dae9      	bge.n	8006604 <__kernel_rem_pio2+0x49c>
 8006630:	ab48      	add	r3, sp, #288	@ 0x120
 8006632:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006636:	e9c5 ab00 	strd	sl, fp, [r5]
 800663a:	3c01      	subs	r4, #1
 800663c:	e6ff      	b.n	800643e <__kernel_rem_pio2+0x2d6>
 800663e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8006640:	2b02      	cmp	r3, #2
 8006642:	dc0b      	bgt.n	800665c <__kernel_rem_pio2+0x4f4>
 8006644:	2b00      	cmp	r3, #0
 8006646:	dc39      	bgt.n	80066bc <__kernel_rem_pio2+0x554>
 8006648:	d05d      	beq.n	8006706 <__kernel_rem_pio2+0x59e>
 800664a:	9b02      	ldr	r3, [sp, #8]
 800664c:	f003 0007 	and.w	r0, r3, #7
 8006650:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8006654:	ecbd 8b02 	vpop	{d8}
 8006658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800665c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800665e:	2b03      	cmp	r3, #3
 8006660:	d1f3      	bne.n	800664a <__kernel_rem_pio2+0x4e2>
 8006662:	9b05      	ldr	r3, [sp, #20]
 8006664:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006668:	eb0d 0403 	add.w	r4, sp, r3
 800666c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8006670:	4625      	mov	r5, r4
 8006672:	46c2      	mov	sl, r8
 8006674:	f1ba 0f00 	cmp.w	sl, #0
 8006678:	f1a5 0508 	sub.w	r5, r5, #8
 800667c:	dc6b      	bgt.n	8006756 <__kernel_rem_pio2+0x5ee>
 800667e:	4645      	mov	r5, r8
 8006680:	2d01      	cmp	r5, #1
 8006682:	f1a4 0408 	sub.w	r4, r4, #8
 8006686:	f300 8087 	bgt.w	8006798 <__kernel_rem_pio2+0x630>
 800668a:	9c05      	ldr	r4, [sp, #20]
 800668c:	ab48      	add	r3, sp, #288	@ 0x120
 800668e:	441c      	add	r4, r3
 8006690:	2000      	movs	r0, #0
 8006692:	2100      	movs	r1, #0
 8006694:	f1b8 0f01 	cmp.w	r8, #1
 8006698:	f300 809c 	bgt.w	80067d4 <__kernel_rem_pio2+0x66c>
 800669c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 80066a0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 80066a4:	f1b9 0f00 	cmp.w	r9, #0
 80066a8:	f040 80a6 	bne.w	80067f8 <__kernel_rem_pio2+0x690>
 80066ac:	9b04      	ldr	r3, [sp, #16]
 80066ae:	e9c3 7800 	strd	r7, r8, [r3]
 80066b2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80066b6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80066ba:	e7c6      	b.n	800664a <__kernel_rem_pio2+0x4e2>
 80066bc:	9d05      	ldr	r5, [sp, #20]
 80066be:	ab48      	add	r3, sp, #288	@ 0x120
 80066c0:	441d      	add	r5, r3
 80066c2:	4644      	mov	r4, r8
 80066c4:	2000      	movs	r0, #0
 80066c6:	2100      	movs	r1, #0
 80066c8:	2c00      	cmp	r4, #0
 80066ca:	da35      	bge.n	8006738 <__kernel_rem_pio2+0x5d0>
 80066cc:	f1b9 0f00 	cmp.w	r9, #0
 80066d0:	d038      	beq.n	8006744 <__kernel_rem_pio2+0x5dc>
 80066d2:	4602      	mov	r2, r0
 80066d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80066d8:	9c04      	ldr	r4, [sp, #16]
 80066da:	e9c4 2300 	strd	r2, r3, [r4]
 80066de:	4602      	mov	r2, r0
 80066e0:	460b      	mov	r3, r1
 80066e2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80066e6:	f7f9 fdef 	bl	80002c8 <__aeabi_dsub>
 80066ea:	ad4a      	add	r5, sp, #296	@ 0x128
 80066ec:	2401      	movs	r4, #1
 80066ee:	45a0      	cmp	r8, r4
 80066f0:	da2b      	bge.n	800674a <__kernel_rem_pio2+0x5e2>
 80066f2:	f1b9 0f00 	cmp.w	r9, #0
 80066f6:	d002      	beq.n	80066fe <__kernel_rem_pio2+0x596>
 80066f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80066fc:	4619      	mov	r1, r3
 80066fe:	9b04      	ldr	r3, [sp, #16]
 8006700:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006704:	e7a1      	b.n	800664a <__kernel_rem_pio2+0x4e2>
 8006706:	9c05      	ldr	r4, [sp, #20]
 8006708:	ab48      	add	r3, sp, #288	@ 0x120
 800670a:	441c      	add	r4, r3
 800670c:	2000      	movs	r0, #0
 800670e:	2100      	movs	r1, #0
 8006710:	f1b8 0f00 	cmp.w	r8, #0
 8006714:	da09      	bge.n	800672a <__kernel_rem_pio2+0x5c2>
 8006716:	f1b9 0f00 	cmp.w	r9, #0
 800671a:	d002      	beq.n	8006722 <__kernel_rem_pio2+0x5ba>
 800671c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006720:	4619      	mov	r1, r3
 8006722:	9b04      	ldr	r3, [sp, #16]
 8006724:	e9c3 0100 	strd	r0, r1, [r3]
 8006728:	e78f      	b.n	800664a <__kernel_rem_pio2+0x4e2>
 800672a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800672e:	f7f9 fdcd 	bl	80002cc <__adddf3>
 8006732:	f108 38ff 	add.w	r8, r8, #4294967295
 8006736:	e7eb      	b.n	8006710 <__kernel_rem_pio2+0x5a8>
 8006738:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800673c:	f7f9 fdc6 	bl	80002cc <__adddf3>
 8006740:	3c01      	subs	r4, #1
 8006742:	e7c1      	b.n	80066c8 <__kernel_rem_pio2+0x560>
 8006744:	4602      	mov	r2, r0
 8006746:	460b      	mov	r3, r1
 8006748:	e7c6      	b.n	80066d8 <__kernel_rem_pio2+0x570>
 800674a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800674e:	f7f9 fdbd 	bl	80002cc <__adddf3>
 8006752:	3401      	adds	r4, #1
 8006754:	e7cb      	b.n	80066ee <__kernel_rem_pio2+0x586>
 8006756:	ed95 7b00 	vldr	d7, [r5]
 800675a:	ed8d 7b00 	vstr	d7, [sp]
 800675e:	ed95 7b02 	vldr	d7, [r5, #8]
 8006762:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006766:	ec53 2b17 	vmov	r2, r3, d7
 800676a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800676e:	f7f9 fdad 	bl	80002cc <__adddf3>
 8006772:	4602      	mov	r2, r0
 8006774:	460b      	mov	r3, r1
 8006776:	4606      	mov	r6, r0
 8006778:	460f      	mov	r7, r1
 800677a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800677e:	f7f9 fda3 	bl	80002c8 <__aeabi_dsub>
 8006782:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006786:	f7f9 fda1 	bl	80002cc <__adddf3>
 800678a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800678e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8006792:	e9c5 6700 	strd	r6, r7, [r5]
 8006796:	e76d      	b.n	8006674 <__kernel_rem_pio2+0x50c>
 8006798:	ed94 7b00 	vldr	d7, [r4]
 800679c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80067a0:	ec51 0b17 	vmov	r0, r1, d7
 80067a4:	4652      	mov	r2, sl
 80067a6:	465b      	mov	r3, fp
 80067a8:	ed8d 7b00 	vstr	d7, [sp]
 80067ac:	f7f9 fd8e 	bl	80002cc <__adddf3>
 80067b0:	4602      	mov	r2, r0
 80067b2:	460b      	mov	r3, r1
 80067b4:	4606      	mov	r6, r0
 80067b6:	460f      	mov	r7, r1
 80067b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80067bc:	f7f9 fd84 	bl	80002c8 <__aeabi_dsub>
 80067c0:	4652      	mov	r2, sl
 80067c2:	465b      	mov	r3, fp
 80067c4:	f7f9 fd82 	bl	80002cc <__adddf3>
 80067c8:	3d01      	subs	r5, #1
 80067ca:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80067ce:	e9c4 6700 	strd	r6, r7, [r4]
 80067d2:	e755      	b.n	8006680 <__kernel_rem_pio2+0x518>
 80067d4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80067d8:	f7f9 fd78 	bl	80002cc <__adddf3>
 80067dc:	f108 38ff 	add.w	r8, r8, #4294967295
 80067e0:	e758      	b.n	8006694 <__kernel_rem_pio2+0x52c>
 80067e2:	bf00      	nop
 80067e4:	f3af 8000 	nop.w
	...
 80067f0:	41700000 	.word	0x41700000
 80067f4:	3e700000 	.word	0x3e700000
 80067f8:	9b04      	ldr	r3, [sp, #16]
 80067fa:	9a04      	ldr	r2, [sp, #16]
 80067fc:	601f      	str	r7, [r3, #0]
 80067fe:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8006802:	605c      	str	r4, [r3, #4]
 8006804:	609d      	str	r5, [r3, #8]
 8006806:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800680a:	60d3      	str	r3, [r2, #12]
 800680c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006810:	6110      	str	r0, [r2, #16]
 8006812:	6153      	str	r3, [r2, #20]
 8006814:	e719      	b.n	800664a <__kernel_rem_pio2+0x4e2>
 8006816:	bf00      	nop

08006818 <scalbn>:
 8006818:	b570      	push	{r4, r5, r6, lr}
 800681a:	ec55 4b10 	vmov	r4, r5, d0
 800681e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8006822:	4606      	mov	r6, r0
 8006824:	462b      	mov	r3, r5
 8006826:	b991      	cbnz	r1, 800684e <scalbn+0x36>
 8006828:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800682c:	4323      	orrs	r3, r4
 800682e:	d03d      	beq.n	80068ac <scalbn+0x94>
 8006830:	4b35      	ldr	r3, [pc, #212]	@ (8006908 <scalbn+0xf0>)
 8006832:	4620      	mov	r0, r4
 8006834:	4629      	mov	r1, r5
 8006836:	2200      	movs	r2, #0
 8006838:	f7f9 fefe 	bl	8000638 <__aeabi_dmul>
 800683c:	4b33      	ldr	r3, [pc, #204]	@ (800690c <scalbn+0xf4>)
 800683e:	429e      	cmp	r6, r3
 8006840:	4604      	mov	r4, r0
 8006842:	460d      	mov	r5, r1
 8006844:	da0f      	bge.n	8006866 <scalbn+0x4e>
 8006846:	a328      	add	r3, pc, #160	@ (adr r3, 80068e8 <scalbn+0xd0>)
 8006848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684c:	e01e      	b.n	800688c <scalbn+0x74>
 800684e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006852:	4291      	cmp	r1, r2
 8006854:	d10b      	bne.n	800686e <scalbn+0x56>
 8006856:	4622      	mov	r2, r4
 8006858:	4620      	mov	r0, r4
 800685a:	4629      	mov	r1, r5
 800685c:	f7f9 fd36 	bl	80002cc <__adddf3>
 8006860:	4604      	mov	r4, r0
 8006862:	460d      	mov	r5, r1
 8006864:	e022      	b.n	80068ac <scalbn+0x94>
 8006866:	460b      	mov	r3, r1
 8006868:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800686c:	3936      	subs	r1, #54	@ 0x36
 800686e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8006872:	4296      	cmp	r6, r2
 8006874:	dd0d      	ble.n	8006892 <scalbn+0x7a>
 8006876:	2d00      	cmp	r5, #0
 8006878:	a11d      	add	r1, pc, #116	@ (adr r1, 80068f0 <scalbn+0xd8>)
 800687a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800687e:	da02      	bge.n	8006886 <scalbn+0x6e>
 8006880:	a11d      	add	r1, pc, #116	@ (adr r1, 80068f8 <scalbn+0xe0>)
 8006882:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006886:	a31a      	add	r3, pc, #104	@ (adr r3, 80068f0 <scalbn+0xd8>)
 8006888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688c:	f7f9 fed4 	bl	8000638 <__aeabi_dmul>
 8006890:	e7e6      	b.n	8006860 <scalbn+0x48>
 8006892:	1872      	adds	r2, r6, r1
 8006894:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006898:	428a      	cmp	r2, r1
 800689a:	dcec      	bgt.n	8006876 <scalbn+0x5e>
 800689c:	2a00      	cmp	r2, #0
 800689e:	dd08      	ble.n	80068b2 <scalbn+0x9a>
 80068a0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80068a4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80068a8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80068ac:	ec45 4b10 	vmov	d0, r4, r5
 80068b0:	bd70      	pop	{r4, r5, r6, pc}
 80068b2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80068b6:	da08      	bge.n	80068ca <scalbn+0xb2>
 80068b8:	2d00      	cmp	r5, #0
 80068ba:	a10b      	add	r1, pc, #44	@ (adr r1, 80068e8 <scalbn+0xd0>)
 80068bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068c0:	dac1      	bge.n	8006846 <scalbn+0x2e>
 80068c2:	a10f      	add	r1, pc, #60	@ (adr r1, 8006900 <scalbn+0xe8>)
 80068c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068c8:	e7bd      	b.n	8006846 <scalbn+0x2e>
 80068ca:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80068ce:	3236      	adds	r2, #54	@ 0x36
 80068d0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80068d4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80068d8:	4620      	mov	r0, r4
 80068da:	4b0d      	ldr	r3, [pc, #52]	@ (8006910 <scalbn+0xf8>)
 80068dc:	4629      	mov	r1, r5
 80068de:	2200      	movs	r2, #0
 80068e0:	e7d4      	b.n	800688c <scalbn+0x74>
 80068e2:	bf00      	nop
 80068e4:	f3af 8000 	nop.w
 80068e8:	c2f8f359 	.word	0xc2f8f359
 80068ec:	01a56e1f 	.word	0x01a56e1f
 80068f0:	8800759c 	.word	0x8800759c
 80068f4:	7e37e43c 	.word	0x7e37e43c
 80068f8:	8800759c 	.word	0x8800759c
 80068fc:	fe37e43c 	.word	0xfe37e43c
 8006900:	c2f8f359 	.word	0xc2f8f359
 8006904:	81a56e1f 	.word	0x81a56e1f
 8006908:	43500000 	.word	0x43500000
 800690c:	ffff3cb0 	.word	0xffff3cb0
 8006910:	3c900000 	.word	0x3c900000
 8006914:	00000000 	.word	0x00000000

08006918 <floor>:
 8006918:	ec51 0b10 	vmov	r0, r1, d0
 800691c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006924:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8006928:	2e13      	cmp	r6, #19
 800692a:	460c      	mov	r4, r1
 800692c:	4605      	mov	r5, r0
 800692e:	4680      	mov	r8, r0
 8006930:	dc34      	bgt.n	800699c <floor+0x84>
 8006932:	2e00      	cmp	r6, #0
 8006934:	da17      	bge.n	8006966 <floor+0x4e>
 8006936:	a332      	add	r3, pc, #200	@ (adr r3, 8006a00 <floor+0xe8>)
 8006938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693c:	f7f9 fcc6 	bl	80002cc <__adddf3>
 8006940:	2200      	movs	r2, #0
 8006942:	2300      	movs	r3, #0
 8006944:	f7fa f908 	bl	8000b58 <__aeabi_dcmpgt>
 8006948:	b150      	cbz	r0, 8006960 <floor+0x48>
 800694a:	2c00      	cmp	r4, #0
 800694c:	da55      	bge.n	80069fa <floor+0xe2>
 800694e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8006952:	432c      	orrs	r4, r5
 8006954:	2500      	movs	r5, #0
 8006956:	42ac      	cmp	r4, r5
 8006958:	4c2b      	ldr	r4, [pc, #172]	@ (8006a08 <floor+0xf0>)
 800695a:	bf08      	it	eq
 800695c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8006960:	4621      	mov	r1, r4
 8006962:	4628      	mov	r0, r5
 8006964:	e023      	b.n	80069ae <floor+0x96>
 8006966:	4f29      	ldr	r7, [pc, #164]	@ (8006a0c <floor+0xf4>)
 8006968:	4137      	asrs	r7, r6
 800696a:	ea01 0307 	and.w	r3, r1, r7
 800696e:	4303      	orrs	r3, r0
 8006970:	d01d      	beq.n	80069ae <floor+0x96>
 8006972:	a323      	add	r3, pc, #140	@ (adr r3, 8006a00 <floor+0xe8>)
 8006974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006978:	f7f9 fca8 	bl	80002cc <__adddf3>
 800697c:	2200      	movs	r2, #0
 800697e:	2300      	movs	r3, #0
 8006980:	f7fa f8ea 	bl	8000b58 <__aeabi_dcmpgt>
 8006984:	2800      	cmp	r0, #0
 8006986:	d0eb      	beq.n	8006960 <floor+0x48>
 8006988:	2c00      	cmp	r4, #0
 800698a:	bfbe      	ittt	lt
 800698c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8006990:	4133      	asrlt	r3, r6
 8006992:	18e4      	addlt	r4, r4, r3
 8006994:	ea24 0407 	bic.w	r4, r4, r7
 8006998:	2500      	movs	r5, #0
 800699a:	e7e1      	b.n	8006960 <floor+0x48>
 800699c:	2e33      	cmp	r6, #51	@ 0x33
 800699e:	dd0a      	ble.n	80069b6 <floor+0x9e>
 80069a0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80069a4:	d103      	bne.n	80069ae <floor+0x96>
 80069a6:	4602      	mov	r2, r0
 80069a8:	460b      	mov	r3, r1
 80069aa:	f7f9 fc8f 	bl	80002cc <__adddf3>
 80069ae:	ec41 0b10 	vmov	d0, r0, r1
 80069b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069b6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80069ba:	f04f 37ff 	mov.w	r7, #4294967295
 80069be:	40df      	lsrs	r7, r3
 80069c0:	4207      	tst	r7, r0
 80069c2:	d0f4      	beq.n	80069ae <floor+0x96>
 80069c4:	a30e      	add	r3, pc, #56	@ (adr r3, 8006a00 <floor+0xe8>)
 80069c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ca:	f7f9 fc7f 	bl	80002cc <__adddf3>
 80069ce:	2200      	movs	r2, #0
 80069d0:	2300      	movs	r3, #0
 80069d2:	f7fa f8c1 	bl	8000b58 <__aeabi_dcmpgt>
 80069d6:	2800      	cmp	r0, #0
 80069d8:	d0c2      	beq.n	8006960 <floor+0x48>
 80069da:	2c00      	cmp	r4, #0
 80069dc:	da0a      	bge.n	80069f4 <floor+0xdc>
 80069de:	2e14      	cmp	r6, #20
 80069e0:	d101      	bne.n	80069e6 <floor+0xce>
 80069e2:	3401      	adds	r4, #1
 80069e4:	e006      	b.n	80069f4 <floor+0xdc>
 80069e6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80069ea:	2301      	movs	r3, #1
 80069ec:	40b3      	lsls	r3, r6
 80069ee:	441d      	add	r5, r3
 80069f0:	4545      	cmp	r5, r8
 80069f2:	d3f6      	bcc.n	80069e2 <floor+0xca>
 80069f4:	ea25 0507 	bic.w	r5, r5, r7
 80069f8:	e7b2      	b.n	8006960 <floor+0x48>
 80069fa:	2500      	movs	r5, #0
 80069fc:	462c      	mov	r4, r5
 80069fe:	e7af      	b.n	8006960 <floor+0x48>
 8006a00:	8800759c 	.word	0x8800759c
 8006a04:	7e37e43c 	.word	0x7e37e43c
 8006a08:	bff00000 	.word	0xbff00000
 8006a0c:	000fffff 	.word	0x000fffff

08006a10 <_init>:
 8006a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a12:	bf00      	nop
 8006a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a16:	bc08      	pop	{r3}
 8006a18:	469e      	mov	lr, r3
 8006a1a:	4770      	bx	lr

08006a1c <_fini>:
 8006a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a1e:	bf00      	nop
 8006a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a22:	bc08      	pop	{r3}
 8006a24:	469e      	mov	lr, r3
 8006a26:	4770      	bx	lr
