/*
 * $Id: ramon_intr_db.c, v1 16/06/2014 09:55:39 azarrin $
 *
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * SOC RAMON INTERRUPT DATABASE
 * Auto Generated by create_regs.pl
 */
 
/*************
 * INCLUDES  *
 *************/
#include <shared/bsl.h>
#include <soc/dnxc/legacy/error.h>

#include <soc/cm.h>
#include <soc/debug.h>
#include <soc/error.h>
#include <soc/intr.h>
#include <soc/chip.h>
#include <soc/defs.h>

#include <soc/dnxf/ramon/ramon_intr.h>
#include <soc/dnxf/ramon/ramon_intr_cb_func.h>
#include <soc/dnxf/ramon/ramon_defs.h>

#include <soc/dnxf/ramon/ramon_config_defs.h>
#include <soc/dnxf/cmn/dnxf_config_defs.h>

#include <soc/dnxc/legacy/dnxc_intr_handler.h>

/*************
 * DEFINES   *
 *************/
#ifdef _ERR_MSG_MODULE_NAME
#error "_ERR_MSG_MODULE_NAME redefined"
#endif
#define _ERR_MSG_MODULE_NAME BSL_SOC_INTR

#define MESH_TOPOLOGY_INTERRUPT_REGISTERr       MESH_TOPOLOGY_REG_0000r
#define MESH_TOPOLOGY_INTERRUPT_MASK_REGISTERr  MESH_TOPOLOGY_REG_0010r

/*************
 * TYPE DEFS *
 *************/
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_invalid_vector = {INVALIDr, INVALIDr, 0, {-1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_cch_vector = {CCH_INTERRUPT_REGISTERr, CCH_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_CCH_ERROR_ECC, RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT, RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT, RAMON_INT_CCH_CCP_0_ILL_CELL_INT, RAMON_INT_CCH_CCP_1_ILL_CELL_INT, RAMON_INT_CCH_CCP_0_CHF_OVF_INT, RAMON_INT_CCH_CCP_0_CLF_OVF_INT, RAMON_INT_CCH_CCP_1_CHF_OVF_INT, RAMON_INT_CCH_CCP_1_CLF_OVF_INT, RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT, RAMON_INT_CCH_UNRCH_DST_INT, RAMON_INT_CCH_AUTO_DOC_NAME_1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_cch_ecc_vector = {CCH_ECC_INTERRUPT_REGISTERr, CCH_ECC_INTERRUPT_REGISTER_MASKr, 0, {-1, RAMON_INT_CCH_ECC_ECC_1B_ERR_INT, RAMON_INT_CCH_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_lcm_vector = {LCM_INTERRUPT_REGISTERr, LCM_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_LCM_ERROR_ECC, -1, RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT, RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_lcm_ecc_vector = {LCM_ECC_INTERRUPT_REGISTERr, LCM_ECC_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_LCM_ECC_PARITY_ERR_INT, RAMON_INT_LCM_ECC_ECC_1B_ERR_INT, RAMON_INT_LCM_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_lcm_lcm_vector = {LCM_LCM_INTERRUPT_REGISTERr, LCM_LCM_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT, RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT, RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT, RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT, RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT, RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_rtp_vector = {RTP_INTERRUPT_REGISTERr, RTP_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_RTP_ERROR_ECC, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_rtp_ecc_vector = {RTP_ECC_INTERRUPT_REGISTERr, RTP_ECC_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_RTP_ECC_PARITY_ERR_INT, RAMON_INT_RTP_ECC_ECC_1B_ERR_INT, RAMON_INT_RTP_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_rtp_general_vector = {RTP_GENERAL_INTERRUPT_REGISTERr, RTP_GENERAL_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT, RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT, RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT, RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT, RAMON_INT_RTP_GENERAL_MASK_GCI_ON, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_mct_vector = {MCT_INTERRUPT_REGISTERr, MCT_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_MCT_ERROR_ECC, RAMON_INT_MCT_AUTO_DOC_NAME_0, RAMON_INT_MCT_AUTO_DOC_NAME_1, RAMON_INT_MCT_AUTO_DOC_NAME_2, RAMON_INT_MCT_AUTO_DOC_NAME_3, RAMON_INT_MCT_AUTO_DOC_NAME_4, RAMON_INT_MCT_AUTO_DOC_NAME_5, RAMON_INT_MCT_AUTO_DOC_NAME_6, RAMON_INT_MCT_AUTO_DOC_NAME_7, RAMON_INT_MCT_AUTO_DOC_NAME_8, RAMON_INT_MCT_AUTO_DOC_NAME_9, RAMON_INT_MCT_AUTO_DOC_NAME_10, RAMON_INT_MCT_AUTO_DOC_NAME_11, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_mct_ecc_vector = {MCT_ECC_INTERRUPT_REGISTERr, MCT_ECC_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_MCT_ECC_PARITY_ERR_INT, RAMON_INT_MCT_ECC_ECC_1B_ERR_INT, RAMON_INT_MCT_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_occg_vector = {OCCG_INTERRUPT_REGISTERr, OCCG_INTERRUPT_MASK_REGISTERr, 0, {-1, RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT, RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT, RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT, RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT, RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT, RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_qrh_vector = {QRH_INTERRUPT_REGISTERr, QRH_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_QRH_ERROR_ECC, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_qrh_ecc_vector = {QRH_ECC_INTERRUPT_REGISTERr, QRH_ECC_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_QRH_ECC_PARITY_ERR_INT, RAMON_INT_QRH_ECC_ECC_1B_ERR_INT, RAMON_INT_QRH_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_qrh_drh_vector = {QRH_DRH_INTERRUPT_REGISTERr, QRH_DRH_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT, RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT, RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT, RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_qrh_crh_vector = {QRH_CRH_INTERRUPT_REGISTERr, QRH_CRH_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT, RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT, RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_dcml_vector = {DCML_INTERRUPT_REGISTERr, DCML_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_DCML_ERROR_ECC, -1, -1, RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT, RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT, RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT, RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT, RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT, RAMON_INT_DCML_CDME_LP_FIF_OVF_INT, RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT, RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT, RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_dcml_ecc_vector = {DCML_ECC_INTERRUPT_REGISTERr, DCML_ECC_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_DCML_ECC_PARITY_ERR_INT, RAMON_INT_DCML_ECC_ECC_1B_ERR_INT, RAMON_INT_DCML_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_dcml_fpc_free_error_vector = {DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr, DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18, RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_dcml_fpc_alloc_error_vector = {DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr, DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18, RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_dch_vector = {DCH_INTERRUPT_REGISTERr, DCH_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_DCH_ERROR_ECC, RAMON_INT_DCH_DCH_P_0_DESCCNTO, RAMON_INT_DCH_DCH_P_1_DESCCNTO, RAMON_INT_DCH_DCH_P_2_DESCCNTO, RAMON_INT_DCH_IFMFO_P_0_INT, RAMON_INT_DCH_IFMFO_P_1_INT, RAMON_INT_DCH_IFMFO_P_2_INT, RAMON_INT_DCH_CPUDATACELLFNE_0_INT, RAMON_INT_DCH_CPUDATACELLFNE_1_INT, RAMON_INT_DCH_CPUDATACELLFNE_2_INT, RAMON_INT_DCH_UNREACH_DEST_EV_INT, RAMON_INT_DCH_ERROR_FILTER_INT, RAMON_INT_DCH_TYPE_ERR_INT, RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0, RAMON_INT_DCH_ALTO_P_0_INT, RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0, RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0, RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0, RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1, RAMON_INT_DCH_ALTO_P_1_INT, RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1, RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1, RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1, RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2, RAMON_INT_DCH_ALTO_P_2_INT, RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2, RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2, RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2, RAMON_INT_DCH_DCH_UN_EXP_CELL_3, RAMON_INT_DCH_DROP_FILTER_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_dch_ecc_vector = {DCH_ECC_INTERRUPT_REGISTERr, DCH_ECC_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_DCH_ECC_PARITY_ERR_INT, RAMON_INT_DCH_ECC_ECC_1B_ERR_INT, RAMON_INT_DCH_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fsrd_vector = {FSRD_INTERRUPT_REGISTERr, FSRD_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_FSRD_ERROR_ECC, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fsrd_ecc_vector = {FSRD_ECC_INTERRUPT_REGISTERr, FSRD_ECC_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_FSRD_ECC_PARITY_ERR_INT, RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT, RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fsrd_quad_0_vector = {FSRD_QUAD_INTERRUPT_REGISTERr, FSRD_QUAD_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0, RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1, RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2, RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3, RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4, RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5, RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6, RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7, RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0, RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1, RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2, RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3, RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4, RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5, RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6, RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7, RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0, RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1, RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2, RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3, RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4, RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5, RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6, RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7, RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED, RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_vector = {FMAC_INTERRUPT_REGISTERr, FMAC_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_FMAC_ERROR_ECC, -1, -1, -1, -1, -1, -1, -1, -1, RAMON_INT_FMAC_AUTO_DOC_NAME_0_0, RAMON_INT_FMAC_AUTO_DOC_NAME_0_1, RAMON_INT_FMAC_AUTO_DOC_NAME_0_2, RAMON_INT_FMAC_AUTO_DOC_NAME_0_3, RAMON_INT_FMAC_AUTO_DOC_NAME_1_0, RAMON_INT_FMAC_AUTO_DOC_NAME_1_1, RAMON_INT_FMAC_AUTO_DOC_NAME_1_2, RAMON_INT_FMAC_AUTO_DOC_NAME_1_3, RAMON_INT_FMAC_AUTO_DOC_NAME_2_0, RAMON_INT_FMAC_AUTO_DOC_NAME_2_1, RAMON_INT_FMAC_AUTO_DOC_NAME_2_2, RAMON_INT_FMAC_AUTO_DOC_NAME_2_3, RAMON_INT_FMAC_AUTO_DOC_NAME_3_0, RAMON_INT_FMAC_AUTO_DOC_NAME_3_1, RAMON_INT_FMAC_AUTO_DOC_NAME_3_2, RAMON_INT_FMAC_AUTO_DOC_NAME_3_3, RAMON_INT_FMAC_AUTO_DOC_NAME_4_0, RAMON_INT_FMAC_AUTO_DOC_NAME_4_1, RAMON_INT_FMAC_AUTO_DOC_NAME_4_2, RAMON_INT_FMAC_AUTO_DOC_NAME_4_3, RAMON_INT_FMAC_AUTO_DOC_NAME_5_0, RAMON_INT_FMAC_AUTO_DOC_NAME_5_1, RAMON_INT_FMAC_AUTO_DOC_NAME_5_2, RAMON_INT_FMAC_AUTO_DOC_NAME_5_3, RAMON_INT_FMAC_AUTO_DOC_NAME_6_0, RAMON_INT_FMAC_AUTO_DOC_NAME_6_1, RAMON_INT_FMAC_AUTO_DOC_NAME_6_2, RAMON_INT_FMAC_AUTO_DOC_NAME_6_3, RAMON_INT_FMAC_AUTO_DOC_NAME_7_0, RAMON_INT_FMAC_AUTO_DOC_NAME_7_1, RAMON_INT_FMAC_AUTO_DOC_NAME_7_2, RAMON_INT_FMAC_AUTO_DOC_NAME_7_3, RAMON_INT_FMAC_AUTO_DOC_NAME_8_0, RAMON_INT_FMAC_AUTO_DOC_NAME_8_1, RAMON_INT_FMAC_AUTO_DOC_NAME_8_2, RAMON_INT_FMAC_AUTO_DOC_NAME_8_3, RAMON_INT_FMAC_AUTO_DOC_NAME_9_0, RAMON_INT_FMAC_AUTO_DOC_NAME_9_1, RAMON_INT_FMAC_AUTO_DOC_NAME_9_2, RAMON_INT_FMAC_AUTO_DOC_NAME_9_3, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2, RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_ecc_vector = {FMAC_ECC_INTERRUPT_REGISTERr, FMAC_ECC_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_FMAC_ECC_PARITY_ERR_INT, RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT, RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_fmac_1_vector = {FMAC_FMAC_INTERRUPT_REGISTER_1r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r, 0, {RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0, RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1, RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2, RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3, RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0, RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1, RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2, RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_fmac_2_vector = {FMAC_FMAC_INTERRUPT_REGISTER_2r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r, 0, {RAMON_INT_FMAC_FMAC_2_LOS_INT_0, RAMON_INT_FMAC_FMAC_2_LOS_INT_1, RAMON_INT_FMAC_FMAC_2_LOS_INT_2, RAMON_INT_FMAC_FMAC_2_LOS_INT_3, RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0, RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1, RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2, RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_fmac_3_vector = {FMAC_FMAC_INTERRUPT_REGISTER_3r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r, 0, {RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0, RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1, RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2, RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3, RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0, RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1, RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2, RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_fmac_4_vector = {FMAC_FMAC_INTERRUPT_REGISTER_4r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r, 0, {RAMON_INT_FMAC_FMAC_4_OOF_INT_0, RAMON_INT_FMAC_FMAC_4_OOF_INT_1, RAMON_INT_FMAC_FMAC_4_OOF_INT_2, RAMON_INT_FMAC_FMAC_4_OOF_INT_3, RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0, RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1, RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2, RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_fmac_5_vector = {FMAC_FMAC_INTERRUPT_REGISTER_5r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r, 0, {RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0, RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1, RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2, RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_fmac_6_vector = {FMAC_FMAC_INTERRUPT_REGISTER_6r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r, 0, {RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0, RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1, RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2, RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3, RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0, RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1, RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2, RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_fmac_7_vector = {FMAC_FMAC_INTERRUPT_REGISTER_7r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r, 0, {RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0, RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1, RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2, RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3, RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0, RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1, RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2, RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_fmac_fmac_8_vector = {FMAC_FMAC_INTERRUPT_REGISTER_8r, FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r, 0, {RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0, RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1, RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2, RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3, RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0, RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1, RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2, RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3, RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0, RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1, RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2, RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_eci_vector = {ECI_INTERRUPT_REGISTERr, ECI_INTERRUPT_MASK_REGISTERr, 0, {RAMON_INT_ECI_ERROR_ECC, RAMON_INT_ECI_AUTO_DOC_NAME_1, RAMON_INT_ECI_UC_PLL_LOCKED_LOST, RAMON_INT_ECI_CORE_PLL_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST, RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};
CONST STATIC soc_interrupt_tree_t ramon_interrupt_tree_eci_ecc_vector = {ECI_ECC_INTERRUPT_REGISTERr, ECI_ECC_INTERRUPT_REGISTER_MASKr, 0, {RAMON_INT_ECI_ECC_PARITY_ERR_INT, RAMON_INT_ECI_ECC_ECC_1B_ERR_INT, RAMON_INT_ECI_ECC_ECC_2B_ERR_INT, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1}};

/*************
 * FUNCTIONS *
 *************/
int soc_ramon_nof_interrupts(int unit, int *nof_interrupts) {
    DNXC_INIT_FUNC_DEFS;
    (*nof_interrupts) = RAMON_INT_LAST;
    DNXC_FUNC_RETURN;
}

int ramon_interrupts_array_init(int unit)
{
    int intr_id;
    int cur_time;
    soc_interrupt_db_t *ramon_interrupts;            
    soc_interrupt_tree_t *ramon_interrupt_tree;
    DNXC_INIT_FUNC_DEFS;

    SOC_CONTROL(unit)->interrupts_info = sal_alloc(sizeof(soc_interrupt_t), "DPP: ramon_interrupts");
    if (SOC_CONTROL(unit)->interrupts_info == NULL) {
        DNXC_EXIT_WITH_ERR(SOC_E_MEMORY, (_BSL_DNXC_MSG("failed to allocate ramon_interrupts")));
    }
    ramon_interrupts = sal_alloc((RAMON_INT_LAST + 1) * sizeof(soc_interrupt_db_t), "DPP: ramon_interrupts allocation");
    if (ramon_interrupts == NULL) {
        DNXC_EXIT_WITH_ERR(SOC_E_MEMORY, (_BSL_DNXC_MSG("failed to allocate ramon_interrupts")));
    }
    ramon_interrupt_tree = sal_alloc((SOC_RAMON_NOF_BLK) * sizeof(soc_interrupt_tree_t), "DPP: interrupts_info allocation");
    if (ramon_interrupt_tree == NULL) {
        DNXC_EXIT_WITH_ERR(SOC_E_MEMORY, (_BSL_DNXC_MSG("failed to allocate ramon_interrupts")));
    }

    sal_memset(SOC_CONTROL(unit)->interrupts_info, 0, sizeof(soc_interrupt_t));
    sal_memset(ramon_interrupts, 0, (RAMON_INT_LAST + 1) * sizeof(soc_interrupt_db_t));
    sal_memset(ramon_interrupt_tree, 0, SOC_RAMON_NOF_BLK * sizeof(soc_interrupt_tree_t));

    SOC_CONTROL(unit)->interrupts_info->interrupt_db_info = ramon_interrupts;
    SOC_CONTROL(unit)->interrupts_info->interrupt_tree_info = ramon_interrupt_tree;

    
    /*
     * Initiate interrupt DataBase.
     */
               
    cur_time = sal_time();
    for (intr_id = 0; intr_id <= RAMON_INT_LAST; ++intr_id) {
        ramon_interrupts[intr_id].id              = intr_id;
        ramon_interrupts[intr_id].reg             = INVALIDr;
        ramon_interrupts[intr_id].reg_test          = INVALIDr;
        ramon_interrupts[intr_id].field           = INVALIDf;
        ramon_interrupts[intr_id].mask_reg        = INVALIDr;
        ramon_interrupts[intr_id].mask_field      = INVALIDf;  
        ramon_interrupts[intr_id].cnt_reg      = INVALIDr;  
        ramon_interrupts[intr_id].func_arr = ramon_intr_handle_generic_none; /*do nothing by default*/
        ramon_interrupts[intr_id].func_arr_recurring_action = ramon_intr_recurring_action_handle_generic_none; /*do nothing by default*/
        ramon_interrupts[intr_id].recurring_action_cycle_time = -1; /*without recurring action by default*/
        ramon_interrupts[intr_id].recurring_action_cycle_counting = -1;
        ramon_interrupts[intr_id].recurring_action_time = cur_time;
        ramon_interrupts[intr_id].recurring_action_counters = 0;
    }

   /* Initiate interrupt Tree */
memcpy(&ramon_interrupt_tree[0], &ramon_interrupt_tree_eci_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[1], &ramon_interrupt_tree_occg_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[2], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[3], &ramon_interrupt_tree_dcml_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[4], &ramon_interrupt_tree_dcml_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[5], &ramon_interrupt_tree_dcml_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[6], &ramon_interrupt_tree_dcml_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[7], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[8], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[9], &ramon_interrupt_tree_dcml_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[10], &ramon_interrupt_tree_dcml_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[11], &ramon_interrupt_tree_dcml_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[12], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[13], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[14], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[15], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[16], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[17], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[18], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[19], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[20], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[21], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[22], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[23], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[24], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[25], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[26], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[27], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[28], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[29], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[30], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[31], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[32], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[33], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[34], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[35], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[36], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[37], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[38], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[39], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[40], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[41], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[42], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[43], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[44], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[45], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[46], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[47], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[48], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[49], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[50], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[51], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[52], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[53], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[54], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[55], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[56], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[57], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[58], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[59], &ramon_interrupt_tree_fmac_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[60], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[61], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[62], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[63], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[64], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[65], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[66], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[67], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[68], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[69], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[70], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[71], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[72], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[73], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[74], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[75], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[76], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[77], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[78], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[79], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[80], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[81], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[82], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[83], &ramon_interrupt_tree_fsrd_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[84], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[85], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[86], &ramon_interrupt_tree_rtp_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[87], &ramon_interrupt_tree_mct_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[88], &ramon_interrupt_tree_qrh_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[89], &ramon_interrupt_tree_qrh_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[90], &ramon_interrupt_tree_qrh_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[91], &ramon_interrupt_tree_qrh_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[92], &ramon_interrupt_tree_qrh_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[93], &ramon_interrupt_tree_qrh_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[94], &ramon_interrupt_tree_qrh_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[95], &ramon_interrupt_tree_qrh_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[96], &ramon_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[97], &ramon_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[98], &ramon_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[99], &ramon_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[100], &ramon_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[101], &ramon_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[102], &ramon_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[103], &ramon_interrupt_tree_dch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[104], &ramon_interrupt_tree_cch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[105], &ramon_interrupt_tree_cch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[106], &ramon_interrupt_tree_cch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[107], &ramon_interrupt_tree_cch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[108], &ramon_interrupt_tree_cch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[109], &ramon_interrupt_tree_cch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[110], &ramon_interrupt_tree_cch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[111], &ramon_interrupt_tree_cch_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[112], &ramon_interrupt_tree_lcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[113], &ramon_interrupt_tree_lcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[114], &ramon_interrupt_tree_lcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[115], &ramon_interrupt_tree_lcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[116], &ramon_interrupt_tree_lcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[117], &ramon_interrupt_tree_lcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[118], &ramon_interrupt_tree_lcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[119], &ramon_interrupt_tree_lcm_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[120], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[121], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[122], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[123], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[124], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[125], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[126], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));
memcpy(&ramon_interrupt_tree[127], &ramon_interrupt_tree_invalid_vector, sizeof(soc_interrupt_tree_t));

#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].name = "CCH_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].id              = RAMON_INT_CCH_ERROR_ECC;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].vector_info     = &ramon_interrupt_tree_cch_ecc_vector;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].name = "CCH_CCP0SrcDvCngLinkInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].id              = RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].field           = CCP_0_SRC_DV_CNG_LINK_INTf;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_SRC_DV_CNG_LINK_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].name = "CCH_CCP1SrcDvCngLinkInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].id              = RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].field           = CCP_1_SRC_DV_CNG_LINK_INTf;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_SRC_DV_CNG_LINK_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].name = "CCH_CCP0IllCellInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].id              = RAMON_INT_CCH_CCP_0_ILL_CELL_INT;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].field           = CCP_0_ILL_CELL_INTf;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_ILL_CELL_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].name = "CCH_CCP1IllCellInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].id              = RAMON_INT_CCH_CCP_1_ILL_CELL_INT;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].field           = CCP_1_ILL_CELL_INTf;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_ILL_CELL_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].name = "CCH_CCP0ChfOvfInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].id              = RAMON_INT_CCH_CCP_0_CHF_OVF_INT;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].field           = CCP_0_CHF_OVF_INTf;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_CHF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].name = "CCH_CCP0ClfOvfInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].id              = RAMON_INT_CCH_CCP_0_CLF_OVF_INT;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].field           = CCP_0_CLF_OVF_INTf;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_0_CLF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].name = "CCH_CCP1ChfOvfInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].id              = RAMON_INT_CCH_CCP_1_CHF_OVF_INT;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].field           = CCP_1_CHF_OVF_INTf;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_CHF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].name = "CCH_CCP1ClfOvfInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].id              = RAMON_INT_CCH_CCP_1_CLF_OVF_INT;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].field           = CCP_1_CLF_OVF_INTf;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CCP_1_CLF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].name = "CCH_CpuCaptCellFneInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].id              = RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].field           = CPU_CAPT_CELL_FNE_INTf;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_CPU_CAPT_CELL_FNE_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].name = "CCH_UnrchDstInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].id              = RAMON_INT_CCH_UNRCH_DST_INT;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].field           = UNRCH_DST_INTf;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_UNRCH_DST_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].name = "CCH_GsyncDscrdInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].id              = RAMON_INT_CCH_AUTO_DOC_NAME_1;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].reg             = CCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].reg_test        = CCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].field           = AUTO_DOC_NAME_1f;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].mask_reg        = CCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_AUTO_DOC_NAME_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].name = "CCH_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_CCH_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].reg             = CCH_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].reg_test        = CCH_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].mask_reg        = CCH_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].cnt_reg         = CCH_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].name = "CCH_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_CCH_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].reg             = CCH_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].reg_test        = CCH_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].mask_reg        = CCH_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].cnt_reg         = CCH_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_CCH_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_CCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].name = "LCM_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].id              = RAMON_INT_LCM_ERROR_ECC;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].reg             = LCM_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].reg_test        = LCM_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].mask_reg        = LCM_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].vector_info     = &ramon_interrupt_tree_lcm_ecc_vector;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].name = "LCM_DtlDrpCpuCellInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].id              = RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].reg             = LCM_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].reg_test        = LCM_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].field           = DTL_DRP_CPU_CELL_INTf;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].mask_reg        = LCM_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_DTL_DRP_CPU_CELL_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].name = "LCM_DtlDrpLclrtCpuCellInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].id              = RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].reg             = LCM_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].reg_test        = LCM_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].field           = DTL_DRP_LCLRT_CPU_CELL_INTf;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].mask_reg        = LCM_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_DTL_DRP_LCLRT_CPU_CELL_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].name = "LCM_ECC_ParityErrInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].id              = RAMON_INT_LCM_ECC_PARITY_ERR_INT;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].reg             = LCM_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].reg_test        = LCM_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].mask_reg        = LCM_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].name = "LCM_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_LCM_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].reg             = LCM_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].reg_test        = LCM_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].mask_reg        = LCM_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].cnt_reg         = LCM_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].name = "LCM_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_LCM_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].reg             = LCM_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].reg_test        = LCM_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].mask_reg        = LCM_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].cnt_reg         = LCM_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].name = "LCM_LCM_AdmitDenyDueDflInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].id              = RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].reg             = LCM_LCM_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].reg_test        = LCM_LCM_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].field           = ADMIT_DENY_DUE_DFL_INTf;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].mask_reg        = LCM_LCM_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].mask_field      = ADMIT_DENY_DUE_DFL_INT_MASKf;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DFL_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].name = "LCM_LCM_AdmitDenyDueDtmInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].id              = RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].reg             = LCM_LCM_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].reg_test        = LCM_LCM_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].field           = ADMIT_DENY_DUE_DTM_INTf;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].mask_reg        = LCM_LCM_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].mask_field      = ADMIT_DENY_DUE_DTM_INT_MASKf;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_DTM_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].name = "LCM_LCM_AdmitDenyDueGrntInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].id              = RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].reg             = LCM_LCM_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].reg_test        = LCM_LCM_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].field           = ADMIT_DENY_DUE_GRNT_INTf;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].mask_reg        = LCM_LCM_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].mask_field      = ADMIT_DENY_DUE_GRNT_INT_MASKf;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_GRNT_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].name = "LCM_LCM_AdmitDenyDueLatencyInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].id              = RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].reg             = LCM_LCM_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].reg_test        = LCM_LCM_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].field           = ADMIT_DENY_DUE_LATENCY_INTf;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].mask_reg        = LCM_LCM_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].mask_field      = ADMIT_DENY_DUE_LATENCY_INT_MASKf;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_ADMIT_DENY_DUE_LATENCY_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].name = "LCM_LCM_LcmCntOverflowInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].id              = RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].reg             = LCM_LCM_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].reg_test        = LCM_LCM_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].field           = LCM_CNT_OVERFLOW_INTf;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].mask_reg        = LCM_LCM_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].mask_field      = LCM_CNT_OVERFLOW_INT_MASKf;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_OVERFLOW_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].name = "LCM_LCM_LcmCntUnderflowInt";
#endif
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].id              = RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].reg             = LCM_LCM_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].reg_test        = LCM_LCM_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].field           = LCM_CNT_UNDERFLOW_INTf;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].mask_reg        = LCM_LCM_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].mask_field      = LCM_CNT_UNDERFLOW_INT_MASKf;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_LCM_LCM_LCM_CNT_UNDERFLOW_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_LCM * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].name = "RTP_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].id              = RAMON_INT_RTP_ERROR_ECC;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].reg             = RTP_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].reg_test        = RTP_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].mask_reg        = RTP_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].vector_info     = &ramon_interrupt_tree_rtp_ecc_vector;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].name = "RTP_ECC_ParityErrInt";
#endif
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].id              = RAMON_INT_RTP_ECC_PARITY_ERR_INT;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].reg             = RTP_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].reg_test        = RTP_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].mask_reg        = RTP_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].name = "RTP_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_RTP_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].reg             = RTP_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].reg_test        = RTP_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].mask_reg        = RTP_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].cnt_reg         = RTP_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].name = "RTP_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_RTP_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].reg             = RTP_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].reg_test        = RTP_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].mask_reg        = RTP_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].cnt_reg         = RTP_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].name = "RTP_GENERAL_LinkIntegrityChangedInt";
#endif
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].id              = RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].reg             = RTP_GENERAL_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].reg_test        = RTP_GENERAL_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].field           = LINK_INTEGRITY_CHANGED_INTf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].mask_reg        = RTP_GENERAL_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].mask_field      = LINK_INTEGRITY_CHANGED_INT_MASKf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_LINK_INTEGRITY_CHANGED_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].name = "RTP_GENERAL_MaintenanceTableChangedInt";
#endif
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].id              = RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].reg             = RTP_GENERAL_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].reg_test        = RTP_GENERAL_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].field           = UNICAST_TABLE_CHANGED_INTf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].mask_reg        = RTP_GENERAL_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].mask_field      = MAINTENANCE_TABLE_CHANGED_INT_MASKf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_UNICAST_TABLE_CHANGED_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].name = "RTP_GENERAL_McidOutOfRangeInt";
#endif
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].id              = RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].reg             = RTP_GENERAL_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].reg_test        = RTP_GENERAL_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].field           = MCID_OUT_OF_RANGE_INTf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].mask_reg        = RTP_GENERAL_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].mask_field      = MCID_OUT_OF_RANGE_INT_MASKf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_MCID_OUT_OF_RANGE_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].name = "RTP_GENERAL_GpdModeDetect";
#endif
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].id              = RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].reg             = RTP_GENERAL_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].reg_test        = RTP_GENERAL_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].field           = GPD_MODE_DETECTf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].mask_reg        = RTP_GENERAL_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].mask_field      = GPD_MODE_DETECT_MASKf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_GPD_MODE_DETECT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].name = "RTP_GENERAL_MaskGciOn";
#endif
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].id              = RAMON_INT_RTP_GENERAL_MASK_GCI_ON;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].reg             = RTP_GENERAL_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].reg_test        = RTP_GENERAL_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].reg_index       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].field           = MASK_GCI_ONf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].mask_reg        = RTP_GENERAL_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].mask_field      = MASK_GCI_ON_MASKf;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].vector_id       = 0;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_RTP_GENERAL_MASK_GCI_ON].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_RTP * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].name = "MCT_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].id              = RAMON_INT_MCT_ERROR_ECC;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].vector_info     = &ramon_interrupt_tree_mct_ecc_vector;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].name = "MCT_Gsync0OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].id              = RAMON_INT_MCT_AUTO_DOC_NAME_0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].name = "MCT_Gsync1OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].id              = RAMON_INT_MCT_AUTO_DOC_NAME_1;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].field           = AUTO_DOC_NAME_1f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].name = "MCT_Gsync2OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].id              = RAMON_INT_MCT_AUTO_DOC_NAME_2;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].field           = AUTO_DOC_NAME_2f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].name = "MCT_Gsync3OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].id              = RAMON_INT_MCT_AUTO_DOC_NAME_3;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].field           = AUTO_DOC_NAME_3f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].name = "MCT_Gsync4OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].id              = RAMON_INT_MCT_AUTO_DOC_NAME_4;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].field           = AUTO_DOC_NAME_4f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_4].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].name = "MCT_Gsync5OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].id              = RAMON_INT_MCT_AUTO_DOC_NAME_5;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].field           = AUTO_DOC_NAME_5f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_5].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].name = "MCT_Gsync6OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].id              = RAMON_INT_MCT_AUTO_DOC_NAME_6;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].field           = AUTO_DOC_NAME_6f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_6].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].name = "MCT_Gsync7OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].id              = RAMON_INT_MCT_AUTO_DOC_NAME_7;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].field           = AUTO_DOC_NAME_7f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_7].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].name = "MCT_DlyRep4OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].id              = RAMON_INT_MCT_AUTO_DOC_NAME_8;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].field           = AUTO_DOC_NAME_8f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_8].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].name = "MCT_DlyRep5OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].id              = RAMON_INT_MCT_AUTO_DOC_NAME_9;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].field           = AUTO_DOC_NAME_9f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_9].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].name = "MCT_DlyRep6OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].id              = RAMON_INT_MCT_AUTO_DOC_NAME_10;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].field           = AUTO_DOC_NAME_10f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_10].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].name = "MCT_DlyRep7OvfInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].id              = RAMON_INT_MCT_AUTO_DOC_NAME_11;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].reg             = MCT_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].reg_test        = MCT_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].field           = AUTO_DOC_NAME_11f;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].mask_reg        = MCT_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_AUTO_DOC_NAME_11].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].name = "MCT_ECC_ParityErrInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].id              = RAMON_INT_MCT_ECC_PARITY_ERR_INT;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].reg             = MCT_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].reg_test        = MCT_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].mask_reg        = MCT_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].name = "MCT_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_MCT_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].reg             = MCT_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].reg_test        = MCT_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].mask_reg        = MCT_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].cnt_reg         = MCT_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].name = "MCT_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_MCT_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].reg             = MCT_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].reg_test        = MCT_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].mask_reg        = MCT_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].cnt_reg         = MCT_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_MCT_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_MCT * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].name = "OCCG_TransactionRegCmdFinishInt";
#endif
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].id              = RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].field           = FIELD_1_1f;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].mask_field      = FIELD_1_1f;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_TRANSACTION_REG_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].name = "OCCG_GenDataCellCmdFinishInt";
#endif
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].id              = RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].field           = FIELD_2_2f;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].mask_field      = FIELD_2_2f;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_GEN_DATA_CELL_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].name = "OCCG_GenControlCellCmdFinishInt";
#endif
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].id              = RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].field           = FIELD_3_3f;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].mask_field      = FIELD_3_3f;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_GEN_CONTROL_CELL_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].name = "OCCG_CaptureDataCellCmdFinishInt";
#endif
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].id              = RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].field           = FIELD_4_4f;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].mask_field      = FIELD_4_4f;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_CAPTURE_DATA_CELL_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].name = "OCCG_CaptureControlCellCmdFinishInt";
#endif
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].id              = RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].field           = FIELD_5_5f;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].mask_field      = FIELD_5_5f;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_CAPTURE_CONTROL_CELL_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].name = "OCCG_TestModeCmdFinishInt";
#endif
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].id              = RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].reg             = OCCG_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].reg_test        = OCCG_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].field           = TEST_MODE_CMD_FINISH_INTf;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].mask_reg        = OCCG_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].mask_field      = TEST_MODE_CMD_FINISH_INT_MASKf;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_OCCG_TEST_MODE_CMD_FINISH_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_OCCG * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].name = "QRH_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].id              = RAMON_INT_QRH_ERROR_ECC;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].reg             = QRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].reg_test        = QRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].mask_reg        = QRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].vector_info     = &ramon_interrupt_tree_qrh_ecc_vector;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].name = "QRH_ECC_ParityErrInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].id              = RAMON_INT_QRH_ECC_PARITY_ERR_INT;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].reg             = QRH_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].reg_test        = QRH_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].mask_reg        = QRH_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].name = "QRH_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_QRH_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].reg             = QRH_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].reg_test        = QRH_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].mask_reg        = QRH_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].cnt_reg         = QRH_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].name = "QRH_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_QRH_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].reg             = QRH_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].reg_test        = QRH_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].mask_reg        = QRH_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].cnt_reg         = QRH_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].name = "QRH_DRH_drhQueryEmptyMulticastIdInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].id              = RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].reg             = QRH_DRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].reg_test        = QRH_DRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].field           = DRH_QUERY_EMPTY_MULTICAST_ID_INTf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg        = QRH_DRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].mask_field      = DRH_QUERY_EMPTY_MULTICAST_ID_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_MULTICAST_ID_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].name = "QRH_DRH_drhQueryEmptyLinkMapInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].id              = RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].reg             = QRH_DRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].reg_test        = QRH_DRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].field           = DRH_QUERY_EMPTY_LINK_MAP_INTf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = QRH_DRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].mask_field      = DRH_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "QRH_DRH_drhQueryDestinationAboveMaxBaseIndexInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = QRH_DRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = QRH_DRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = QRH_DRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "QRH_DRH_drhQueryDestinationAboveUpdateBaseIndexInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = QRH_DRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = QRH_DRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = QRH_DRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].name = "QRH_DRH_drhQueryUnreachableMulticastInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].id              = RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].reg             = QRH_DRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].reg_test        = QRH_DRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].field           = DRH_QUERY_UNREACHABLE_MULTICAST_INTf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg        = QRH_DRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].mask_field      = DRH_QUERY_UNREACHABLE_MULTICAST_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_QUERY_UNREACHABLE_MULTICAST_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].name = "QRH_DRH_drhMnolDropInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].id              = RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].reg             = QRH_DRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].reg_test        = QRH_DRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].field           = DRH_MNOL_DROP_INTf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].mask_reg        = QRH_DRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].mask_field      = DRH_MNOL_DROP_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_DRH_DRH_MNOL_DROP_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].name = "QRH_CRH_crhQueryEmptyLinkMapInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].id              = RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].reg             = QRH_CRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].reg_test        = QRH_CRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].field           = CRH_QUERY_EMPTY_LINK_MAP_INTf;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].mask_reg        = QRH_CRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].mask_field      = CRH_QUERY_EMPTY_LINK_MAP_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_EMPTY_LINK_MAP_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].name = "QRH_CRH_crhQueryDestinationAboveMaxBaseIndexInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].id              = RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg             = QRH_CRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_test        = QRH_CRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].field           = CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INTf;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg        = QRH_CRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].mask_field      = CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_MAX_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].name = "QRH_CRH_crhQueryDestinationAboveUpdateBaseIndexInt";
#endif
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].id              = RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg             = QRH_CRH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_test        = QRH_CRH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].field           = CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INTf;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg        = QRH_CRH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].mask_field      = CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT_MASKf;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_QRH_CRH_CRH_QUERY_DESTINATION_ABOVE_UPDATE_BASE_INDEX_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_QRH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].name = "DCML_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].id              = RAMON_INT_DCML_ERROR_ECC;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].vector_info     = &ramon_interrupt_tree_dcml_ecc_vector;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].name = "DCML_DflCpuCellFifoNeInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].id              = RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].field           = DFL_CPU_CELL_FIFO_NE_INTf;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_DFL_CPU_CELL_FIFO_NE_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].name = "DCML_CdmaLpFifOvfInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].id              = RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].field           = CDMA_LP_FIF_OVF_INTf;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMA_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].name = "DCML_CdmbLpFifOvfInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].id              = RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].field           = CDMB_LP_FIF_OVF_INTf;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMB_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].name = "DCML_CdmcLpFifOvfInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].id              = RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].field           = CDMC_LP_FIF_OVF_INTf;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMC_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].name = "DCML_CdmdLpFifOvfInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].id              = RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].field           = CDMD_LP_FIF_OVF_INTf;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMD_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].name = "DCML_CdmeLpFifOvfInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].id              = RAMON_INT_DCML_CDME_LP_FIF_OVF_INT;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].field           = CDME_LP_FIF_OVF_INTf;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDME_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].name = "DCML_CdmfLpFifOvfInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].id              = RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].field           = CDMF_LP_FIF_OVF_INTf;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMF_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].name = "DCML_CdmgLpFifOvfInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].id              = RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].field           = CDMG_LP_FIF_OVF_INTf;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMG_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].name = "DCML_CdmhLpFifOvfInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].id              = RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].reg             = DCML_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].reg_test        = DCML_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].field           = CDMH_LP_FIF_OVF_INTf;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].mask_reg        = DCML_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_CDMH_LP_FIF_OVF_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].name = "DCML_ECC_ParityErrInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].id              = RAMON_INT_DCML_ECC_PARITY_ERR_INT;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].reg             = DCML_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].reg_test        = DCML_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].mask_reg        = DCML_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].name = "DCML_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_DCML_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].reg             = DCML_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].reg_test        = DCML_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].mask_reg        = DCML_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].cnt_reg         = DCML_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].name = "DCML_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_DCML_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].reg             = DCML_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].reg_test        = DCML_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].mask_reg        = DCML_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].cnt_reg         = DCML_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].name = "DCML_FPC_FREE_ERROR_FpcFreeError_0";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].name = "DCML_FPC_FREE_ERROR_FpcFreeError_1";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].name = "DCML_FPC_FREE_ERROR_FpcFreeError_2";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].name = "DCML_FPC_FREE_ERROR_FpcFreeError_3";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].name = "DCML_FPC_FREE_ERROR_FpcFreeError_4";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].bit_in_field    = 4;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_4].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].name = "DCML_FPC_FREE_ERROR_FpcFreeError_5";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].bit_in_field    = 5;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_5].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].name = "DCML_FPC_FREE_ERROR_FpcFreeError_6";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].bit_in_field    = 6;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_6].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].name = "DCML_FPC_FREE_ERROR_FpcFreeError_7";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].bit_in_field    = 7;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_7].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].name = "DCML_FPC_FREE_ERROR_FpcFreeError_8";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].bit_in_field    = 8;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_8].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].name = "DCML_FPC_FREE_ERROR_FpcFreeError_9";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].bit_in_field    = 9;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_9].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].name = "DCML_FPC_FREE_ERROR_FpcFreeError_10";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].bit_in_field    = 10;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_10].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].name = "DCML_FPC_FREE_ERROR_FpcFreeError_11";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].bit_in_field    = 11;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_11].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].name = "DCML_FPC_FREE_ERROR_FpcFreeError_12";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].bit_in_field    = 12;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_12].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].name = "DCML_FPC_FREE_ERROR_FpcFreeError_13";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].bit_in_field    = 13;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_13].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].name = "DCML_FPC_FREE_ERROR_FpcFreeError_14";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].bit_in_field    = 14;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_14].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].name = "DCML_FPC_FREE_ERROR_FpcFreeError_15";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].bit_in_field    = 15;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_15].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].name = "DCML_FPC_FREE_ERROR_FpcFreeError_16";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].bit_in_field    = 16;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_16].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].name = "DCML_FPC_FREE_ERROR_FpcFreeError_17";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].bit_in_field    = 17;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_17].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].name = "DCML_FPC_FREE_ERROR_FpcFreeError_18";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].bit_in_field    = 18;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_18].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].name = "DCML_FPC_FREE_ERROR_FpcFreeError_19";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].id              = RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].reg             = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].reg_test        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].field           = FPC_FREE_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].mask_reg        = DCML_FPC_FREE_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].mask_field      = FPC_FREE_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].bit_in_field    = 19;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_FREE_ERROR_FPC_FREE_ERROR_19].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_0";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_1";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_2";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_3";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_4";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].bit_in_field    = 4;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_4].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_5";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].bit_in_field    = 5;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_5].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_6";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].bit_in_field    = 6;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_6].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_7";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].bit_in_field    = 7;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_7].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_8";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].bit_in_field    = 8;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_8].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_9";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].bit_in_field    = 9;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_9].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_10";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].bit_in_field    = 10;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_10].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_11";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].bit_in_field    = 11;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_11].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_12";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].bit_in_field    = 12;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_12].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_13";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].bit_in_field    = 13;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_13].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_14";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].bit_in_field    = 14;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_14].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_15";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].bit_in_field    = 15;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_15].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_16";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].bit_in_field    = 16;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_16].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_17";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].bit_in_field    = 17;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_17].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_18";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].bit_in_field    = 18;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_18].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].name = "DCML_FPC_ALLOC_ERROR_FpcAllocError_19";
#endif
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].id              = RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].reg             = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].reg_test        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].field           = FPC_ALLOC_ERRORf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].mask_reg        = DCML_FPC_ALLOC_ERROR_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].mask_field      = FPC_ALLOC_ERROR_MASKf;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].bit_in_field    = 19;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCML_FPC_ALLOC_ERROR_FPC_ALLOC_ERROR_19].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCML * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].name = "DCH_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].id              = RAMON_INT_DCH_ERROR_ECC;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].vector_info     = &ramon_interrupt_tree_dch_ecc_vector;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].name = "DCH_FifoDiscardCntOvfP0Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].id              = RAMON_INT_DCH_DCH_P_0_DESCCNTO;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].field           = DCH_P_0_DESCCNTOf;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_0_DESCCNTO].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].name = "DCH_FifoDiscardCntOvfP1Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].id              = RAMON_INT_DCH_DCH_P_1_DESCCNTO;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].field           = DCH_P_1_DESCCNTOf;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_1_DESCCNTO].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].name = "DCH_FifoDiscardCntOvfP2Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].id              = RAMON_INT_DCH_DCH_P_2_DESCCNTO;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].field           = DCH_P_2_DESCCNTOf;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_P_2_DESCCNTO].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].name = "DCH_IfmfoP0Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].id              = RAMON_INT_DCH_IFMFO_P_0_INT;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].field           = IFMFO_P_0_INTf;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_0_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].name = "DCH_IfmfoP1Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].id              = RAMON_INT_DCH_IFMFO_P_1_INT;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].field           = IFMFO_P_1_INTf;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_1_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].name = "DCH_IfmfoP2Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].id              = RAMON_INT_DCH_IFMFO_P_2_INT;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].field           = IFMFO_P_2_INTf;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_IFMFO_P_2_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].name = "DCH_Cpudatacellfne0Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].id              = RAMON_INT_DCH_CPUDATACELLFNE_0_INT;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].field           = CPUDATACELLFNE_0_INTf;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_0_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].name = "DCH_Cpudatacellfne1Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].id              = RAMON_INT_DCH_CPUDATACELLFNE_1_INT;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].field           = CPUDATACELLFNE_1_INTf;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_1_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].name = "DCH_Cpudatacellfne2Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].id              = RAMON_INT_DCH_CPUDATACELLFNE_2_INT;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].field           = CPUDATACELLFNE_2_INTf;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_CPUDATACELLFNE_2_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].name = "DCH_UnreachDestEvInt";
#endif
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].id              = RAMON_INT_DCH_UNREACH_DEST_EV_INT;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].field           = UNREACH_DEST_EV_INTf;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_UNREACH_DEST_EV_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].name = "DCH_ErrorFilterInt";
#endif
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].id              = RAMON_INT_DCH_ERROR_FILTER_INT;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].field           = ERROR_FILTER_INTf;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ERROR_FILTER_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].name = "DCH_TypeErrInt";
#endif
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].id              = RAMON_INT_DCH_TYPE_ERR_INT;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].field           = TYPE_ERR_INTf;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_TYPE_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].name = "DCH_OtcrDropP0";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].id              = RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].field           = DCH_UN_EXP_CELL_P_0f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].name = "DCH_AltoP0Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].id              = RAMON_INT_DCH_ALTO_P_0_INT;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].field           = ALTO_P_0_INTf;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_0_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].name = "DCH_LinkOtcrDropP0Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].id              = RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].field           = DCH_UN_EXP_ERROR_P_0f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].name = "DCH_OutOfSyncIntP0";
#endif
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].id              = RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].field           = OUT_OF_SYNC_INT_P_0f;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].name = "DCH_GckErrIntP0";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].id              = RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].field           = DCH_UN_EXP_CELL_2_P_0f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].name = "DCH_OtcrDropP1";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].id              = RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].field           = DCH_UN_EXP_CELL_P_1f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].name = "DCH_AltoP1Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].id              = RAMON_INT_DCH_ALTO_P_1_INT;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].field           = ALTO_P_1_INTf;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_1_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].name = "DCH_LinkOtcrDropP1Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].id              = RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].field           = DCH_UN_EXP_ERROR_P_1f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].name = "DCH_OutOfSyncIntP1";
#endif
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].id              = RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].field           = OUT_OF_SYNC_INT_P_1f;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].name = "DCH_GckErrIntP1";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].id              = RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].field           = DCH_UN_EXP_CELL_2_P_1f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].name = "DCH_OtcrDropP2";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].id              = RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].field           = DCH_UN_EXP_CELL_P_2f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_P_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].name = "DCH_AltoP2Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].id              = RAMON_INT_DCH_ALTO_P_2_INT;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].field           = ALTO_P_2_INTf;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ALTO_P_2_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].name = "DCH_LinkOtcrDropP2Int";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].id              = RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].field           = DCH_UN_EXP_ERROR_P_2f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_ERROR_P_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].name = "DCH_OutOfSyncIntP2";
#endif
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].id              = RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].field           = OUT_OF_SYNC_INT_P_2f;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_OUT_OF_SYNC_INT_P_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].name = "DCH_GckErrIntP2";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].id              = RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].field           = DCH_UN_EXP_CELL_2_P_2f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_2_P_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].name = "DCH_McLatencyErrInt";
#endif
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].id              = RAMON_INT_DCH_DCH_UN_EXP_CELL_3;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].field           = DCH_UN_EXP_CELL_3f;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DCH_UN_EXP_CELL_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].name = "DCH_DropFilterInt";
#endif
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].id              = RAMON_INT_DCH_DROP_FILTER_INT;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].reg             = DCH_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].reg_test        = DCH_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].field           = DROP_FILTER_INTf;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].mask_reg        = DCH_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_DROP_FILTER_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].name = "DCH_ECC_ParityErrInt";
#endif
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].id              = RAMON_INT_DCH_ECC_PARITY_ERR_INT;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].reg             = DCH_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].reg_test        = DCH_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].mask_reg        = DCH_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].name = "DCH_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_DCH_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].reg             = DCH_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].reg_test        = DCH_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].mask_reg        = DCH_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].cnt_reg         = DCH_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].name = "DCH_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_DCH_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].reg             = DCH_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].reg_test        = DCH_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].mask_reg        = DCH_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].cnt_reg         = DCH_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_DCH_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_DCH * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].name = "FSRD_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].id              = RAMON_INT_FSRD_ERROR_ECC;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].reg             = FSRD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].reg_test        = FSRD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].mask_reg        = FSRD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].vector_info     = &ramon_interrupt_tree_fsrd_ecc_vector;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].name = "FSRD_ECC_ParityErrInt";
#endif
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].id              = RAMON_INT_FSRD_ECC_PARITY_ERR_INT;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].reg             = FSRD_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].reg_test        = FSRD_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].mask_reg        = FSRD_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].name = "FSRD_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].reg             = FSRD_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].reg_test        = FSRD_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].mask_reg        = FSRD_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].cnt_reg         = FSRD_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].name = "FSRD_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].reg             = FSRD_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].reg_test        = FSRD_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].mask_reg        = FSRD_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].cnt_reg         = FSRD_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_0";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_1";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_2";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_3";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_4";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].bit_in_field    = 4;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_5";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].bit_in_field    = 5;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_6";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].bit_in_field    = 6;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].name = "FSRD_QUAD_Fsrd[n]SyncStatusChanged_7";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].field           = FSRD_N_SYNC_STATUS_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].mask_field      = FSRD_N_SYNC_STATUS_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].bit_in_field    = 7;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_0";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].field           = FSRD_N_RX_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_1";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].field           = FSRD_N_RX_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_2";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].field           = FSRD_N_RX_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_3";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].field           = FSRD_N_RX_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_4";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].field           = FSRD_N_RX_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].bit_in_field    = 4;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_5";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].field           = FSRD_N_RX_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].bit_in_field    = 5;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_6";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].field           = FSRD_N_RX_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].bit_in_field    = 6;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].name = "FSRD_QUAD_Fsrd[n]RxLockChanged_7";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].field           = FSRD_N_RX_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].mask_field      = FSRD_N_RX_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].bit_in_field    = 7;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_0";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].id              = RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].mask_field      = FSRD_N_ENERGY_DETECT_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_1";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].id              = RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].mask_field      = FSRD_N_ENERGY_DETECT_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_2";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].id              = RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].mask_field      = FSRD_N_ENERGY_DETECT_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_3";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].id              = RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].mask_field      = FSRD_N_ENERGY_DETECT_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_4";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].id              = RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].mask_field      = FSRD_N_ENERGY_DETECT_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].bit_in_field    = 4;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_5";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].id              = RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].mask_field      = FSRD_N_ENERGY_DETECT_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].bit_in_field    = 5;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_6";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].id              = RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].mask_field      = FSRD_N_ENERGY_DETECT_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].bit_in_field    = 6;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].name = "FSRD_QUAD_Fsrd[n]EnergyDetectChanged_7";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].id              = RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].mask_field      = FSRD_N_ENERGY_DETECT_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].bit_in_field    = 7;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].name = "FSRD_QUAD_Fsrd[n]Pll0LockChanged";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].field           = FSRD_N_PLL_0_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].mask_field      = FSRD_N_PLL_0_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].name = "FSRD_QUAD_Fsrd[n]Pll1LockChanged";
#endif
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].id              = RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].reg             = FSRD_QUAD_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].reg_test        = FSRD_QUAD_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].field           = FSRD_N_PLL_1_LOCK_CHANGEDf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].mask_reg        = FSRD_QUAD_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].mask_field      = FSRD_N_PLL_1_LOCK_CHANGED_MASKf;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FSRD_QUAD_0_FSRD_N_PLL_1_LOCK_CHANGED].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FSRD * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].name = "FMAC_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].id              = RAMON_INT_FMAC_ERROR_ECC;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].vector_info     = &ramon_interrupt_tree_fmac_ecc_vector;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].name = "FMAC_rx_rrr_data_ovf_drop_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_0_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].name = "FMAC_rx_rrr_data_ovf_drop_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_0_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].name = "FMAC_rx_rrr_data_ovf_drop_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_0_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].name = "FMAC_rx_rrr_data_ovf_drop_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_0_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].field           = AUTO_DOC_NAME_0f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_0_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].name = "FMAC_rx_rrr_crl_ovf_drop_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_1_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].field           = AUTO_DOC_NAME_1f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].name = "FMAC_rx_rrr_crl_ovf_drop_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_1_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].field           = AUTO_DOC_NAME_1f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].name = "FMAC_rx_rrr_crl_ovf_drop_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_1_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].field           = AUTO_DOC_NAME_1f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].name = "FMAC_rx_rrr_crl_ovf_drop_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_1_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].field           = AUTO_DOC_NAME_1f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_1_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].name = "FMAC_rx_retimer_data_ovf_drop_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_2_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].field           = AUTO_DOC_NAME_2f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].name = "FMAC_rx_retimer_data_ovf_drop_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_2_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].field           = AUTO_DOC_NAME_2f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].name = "FMAC_rx_retimer_data_ovf_drop_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_2_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].field           = AUTO_DOC_NAME_2f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].name = "FMAC_rx_retimer_data_ovf_drop_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_2_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].field           = AUTO_DOC_NAME_2f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_2_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].name = "FMAC_tx_retimer_data_ovf_drop_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_3_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].field           = AUTO_DOC_NAME_3f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].name = "FMAC_tx_retimer_data_ovf_drop_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_3_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].field           = AUTO_DOC_NAME_3f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].name = "FMAC_tx_retimer_data_ovf_drop_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_3_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].field           = AUTO_DOC_NAME_3f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].name = "FMAC_tx_retimer_data_ovf_drop_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_3_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].field           = AUTO_DOC_NAME_3f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_3_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].name = "FMAC_tx_retimer_data_prefetch_ovf_drop_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_4_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].field           = AUTO_DOC_NAME_4f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].name = "FMAC_tx_retimer_data_prefetch_ovf_drop_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_4_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].field           = AUTO_DOC_NAME_4f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].name = "FMAC_tx_retimer_data_prefetch_ovf_drop_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_4_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].field           = AUTO_DOC_NAME_4f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].name = "FMAC_tx_retimer_data_prefetch_ovf_drop_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_4_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].field           = AUTO_DOC_NAME_4f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_4_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].name = "FMAC_tx_retimer_control_ovf_drop_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_5_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].field           = AUTO_DOC_NAME_5f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].name = "FMAC_tx_retimer_control_ovf_drop_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_5_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].field           = AUTO_DOC_NAME_5f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].name = "FMAC_tx_retimer_control_ovf_drop_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_5_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].field           = AUTO_DOC_NAME_5f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].name = "FMAC_tx_retimer_control_ovf_drop_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_5_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].field           = AUTO_DOC_NAME_5f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_5_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].name = "FMAC_tx_retimer_control_underrun_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_6_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].field           = AUTO_DOC_NAME_6f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].name = "FMAC_tx_retimer_control_underrun_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_6_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].field           = AUTO_DOC_NAME_6f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].name = "FMAC_tx_retimer_control_underrun_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_6_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].field           = AUTO_DOC_NAME_6f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].name = "FMAC_tx_retimer_control_underrun_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_6_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].field           = AUTO_DOC_NAME_6f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_6_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].name = "FMAC_tx_simple_unpacking_fragnum_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_7_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].field           = AUTO_DOC_NAME_7f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].name = "FMAC_tx_simple_unpacking_fragnum_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_7_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].field           = AUTO_DOC_NAME_7f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].name = "FMAC_tx_simple_unpacking_fragnum_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_7_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].field           = AUTO_DOC_NAME_7f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].name = "FMAC_tx_simple_unpacking_fragnum_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_7_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].field           = AUTO_DOC_NAME_7f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_7_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].name = "FMAC_tx_simple_unpacking_multicast_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_8_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].field           = AUTO_DOC_NAME_8f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].name = "FMAC_tx_simple_unpacking_multicast_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_8_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].field           = AUTO_DOC_NAME_8f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].name = "FMAC_tx_simple_unpacking_multicast_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_8_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].field           = AUTO_DOC_NAME_8f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].name = "FMAC_tx_simple_unpacking_multicast_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_8_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].field           = AUTO_DOC_NAME_8f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_8_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].name = "FMAC_tx_simple_unpacking_size_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_9_0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].field           = AUTO_DOC_NAME_9f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].name = "FMAC_tx_simple_unpacking_size_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_9_1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].field           = AUTO_DOC_NAME_9f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].name = "FMAC_tx_simple_unpacking_size_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_9_2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].field           = AUTO_DOC_NAME_9f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].name = "FMAC_tx_simple_unpacking_size_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].id              = RAMON_INT_FMAC_AUTO_DOC_NAME_9_3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].field           = AUTO_DOC_NAME_9f;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_AUTO_DOC_NAME_9_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].name = "FMAC_rx_rsf_berlkamp_ovf_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].field           = INTERRUPT_REGISTER_FIELD_0f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].name = "FMAC_rx_rsf_berlkamp_ovf_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].field           = INTERRUPT_REGISTER_FIELD_0f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].name = "FMAC_rx_rsf_berlkamp_ovf_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].field           = INTERRUPT_REGISTER_FIELD_0f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].name = "FMAC_rx_rsf_berlkamp_ovf_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].field           = INTERRUPT_REGISTER_FIELD_0f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].name = "FMAC_tx_ilkn_overflow_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].field           = INTERRUPT_REGISTER_FIELD_1f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].name = "FMAC_tx_ilkn_overflow_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].field           = INTERRUPT_REGISTER_FIELD_1f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].name = "FMAC_tx_ilkn_overflow_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].field           = INTERRUPT_REGISTER_FIELD_1f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].name = "FMAC_tx_ilkn_overflow_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].field           = INTERRUPT_REGISTER_FIELD_1f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].name = "FMAC_tx_ilkn_underrun_int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].field           = INTERRUPT_REGISTER_FIELD_2f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].name = "FMAC_tx_ilkn_underrun_int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].field           = INTERRUPT_REGISTER_FIELD_2f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].name = "FMAC_tx_ilkn_underrun_int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].field           = INTERRUPT_REGISTER_FIELD_2f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].name = "FMAC_tx_ilkn_underrun_int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].id              = RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].reg             = FMAC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].reg_test        = FMAC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].field           = INTERRUPT_REGISTER_FIELD_2f;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].mask_reg        = FMAC_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].mask_field      = INVALIDf;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].name = "FMAC_ECC_ParityErrInt";
#endif
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].id              = RAMON_INT_FMAC_ECC_PARITY_ERR_INT;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].reg             = FMAC_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].reg_test        = FMAC_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].mask_reg        = FMAC_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].cnt_reg         = FMAC_PARITY_ERR_CNTr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].name = "FMAC_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].reg             = FMAC_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].reg_test        = FMAC_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].mask_reg        = FMAC_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].cnt_reg         = FMAC_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].name = "FMAC_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].reg             = FMAC_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].reg_test        = FMAC_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].mask_reg        = FMAC_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].cnt_reg         = FMAC_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].name = "FMAC_FMAC_1_RxCRCErrN_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].id              = RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].field           = RX_CRC_ERR_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].name = "FMAC_FMAC_1_RxCRCErrN_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].id              = RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].field           = RX_CRC_ERR_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].name = "FMAC_FMAC_1_RxCRCErrN_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].id              = RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].field           = RX_CRC_ERR_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].name = "FMAC_FMAC_1_RxCRCErrN_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].id              = RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].field           = RX_CRC_ERR_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].mask_field      = RX_CRC_ERR_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].name = "FMAC_FMAC_1_WrongSize_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].id              = RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].field           = WRONG_SIZE_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].mask_field      = WRONG_SIZE_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].name = "FMAC_FMAC_1_WrongSize_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].id              = RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].field           = WRONG_SIZE_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].mask_field      = WRONG_SIZE_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].name = "FMAC_FMAC_1_WrongSize_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].id              = RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].field           = WRONG_SIZE_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].mask_field      = WRONG_SIZE_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].name = "FMAC_FMAC_1_WrongSize_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].id              = RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].field           = WRONG_SIZE_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].mask_field      = WRONG_SIZE_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].name = "FMAC_FMAC_2_LOS_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].id              = RAMON_INT_FMAC_FMAC_2_LOS_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].field           = LOS_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].mask_field      = LOS_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].name = "FMAC_FMAC_2_LOS_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].id              = RAMON_INT_FMAC_FMAC_2_LOS_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].field           = LOS_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].mask_field      = LOS_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].name = "FMAC_FMAC_2_LOS_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].id              = RAMON_INT_FMAC_FMAC_2_LOS_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].field           = LOS_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].mask_field      = LOS_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].name = "FMAC_FMAC_2_LOS_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].id              = RAMON_INT_FMAC_FMAC_2_LOS_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].field           = LOS_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].mask_field      = LOS_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_LOS_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].name = "FMAC_FMAC_2_RxLostOfSync_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].id              = RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].field           = RX_LOST_OF_SYNCf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].mask_field      = RX_LOST_OF_SYNC_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].name = "FMAC_FMAC_2_RxLostOfSync_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].id              = RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].field           = RX_LOST_OF_SYNCf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].mask_field      = RX_LOST_OF_SYNC_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].name = "FMAC_FMAC_2_RxLostOfSync_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].id              = RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].field           = RX_LOST_OF_SYNCf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].mask_field      = RX_LOST_OF_SYNC_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].name = "FMAC_FMAC_2_RxLostOfSync_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].id              = RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].field           = RX_LOST_OF_SYNCf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].mask_field      = RX_LOST_OF_SYNC_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].name = "FMAC_FMAC_3_LnklvlAgeN_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].id              = RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].field           = LNKLVL_AGE_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].name = "FMAC_FMAC_3_LnklvlAgeN_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].id              = RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].field           = LNKLVL_AGE_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].name = "FMAC_FMAC_3_LnklvlAgeN_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].id              = RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].field           = LNKLVL_AGE_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].name = "FMAC_FMAC_3_LnklvlAgeN_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].id              = RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].field           = LNKLVL_AGE_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].mask_field      = LNKLVL_AGE_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].name = "FMAC_FMAC_3_LnklvlHaltN_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].id              = RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].field           = LNKLVL_HALT_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].name = "FMAC_FMAC_3_LnklvlHaltN_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].id              = RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].field           = LNKLVL_HALT_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].name = "FMAC_FMAC_3_LnklvlHaltN_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].id              = RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].field           = LNKLVL_HALT_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].name = "FMAC_FMAC_3_LnklvlHaltN_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].id              = RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].field           = LNKLVL_HALT_N_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].mask_field      = LNKLVL_HALT_N_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].name = "FMAC_FMAC_4_OOF_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].id              = RAMON_INT_FMAC_FMAC_4_OOF_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].field           = OOF_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].mask_field      = OOF_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].name = "FMAC_FMAC_4_OOF_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].id              = RAMON_INT_FMAC_FMAC_4_OOF_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].field           = OOF_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].mask_field      = OOF_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].name = "FMAC_FMAC_4_OOF_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].id              = RAMON_INT_FMAC_FMAC_4_OOF_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].field           = OOF_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].mask_field      = OOF_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].name = "FMAC_FMAC_4_OOF_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].id              = RAMON_INT_FMAC_FMAC_4_OOF_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].field           = OOF_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].mask_field      = OOF_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_OOF_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].name = "FMAC_FMAC_4_DecErr_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].id              = RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].field           = DEC_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].mask_field      = DEC_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].name = "FMAC_FMAC_4_DecErr_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].id              = RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].field           = DEC_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].mask_field      = DEC_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].name = "FMAC_FMAC_4_DecErr_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].id              = RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].field           = DEC_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].mask_field      = DEC_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].name = "FMAC_FMAC_4_DecErr_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].id              = RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].field           = DEC_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].mask_field      = DEC_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_4_DEC_ERR_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].name = "FMAC_FMAC_5_TransmitErr_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].id              = RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].field           = TRANSMIT_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].mask_field      = TRANSMIT_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].name = "FMAC_FMAC_5_TransmitErr_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].id              = RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].field           = TRANSMIT_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].mask_field      = TRANSMIT_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].name = "FMAC_FMAC_5_TransmitErr_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].id              = RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].field           = TRANSMIT_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].mask_field      = TRANSMIT_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].name = "FMAC_FMAC_5_TransmitErr_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].id              = RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_5r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].field           = TRANSMIT_ERR_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].mask_field      = TRANSMIT_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].name = "FMAC_FMAC_6_LnklvlAgeCtxBN_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].id              = RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].field           = LNKLVL_AGE_CTX_BN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].name = "FMAC_FMAC_6_LnklvlAgeCtxBN_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].id              = RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].field           = LNKLVL_AGE_CTX_BN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].name = "FMAC_FMAC_6_LnklvlAgeCtxBN_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].id              = RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].field           = LNKLVL_AGE_CTX_BN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].name = "FMAC_FMAC_6_LnklvlAgeCtxBN_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].id              = RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].field           = LNKLVL_AGE_CTX_BN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].mask_field      = LNKLVL_AGE_CTX_BN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].name = "FMAC_FMAC_6_LnklvlHaltCtxBN_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].id              = RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].field           = LNKLVL_HALT_CTX_BN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].name = "FMAC_FMAC_6_LnklvlHaltCtxBN_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].id              = RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].field           = LNKLVL_HALT_CTX_BN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].name = "FMAC_FMAC_6_LnklvlHaltCtxBN_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].id              = RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].field           = LNKLVL_HALT_CTX_BN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].name = "FMAC_FMAC_6_LnklvlHaltCtxBN_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].id              = RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].field           = LNKLVL_HALT_CTX_BN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].mask_field      = LNKLVL_HALT_CTX_BN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].name = "FMAC_FMAC_7_LnklvlAgeCtxCN_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].id              = RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].field           = LNKLVL_AGE_CTX_CN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].mask_field      = LNKLVL_AGE_CTX_CN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].name = "FMAC_FMAC_7_LnklvlAgeCtxCN_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].id              = RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].field           = LNKLVL_AGE_CTX_CN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].mask_field      = LNKLVL_AGE_CTX_CN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].name = "FMAC_FMAC_7_LnklvlAgeCtxCN_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].id              = RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].field           = LNKLVL_AGE_CTX_CN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].mask_field      = LNKLVL_AGE_CTX_CN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].name = "FMAC_FMAC_7_LnklvlAgeCtxCN_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].id              = RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].field           = LNKLVL_AGE_CTX_CN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].mask_field      = LNKLVL_AGE_CTX_CN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].name = "FMAC_FMAC_7_LnklvlHaltCtxCN_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].id              = RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].field           = LNKLVL_HALT_CTX_CN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].mask_field      = LNKLVL_HALT_CTX_CN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].name = "FMAC_FMAC_7_LnklvlHaltCtxCN_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].id              = RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].field           = LNKLVL_HALT_CTX_CN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].mask_field      = LNKLVL_HALT_CTX_CN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].name = "FMAC_FMAC_7_LnklvlHaltCtxCN_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].id              = RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].field           = LNKLVL_HALT_CTX_CN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].mask_field      = LNKLVL_HALT_CTX_CN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].name = "FMAC_FMAC_7_LnklvlHaltCtxCN_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].id              = RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].field           = LNKLVL_HALT_CTX_CN_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].mask_field      = LNKLVL_HALT_CTX_CN_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].name = "FMAC_FMAC_8_TxFdrcIfCrc_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].id              = RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].field           = AUTO_DOC_NAME_10f;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].name = "FMAC_FMAC_8_TxFdrcIfCrc_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].id              = RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].field           = AUTO_DOC_NAME_10f;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].name = "FMAC_FMAC_8_TxFdrcIfCrc_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].id              = RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].field           = AUTO_DOC_NAME_10f;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].name = "FMAC_FMAC_8_TxFdrcIfCrc_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].id              = RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].field           = AUTO_DOC_NAME_10f;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].mask_field      = TX_FDRC_IF_CRC_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_10_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].name = "FMAC_FMAC_8_TxFdrcIfParity_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].id              = RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].field           = AUTO_DOC_NAME_11f;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].name = "FMAC_FMAC_8_TxFdrcIfParity_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].id              = RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].field           = AUTO_DOC_NAME_11f;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].name = "FMAC_FMAC_8_TxFdrcIfParity_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].id              = RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].field           = AUTO_DOC_NAME_11f;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].name = "FMAC_FMAC_8_TxFdrcIfParity_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].id              = RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].field           = AUTO_DOC_NAME_11f;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].mask_field      = TX_FDRC_IF_PARITY_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].name = "FMAC_FMAC_8_TxFdrcIfFault_Int_0";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].id              = RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].field           = TX_FDRC_IF_FAULT_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].bit_in_field    = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].name = "FMAC_FMAC_8_TxFdrcIfFault_Int_1";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].id              = RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].field           = TX_FDRC_IF_FAULT_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].bit_in_field    = 1;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].name = "FMAC_FMAC_8_TxFdrcIfFault_Int_2";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].id              = RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].field           = TX_FDRC_IF_FAULT_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].bit_in_field    = 2;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].name = "FMAC_FMAC_8_TxFdrcIfFault_Int_3";
#endif
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].id              = RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].reg             = FMAC_FMAC_INTERRUPT_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].reg_test        = FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].reg_index       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].field           = TX_FDRC_IF_FAULT_INTf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].mask_reg        = FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].mask_field      = TX_FDRC_IF_FAULT_INT_MASKf;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].bit_in_field    = 3;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].vector_id       = 0;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_FMAC * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].name = "ECI_ErrorEcc";
#endif
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].id              = RAMON_INT_ECI_ERROR_ECC;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].field           = ERROR_ECCf;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].mask_field      = ERROR_ECC_MASKf;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].vector_id       = 1;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].vector_info     = &ramon_interrupt_tree_eci_ecc_vector;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ERROR_ECC].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].name = "ECI_MbuInt";
#endif
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].id              = RAMON_INT_ECI_AUTO_DOC_NAME_1;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].field           = AUTO_DOC_NAME_1f;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].mask_field      = MBU_INT_MASKf;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_AUTO_DOC_NAME_1].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].name = "ECI_UcPllLockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].id              = RAMON_INT_ECI_UC_PLL_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].field           = UC_PLL_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].mask_field      = UC_PLL_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_UC_PLL_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].name = "ECI_CorePllLockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].id              = RAMON_INT_ECI_CORE_PLL_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].field           = CORE_PLL_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].mask_field      = CORE_PLL_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_CORE_PLL_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].name = "ECI_MiscPll0LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].field           = MISC_PLL_0_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].mask_field      = MISC_PLL_0_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_0_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].name = "ECI_MiscPll1LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].field           = MISC_PLL_1_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].mask_field      = MISC_PLL_1_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_1_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].name = "ECI_MiscPll2LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].field           = MISC_PLL_2_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].mask_field      = MISC_PLL_2_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_2_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].name = "ECI_MiscPll3LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].field           = MISC_PLL_3_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].mask_field      = MISC_PLL_3_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_3_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].name = "ECI_MiscPll4LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].field           = MISC_PLL_4_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].mask_field      = MISC_PLL_4_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_4_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].name = "ECI_MiscPll5LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].field           = MISC_PLL_5_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].mask_field      = MISC_PLL_5_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_5_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].name = "ECI_MiscPll6LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].field           = MISC_PLL_6_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].mask_field      = MISC_PLL_6_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_6_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].name = "ECI_MiscPll7LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].field           = MISC_PLL_7_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].mask_field      = MISC_PLL_7_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_7_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].name = "ECI_MiscPll8LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].field           = MISC_PLL_8_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].mask_field      = MISC_PLL_8_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_8_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].name = "ECI_MiscPll9LockedLost";
#endif
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].id              = RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].reg             = ECI_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].reg_test        = ECI_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].field           = MISC_PLL_9_LOCKED_LOSTf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].mask_reg        = ECI_INTERRUPT_MASK_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].mask_field      = MISC_PLL_9_LOCKED_LOST_MASKf;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_MISC_PLL_9_LOCKED_LOST].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].name = "ECI_ECC_ParityErrInt";
#endif
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].id              = RAMON_INT_ECI_ECC_PARITY_ERR_INT;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].reg             = ECI_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].reg_test        = ECI_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].field           = PARITY_ERR_INTf;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].mask_reg        = ECI_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].mask_field      = PARITY_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_PARITY_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].name = "ECI_ECC_Ecc_1bErrInt";
#endif
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].id              = RAMON_INT_ECI_ECC_ECC_1B_ERR_INT;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].reg             = ECI_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].reg_test        = ECI_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].field           = ECC_1B_ERR_INTf;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].mask_reg        = ECI_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].mask_field      = ECC_1B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].cnt_reg         = ECI_ECC_1B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_ECC_1B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));


#if !defined(SOC_NO_NAMES)
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].name = "ECI_ECC_Ecc_2bErrInt";
#endif
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].id              = RAMON_INT_ECI_ECC_ECC_2B_ERR_INT;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].reg             = ECI_ECC_INTERRUPT_REGISTERr;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].reg_test        = ECI_ECC_INTERRUPT_REGISTER_TESTr;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].reg_index       = 0;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].field           = ECC_2B_ERR_INTf;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].mask_reg        = ECI_ECC_INTERRUPT_REGISTER_MASKr;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].mask_reg_index  = 0;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].mask_field      = ECC_2B_ERR_INT_MASKf;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].cnt_reg         = ECI_ECC_2B_ERR_CNTr;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].bit_in_field    = SOC_INTERRUPT_BIT_FIELD_DONT_CARE;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].vector_id       = 0;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].vector_info     = NULL;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].interrupt_clear = soc_interrupt_clear_on_write;
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].statistics_count            = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].storm_nominal_count         = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].storm_detection_occurrences = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].storm_detection_start_time  = sal_alloc(SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32), "DPP: interrupts_info allocation");
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].statistics_count            , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].storm_nominal_count         , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].storm_detection_occurrences , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));
    sal_memset(ramon_interrupts[RAMON_INT_ECI_ECC_ECC_2B_ERR_INT].storm_detection_start_time  , 0, SOC_RAMON_NOF_INSTANCES_ECI * sizeof(uint32));

exit:
    DNXC_FUNC_RETURN;
}

void ramon_interrupts_array_deinit(int unit)
{
    soc_interrupt_db_t *ramon_interrupts;
    soc_interrupt_tree_t *ramon_interrupt_tree;
    int inter = 0;
    DNXC_INIT_FUNC_DEFS;

    /* this unit not init, no nothing to detach; done. */
    if(NULL == SOC_CONTROL(unit)->interrupts_info) {
        SOC_EXIT;
    }

    ramon_interrupts = SOC_CONTROL(unit)->interrupts_info->interrupt_db_info;
    ramon_interrupt_tree = SOC_CONTROL(unit)->interrupts_info->interrupt_tree_info;

    for (inter = 0; inter < RAMON_INT_LAST ; inter++) {
        if (ramon_interrupts[inter].statistics_count != NULL) {
            sal_free(ramon_interrupts[inter].statistics_count);
            ramon_interrupts[inter].statistics_count = NULL;
        }
        if (ramon_interrupts[inter].storm_nominal_count != NULL) {
            sal_free(ramon_interrupts[inter].storm_nominal_count);
            ramon_interrupts[inter].storm_nominal_count = NULL;
        }       
        if (ramon_interrupts[inter].storm_detection_occurrences != NULL) {
            sal_free(ramon_interrupts[inter].storm_detection_occurrences);
            ramon_interrupts[inter].storm_detection_occurrences = NULL;
        }
        if (ramon_interrupts[inter].storm_detection_start_time != NULL) {
            sal_free(ramon_interrupts[inter].storm_detection_start_time);
            ramon_interrupts[inter].storm_detection_start_time = NULL;
        }
    }

    if (ramon_interrupts != NULL) {
        sal_free(ramon_interrupts);
        SOC_CONTROL(unit)->interrupts_info->interrupt_db_info = NULL;
    }

    if (ramon_interrupt_tree != NULL) {
        sal_free(ramon_interrupt_tree);
        SOC_CONTROL(unit)->interrupts_info->interrupt_tree_info = NULL;
    }

    if(SOC_CONTROL(unit)->interrupts_info != NULL) {
        sal_free(SOC_CONTROL(unit)->interrupts_info);
        SOC_CONTROL(unit)->interrupts_info = NULL;
    }

exit:
    DNXC_FUNC_RETURN_VOID;
}

#undef _ERR_MSG_MODULE_NAME
