<subsystem_definition>
    <ports>
        <in alias="hi_cmd"      type="velma_core_ve_head_re_head_msgs::Command"     side="top"      ipc="true" />
        <out alias="hi_st"      type="velma_core_ve_head_re_head_msgs::Status"      side="top"      ipc="true"/>
    </ports>
    <errors>
        <err name="INV_CMD" />
        <err name="NO_CMD" />
        <err name="INV_ST" />
    </errors>
    <states>
        <initial_state name="state_velma_core_ve_head_transparent" />
    </states>
    <activity period="0.001" />

    <simulation use_ros_sim_clock="false" use_sim_clock="true" />

</subsystem_definition>
