and r0, r1, r2, ror #31 
add r3, r0, r2 
mvn r1, r2 
and r2, r3, r1, asr #1 
mvn r1, r2 
