<<<<<<< Updated upstream
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DOWNLOAD/Documents/Lab 9-10/Lab 9-10.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DOWNLOAD/Documents/Lab 9-10/Lab 9-10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
=======
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github/NanoProcessor/Lab 9-10.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
>>>>>>> Stashed changes
