//
// Totoki (totoki@am.ics.keio.ac.jp) 2017.8.17 (tiny update by koibuchi@nii.ac.jp)
//
1. Prepare ``test.data'' file for target layout of 3-D chip stacking

File format (each line):
chipname, Z(vertical)-axis(1,2,...), X-axis, Y-axis, Frequency(MHz), chip rotation(not supported yet)
tulsa 1 0.00 0.00 1380 0  // corresponding to PTRACE/tulsa-1380.ptrace
e5-2667v4 2 0.011 0.011 is3600 0 // PTRACE/e5-2667v4-is3600.ptrace
e5-2667v4 1 0.001 0.031 cg2400 0
tulsa 1 0.03 0.03 185 0
phi7250 1 0.03 0.00 1300 0 //PTRACE/phi7250-1300.ptrace  (stress command)

## tulsa chip is modeled by McPAT-1.3
## phi7250, Xeon e5-2667v4 is physically measured/estimated by Intel RAPL

Each floorplan of processor chips is stored at FLOORPLAN/{e5-2667v4.flp,phi7250.flp,tulsa.flp}

2. Execution for test.data
make
python hotspot.py [water | air | oil ]

results
./tmp.results -> a highest temperature of modules on all chips
./figure/*.pdf -> Temperature distribution of all chips.

# Notice that temperature_grid.c is updated on HotSpot-6.0 distribution.

