Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 16 12:28:13 2024
| Host         : eecs-digital-21 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.494ns  (required time - arrival time)
  Source:                 my_spi_con/count_transactions_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            my_spi_con/count_transactions_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 5.484ns (58.130%)  route 3.950ns (41.870%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 2.939 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=610, estimated)      1.617    -2.459    my_spi_con/clk_camera
    SLICE_X4Y62          FDRE                                         r  my_spi_con/count_transactions_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456    -2.003 r  my_spi_con/count_transactions_reg[1]/Q
                         net (fo=1, estimated)        0.407    -1.596    my_spi_con/count_transactions_reg_n_0_[1]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.940 r  my_spi_con/count_transactions_reg[4]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    -0.940    my_spi_con/count_transactions_reg[4]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.669 r  my_spi_con/count_transactions_reg[4]_i_8/CO[0]
                         net (fo=18, estimated)       0.775     0.106    my_spi_con/count_transactions_reg[4]_i_8_n_3
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.373     0.479 r  my_spi_con/count_transactions[4]_i_78/O
                         net (fo=1, routed)           0.000     0.479    my_spi_con/count_transactions[4]_i_78_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.029 r  my_spi_con/count_transactions_reg[4]_i_52/CO[3]
                         net (fo=1, estimated)        0.000     1.029    my_spi_con/count_transactions_reg[4]_i_52_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.363 r  my_spi_con/count_transactions_reg[4]_i_43/O[1]
                         net (fo=5, estimated)        0.637     2.000    my_spi_con/count_transactions_reg[4]_i_43_n_6
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.303     2.303 r  my_spi_con/count_transactions[4]_i_33/O
                         net (fo=2, estimated)        0.450     2.753    my_spi_con/count_transactions[4]_i_33_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I0_O)        0.124     2.877 r  my_spi_con/count_transactions[4]_i_37/O
                         net (fo=1, routed)           0.000     2.877    my_spi_con/count_transactions[4]_i_37_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.253 r  my_spi_con/count_transactions_reg[4]_i_21/CO[3]
                         net (fo=1, estimated)        0.000     3.253    my_spi_con/count_transactions_reg[4]_i_21_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.576 r  my_spi_con/count_transactions_reg[4]_i_17/O[1]
                         net (fo=2, estimated)        0.644     4.220    my_spi_con/count_transactions_reg[4]_i_17_n_6
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.306     4.526 r  my_spi_con/count_transactions[4]_i_20/O
                         net (fo=1, routed)           0.000     4.526    my_spi_con/count_transactions[4]_i_20_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.106 r  my_spi_con/count_transactions_reg[4]_i_16/O[2]
                         net (fo=1, estimated)        0.430     5.536    my_spi_con/count_transactions_reg[4]_i_16_n_5
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.302     5.838 r  my_spi_con/count_transactions[4]_i_9/O
                         net (fo=1, routed)           0.000     5.838    my_spi_con/count_transactions[4]_i_9_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.065 r  my_spi_con/count_transactions_reg[4]_i_5/O[1]
                         net (fo=5, estimated)        0.607     6.672    my_spi_con/count_transactions_reg[4]_i_5_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.303     6.975 r  my_spi_con/count_transactions[2]_i_1/O
                         net (fo=1, routed)           0.000     6.975    my_spi_con/p_1_in__0[2]
    SLICE_X7Y61          FDRE                                         r  my_spi_con/count_transactions_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=610, estimated)      1.500     2.939    my_spi_con/clk_camera
    SLICE_X7Y61          FDRE                                         r  my_spi_con/count_transactions_reg[2]/C
                         clock pessimism             -0.422     2.516    
                         clock uncertainty           -0.067     2.450    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.032     2.482    my_spi_con/count_transactions_reg[2]
  -------------------------------------------------------------------
                         required time                          2.482    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 -4.494    




