
"C:/lscc/radiant/2022.1/tcltk/windows/bin/tclsh" "tron_impl_1_synthesize.tcl"

cpe -f tron_impl_1.cprj vga_pll.cprj -a iCE40UP -o tron_impl_1_cpe.ldc
WARNING - No user LDC/SDC file specified in the project.
Top module name (Verilog): vga_pll
INFO - C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/vga_pll/rtl/vga_pll.v(11): compiling module vga_pll. VERI-1018
INFO - C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/vga_pll/rtl/vga_pll.v(105): compiling module vga_pll_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO - C:/lscc/radiant/2022.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
Last elaborated design is vga_pll()
Source compile complete.
INFO - Setting top_vga as top module.
WARNING - No user LDC/SDC file specified in the project.
Analyzing Verilog file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file vga_pll.v. VERI-1482
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd(5): analyzing entity top_vga. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd(22): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd(5): analyzing entity pattern_gen. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd(39): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd(5): analyzing entity animate. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd(26): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd(5): analyzing entity bike_velocity. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd(5): analyzing entity trail_memory. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd(5): analyzing entity velocity_decoder. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd(23): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd(6): analyzing entity nes. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd(17): analyzing architecture synth. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): top_vga
Source compile complete.
Starting IP constraint check for vga_pll.
Writing output files.
CPE Completed. tron_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f tron_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2022.1.0.52.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jan  2 20:24:02 2023


Command Line:  C:\lscc\radiant\2022.1\ispfpga\bin\nt64\synthesis.exe -f tron_impl_1_lattice.synproj -gui -msgset C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top_vga.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = tron_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is tron_impl_1_cpe.ldc.
-vh2008

-path C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final) (searchpath added)
-path C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/impl_1 (searchpath added)
-path C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/vga_pll (searchpath added)
-path C:/lscc/radiant/2022.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2022.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/vga_pll/rtl/vga_pll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2022.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/VGA_top.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/animate.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/bike_velocity.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/trail_memory.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/velocity_decoder.vhd
VHDL library = work
VHDL design file = C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/source/impl_1/NES.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/vga_pll/rtl/vga_pll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.vhd

INFO - c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd(5): analyzing entity top_vga. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga_top.vhd(22): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd(5): analyzing entity pattern_gen. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd(39): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/vga.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd(5): analyzing entity animate. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/animate.vhd(26): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd(5): analyzing entity bike_velocity. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/bike_velocity.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd(5): analyzing entity trail_memory. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/trail_memory.vhd(18): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd(5): analyzing entity velocity_decoder. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/velocity_decoder.vhd(23): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd. VHDL-1481
Analyzing VHDL file c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd

INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd(6): analyzing entity nes. VHDL-1012
INFO - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/nes.vhd(17): analyzing architecture synth. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): top_vga
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - Initial value found on net rgb_out[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net rgb_out[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net rgb_out[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net rgb_out[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net rgb_out[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net rgb_out[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net encoded_velocity_sig1[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net encoded_velocity_sig1[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net encoded_velocity_sig2[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net encoded_velocity_sig2[0] will be ignored due to unrecognized driver type
WARNING - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/vga_pll/rtl/vga_pll.v(139): net \pll/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/vga_pll/rtl/vga_pll.v(140): net \pll/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \pll/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \pll/lscc_pll_inst/sdi_i. Patching with GND.



WARNING - Bit 1 of Register \color/data_to_mem is stuck at One
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \RAM/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Combinational loop found : 1

	Net controller_sig_one[5] 

	Instance \NES_inst/digital_one_7__I_0_i6 

Combinational loop found : 2

	Net controller_sig_one[3] 

	Instance \NES_inst/digital_one_7__I_0_i4 

Combinational loop found : 3

	Net controller_sig_one[0] 

	Instance \NES_inst/digital_one_7__I_0_i1 

Combinational loop found : 4

	Net controller_sig_one[2] 

	Instance \NES_inst/digital_one_7__I_0_i3 

Combinational loop found : 5

	Net controller_sig_one[1] 

	Instance \NES_inst/digital_one_7__I_0_i2 

Combinational loop found : 6

	Net controller_sig_two[3] 

	Instance \NES_inst/digital_two_7__I_0_i4 

Combinational loop found : 7

	Net controller_sig_two[0] 

	Instance \NES_inst/digital_two_7__I_0_i1 

Combinational loop found : 8

	Net controller_sig_two[2] 

	Instance \NES_inst/digital_two_7__I_0_i3 

Combinational loop found : 9

	Net controller_sig_two[1] 

	Instance \NES_inst/digital_two_7__I_0_i2 

WARNING - c:/users/alexander lea/downloads/es4_final/final_project - dec 8th 3_16pm (demo victory - final)/source/impl_1/pattern_gen.vhd(243): Register \color/read_b is stuck at One. VDB-5014
Duplicate register/latch removal. \color/rgb__i1 is a one-to-one match with \color/rgb__i2.
WARNING - Initial value found on instance \direction_P1/flag will be ignored.
WARNING - Initial value found on instance \direction_P1/next_velocity_i0 will be ignored.
WARNING - Initial value found on instance \velocity_P1/flag will be ignored.
WARNING - Initial value found on instance \direction_P2/flag will be ignored.
WARNING - Initial value found on instance \velocity_P2/flag will be ignored.
INFO - Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.

################### Begin Area Report (top_vga)######################
Number of register bits => 158 of 5280 (2 % )
EBR_B => 1
CCU2 => 58
FD1P3XZ => 158
HSOSC_CORE => 1
IB => 3
IOL_B => 2
LUT4 => 380
OB => 11
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 10

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll/lscc_pll_inst/clk_sig, loads : 0
  Net : vga_comms/game_clk_sig, loads : 1
  Net : ref_clk_in_c, loads : 1
  Net : pll/lscc_pll_inst/pll_out_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : vga_comms/col_sig[4], loads : 22
  Net : vga_comms/n2869, loads : 21
  Net : vga_comms/row_sig[3], loads : 20
  Net : vga_comms/col_sig[3], loads : 20
  Net : NES_inst/CLK, loads : 20
  Net : vga_comms/row_sig[9], loads : 19
  Net : vga_comms/col_sig[5], loads : 19
  Net : vga_comms/row_sig[5], loads : 18
  Net : vga_comms/row_sig[4], loads : 17
  Net : vga_comms/col_sig[6], loads : 17
################### End Clock Report ##################

Peak Memory Usage: 294 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o tron_impl_1_syn.udb tron_impl_1.vm -ldc "C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/impl_1/tron_impl_1.ldc"
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2022.1.0.52.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o tron_impl_1_syn.udb -ldc C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/impl_1/tron_impl_1.ldc -gui -msgset C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/promote.xml tron_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'tron_impl_1.vm' ...
CPU Time to convert: 0.171875
REAL Time to convert: 0
convert PEAK Memory Usage: 31 MB
convert CURRENT Memory Usage: 31 MB
Reading constraint file 'C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/impl_1/tron_impl_1.ldc' ...
Removing unused logic ...
Starting design annotation....
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_sig} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
 
Constraint Summary:
   Total number of constraints: 3
   Total number of constraints dropped: 0
 
Writing output file 'tron_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 36 MB


map -i "tron_impl_1_syn.udb" -pdc "C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/top_level.pdc" -o "tron_impl_1_map.udb" -mp "tron_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2022.1.0.52.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i tron_impl_1_syn.udb -pdc C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/top_level.pdc -o tron_impl_1_map.udb -mp tron_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2022.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.



WARNING - C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/top_level.pdc (11) : No port matched &apos;east_in&apos;.
WARNING - C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/top_level.pdc (12) : No port matched &apos;west_in&apos;.
WARNING - C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory - final)/top_level.pdc (13) : No port matched &apos;data_in&apos;.
WARNING - No port matched 'east_in'.
WARNING - Can't resolve object 'east_in' in constraint 'ldc_set_location -site {13} [get_ports east_in]'.
WARNING - No port matched 'west_in'.
WARNING - Can't resolve object 'west_in' in constraint 'ldc_set_location -site {21} [get_ports west_in]'.
WARNING - No port matched 'data_in'.
WARNING - Can't resolve object 'data_in' in constraint 'ldc_set_location -site {4} [get_ports data_in]'.
WARNING - Remove invalid constraint 'ldc_set_location -site {13} [get_ports east_in]'.
WARNING - Remove invalid constraint 'ldc_set_location -site {21} [get_ports west_in]'.
WARNING - Remove invalid constraint 'ldc_set_location -site {4} [get_ports data_in]'.
   Remove unused logic

   Do not produce over sized UDBs.

Design:  top_vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 158 out of  5280 (3%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:           541 out of  5280 (10%)
      Number of logic LUT4s:             381
      Number of inserted feedthru LUT4s:  33
      Number of replicated LUT4s:         11
      Number of ripple logic:             58 (116 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIO: 14
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 14 out of 36 (39%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 14 out of 39 (36%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  6
      Net clk_sig: 70 loads, 70 rising, 0 falling (Driver: Pin pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net vga_comms.frame_clk_sig: 3 loads, 3 rising, 0 falling (Driver: Pin vga_comms.i566_4_lut/Z)
      Net game_clk_sig: 42 loads, 42 rising, 0 falling (Driver: Pin vga_comms.gameBC_466__i3/Q)
      Net NES_inst.NESclk: 10 loads, 10 rising, 0 falling (Driver: Pin NES_inst.count_468_553__i8/Q)
      Net NES_inst.CLK: 11 loads, 11 rising, 0 falling (Driver: Pin NES_inst.HSOSC_instance/CLKHF)
      Net ref_clk_in_c: 1 loads, 1 rising, 0 falling (Driver: Port ref_clk_in)
   Number of Clock Enables:  18
      Net VCC_net: 4 loads, 0 SLICEs
      Net direction_P2.n10633: 1 loads, 1 SLICEs
      Net direction_P2.n2859: 1 loads, 1 SLICEs
      Net vga_comms.n2869: 6 loads, 6 SLICEs
      Net n3120: 1 loads, 1 SLICEs
      Net n2446: 1 loads, 1 SLICEs
      Net n2858: 6 loads, 6 SLICEs
      Net n2861: 12 loads, 12 SLICEs
      Net flag_adj_642: 11 loads, 11 SLICEs
      Net n3140: 4 loads, 4 SLICEs
      Net NES_inst.output1_7__N_508: 10 loads, 8 SLICEs
      Net flag_adj_636: 11 loads, 11 SLICEs
      Net color.n52: 2 loads, 2 SLICEs
      Net mem_N_466: 1 loads, 0 SLICEs
      Net n3137: 4 loads, 4 SLICEs
      Net n3132: 4 loads, 4 SLICEs
      Net direction_P1.n9367: 1 loads, 1 SLICEs
      Net velocity_P1.n2886: 4 loads, 4 SLICEs
   Number of LSRs:  12
      Net direction_P2.n9248: 1 loads, 1 SLICEs
      Net direction_P2.n2347: 1 loads, 1 SLICEs
      Net vga_comms.n2869: 6 loads, 6 SLICEs
      Net vga_comms.n3073: 6 loads, 6 SLICEs
      Net valid_N_101: 3 loads, 3 SLICEs
      Net val_sig: 1 loads, 1 SLICEs
      Net n5438: 6 loads, 6 SLICEs
      Net n536: 1 loads, 1 SLICEs
      Net color.n2185: 1 loads, 1 SLICEs
      Net color.n35_c: 1 loads, 1 SLICEs
      Net velocity_P2.n2873: 9 loads, 9 SLICEs
      Net velocity_P1.n2855: 9 loads, 9 SLICEs
   Top 10 highest fanout non-clock nets:
      Net row_sig[9]: 24 loads
      Net col_sig[4]: 23 loads
      Net n525: 23 loads
      Net color.n4797: 22 loads
      Net row_sig[3]: 22 loads
      Net col_sig[3]: 21 loads
      Net col_sig[5]: 20 loads
      Net row_sig[5]: 20 loads
      Net col_sig[8]: 19 loads
      Net row_sig[4]: 19 loads
Running physical design DRC...

 

   Number of warnings:  12
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 20
   Total number of constraints dropped: 3


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 64 MB


par -f "tron_impl_1.p2t" "tron_impl_1_map.udb" "tron_impl_1.udb"

Lattice Place and Route Report for Design "tron_impl_1_map.udb"
Mon Jan  2 20:24:09 2023

PAR: Place And Route Radiant Software (64-bit) 2022.1.0.52.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON tron_impl_1_map.udb \
	tron_impl_1_par.dir/5_1.udb 

Loading tron_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2022.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top_vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_sig} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .

WARNING: Database constraint "create_generated_clock -name {pll_out_c} -source [get_pins pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll.lscc_pll_inst.u_PLL_B/OUTCORE]" does not have corresponding timing constraint. Please check if the resource objects of the constraint are valid carefully!
Number of Signals: 796
Number of Connections: 2101
Device utilization summary:

   SLICE (est.)     286/2640         10% used
     LUT            541/5280         10% used
     REG            158/5280          2% used
   PIO               14/56           25% used
                     14/36           38% bonded
   IOLOGIC            2/56            3% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                1/30            3% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   14 out of 14 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 1 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 1 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 1 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 102209.

Device SLICE utilization summary after final SLICE packing:
   SLICE            283/2640         10% used

WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_sig} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Finished Placer Phase 1. CPU time: 8 secs , REAL time: 9 secs 

Starting Placer Phase 2.
.

Placer score =  136916
Finished Placer Phase 2.  CPU time: 8 secs , REAL time: 9 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "NES_inst.CLK" from comp "NES_inst.HSOSC_instance" on site "HFOSC_R1C32", clk load = 11, ce load = 0, sr load = 0
  PRIMARY "clk_sig" from OUTGLOBAL on comp "pll.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 52, ce load = 0, sr load = 0
  PRIMARY "game_clk_sig" from Q0 on comp "vga_comms.SLICE_66" on site "R13C2C", clk load = 28, ce load = 0, sr load = 0
  PRIMARY "NES_inst.NESclk" from Q0 on comp "NES_inst.SLICE_16" on site "R14C30A", clk load = 7, ce load = 0, sr load = 0

  PRIMARY  : 4 out of 8 (50%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   14 out of 56 (25.0%) I/O sites used.
   14 out of 36 (38.9%) bonded I/O sites used.
   Number of I/O components: 14; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 9 / 14 ( 64%) | 3.3V       |            |            |
| 1        | 3 / 14 ( 21%) | 3.3V       |            |            |
| 2        | 2 / 8 ( 25%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 8 secs , REAL time: 9 secs 

Writing design to file tron_impl_1_par.dir/5_1.udb ...


Start NBR router at 20:24:18 01/02/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
260 connections routed with dedicated routing resources
4 global clock signals routed
358 connections routed (of 2036 total) (17.58%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (4 used out of 8 available):
#1  Signal "NES_inst.NESclk"
       Clock   loads: 7     out of     7 routed (100.00%)
       Data    loads: 0     out of     2 routed (  0.00%)
#4  Signal "NES_inst.CLK"
       Clock   loads: 11    out of    11 routed (100.00%)
#5  Signal "game_clk_sig"
       Clock   loads: 28    out of    28 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
#7  Signal "clk_sig"
       Clock   loads: 52    out of    52 routed (100.00%)
Other clocks:
    Signal "vga_comms.frame_clk_sig"
       Clock   loads: 0     out of     2 routed (  0.00%)
    Signal "ref_clk_in_c"
       Clock   loads: 0     out of     1 routed (  0.00%)
    Signal "pll.lscc_pll_inst.feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_sig} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
    TimerIf::skewscore 0

Start NBR section for initial routing at 20:24:18 01/02/23
Level 4, iteration 1
68(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.649ns/0.000ns; real time: 2 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 20:24:20 01/02/23
Level 4, iteration 1
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.649ns/0.000ns; real time: 2 secs 
Level 4, iteration 2
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.649ns/0.000ns; real time: 2 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.649ns/0.000ns; real time: 2 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.649ns/0.000ns; real time: 2 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.649ns/0.000ns; real time: 2 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 20:24:20 01/02/23
Changing speed to M

Starting full timing analysis...
Changing speed to 6

Start NBR section for post-routing at 20:24:21 01/02/23

End NBR router with 0 unrouted connection
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_sig} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Changing speed to M

Starting full timing analysis...
Changing speed to 6

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : 9.649ns
  Estimated worst slack<hold > : 1.882ns
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 3 secs 
Total REAL time: 3 secs 
Completely routed.
End of route.  2036 routed (100.00%); 0 unrouted.

Writing design to file tron_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 9.649
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 1.882
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 12 secs 
Total REAL Time: 12 secs 
Peak Memory Usage: 119.46 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m  -pwrprd -html -rpt "tron_impl_1.twr" "tron_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt tron_impl_1.twr tron_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2022.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top_vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.09 seconds

Initializing timer
Starting design annotation....
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_sig} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_out_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  104  counted  1878  covered  76
Changing speed to m;   changing temperature to 100

STA Runtime and Peak Memory Usage :
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 98 MB

 1.819563s wall, 1.750000s user + 0.078125s system = 1.828125s CPU (100.5%)


tmcheck -par "tron_impl_1.par" 

bitgen -w "tron_impl_1.udb" -f "tron_impl_1.t2b" 
Loading tron_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2022.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top_vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2022.1.0.52.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:\Users\Alexander Lea\Downloads\ES4_FINAL\final_project - Dec 8th 3_16PM (Demo Victory - final)\impl_1\tron_impl_1.bin".
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 115 MB


ibisgen "tron_impl_1.udb" "C:/lscc/radiant/2022.1/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2022.1.0.52.3

Mon Jan  2 20:24:25 2023

Loading tron_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2022.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top_vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: C:\Users\Alexander Lea\Downloads\ES4_FINAL\final_project - Dec 8th 3_16PM (Demo Victory - final)\impl_1\IBIS\tron_impl_1.ibs


INFO - Design IBIS models are generated for board level analysis.


backanno "tron_impl_1.udb"  -o "tron_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2022.1.0.52.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2022.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top_vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the tron_impl_1 design file.

Writing Verilog netlist to file tron_impl_1_vo.vo
Writing SDF timing to file tron_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 97 MB
