Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Jan 16 21:41:10 2026
| Host         : Cookie running 64-bit Linux Mint 22.2
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -82.071   -16672.482                   2833                86306        0.069        0.000                      0                86306        3.000        0.000                       0                 10652  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_cpuclk      -82.071   -16672.482                   2833                86234        0.069        0.000                      0                86234        8.750        0.000                       0                 10647  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         15.670        0.000                      0                   72        0.565        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Clkgen/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :         2833  Failing Endpoints,  Worst Slack      -82.071ns,  Total Violation   -16672.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -82.071ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.883ns  (logic 61.837ns (60.694%)  route 40.046ns (39.306%))
  Logic Levels:           326  (CARRY4=284 LUT3=2 LUT4=2 LUT5=32 LUT6=6)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 27.612 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.734    99.792    Core_cpu/U_ID_EX/EX_ext_reg[31]_32[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.329   100.121 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.121    Core_cpu/ALU_0/EX_ext_reg[0][0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.671 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.671    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.785    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   101.098 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31/O[3]
                         net (fo=9, routed)           1.049   102.148    Core_cpu/U_ID_EX/EX_ext_reg[10]_0[3]
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.306   102.454 f  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_156/O
                         net (fo=1, routed)           0.764   103.218    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_156_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124   103.342 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_110/O
                         net (fo=2, routed)           0.431   103.772    Core_cpu/U_ID_EX/MEM_alu_c_reg[30]_10
    SLICE_X32Y59         LUT6 (Prop_lut6_I4_O)        0.124   103.896 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_76/O
                         net (fo=9, routed)           0.542   104.439    Core_cpu/U_ID_EX/MEM_alu_c_reg[30]_8
    SLICE_X35Y55         LUT5 (Prop_lut5_I2_O)        0.124   104.563 r  Core_cpu/U_ID_EX/MEM_alu_c[23]_i_43/O
                         net (fo=4, routed)           0.482   105.045    Core_cpu/ALU_0/EX_ext_reg[20]_1
    SLICE_X30Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.169 r  Core_cpu/ALU_0/MEM_alu_c[24]_i_55/O
                         net (fo=1, routed)           0.000   105.169    Core_cpu/ALU_0/MEM_alu_c[24]_i_55_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.702    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_25_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.025 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16/O[1]
                         net (fo=1, routed)           0.890   106.915    Core_cpu/U_ID_EX/EX_ext_reg[28]_1[1]
    SLICE_X25Y49         LUT6 (Prop_lut6_I4_O)        0.306   107.221 r  Core_cpu/U_ID_EX/MEM_alu_c[26]_i_9/O
                         net (fo=1, routed)           0.572   107.792    Core_cpu/U_ID_EX/MEM_alu_c[26]_i_9_n_0
    SLICE_X25Y47         LUT5 (Prop_lut5_I2_O)        0.124   107.916 r  Core_cpu/U_ID_EX/MEM_alu_c[26]_i_5/O
                         net (fo=1, routed)           0.639   108.556    Core_cpu/U_ID_EX/MEM_alu_c[26]_i_5_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I0_O)        0.124   108.680 r  Core_cpu/U_ID_EX/MEM_alu_c[26]_i_3/O
                         net (fo=3, routed)           0.570   109.250    Core_cpu/U_ID_EX/MEM_alu_c[26]_i_3_n_0
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124   109.374 r  Core_cpu/U_ID_EX/EX_rD1[26]_i_4/O
                         net (fo=2, routed)           0.649   110.023    Core_cpu/U_ID_EX/EX_rD1[26]_i_4_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124   110.147 r  Core_cpu/U_ID_EX/EX_rD1[26]_i_1/O
                         net (fo=1, routed)           0.000   110.147    Core_cpu/U_ID_EX/EX_rD1[26]_i_1_n_0
    SLICE_X16Y34         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.680    27.612    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X16Y34         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[26]/C
                         clock pessimism              0.534    28.146    
                         clock uncertainty           -0.103    28.044    
    SLICE_X16Y34         FDCE (Setup_fdce_C_D)        0.032    28.076    Core_cpu/U_ID_EX/EX_rD1_reg[26]
  -------------------------------------------------------------------
                         required time                         28.076    
                         arrival time                        -110.147    
  -------------------------------------------------------------------
                         slack                                -82.071    

Slack (VIOLATED) :        -81.936ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.746ns  (logic 61.837ns (60.776%)  route 39.910ns (39.224%))
  Logic Levels:           326  (CARRY4=284 LUT3=2 LUT4=2 LUT5=32 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 27.610 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.734    99.792    Core_cpu/U_ID_EX/EX_ext_reg[31]_32[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.329   100.121 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.121    Core_cpu/ALU_0/EX_ext_reg[0][0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.671 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.671    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.785    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   101.098 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31/O[3]
                         net (fo=9, routed)           1.049   102.148    Core_cpu/U_ID_EX/EX_ext_reg[10]_0[3]
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.306   102.454 f  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_156/O
                         net (fo=1, routed)           0.764   103.218    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_156_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124   103.342 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_110/O
                         net (fo=2, routed)           0.431   103.772    Core_cpu/U_ID_EX/MEM_alu_c_reg[30]_10
    SLICE_X32Y59         LUT6 (Prop_lut6_I4_O)        0.124   103.896 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_76/O
                         net (fo=9, routed)           0.542   104.439    Core_cpu/U_ID_EX/MEM_alu_c_reg[30]_8
    SLICE_X35Y55         LUT5 (Prop_lut5_I2_O)        0.124   104.563 r  Core_cpu/U_ID_EX/MEM_alu_c[23]_i_43/O
                         net (fo=4, routed)           0.482   105.045    Core_cpu/ALU_0/EX_ext_reg[20]_1
    SLICE_X30Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.169 r  Core_cpu/ALU_0/MEM_alu_c[24]_i_55/O
                         net (fo=1, routed)           0.000   105.169    Core_cpu/ALU_0/MEM_alu_c[24]_i_55_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.702    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_25_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.025 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16/O[1]
                         net (fo=1, routed)           0.890   106.915    Core_cpu/U_ID_EX/EX_ext_reg[28]_1[1]
    SLICE_X25Y49         LUT6 (Prop_lut6_I4_O)        0.306   107.221 r  Core_cpu/U_ID_EX/MEM_alu_c[26]_i_9/O
                         net (fo=1, routed)           0.572   107.792    Core_cpu/U_ID_EX/MEM_alu_c[26]_i_9_n_0
    SLICE_X25Y47         LUT5 (Prop_lut5_I2_O)        0.124   107.916 r  Core_cpu/U_ID_EX/MEM_alu_c[26]_i_5/O
                         net (fo=1, routed)           0.639   108.556    Core_cpu/U_ID_EX/MEM_alu_c[26]_i_5_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I0_O)        0.124   108.680 r  Core_cpu/U_ID_EX/MEM_alu_c[26]_i_3/O
                         net (fo=3, routed)           0.570   109.250    Core_cpu/U_ID_EX/MEM_alu_c[26]_i_3_n_0
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.124   109.374 r  Core_cpu/U_ID_EX/EX_rD1[26]_i_4/O
                         net (fo=2, routed)           0.512   109.886    Core_cpu/U_ID_EX/EX_rD1[26]_i_4_n_0
    SLICE_X16Y32         LUT6 (Prop_lut6_I4_O)        0.124   110.010 r  Core_cpu/U_ID_EX/EX_rD2[26]_i_1/O
                         net (fo=1, routed)           0.000   110.010    Core_cpu/U_ID_EX/EX_rD2[26]_i_1_n_0
    SLICE_X16Y32         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.678    27.610    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X16Y32         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[26]/C
                         clock pessimism              0.534    28.144    
                         clock uncertainty           -0.103    28.042    
    SLICE_X16Y32         FDCE (Setup_fdce_C_D)        0.032    28.074    Core_cpu/U_ID_EX/EX_rD2_reg[26]
  -------------------------------------------------------------------
                         required time                         28.074    
                         arrival time                        -110.010    
  -------------------------------------------------------------------
                         slack                                -81.936    

Slack (VIOLATED) :        -81.936ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.752ns  (logic 61.834ns (60.769%)  route 39.918ns (39.231%))
  Logic Levels:           328  (CARRY4=286 LUT3=2 LUT4=2 LUT5=31 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 27.619 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.734    99.792    Core_cpu/U_ID_EX/EX_ext_reg[31]_32[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.329   100.121 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.121    Core_cpu/ALU_0/EX_ext_reg[0][0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.671 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.671    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.785    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.899    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.013    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   101.252 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_30/O[2]
                         net (fo=9, routed)           0.573   101.825    Core_cpu/ALU_0/MEM_alu_c_reg[18][2]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.302   102.127 f  Core_cpu/ALU_0/MEM_alu_c[31]_i_160/O
                         net (fo=1, routed)           0.848   102.976    Core_cpu/ALU_0/MEM_alu_c[31]_i_160_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124   103.100 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_111/O
                         net (fo=2, routed)           0.993   104.092    Core_cpu/ALU_0/MEM_alu_c_reg[27]_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124   104.216 f  Core_cpu/ALU_0/MEM_alu_c[27]_i_55/O
                         net (fo=1, routed)           0.491   104.707    Core_cpu/ALU_0/MEM_alu_c[27]_i_55_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I3_O)        0.124   104.831 r  Core_cpu/ALU_0/MEM_alu_c[27]_i_44/O
                         net (fo=2, routed)           0.594   105.426    Core_cpu/ALU_0/MEM_alu_c[27]_i_44_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   105.550 r  Core_cpu/ALU_0/MEM_alu_c[28]_i_30/O
                         net (fo=1, routed)           0.000   105.550    Core_cpu/ALU_0/MEM_alu_c[28]_i_30_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   105.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000   105.930    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.253 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_41/O[1]
                         net (fo=1, routed)           1.011   107.263    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[1]
    SLICE_X25Y49         LUT6 (Prop_lut6_I4_O)        0.306   107.569 r  Core_cpu/U_ID_EX/MEM_alu_c[30]_i_9/O
                         net (fo=1, routed)           0.591   108.160    Core_cpu/U_ID_EX/MEM_alu_c[30]_i_9_n_0
    SLICE_X18Y49         LUT5 (Prop_lut5_I2_O)        0.124   108.284 r  Core_cpu/U_ID_EX/MEM_alu_c[30]_i_5/O
                         net (fo=1, routed)           0.303   108.587    Core_cpu/U_ID_EX/MEM_alu_c[30]_i_5_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.124   108.711 r  Core_cpu/U_ID_EX/MEM_alu_c[30]_i_3/O
                         net (fo=3, routed)           0.616   109.327    Core_cpu/U_ID_EX/MEM_alu_c[30]_i_3_n_0
    SLICE_X18Y48         LUT4 (Prop_lut4_I2_O)        0.124   109.451 r  Core_cpu/U_ID_EX/EX_rD1[30]_i_3/O
                         net (fo=2, routed)           0.441   109.892    Core_cpu/U_ID_EX/EX_rD1[30]_i_3_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I3_O)        0.124   110.016 r  Core_cpu/U_ID_EX/EX_rD2[30]_i_1/O
                         net (fo=1, routed)           0.000   110.016    Core_cpu/U_ID_EX/EX_rD2[30]_i_1_n_0
    SLICE_X17Y47         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.687    27.619    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X17Y47         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[30]/C
                         clock pessimism              0.534    28.153    
                         clock uncertainty           -0.103    28.051    
    SLICE_X17Y47         FDCE (Setup_fdce_C_D)        0.029    28.080    Core_cpu/U_ID_EX/EX_rD2_reg[30]
  -------------------------------------------------------------------
                         required time                         28.080    
                         arrival time                        -110.016    
  -------------------------------------------------------------------
                         slack                                -81.936    

Slack (VIOLATED) :        -81.916ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.736ns  (logic 61.834ns (60.779%)  route 39.902ns (39.221%))
  Logic Levels:           328  (CARRY4=286 LUT3=2 LUT4=2 LUT5=31 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 27.619 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.734    99.792    Core_cpu/U_ID_EX/EX_ext_reg[31]_32[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.329   100.121 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.121    Core_cpu/ALU_0/EX_ext_reg[0][0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.671 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.671    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.785    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.899    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.013    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   101.252 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_30/O[2]
                         net (fo=9, routed)           0.573   101.825    Core_cpu/ALU_0/MEM_alu_c_reg[18][2]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.302   102.127 f  Core_cpu/ALU_0/MEM_alu_c[31]_i_160/O
                         net (fo=1, routed)           0.848   102.976    Core_cpu/ALU_0/MEM_alu_c[31]_i_160_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124   103.100 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_111/O
                         net (fo=2, routed)           0.993   104.092    Core_cpu/ALU_0/MEM_alu_c_reg[27]_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124   104.216 f  Core_cpu/ALU_0/MEM_alu_c[27]_i_55/O
                         net (fo=1, routed)           0.491   104.707    Core_cpu/ALU_0/MEM_alu_c[27]_i_55_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I3_O)        0.124   104.831 r  Core_cpu/ALU_0/MEM_alu_c[27]_i_44/O
                         net (fo=2, routed)           0.594   105.426    Core_cpu/ALU_0/MEM_alu_c[27]_i_44_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   105.550 r  Core_cpu/ALU_0/MEM_alu_c[28]_i_30/O
                         net (fo=1, routed)           0.000   105.550    Core_cpu/ALU_0/MEM_alu_c[28]_i_30_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   105.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000   105.930    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   106.253 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_41/O[1]
                         net (fo=1, routed)           1.011   107.263    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[1]
    SLICE_X25Y49         LUT6 (Prop_lut6_I4_O)        0.306   107.569 r  Core_cpu/U_ID_EX/MEM_alu_c[30]_i_9/O
                         net (fo=1, routed)           0.591   108.160    Core_cpu/U_ID_EX/MEM_alu_c[30]_i_9_n_0
    SLICE_X18Y49         LUT5 (Prop_lut5_I2_O)        0.124   108.284 r  Core_cpu/U_ID_EX/MEM_alu_c[30]_i_5/O
                         net (fo=1, routed)           0.303   108.587    Core_cpu/U_ID_EX/MEM_alu_c[30]_i_5_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.124   108.711 r  Core_cpu/U_ID_EX/MEM_alu_c[30]_i_3/O
                         net (fo=3, routed)           0.616   109.327    Core_cpu/U_ID_EX/MEM_alu_c[30]_i_3_n_0
    SLICE_X18Y48         LUT4 (Prop_lut4_I2_O)        0.124   109.451 r  Core_cpu/U_ID_EX/EX_rD1[30]_i_3/O
                         net (fo=2, routed)           0.424   109.875    Core_cpu/U_ID_EX/EX_rD1[30]_i_3_n_0
    SLICE_X17Y49         LUT6 (Prop_lut6_I3_O)        0.124   109.999 r  Core_cpu/U_ID_EX/EX_rD1[30]_i_1/O
                         net (fo=1, routed)           0.000   109.999    Core_cpu/U_ID_EX/EX_rD1[30]_i_1_n_0
    SLICE_X17Y49         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.687    27.619    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X17Y49         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[30]/C
                         clock pessimism              0.534    28.153    
                         clock uncertainty           -0.103    28.051    
    SLICE_X17Y49         FDCE (Setup_fdce_C_D)        0.032    28.083    Core_cpu/U_ID_EX/EX_rD1_reg[30]
  -------------------------------------------------------------------
                         required time                         28.083    
                         arrival time                        -109.999    
  -------------------------------------------------------------------
                         slack                                -81.916    

Slack (VIOLATED) :        -81.839ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.652ns  (logic 62.463ns (61.448%)  route 39.189ns (38.552%))
  Logic Levels:           330  (CARRY4=290 LUT3=2 LUT4=1 LUT5=33 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 27.616 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.734    99.792    Core_cpu/U_ID_EX/EX_ext_reg[31]_32[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.329   100.121 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.121    Core_cpu/ALU_0/EX_ext_reg[0][0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.671 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.671    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.785    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.899    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.013    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.127    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_30_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.241    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_42_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.355    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_43_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.469    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_23/CO[1]
                         net (fo=64, routed)          1.006   102.633    Core_cpu/U_ID_EX/EX_ext_reg[31]_1[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.329   102.962 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_40/O
                         net (fo=1, routed)           0.549   103.510    Core_cpu/U_ID_EX/MEM_alu_c[4]_i_40_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   104.105 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.001   104.106    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_22_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   104.421 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[10]_i_34/O[3]
                         net (fo=1, routed)           0.548   104.969    Core_cpu/U_ID_EX/MEM_alu_c_reg[10]_i_34_n_4
    SLICE_X35Y49         LUT4 (Prop_lut4_I2_O)        0.307   105.276 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_15/O
                         net (fo=1, routed)           0.785   106.060    Core_cpu/U_ID_EX/MEM_alu_c[8]_i_15_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124   106.184 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_8/O
                         net (fo=1, routed)           0.713   106.897    Core_cpu/U_ID_EX/MEM_alu_c[8]_i_8_n_0
    SLICE_X26Y30         LUT6 (Prop_lut6_I0_O)        0.124   107.021 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_5/O
                         net (fo=1, routed)           0.564   107.585    Core_cpu/U_ID_EX/MEM_alu_c[8]_i_5_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I0_O)        0.124   107.709 r  Core_cpu/U_ID_EX/MEM_alu_c[8]_i_3/O
                         net (fo=1, routed)           0.000   107.709    Core_cpu/U_ID_EX/MEM_alu_c[8]_i_3_n_0
    SLICE_X24Y29         MUXF7 (Prop_muxf7_I1_O)      0.217   107.926 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[8]_i_1/O
                         net (fo=3, routed)           0.886   108.812    Core_cpu/U_ID_EX/MEM_alu_c_reg[31][8]
    SLICE_X16Y20         LUT5 (Prop_lut5_I4_O)        0.299   109.111 f  Core_cpu/U_ID_EX/EX_rD1[8]_i_4/O
                         net (fo=2, routed)           0.680   109.791    Core_cpu/U_ID_EX/EX_rD1[8]_i_4_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I5_O)        0.124   109.915 r  Core_cpu/U_ID_EX/EX_rD2[8]_i_1/O
                         net (fo=1, routed)           0.000   109.915    Core_cpu/U_ID_EX/EX_rD2[8]_i_1_n_0
    SLICE_X11Y15         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.684    27.616    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X11Y15         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[8]/C
                         clock pessimism              0.534    28.150    
                         clock uncertainty           -0.103    28.048    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.029    28.077    Core_cpu/U_ID_EX/EX_rD2_reg[8]
  -------------------------------------------------------------------
                         required time                         28.077    
                         arrival time                        -109.916    
  -------------------------------------------------------------------
                         slack                                -81.839    

Slack (VIOLATED) :        -81.819ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.632ns  (logic 62.422ns (61.419%)  route 39.210ns (38.581%))
  Logic Levels:           327  (CARRY4=283 LUT3=2 LUT4=3 LUT5=33 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.613ns = ( 27.613 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.734    99.792    Core_cpu/U_ID_EX/EX_ext_reg[31]_32[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.329   100.121 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.121    Core_cpu/ALU_0/EX_ext_reg[0][0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.671 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.671    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.785    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   101.119 f  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31/O[1]
                         net (fo=11, routed)          0.829   101.948    Core_cpu/ALU_0/MEM_alu_c_reg[10][1]
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.303   102.251 r  Core_cpu/ALU_0/MEM_alu_c[17]_i_49/O
                         net (fo=1, routed)           0.575   102.827    Core_cpu/ALU_0/MEM_alu_c[17]_i_49_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I0_O)        0.124   102.951 r  Core_cpu/ALU_0/MEM_alu_c[17]_i_34/O
                         net (fo=2, routed)           0.584   103.535    Core_cpu/ALU_0/MEM_alu_c_reg[13]_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124   103.659 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_22/O
                         net (fo=5, routed)           0.339   103.997    Core_cpu/ALU_0/MEM_alu_c[13]_i_22_n_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I2_O)        0.124   104.121 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_37/O
                         net (fo=4, routed)           0.616   104.737    Core_cpu/ALU_0/MEM_alu_c[15]_i_37_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I1_O)        0.124   104.861 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_41/O
                         net (fo=1, routed)           0.000   104.861    Core_cpu/ALU_0/MEM_alu_c[15]_i_41_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   105.504 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_30/O[3]
                         net (fo=1, routed)           0.612   106.116    Core_cpu/U_ID_EX/EX_ext_reg[16]_0[3]
    SLICE_X27Y48         LUT6 (Prop_lut6_I4_O)        0.307   106.423 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_14/O
                         net (fo=1, routed)           0.000   106.423    Core_cpu/U_ID_EX/MEM_alu_c[16]_i_14_n_0
    SLICE_X27Y48         MUXF7 (Prop_muxf7_I0_O)      0.212   106.635 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[16]_i_8/O
                         net (fo=1, routed)           0.588   107.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[16]_i_8_n_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.299   107.522 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_5/O
                         net (fo=1, routed)           0.705   108.227    Core_cpu/U_ID_EX/MEM_alu_c[16]_i_5_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124   108.351 r  Core_cpu/U_ID_EX/MEM_alu_c[16]_i_3/O
                         net (fo=1, routed)           0.000   108.351    Core_cpu/U_ID_EX/MEM_alu_c[16]_i_3_n_0
    SLICE_X25Y36         MUXF7 (Prop_muxf7_I1_O)      0.217   108.568 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[16]_i_1/O
                         net (fo=3, routed)           0.466   109.034    Core_cpu/U_ID_EX/MEM_alu_c_reg[31][16]
    SLICE_X25Y36         LUT5 (Prop_lut5_I1_O)        0.299   109.333 f  Core_cpu/U_ID_EX/EX_rD1[16]_i_3/O
                         net (fo=2, routed)           0.438   109.772    Core_cpu/U_ID_EX/EX_rD1[16]_i_3_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I3_O)        0.124   109.896 r  Core_cpu/U_ID_EX/EX_rD1[16]_i_1/O
                         net (fo=1, routed)           0.000   109.896    Core_cpu/U_ID_EX/EX_rD1[16]_i_1_n_0
    SLICE_X20Y36         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.681    27.613    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X20Y36         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[16]/C
                         clock pessimism              0.534    28.147    
                         clock uncertainty           -0.103    28.045    
    SLICE_X20Y36         FDCE (Setup_fdce_C_D)        0.032    28.077    Core_cpu/U_ID_EX/EX_rD1_reg[16]
  -------------------------------------------------------------------
                         required time                         28.077    
                         arrival time                        -109.896    
  -------------------------------------------------------------------
                         slack                                -81.819    

Slack (VIOLATED) :        -81.814ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[31]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.629ns  (logic 61.745ns (60.755%)  route 39.884ns (39.245%))
  Logic Levels:           328  (CARRY4=286 LUT3=2 LUT4=2 LUT5=32 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 27.616 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.734    99.792    Core_cpu/U_ID_EX/EX_ext_reg[31]_32[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.329   100.121 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.121    Core_cpu/ALU_0/EX_ext_reg[0][0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.671 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.671    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.785    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.899    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.013    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   101.252 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_30/O[2]
                         net (fo=9, routed)           0.573   101.825    Core_cpu/ALU_0/MEM_alu_c_reg[18][2]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.302   102.127 f  Core_cpu/ALU_0/MEM_alu_c[31]_i_160/O
                         net (fo=1, routed)           0.848   102.976    Core_cpu/ALU_0/MEM_alu_c[31]_i_160_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124   103.100 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_111/O
                         net (fo=2, routed)           0.993   104.092    Core_cpu/ALU_0/MEM_alu_c_reg[27]_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124   104.216 f  Core_cpu/ALU_0/MEM_alu_c[27]_i_55/O
                         net (fo=1, routed)           0.491   104.707    Core_cpu/ALU_0/MEM_alu_c[27]_i_55_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I3_O)        0.124   104.831 r  Core_cpu/ALU_0/MEM_alu_c[27]_i_44/O
                         net (fo=2, routed)           0.594   105.426    Core_cpu/ALU_0/MEM_alu_c[27]_i_44_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   105.550 r  Core_cpu/ALU_0/MEM_alu_c[28]_i_30/O
                         net (fo=1, routed)           0.000   105.550    Core_cpu/ALU_0/MEM_alu_c[28]_i_30_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   105.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000   105.930    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.169 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_41/O[2]
                         net (fo=1, routed)           0.841   107.009    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.301   107.310 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_20/O
                         net (fo=1, routed)           0.424   107.734    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_20_n_0
    SLICE_X26Y49         LUT5 (Prop_lut5_I2_O)        0.124   107.858 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.491   108.349    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I0_O)        0.124   108.473 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=3, routed)           0.439   108.912    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X23Y43         LUT4 (Prop_lut4_I2_O)        0.124   109.036 r  Core_cpu/U_ID_EX/EX_rD1[31]_i_4/O
                         net (fo=4, routed)           0.732   109.769    Core_cpu/U_ID_EX/EX_rD1[31]_i_4_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I4_O)        0.124   109.893 r  Core_cpu/U_ID_EX/EX_rD1[31]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   109.893    Core_cpu/U_ID_EX/EX_rD1[31]_rep__0_i_1_n_0
    SLICE_X23Y40         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[31]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.684    27.616    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X23Y40         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[31]_rep__0/C
                         clock pessimism              0.534    28.150    
                         clock uncertainty           -0.103    28.048    
    SLICE_X23Y40         FDCE (Setup_fdce_C_D)        0.031    28.079    Core_cpu/U_ID_EX/EX_rD1_reg[31]_rep__0
  -------------------------------------------------------------------
                         required time                         28.079    
                         arrival time                        -109.893    
  -------------------------------------------------------------------
                         slack                                -81.814    

Slack (VIOLATED) :        -81.790ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.605ns  (logic 61.172ns (60.206%)  route 40.433ns (39.794%))
  Logic Levels:           323  (CARRY4=281 LUT3=3 LUT4=1 LUT5=30 LUT6=8)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 27.615 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.793    99.851    Core_cpu/ALU_0/MEM_alu_c_reg[0]_28[0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803   100.654 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[1]
                         net (fo=5, routed)           0.527   101.181    Core_cpu/U_ID_EX/O[0]
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.303   101.484 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.289   101.773    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.124   101.897 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=6, routed)           0.834   102.731    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124   102.855 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.369   103.224    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_2
    SLICE_X32Y57         LUT3 (Prop_lut3_I2_O)        0.124   103.348 r  Core_cpu/U_ID_EX/MEM_alu_c[10]_i_30/O
                         net (fo=3, routed)           0.839   104.187    Core_cpu/U_ID_EX/MEM_alu_c[10]_i_30_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124   104.311 r  Core_cpu/U_ID_EX/MEM_alu_c[10]_i_37/O
                         net (fo=1, routed)           0.000   104.311    Core_cpu/U_ID_EX/MEM_alu_c[10]_i_37_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   104.889 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[10]_i_17/O[2]
                         net (fo=1, routed)           0.810   105.699    Core_cpu/U_ID_EX/MEM_alu_c_reg[10]_i_17_n_5
    SLICE_X28Y48         LUT6 (Prop_lut6_I1_O)        0.301   106.000 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_30/O
                         net (fo=1, routed)           0.443   106.443    Core_cpu/U_ID_EX/MEM_alu_c[11]_i_30_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.124   106.567 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_15/O
                         net (fo=1, routed)           0.899   107.467    Core_cpu/U_ID_EX/MEM_alu_c[11]_i_15_n_0
    SLICE_X21Y32         LUT6 (Prop_lut6_I0_O)        0.124   107.591 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_6/O
                         net (fo=1, routed)           0.470   108.060    Core_cpu/U_ID_EX/MEM_alu_c[11]_i_6_n_0
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.124   108.184 r  Core_cpu/U_ID_EX/MEM_alu_c[11]_i_3/O
                         net (fo=3, routed)           0.314   108.498    Core_cpu/U_ID_EX/MEM_alu_c[11]_i_3_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I2_O)        0.124   108.622 r  Core_cpu/U_ID_EX/EX_rD1[11]_i_3/O
                         net (fo=2, routed)           1.122   109.744    Core_cpu/U_ID_EX/EX_rD1[11]_i_3_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.124   109.868 r  Core_cpu/U_ID_EX/EX_rD2[11]_i_1/O
                         net (fo=1, routed)           0.000   109.868    Core_cpu/U_ID_EX/EX_rD2[11]_i_1_n_0
    SLICE_X9Y15          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.683    27.615    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X9Y15          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[11]/C
                         clock pessimism              0.534    28.149    
                         clock uncertainty           -0.103    28.047    
    SLICE_X9Y15          FDCE (Setup_fdce_C_D)        0.031    28.078    Core_cpu/U_ID_EX/EX_rD2_reg[11]
  -------------------------------------------------------------------
                         required time                         28.078    
                         arrival time                        -109.868    
  -------------------------------------------------------------------
                         slack                                -81.790    

Slack (VIOLATED) :        -81.778ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.590ns  (logic 61.745ns (60.779%)  route 39.845ns (39.221%))
  Logic Levels:           328  (CARRY4=286 LUT3=2 LUT4=2 LUT5=32 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.613ns = ( 27.613 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.734    99.792    Core_cpu/U_ID_EX/EX_ext_reg[31]_32[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.329   100.121 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.121    Core_cpu/ALU_0/EX_ext_reg[0][0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.671 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.671    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.785    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.899    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.013    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   101.252 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_30/O[2]
                         net (fo=9, routed)           0.573   101.825    Core_cpu/ALU_0/MEM_alu_c_reg[18][2]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.302   102.127 f  Core_cpu/ALU_0/MEM_alu_c[31]_i_160/O
                         net (fo=1, routed)           0.848   102.976    Core_cpu/ALU_0/MEM_alu_c[31]_i_160_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124   103.100 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_111/O
                         net (fo=2, routed)           0.993   104.092    Core_cpu/ALU_0/MEM_alu_c_reg[27]_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124   104.216 f  Core_cpu/ALU_0/MEM_alu_c[27]_i_55/O
                         net (fo=1, routed)           0.491   104.707    Core_cpu/ALU_0/MEM_alu_c[27]_i_55_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I3_O)        0.124   104.831 r  Core_cpu/ALU_0/MEM_alu_c[27]_i_44/O
                         net (fo=2, routed)           0.594   105.426    Core_cpu/ALU_0/MEM_alu_c[27]_i_44_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   105.550 r  Core_cpu/ALU_0/MEM_alu_c[28]_i_30/O
                         net (fo=1, routed)           0.000   105.550    Core_cpu/ALU_0/MEM_alu_c[28]_i_30_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   105.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000   105.930    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_16_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.169 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_41/O[2]
                         net (fo=1, routed)           0.841   107.009    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.301   107.310 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_20/O
                         net (fo=1, routed)           0.424   107.734    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_20_n_0
    SLICE_X26Y49         LUT5 (Prop_lut5_I2_O)        0.124   107.858 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.491   108.349    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I0_O)        0.124   108.473 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=3, routed)           0.439   108.912    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X23Y43         LUT4 (Prop_lut4_I2_O)        0.124   109.036 r  Core_cpu/U_ID_EX/EX_rD1[31]_i_4/O
                         net (fo=4, routed)           0.693   109.729    Core_cpu/U_ID_EX/EX_rD1[31]_i_4_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124   109.853 r  Core_cpu/U_ID_EX/EX_rD1[31]_i_1/O
                         net (fo=1, routed)           0.000   109.853    Core_cpu/U_ID_EX/EX_rD1[31]_i_1_n_0
    SLICE_X20Y36         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.681    27.613    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X20Y36         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[31]/C
                         clock pessimism              0.534    28.147    
                         clock uncertainty           -0.103    28.045    
    SLICE_X20Y36         FDCE (Setup_fdce_C_D)        0.031    28.076    Core_cpu/U_ID_EX/EX_rD1_reg[31]
  -------------------------------------------------------------------
                         required time                         28.076    
                         arrival time                        -109.853    
  -------------------------------------------------------------------
                         slack                                -81.778    

Slack (VIOLATED) :        -81.767ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_rD1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        101.577ns  (logic 62.381ns (61.413%)  route 39.196ns (38.587%))
  Logic Levels:           330  (CARRY4=290 LUT3=2 LUT4=1 LUT5=33 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.885     8.263    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X4Y18          FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     8.719 f  Core_cpu/U_ID_EX/EX_rD2_reg[0]/Q
                         net (fo=11, routed)          0.471     9.191    Core_cpu/ALU_0/EX_rD2_reg[31][0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.315 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.551     9.866    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.461 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.461    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.578    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_33_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.695    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.018 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/O[1]
                         net (fo=6, routed)           0.929    11.947    Core_cpu/ALU_0/EX_rD2_reg[16]_0[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.306    12.253 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1360/O
                         net (fo=1, routed)           0.557    12.810    Core_cpu/ALU_0/MEM_alu_c[0]_i_1360_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304/CO[3]
                         net (fo=1, routed)           0.000    13.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1304_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299/CO[3]
                         net (fo=1, routed)           0.009    13.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1299_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294/CO[3]
                         net (fo=1, routed)           0.000    13.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1294_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000    13.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1289_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    13.673    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          0.910    14.853    Core_cpu/U_ID_EX/CO[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.373    15.226 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    15.226    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.776 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    15.776    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    15.890    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.004    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.118    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.009    16.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    16.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    16.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    16.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.094    17.834    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.329    18.163 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    18.163    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.696 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.696    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.813 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.813    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.930 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.930    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.047 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    19.047    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.164 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.009    19.173    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.290 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.290    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.524 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    19.524    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          1.237    20.918    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.332    21.250 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.250    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.783 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    21.783    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.900 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    21.900    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.017 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.017    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.251 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.251    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.368 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.009    22.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.494    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.611 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    22.611    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.768 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.896    23.665    Core_cpu/U_ID_EX/EX_ext_reg[31]_3[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.332    23.997 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1198/O
                         net (fo=1, routed)           0.000    23.997    Core_cpu/ALU_0/EX_rD1_reg[31][0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.547 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    24.547    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1147_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.661 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    24.661    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1142_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.775 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    24.775    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.889 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    24.889    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.003 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.003    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.117 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          1.067    26.578    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.329    26.907 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    26.907    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.457 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.457    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.571 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.571    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.685    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    27.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    28.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          1.051    29.462    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.329    29.791 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.791    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.324 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.324    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.441 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.441    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.558 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    30.558    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.675 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.675    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.909 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.909    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.026 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.026    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          0.814    32.115    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X15Y29         LUT5 (Prop_lut5_I1_O)        0.332    32.447 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.447    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    32.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.339 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.339    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.453    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.567    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.681    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    33.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.952 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.148    35.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X19Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.885 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    35.885    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_975_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    35.999    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.113    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.227    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.341    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.569 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.569    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.683 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    36.683    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          1.080    37.920    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.329    38.249 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.249    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.799 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.799    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.913 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.913    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.027 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    39.027    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.141    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.255 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.255    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.369 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.369    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.483 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.483    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.597 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.597    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          1.128    40.882    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.329    41.211 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.211    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.761 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.761    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.875 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.875    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.989 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.989    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    42.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.217    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.331    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.445    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.559    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          1.027    43.742    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.329    44.071 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    44.071    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.621 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.621    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.735 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.735    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.849 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.849    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.963 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.963    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.077    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.191 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    45.191    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.305 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    45.305    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.419    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.576 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          0.995    46.571    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.329    46.900 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.900    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.450 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.450    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.564 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.564    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.678 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.678    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.792 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.792    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.906 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.906    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.020 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    48.020    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.134 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    48.134    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.248 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.248    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.405 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          0.965    49.370    Core_cpu/U_ID_EX/EX_ext_reg[31]_12[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.329    49.699 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_811/O
                         net (fo=1, routed)           0.000    49.699    Core_cpu/ALU_0/EX_rD1_reg[31]_8[0]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.232 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760/CO[3]
                         net (fo=1, routed)           0.000    50.232    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_760_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.466 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.466    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.700 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.700    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.817 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.817    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.934 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.934    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.051 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    51.051    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.208 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.148    52.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.332    52.688 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.688    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    53.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.338 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    53.338    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.455 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.455    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.689 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.689    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.806 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.806    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.923 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.923    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    54.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          0.733    54.930    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.332    55.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.262    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.812 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.812    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.926 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.926    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.040 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    56.040    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.154 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.154    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.268 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.268    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.382    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.496    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.610    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          1.058    57.826    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.329    58.155 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    58.155    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.688 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.688    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.922 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.922    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.039 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    59.039    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    59.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.273 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.273    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.390 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.390    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.507 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.507    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.664 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.044    60.708    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.332    61.040 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    61.040    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.690 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    61.690    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.924 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.924    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.041 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    62.041    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.158 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    62.158    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.275 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.275    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.392 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.392    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.549 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          1.015    63.564    Core_cpu/U_ID_EX/EX_ext_reg[31]_17[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.332    63.896 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_596/O
                         net (fo=1, routed)           0.000    63.896    Core_cpu/ALU_0/EX_rD1_reg[31]_13[0]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.429 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    64.429    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_545_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.546 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.546    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.663 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.663    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.780    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    65.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.130 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    65.130    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.247 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    65.247    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.404 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          0.995    66.400    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.332    66.732 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.732    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    67.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.396    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.510    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.624    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.738    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.852 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.852    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.965    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    68.079    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          1.033    69.270    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.329    69.599 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.599    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.149 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    70.149    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.377 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.377    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.491 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.491    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.605 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.605    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.719 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.719    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.833 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.833    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.947 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.947    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.121    72.225    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.329    72.554 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.554    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.104 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.104    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.218 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    73.218    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.332 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    73.332    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.446 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    73.446    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.560 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.560    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.674 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.674    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.788 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.788    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.902 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.902    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.059 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          0.701    74.760    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.329    75.089 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    75.089    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.622 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.622    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.856 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.856    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.973 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.973    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.090 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    76.090    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.207 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.001    76.208    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.325 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.325    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.069    77.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_20[0]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.332    78.000 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_368/O
                         net (fo=1, routed)           0.000    78.000    Core_cpu/ALU_0/MEM_alu_c[0]_i_368_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.532 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.532    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.646    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.760    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.001    78.874    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.988    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.102    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.216 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.216    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          0.933    80.307    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X11Y47         LUT5 (Prop_lut5_I1_O)        0.329    80.636 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.636    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.186 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.186    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.300 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.300    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.001    81.415    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.529 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.529    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.643 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.643    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.757 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.757    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.870 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.870    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.984 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    81.984    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.141 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          0.818    82.960    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.329    83.289 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.289    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.839 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    83.839    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.953 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.953    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_134_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.067 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.067    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.181 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.523 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.523    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.637 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    84.637    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.794 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.924    85.718    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.329    86.047 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.047    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.580 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.580    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.697 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    86.697    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_93_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.814 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115/CO[3]
                         net (fo=1, routed)           0.000    86.814    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_115_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.931 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    86.931    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.048 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.048    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.165 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.165    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.282    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.399    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          0.819    88.375    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.332    88.707 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    88.707    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.371    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.485 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    89.485    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_88_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.599 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.599    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_95_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.713 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    89.713    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    89.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.941 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    89.941    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.055 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.055    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.212 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          1.169    91.381    Core_cpu/U_ID_EX/EX_ext_reg[31]_27[0]
    SLICE_X28Y58         LUT5 (Prop_lut5_I1_O)        0.329    91.710 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_124/O
                         net (fo=1, routed)           0.000    91.710    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_8[0]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.260 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.260    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_85_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84/CO[3]
                         net (fo=1, routed)           0.000    92.374    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_84_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.488 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.488    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79/CO[3]
                         net (fo=1, routed)           0.000    92.602    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.716    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_75_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    92.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.215 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.343    94.559    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I1_O)        0.329    94.888 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.888    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.438 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.001    95.438    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.552 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    95.552    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_50_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.666 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70/CO[3]
                         net (fo=1, routed)           0.000    95.666    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_70_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.780 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.780    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.894 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.000    95.894    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_64_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    96.008    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.122 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.122    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.236 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.236    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.393 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          0.831    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_45_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_49_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_50_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.734    99.792    Core_cpu/U_ID_EX/EX_ext_reg[31]_32[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.329   100.121 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.121    Core_cpu/ALU_0/EX_ext_reg[0][0]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.671 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.671    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.785    Core_cpu/ALU_0/MEM_alu_c_reg[4]_i_24_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.899    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_31_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.013    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_35_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.127    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_30_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.241    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_42_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.355    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_43_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.469    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_23/CO[1]
                         net (fo=64, routed)          1.006   102.633    Core_cpu/U_ID_EX/EX_ext_reg[31]_1[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.329   102.962 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_40/O
                         net (fo=1, routed)           0.549   103.510    Core_cpu/U_ID_EX/MEM_alu_c[4]_i_40_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   104.105 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.001   104.106    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_22_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   104.345 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[10]_i_34/O[2]
                         net (fo=1, routed)           0.754   105.099    Core_cpu/U_ID_EX/MEM_alu_c_reg[10]_i_34_n_5
    SLICE_X26Y48         LUT4 (Prop_lut4_I2_O)        0.301   105.400 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_30/O
                         net (fo=1, routed)           0.562   105.961    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_30_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.124   106.085 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_15/O
                         net (fo=1, routed)           0.980   107.065    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_15_n_0
    SLICE_X26Y30         LUT6 (Prop_lut6_I0_O)        0.124   107.189 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_6/O
                         net (fo=1, routed)           0.447   107.637    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_6_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I0_O)        0.124   107.761 r  Core_cpu/U_ID_EX/MEM_alu_c[7]_i_3/O
                         net (fo=1, routed)           0.000   107.761    Core_cpu/U_ID_EX/MEM_alu_c[7]_i_3_n_0
    SLICE_X23Y29         MUXF7 (Prop_muxf7_I1_O)      0.217   107.978 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[7]_i_1/O
                         net (fo=3, routed)           0.826   108.804    Core_cpu/U_ID_EX/MEM_alu_c_reg[31][7]
    SLICE_X16Y21         LUT5 (Prop_lut5_I4_O)        0.299   109.103 f  Core_cpu/U_ID_EX/EX_rD1[7]_i_4/O
                         net (fo=2, routed)           0.613   109.716    Core_cpu/U_ID_EX/EX_rD1[7]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124   109.840 r  Core_cpu/U_ID_EX/EX_rD1[7]_i_1/O
                         net (fo=1, routed)           0.000   109.840    Core_cpu/U_ID_EX/EX_rD1[7]_i_1_n_0
    SLICE_X15Y18         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.679    27.611    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X15Y18         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD1_reg[7]/C
                         clock pessimism              0.534    28.145    
                         clock uncertainty           -0.103    28.043    
    SLICE_X15Y18         FDCE (Setup_fdce_C_D)        0.031    28.074    Core_cpu/U_ID_EX/EX_rD1_reg[7]
  -------------------------------------------------------------------
                         required time                         28.074    
                         arrival time                        -109.840    
  -------------------------------------------------------------------
                         slack                                -81.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/led_en_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.523%)  route 0.256ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.574     2.512    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y97          FDPE                                         r  Digital_LED_0/led_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.653 r  Digital_LED_0/led_en_reg[4]/Q
                         net (fo=10, routed)          0.256     2.909    Digital_LED_0/led_en[4]
    SLICE_X8Y102         FDPE                                         r  Digital_LED_0/led_en_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.843     3.353    Digital_LED_0/cpu_clk_BUFG
    SLICE_X8Y102         FDPE                                         r  Digital_LED_0/led_en_reg[5]_lopt_replica/C
                         clock pessimism             -0.572     2.781    
    SLICE_X8Y102         FDPE (Hold_fdpe_C_D)         0.059     2.840    Digital_LED_0/led_en_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/led_en_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.924%)  route 0.228ns (64.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.574     2.512    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y97          FDPE                                         r  Digital_LED_0/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDPE (Prop_fdpe_C_Q)         0.128     2.640 r  Digital_LED_0/led_en_reg[6]/Q
                         net (fo=6, routed)           0.228     2.868    Digital_LED_0/led_en[6]
    SLICE_X8Y102         FDPE                                         r  Digital_LED_0/led_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.843     3.353    Digital_LED_0/cpu_clk_BUFG
    SLICE_X8Y102         FDPE                                         r  Digital_LED_0/led_en_reg[7]/C
                         clock pessimism             -0.572     2.781    
    SLICE_X8Y102         FDPE (Hold_fdpe_C_D)         0.009     2.790    Digital_LED_0/led_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/led_en_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.924%)  route 0.228ns (64.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.574     2.512    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y97          FDPE                                         r  Digital_LED_0/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDPE (Prop_fdpe_C_Q)         0.128     2.640 r  Digital_LED_0/led_en_reg[6]/Q
                         net (fo=6, routed)           0.228     2.868    Digital_LED_0/led_en[6]
    SLICE_X8Y102         FDPE                                         r  Digital_LED_0/led_en_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.843     3.353    Digital_LED_0/cpu_clk_BUFG
    SLICE_X8Y102         FDPE                                         r  Digital_LED_0/led_en_reg[7]_lopt_replica/C
                         clock pessimism             -0.572     2.781    
    SLICE_X8Y102         FDPE (Hold_fdpe_C_D)         0.009     2.790    Digital_LED_0/led_en_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Button_0/debounced_buttons_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Button_0/rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.727%)  route 0.249ns (60.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.603     2.541    Button_0/cpu_clk_BUFG
    SLICE_X84Y102        FDCE                                         r  Button_0/debounced_buttons_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.164     2.705 r  Button_0/debounced_buttons_reg[1]/Q
                         net (fo=2, routed)           0.249     2.954    Button_0/p_6_in
    SLICE_X84Y96         FDCE                                         r  Button_0/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.876     3.386    Button_0/cpu_clk_BUFG
    SLICE_X84Y96         FDCE                                         r  Button_0/rdata_reg[1]/C
                         clock pessimism             -0.572     2.814    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.059     2.873    Button_0/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/led_en_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.888%)  route 0.288ns (67.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.572     2.510    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y102         FDCE                                         r  Digital_LED_0/led_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.141     2.651 r  Digital_LED_0/led_en_reg[0]/Q
                         net (fo=10, routed)          0.288     2.939    Digital_LED_0/led_en[0]
    SLICE_X11Y91         FDPE                                         r  Digital_LED_0/led_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.843     3.353    Digital_LED_0/cpu_clk_BUFG
    SLICE_X11Y91         FDPE                                         r  Digital_LED_0/led_en_reg[1]/C
                         clock pessimism             -0.572     2.781    
    SLICE_X11Y91         FDPE (Hold_fdpe_C_D)         0.070     2.851    Digital_LED_0/led_en_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/led_en_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.427%)  route 0.269ns (65.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.574     2.512    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y97          FDPE                                         r  Digital_LED_0/led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.653 r  Digital_LED_0/led_en_reg[5]/Q
                         net (fo=10, routed)          0.269     2.921    Digital_LED_0/led_en[5]
    SLICE_X8Y102         FDPE                                         r  Digital_LED_0/led_en_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.843     3.353    Digital_LED_0/cpu_clk_BUFG
    SLICE_X8Y102         FDPE                                         r  Digital_LED_0/led_en_reg[6]_lopt_replica/C
                         clock pessimism             -0.572     2.781    
    SLICE_X8Y102         FDPE (Hold_fdpe_C_D)         0.052     2.833    Digital_LED_0/led_en_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Button_0/debounced_buttons_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Button_0/rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.026%)  route 0.273ns (65.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.603     2.541    Button_0/cpu_clk_BUFG
    SLICE_X86Y103        FDCE                                         r  Button_0/debounced_buttons_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDCE (Prop_fdce_C_Q)         0.141     2.682 r  Button_0/debounced_buttons_reg[2]/Q
                         net (fo=2, routed)           0.273     2.955    Button_0/p_4_in
    SLICE_X84Y96         FDCE                                         r  Button_0/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.876     3.386    Button_0/cpu_clk_BUFG
    SLICE_X84Y96         FDCE                                         r  Button_0/rdata_reg[2]/C
                         clock pessimism             -0.572     2.814    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.052     2.866    Button_0/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.832%)  route 0.427ns (75.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.571     2.509    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X28Y51         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141     2.650 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[11]/Q
                         net (fo=269, routed)         0.427     3.076    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/D
    SLICE_X38Y39         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.906     3.416    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/WCLK
    SLICE_X38Y39         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D/CLK
                         clock pessimism             -0.577     2.839    
    SLICE_X38Y39         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.983    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Keypad4x4_0/frame_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Keypad4x4_0/keyvalue_latched_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.499%)  route 0.353ns (65.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.594     2.532    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X73Y50         FDCE                                         r  Keypad4x4_0/frame_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y50         FDCE (Prop_fdce_C_Q)         0.141     2.673 r  Keypad4x4_0/frame_code_reg[1]/Q
                         net (fo=5, routed)           0.353     3.026    Keypad4x4_0/frame_code_reg_n_0_[1]
    SLICE_X72Y49         LUT5 (Prop_lut5_I3_O)        0.045     3.071 r  Keypad4x4_0/keyvalue_latched[3]_i_1/O
                         net (fo=1, routed)           0.000     3.071    Keypad4x4_0/keyvalue_latched[3]_i_1_n_0
    SLICE_X72Y49         FDPE                                         r  Keypad4x4_0/keyvalue_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.929     3.439    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X72Y49         FDPE                                         r  Keypad4x4_0/keyvalue_latched_reg[3]/C
                         clock pessimism             -0.577     2.862    
    SLICE_X72Y49         FDPE (Hold_fdpe_C_D)         0.092     2.954    Keypad4x4_0/keyvalue_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Keypad4x4_0/frame_pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Keypad4x4_0/last_frame_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.336%)  route 0.356ns (65.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.596     2.534    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X75Y50         FDCE                                         r  Keypad4x4_0/frame_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDCE (Prop_fdce_C_Q)         0.141     2.675 r  Keypad4x4_0/frame_pressed_reg/Q
                         net (fo=17, routed)          0.356     3.030    Keypad4x4_0/frame_pressed
    SLICE_X73Y48         LUT2 (Prop_lut2_I0_O)        0.045     3.075 r  Keypad4x4_0/last_frame_code[1]_i_1/O
                         net (fo=1, routed)           0.000     3.075    Keypad4x4_0/last_frame_code[1]_i_1_n_0
    SLICE_X73Y48         FDCE                                         r  Keypad4x4_0/last_frame_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.929     3.439    Keypad4x4_0/cpu_clk_BUFG
    SLICE_X73Y48         FDCE                                         r  Keypad4x4_0/last_frame_code_reg[1]/C
                         clock pessimism             -0.577     2.862    
    SLICE_X73Y48         FDCE (Hold_fdce_C_D)         0.092     2.954    Keypad4x4_0/last_frame_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y121   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_14_14/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y121   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_14_14/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y121   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_14_14/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_16_16/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_16_16/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_16_16/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_16_16/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y106   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_19_19/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y106   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_19_19/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y106   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y70    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y70    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y70    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y70    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y40    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y40    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y40    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y40    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_3_3/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       15.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.718ns (18.724%)  route 3.117ns (81.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.259    11.835    PWM_0/AR[0]
    SLICE_X71Y58         FDPE                                         f  PWM_0/max_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X71Y58         FDPE                                         r  PWM_0/max_reg_reg[0]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X71Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    27.505    PWM_0/max_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         27.505    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 15.670    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.718ns (18.724%)  route 3.117ns (81.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.259    11.835    PWM_0/AR[0]
    SLICE_X71Y58         FDPE                                         f  PWM_0/max_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X71Y58         FDPE                                         r  PWM_0/max_reg_reg[1]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X71Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    27.505    PWM_0/max_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.505    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 15.670    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.718ns (18.724%)  route 3.117ns (81.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.259    11.835    PWM_0/AR[0]
    SLICE_X71Y58         FDPE                                         f  PWM_0/max_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X71Y58         FDPE                                         r  PWM_0/max_reg_reg[4]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X71Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    27.505    PWM_0/max_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.505    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 15.670    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.718ns (18.724%)  route 3.117ns (81.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.259    11.835    PWM_0/AR[0]
    SLICE_X71Y58         FDPE                                         f  PWM_0/max_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X71Y58         FDPE                                         r  PWM_0/max_reg_reg[6]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X71Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    27.505    PWM_0/max_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.505    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 15.670    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.718ns (18.724%)  route 3.117ns (81.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.259    11.835    PWM_0/AR[0]
    SLICE_X71Y58         FDPE                                         f  PWM_0/max_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X71Y58         FDPE                                         r  PWM_0/max_reg_reg[7]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X71Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    27.505    PWM_0/max_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.505    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 15.670    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.718ns (19.490%)  route 2.966ns (80.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.108    11.684    PWM_0/AR[0]
    SLICE_X71Y57         FDCE                                         f  PWM_0/ctrl_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X71Y57         FDCE                                         r  PWM_0/ctrl_reg_reg[4]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X71Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.459    PWM_0/ctrl_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.459    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.718ns (19.490%)  route 2.966ns (80.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.108    11.684    PWM_0/AR[0]
    SLICE_X71Y57         FDCE                                         f  PWM_0/ctrl_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X71Y57         FDCE                                         r  PWM_0/ctrl_reg_reg[5]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X71Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.459    PWM_0/ctrl_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         27.459    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.718ns (19.490%)  route 2.966ns (80.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.108    11.684    PWM_0/AR[0]
    SLICE_X71Y57         FDCE                                         f  PWM_0/ctrl_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X71Y57         FDCE                                         r  PWM_0/ctrl_reg_reg[6]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X71Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.459    PWM_0/ctrl_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.459    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.718ns (19.490%)  route 2.966ns (80.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.108    11.684    PWM_0/AR[0]
    SLICE_X71Y57         FDCE                                         f  PWM_0/ctrl_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X71Y57         FDCE                                         r  PWM_0/ctrl_reg_reg[7]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X71Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.459    PWM_0/ctrl_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.459    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.906ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.718ns (20.212%)  route 2.834ns (79.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 27.441 - 20.000 ) 
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     5.438    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.282    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.378 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.622     8.000    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.419     8.419 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.858     9.277    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.299     9.576 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.977    11.553    PWM_0/AR[0]
    SLICE_X67Y57         FDCE                                         f  PWM_0/ctrl_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    25.103    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.203 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.841    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.932 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       1.508    27.441    PWM_0/cpu_clk_BUFG
    SLICE_X67Y57         FDCE                                         r  PWM_0/ctrl_reg_reg[12]/C
                         clock pessimism              0.526    27.966    
                         clock uncertainty           -0.103    27.864    
    SLICE_X67Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.459    PWM_0/ctrl_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.459    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 15.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.030%)  route 0.303ns (61.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.571     2.509    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y89         FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_fdce_C_Q)         0.141     2.650 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.172     2.822    Digital_LED_0/data[2]
    SLICE_X13Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.867 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.998    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X13Y89         FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.842     3.352    Digital_LED_0/cpu_clk_BUFG
    SLICE_X13Y89         FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism             -0.827     2.525    
    SLICE_X13Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.433    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.793%)  route 0.349ns (65.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.571     2.509    Digital_LED_0/cpu_clk_BUFG
    SLICE_X11Y88         FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDCE (Prop_fdce_C_Q)         0.141     2.650 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.158     2.808    Digital_LED_0/data[3]
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.045     2.853 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.190     3.043    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X9Y89          FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.842     3.352    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y89          FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism             -0.806     2.546    
    SLICE_X9Y89          FDPE (Remov_fdpe_C_PRE)     -0.095     2.451    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.736%)  route 0.349ns (65.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.571     2.509    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y89         FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_fdce_C_Q)         0.141     2.650 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.169     2.819    Digital_LED_0/data[2]
    SLICE_X13Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.864 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.181     3.044    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X13Y91         FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.843     3.353    Digital_LED_0/cpu_clk_BUFG
    SLICE_X13Y91         FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism             -0.827     2.526    
    SLICE_X13Y91         FDPE (Remov_fdpe_C_PRE)     -0.095     2.431    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.478%)  route 0.353ns (65.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.571     2.509    Digital_LED_0/cpu_clk_BUFG
    SLICE_X11Y88         FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDCE (Prop_fdce_C_Q)         0.141     2.650 r  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.234     2.884    Digital_LED_0/data[3]
    SLICE_X11Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.929 f  Digital_LED_0/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.119     3.048    Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X11Y89         FDCE                                         f  Digital_LED_0/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.842     3.352    Digital_LED_0/cpu_clk_BUFG
    SLICE_X11Y89         FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism             -0.827     2.525    
    SLICE_X11Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.433    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.355%)  route 0.389ns (67.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.571     2.509    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y89         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_fdce_C_Q)         0.141     2.650 r  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.184     2.834    Digital_LED_0/data[1]
    SLICE_X15Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.879 f  Digital_LED_0/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.205     3.084    Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X15Y87         FDCE                                         f  Digital_LED_0/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.840     3.350    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y87         FDCE                                         r  Digital_LED_0/DN_data_reg[1]_C/C
                         clock pessimism             -0.827     2.523    
    SLICE_X15Y87         FDCE (Remov_fdce_C_CLR)     -0.092     2.431    Digital_LED_0/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.186ns (18.864%)  route 0.800ns (81.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.571     2.509    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y88          FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     2.650 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.586     3.235    Digital_LED_0/data[0]
    SLICE_X6Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.280 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.214     3.495    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X7Y105         FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.869     3.380    Digital_LED_0/cpu_clk_BUFG
    SLICE_X7Y105         FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism             -0.572     2.808    
    SLICE_X7Y105         FDCE (Remov_fdce_C_CLR)     -0.092     2.716    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.349%)  route 0.520ns (73.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.571     2.509    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y89         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_fdce_C_Q)         0.141     2.650 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.181     2.831    Digital_LED_0/data[1]
    SLICE_X15Y88         LUT2 (Prop_lut2_I1_O)        0.045     2.876 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.339     3.215    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X15Y88         FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.842     3.352    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y88         FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism             -0.827     2.525    
    SLICE_X15Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     2.430    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.186ns (16.667%)  route 0.930ns (83.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.571     2.509    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y88          FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     2.650 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.510     3.159    Digital_LED_0/data[0]
    SLICE_X6Y105         LUT2 (Prop_lut2_I1_O)        0.045     3.204 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420     3.625    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X7Y106         FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.869     3.380    Digital_LED_0/cpu_clk_BUFG
    SLICE_X7Y106         FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism             -0.572     2.808    
    SLICE_X7Y106         FDPE (Remov_fdpe_C_PRE)     -0.095     2.713    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.227ns (23.857%)  route 0.724ns (76.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.561     2.499    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.128     2.627 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.285     2.911    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.099     3.010 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.440     3.450    PWM_0/AR[0]
    SLICE_X67Y58         FDCE                                         f  PWM_0/ctrl_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.837     3.347    PWM_0/cpu_clk_BUFG
    SLICE_X67Y58         FDCE                                         r  PWM_0/ctrl_reg_reg[2]/C
                         clock pessimism             -0.806     2.541    
    SLICE_X67Y58         FDCE (Remov_fdce_C_CLR)     -0.092     2.449    PWM_0/ctrl_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.227ns (22.370%)  route 0.788ns (77.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     1.601    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.912    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.938 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.561     2.499    WDT_0/cpu_clk
    SLICE_X52Y57         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.128     2.627 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.285     2.911    WDT_0/wdt_reset_out
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.099     3.010 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.503     3.513    PWM_0/AR[0]
    SLICE_X67Y59         FDPE                                         f  PWM_0/max_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     2.126    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.182 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.481    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.510 r  cpu_clk_BUFG_inst/O
                         net (fo=10644, routed)       0.837     3.347    PWM_0/cpu_clk_BUFG
    SLICE_X67Y59         FDPE                                         r  PWM_0/max_reg_reg[2]/C
                         clock pessimism             -0.806     2.541    
    SLICE_X67Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     2.446    PWM_0/max_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  1.068    





