set_early_celllib_fpath c17_Early.lib
set_late_celllib_fpath c17_Late.lib
set_verilog_fpath c17.v
read_spef c17.spef
read_sdc c17.sdc
set_num_threads 1
update_timing
