# Full Adder Verilog Program

Output Wave Form

<img src="https://github.com/karthikvijay5227/VerilogPgms/blob/main/FullAdder/Screenshot%20(11).png" width=500px alt=""/>
