[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/OneDivider/dut.v:1:1: No timescale set for "dut".

[WRN:PA0205] ${SURELOG_DIR}/tests/OneDivider/tb.v:1:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/OneDivider/dut.v:1:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/OneDivider/tb.v:1:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/OneDivider/tb.v:1:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 2
assert_stmt                                            1
assignment                                             6
begin                                                  2
constant                                               9
delay_control                                          3
design                                                 1
event_control                                          1
if_else                                                1
initial                                                2
logic_net                                             10
logic_typespec                                        15
logic_var                                              2
module_inst                                            4
operation                                              7
port                                                   6
property_spec                                          1
ref_obj                                               23
ref_typespec                                          15
sys_func_call                                          7
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb)
|vpiName:work@tb
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@tb)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.rstn), line:1:24, endln:1:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.clk), line:2:24, endln:2:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.div), line:3:23, endln:3:26
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:div
    |vpiFullName:work@dut.div
    |vpiNetType:48
  |vpiPort:
  \_port: (rstn), line:1:24, endln:1:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.rstn.rstn), line:1:24, endln:1:28
      |vpiParent:
      \_port: (rstn), line:1:24, endln:1:28
      |vpiName:rstn
      |vpiFullName:work@dut.rstn.rstn
      |vpiActual:
      \_logic_net: (work@dut.rstn), line:1:24, endln:1:28
    |vpiTypedef:
    \_ref_typespec: (work@dut.rstn)
      |vpiParent:
      \_port: (rstn), line:1:24, endln:1:28
      |vpiFullName:work@dut.rstn
      |vpiActual:
      \_logic_typespec: , line:1:18, endln:1:23
  |vpiPort:
  \_port: (clk), line:2:24, endln:2:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk.clk), line:2:24, endln:2:27
      |vpiParent:
      \_port: (clk), line:2:24, endln:2:27
      |vpiName:clk
      |vpiFullName:work@dut.clk.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:2:24, endln:2:27
    |vpiTypedef:
    \_ref_typespec: (work@dut.clk)
      |vpiParent:
      \_port: (clk), line:2:24, endln:2:27
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_typespec: , line:2:18, endln:2:23
  |vpiPort:
  \_port: (div), line:3:23, endln:3:26
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:div
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.div.div), line:3:23, endln:3:26
      |vpiParent:
      \_port: (div), line:3:23, endln:3:26
      |vpiName:div
      |vpiFullName:work@dut.div.div
      |vpiActual:
      \_logic_net: (work@dut.div), line:3:23, endln:3:26
    |vpiTypedef:
    \_ref_typespec: (work@dut.div)
      |vpiParent:
      \_port: (div), line:3:23, endln:3:26
      |vpiFullName:work@dut.div
      |vpiActual:
      \_logic_typespec: , line:3:19, endln:3:22
  |vpiProcess:
  \_always: , line:5:1, endln:9:23
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiStmt:
    \_event_control: , line:5:8, endln:5:39
      |vpiParent:
      \_always: , line:5:1, endln:9:23
      |vpiCondition:
      \_operation: , line:5:11, endln:5:38
        |vpiParent:
        \_event_control: , line:5:8, endln:5:39
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:5:11, endln:5:22
          |vpiParent:
          \_operation: , line:5:11, endln:5:38
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dut.clk), line:5:19, endln:5:22
            |vpiParent:
            \_operation: , line:5:11, endln:5:22
            |vpiName:clk
            |vpiFullName:work@dut.clk
            |vpiActual:
            \_logic_net: (work@dut.clk), line:2:24, endln:2:27
        |vpiOperand:
        \_operation: , line:5:26, endln:5:38
          |vpiParent:
          \_operation: , line:5:11, endln:5:38
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@dut.rstn), line:5:34, endln:5:38
            |vpiParent:
            \_operation: , line:5:26, endln:5:38
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_logic_net: (work@dut.rstn), line:1:24, endln:1:28
      |vpiStmt:
      \_if_else: , line:6:8, endln:9:23
        |vpiParent:
        \_event_control: , line:5:8, endln:5:39
        |vpiCondition:
        \_operation: , line:6:12, endln:6:17
          |vpiParent:
          \_event_control: , line:5:8, endln:5:39
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@dut.rstn), line:6:13, endln:6:17
            |vpiParent:
            \_operation: , line:6:12, endln:6:17
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_logic_net: (work@dut.rstn), line:1:24, endln:1:28
        |vpiStmt:
        \_assignment: , line:7:11, endln:7:19
          |vpiParent:
          \_if_else: , line:6:8, endln:9:23
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:7:18, endln:7:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@dut.div), line:7:11, endln:7:14
            |vpiParent:
            \_assignment: , line:7:11, endln:7:19
            |vpiName:div
            |vpiFullName:work@dut.div
            |vpiActual:
            \_logic_net: (work@dut.div), line:3:23, endln:3:26
        |vpiElseStmt:
        \_assignment: , line:9:11, endln:9:22
          |vpiParent:
          \_if_else: , line:6:8, endln:9:23
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:9:18, endln:9:22
            |vpiParent:
            \_assignment: , line:9:11, endln:9:22
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@dut.div), line:9:19, endln:9:22
              |vpiParent:
              \_operation: , line:9:18, endln:9:22
              |vpiName:div
              |vpiFullName:work@dut.div
              |vpiActual:
              \_logic_net: (work@dut.div), line:3:23, endln:3:26
          |vpiLhs:
          \_ref_obj: (work@dut.div), line:9:11, endln:9:14
            |vpiParent:
            \_assignment: , line:9:11, endln:9:22
            |vpiName:div
            |vpiFullName:work@dut.div
            |vpiActual:
            \_logic_net: (work@dut.div), line:3:23, endln:3:26
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
  |vpiParent:
  \_design: (work@tb)
  |vpiFullName:work@tb
  |vpiDefName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.clk), line:2:7, endln:2:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.clk)
      |vpiParent:
      \_logic_net: (work@tb.clk), line:2:7, endln:2:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@tb.div), line:3:9, endln:3:12
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.div)
      |vpiParent:
      \_logic_net: (work@tb.div), line:3:9, endln:3:12
      |vpiFullName:work@tb.div
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:12
    |vpiName:div
    |vpiFullName:work@tb.div
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@tb.rstn), line:4:9, endln:4:13
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.rstn)
      |vpiParent:
      \_logic_net: (work@tb.rstn), line:4:9, endln:4:13
      |vpiFullName:work@tb.rstn
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:13
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiNetType:36
  |vpiAssertion:
  \_assert_stmt: (work@tb.ap_div2), line:28:3, endln:28:112
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:ap_div2
    |vpiFullName:work@tb.ap_div2
    |vpiStmt:
    \_sys_func_call: ($display), line:28:60, endln:28:75
      |vpiParent:
      \_assert_stmt: (work@tb.ap_div2), line:28:3, endln:28:112
      |vpiArgument:
      \_constant: , line:28:69, endln:28:74
        |vpiParent:
        \_sys_func_call: ($display), line:28:60, endln:28:75
        |vpiDecompile:"OK!"
        |vpiSize:24
        |STRING:OK!
        |vpiConstType:6
      |vpiName:$display
    |vpiProperty:
    \_property_spec: , line:28:28, endln:28:58
      |vpiParent:
      \_assert_stmt: (work@tb.ap_div2), line:28:3, endln:28:112
      |vpiPropertyExpr:
      \_operation: , line:28:31, endln:28:42
        |vpiParent:
        \_property_spec: , line:28:28, endln:28:58
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@tb.ap_div2.clk), line:28:39, endln:28:42
          |vpiParent:
          \_operation: , line:28:31, endln:28:42
          |vpiName:clk
          |vpiFullName:work@tb.ap_div2.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:2:7, endln:2:10
  |vpiProcess:
  \_initial: , line:5:3, endln:10:6
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiStmt:
    \_begin: (work@tb), line:5:11, endln:10:6
      |vpiParent:
      \_initial: , line:5:3, endln:10:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:6:5, endln:6:26
        |vpiParent:
        \_begin: (work@tb), line:5:11, endln:10:6
        |vpiArgument:
        \_constant: , line:6:15, endln:6:25
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:6:5, endln:6:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:7:5, endln:7:14
        |vpiParent:
        \_begin: (work@tb), line:5:11, endln:10:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), line:8:5, endln:8:53
        |vpiParent:
        \_begin: (work@tb), line:5:11, endln:10:6
        |vpiArgument:
        \_constant: , line:8:14, endln:8:37
          |vpiParent:
          \_sys_func_call: ($monitor), line:8:5, endln:8:53
          |vpiDecompile:"@%0dns clk = %0d, %0d"
          |vpiSize:168
          |STRING:@%0dns clk = %0d, %0d
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:8:38, endln:8:43
          |vpiParent:
          \_sys_func_call: ($monitor), line:8:5, endln:8:53
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@tb.clk), line:8:44, endln:8:47
          |vpiParent:
          \_sys_func_call: ($monitor), line:8:5, endln:8:53
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:2:7, endln:2:10
        |vpiArgument:
        \_ref_obj: (work@tb.div), line:8:49, endln:8:52
          |vpiParent:
          \_sys_func_call: ($monitor), line:8:5, endln:8:53
          |vpiName:div
          |vpiFullName:work@tb.div
          |vpiActual:
          \_logic_net: (work@tb.div), line:3:9, endln:3:12
        |vpiName:$monitor
      |vpiStmt:
      \_delay_control: , line:9:5, endln:9:9
        |vpiParent:
        \_begin: (work@tb), line:5:11, endln:10:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:9:10, endln:9:19
          |vpiParent:
          \_delay_control: , line:9:5, endln:9:9
          |vpiName:$finish
  |vpiProcess:
  \_initial: , line:12:3, endln:17:6
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiStmt:
    \_begin: (work@tb), line:13:3, endln:17:6
      |vpiParent:
      \_initial: , line:12:3, endln:17:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_assignment: , line:14:5, endln:14:13
        |vpiParent:
        \_begin: (work@tb), line:13:3, endln:17:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:14:12, endln:14:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.rstn), line:14:5, endln:14:9
          |vpiParent:
          \_assignment: , line:14:5, endln:14:13
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
          |vpiActual:
          \_logic_net: (work@tb.rstn), line:4:9, endln:4:13
      |vpiStmt:
      \_assignment: , line:15:5, endln:15:12
        |vpiParent:
        \_begin: (work@tb), line:13:3, endln:17:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:15:11, endln:15:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:15:5, endln:15:8
          |vpiParent:
          \_assignment: , line:15:5, endln:15:12
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:2:7, endln:2:10
      |vpiStmt:
      \_delay_control: , line:16:5, endln:16:7
        |vpiParent:
        \_begin: (work@tb), line:13:3, endln:17:6
        |#2
        |vpiStmt:
        \_assignment: , line:16:8, endln:16:16
          |vpiParent:
          \_delay_control: , line:16:5, endln:16:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:16:15, endln:16:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.rstn), line:16:8, endln:16:12
            |vpiParent:
            \_assignment: , line:16:8, endln:16:16
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiActual:
            \_logic_net: (work@tb.rstn), line:4:9, endln:4:13
  |vpiProcess:
  \_always: , line:19:3, endln:20:19
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiStmt:
    \_delay_control: , line:20:5, endln:20:7
      |vpiParent:
      \_always: , line:19:3, endln:20:19
      |#5
      |vpiStmt:
      \_assignment: , line:20:8, endln:20:18
        |vpiParent:
        \_delay_control: , line:20:5, endln:20:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:20:14, endln:20:18
          |vpiParent:
          \_assignment: , line:20:8, endln:20:18
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@tb.clk), line:20:15, endln:20:18
            |vpiParent:
            \_operation: , line:20:14, endln:20:18
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_logic_net: (work@tb.clk), line:2:7, endln:2:10
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:20:8, endln:20:11
          |vpiParent:
          \_assignment: , line:20:8, endln:20:18
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:2:7, endln:2:10
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
  |vpiName:work@tb
  |vpiVariables:
  \_logic_var: (work@tb.div), line:3:9, endln:3:12
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.div)
      |vpiParent:
      \_logic_var: (work@tb.div), line:3:9, endln:3:12
      |vpiFullName:work@tb.div
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:8
    |vpiName:div
    |vpiFullName:work@tb.div
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@tb.rstn), line:4:9, endln:4:13
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.rstn)
      |vpiParent:
      \_logic_var: (work@tb.rstn), line:4:9, endln:4:13
      |vpiFullName:work@tb.rstn
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:8
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiVisibility:1
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@tb.clk), line:2:7, endln:2:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.clk)
      |vpiParent:
      \_logic_net: (work@tb.clk), line:2:7, endln:2:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiAssertion:
  \_assert_stmt: (work@tb.ap_div2), line:28:3, endln:28:112
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:5:3, endln:10:6
  |vpiProcess:
  \_initial: , line:12:3, endln:17:6
  |vpiProcess:
  \_always: , line:19:3, endln:20:19
  |vpiModule:
  \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/OneDivider/dut.v
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@tb.dut1.rstn), line:1:24, endln:1:28
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiTypespec:
      \_ref_typespec: (work@tb.dut1.rstn)
        |vpiParent:
        \_logic_net: (work@tb.dut1.rstn), line:1:24, endln:1:28
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_logic_typespec: , line:1:18, endln:1:23
      |vpiName:rstn
      |vpiFullName:work@tb.dut1.rstn
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@tb.dut1.clk), line:2:24, endln:2:27
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiTypespec:
      \_ref_typespec: (work@tb.dut1.clk)
        |vpiParent:
        \_logic_net: (work@tb.dut1.clk), line:2:24, endln:2:27
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_logic_typespec: , line:2:18, endln:2:23
      |vpiName:clk
      |vpiFullName:work@tb.dut1.clk
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@tb.dut1.div), line:3:23, endln:3:26
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiTypespec:
      \_ref_typespec: (work@tb.dut1.div)
        |vpiParent:
        \_logic_net: (work@tb.dut1.div), line:3:23, endln:3:26
        |vpiFullName:work@tb.dut1.div
        |vpiActual:
        \_logic_typespec: , line:3:19, endln:3:22
      |vpiName:div
      |vpiFullName:work@tb.dut1.div
      |vpiNetType:48
    |vpiInstance:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiPort:
    \_port: (rstn), line:1:24, endln:1:28
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiName:rstn
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.rstn), line:22:12, endln:22:16
        |vpiParent:
        \_port: (rstn), line:1:24, endln:1:28
        |vpiName:rstn
        |vpiFullName:work@tb.rstn
        |vpiActual:
        \_logic_var: (work@tb.rstn), line:4:9, endln:4:13
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.rstn), line:1:24, endln:1:28
        |vpiParent:
        \_port: (rstn), line:1:24, endln:1:28
        |vpiName:rstn
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_logic_net: (work@tb.dut1.rstn), line:1:24, endln:1:28
      |vpiTypedef:
      \_ref_typespec: (work@tb.dut1.rstn)
        |vpiParent:
        \_port: (rstn), line:1:24, endln:1:28
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_logic_typespec: , line:1:18, endln:1:23
    |vpiPort:
    \_port: (clk), line:2:24, endln:2:27
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.clk), line:22:18, endln:22:21
        |vpiParent:
        \_port: (clk), line:2:24, endln:2:27
        |vpiName:clk
        |vpiFullName:work@tb.clk
        |vpiActual:
        \_logic_net: (work@tb.clk), line:2:7, endln:2:10
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.clk), line:2:24, endln:2:27
        |vpiParent:
        \_port: (clk), line:2:24, endln:2:27
        |vpiName:clk
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_logic_net: (work@tb.dut1.clk), line:2:24, endln:2:27
      |vpiTypedef:
      \_ref_typespec: (work@tb.dut1.clk)
        |vpiParent:
        \_port: (clk), line:2:24, endln:2:27
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_logic_typespec: , line:2:18, endln:2:23
    |vpiPort:
    \_port: (div), line:3:23, endln:3:26
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiName:div
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@tb.div), line:22:23, endln:22:26
        |vpiParent:
        \_port: (div), line:3:23, endln:3:26
        |vpiName:div
        |vpiFullName:work@tb.div
        |vpiActual:
        \_logic_var: (work@tb.div), line:3:9, endln:3:12
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.div), line:3:23, endln:3:26
        |vpiParent:
        \_port: (div), line:3:23, endln:3:26
        |vpiName:div
        |vpiFullName:work@tb.dut1.div
        |vpiActual:
        \_logic_net: (work@tb.dut1.div), line:3:23, endln:3:26
      |vpiTypedef:
      \_ref_typespec: (work@tb.dut1.div)
        |vpiParent:
        \_port: (div), line:3:23, endln:3:26
        |vpiFullName:work@tb.dut1.div
        |vpiActual:
        \_logic_typespec: , line:3:19, endln:3:22
    |vpiProcess:
    \_always: , line:5:1, endln:9:23
\_weaklyReferenced:
\_logic_typespec: , line:2:3, endln:2:6
  |vpiParent:
  \_logic_net: (work@tb.clk), line:2:7, endln:2:10
\_logic_typespec: , line:3:3, endln:3:8
  |vpiParent:
  \_logic_var: (work@tb.div), line:3:9, endln:3:12
\_logic_typespec: , line:4:3, endln:4:8
  |vpiParent:
  \_logic_var: (work@tb.rstn), line:4:9, endln:4:13
\_logic_typespec: , line:1:18, endln:1:23
\_logic_typespec: , line:2:18, endln:2:23
\_logic_typespec: , line:3:19, endln:3:22
\_logic_typespec: , line:1:18, endln:1:23
  |vpiParent:
  \_logic_net: (work@tb.dut1.rstn), line:1:24, endln:1:28
\_logic_typespec: , line:2:18, endln:2:23
  |vpiParent:
  \_logic_net: (work@tb.dut1.clk), line:2:24, endln:2:27
\_logic_typespec: , line:3:19, endln:3:22
  |vpiParent:
  \_logic_net: (work@tb.dut1.div), line:3:23, endln:3:26
\_logic_typespec: , line:1:18, endln:1:23
\_logic_typespec: , line:2:18, endln:2:23
\_logic_typespec: , line:3:19, endln:3:22
\_logic_typespec: , line:2:3, endln:2:6
\_logic_typespec: , line:3:3, endln:3:12
\_logic_typespec: , line:4:3, endln:4:13
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneDivider/dut.v | ${SURELOG_DIR}/build/regression/OneDivider/roundtrip/dut_000.v | 3 | 10 |
[roundtrip]: ${SURELOG_DIR}/tests/OneDivider/tb.v  | ${SURELOG_DIR}/build/regression/OneDivider/roundtrip/tb_000.v  | 7 | 30 |