

================================================================
== Vitis HLS Report for 'node8'
================================================================
* Date:           Wed Oct  2 15:05:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.599 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1039|     1039|  3.460 us|  3.460 us|  1039|  1039|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop42  |     1037|     1037|        46|         32|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      107|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|    11102|    -|
|Register             |        -|     -|     3120|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3120|    11209|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+---+----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1859  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1860  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1861  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1862  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1863  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1864  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1865  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1866  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1867  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1868  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1869  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1870  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1871  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1872  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1873  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1874  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1875  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1876  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1877  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1878  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1879  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1880  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1881  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1882  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1883  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1884  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1885  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1886  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1887  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1888  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1889  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U1890  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                                |                               |        0|   0|  0|   0|    0|
    +-------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln305_fu_1106_p2                |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage15_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_9859                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_9863                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln305_fu_1100_p2               |      icmp|   0|  0|  14|           6|           7|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage14_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state33_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state34_pp0_stage1_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 107|          52|          49|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  152|         33|    1|         33|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_v97_1       |    9|          2|    6|         12|
    |grp_fu_708_p0                |  152|         33|   32|       1056|
    |grp_fu_708_p1                |   14|          3|   32|         96|
    |grp_fu_712_p0                |  152|         33|   32|       1056|
    |grp_fu_712_p1                |   14|          3|   32|         96|
    |grp_fu_716_p0                |  152|         33|   32|       1056|
    |grp_fu_716_p1                |   14|          3|   32|         96|
    |grp_fu_720_p0                |  152|         33|   32|       1056|
    |grp_fu_720_p1                |   14|          3|   32|         96|
    |grp_fu_724_p0                |  152|         33|   32|       1056|
    |grp_fu_724_p1                |   14|          3|   32|         96|
    |grp_fu_728_p0                |  152|         33|   32|       1056|
    |grp_fu_728_p1                |   14|          3|   32|         96|
    |grp_fu_732_p0                |  152|         33|   32|       1056|
    |grp_fu_732_p1                |   14|          3|   32|         96|
    |grp_fu_736_p0                |  152|         33|   32|       1056|
    |grp_fu_736_p1                |   14|          3|   32|         96|
    |grp_fu_740_p0                |  152|         33|   32|       1056|
    |grp_fu_740_p1                |   14|          3|   32|         96|
    |grp_fu_744_p0                |  152|         33|   32|       1056|
    |grp_fu_744_p1                |   14|          3|   32|         96|
    |grp_fu_748_p0                |  152|         33|   32|       1056|
    |grp_fu_748_p1                |   14|          3|   32|         96|
    |grp_fu_752_p0                |  152|         33|   32|       1056|
    |grp_fu_752_p1                |   14|          3|   32|         96|
    |grp_fu_756_p0                |  152|         33|   32|       1056|
    |grp_fu_756_p1                |   14|          3|   32|         96|
    |grp_fu_760_p0                |  152|         33|   32|       1056|
    |grp_fu_760_p1                |   14|          3|   32|         96|
    |grp_fu_764_p0                |  152|         33|   32|       1056|
    |grp_fu_764_p1                |   14|          3|   32|         96|
    |grp_fu_768_p0                |  152|         33|   32|       1056|
    |grp_fu_768_p1                |   14|          3|   32|         96|
    |grp_fu_772_p0                |  152|         33|   32|       1056|
    |grp_fu_772_p1                |   14|          3|   32|         96|
    |grp_fu_776_p0                |  152|         33|   32|       1056|
    |grp_fu_776_p1                |   14|          3|   32|         96|
    |grp_fu_780_p0                |  152|         33|   32|       1056|
    |grp_fu_780_p1                |   14|          3|   32|         96|
    |grp_fu_784_p0                |  152|         33|   32|       1056|
    |grp_fu_784_p1                |   14|          3|   32|         96|
    |grp_fu_788_p0                |  152|         33|   32|       1056|
    |grp_fu_788_p1                |   14|          3|   32|         96|
    |grp_fu_792_p0                |  152|         33|   32|       1056|
    |grp_fu_792_p1                |   14|          3|   32|         96|
    |grp_fu_796_p0                |  152|         33|   32|       1056|
    |grp_fu_796_p1                |   14|          3|   32|         96|
    |grp_fu_800_p0                |  152|         33|   32|       1056|
    |grp_fu_800_p1                |   14|          3|   32|         96|
    |grp_fu_804_p0                |  152|         33|   32|       1056|
    |grp_fu_804_p1                |   14|          3|   32|         96|
    |grp_fu_808_p0                |  152|         33|   32|       1056|
    |grp_fu_808_p1                |   14|          3|   32|         96|
    |grp_fu_812_p0                |  152|         33|   32|       1056|
    |grp_fu_812_p1                |   14|          3|   32|         96|
    |grp_fu_816_p0                |  152|         33|   32|       1056|
    |grp_fu_816_p1                |   14|          3|   32|         96|
    |grp_fu_820_p0                |  152|         33|   32|       1056|
    |grp_fu_820_p1                |   14|          3|   32|         96|
    |grp_fu_824_p0                |  152|         33|   32|       1056|
    |grp_fu_824_p1                |   14|          3|   32|         96|
    |grp_fu_828_p0                |  152|         33|   32|       1056|
    |grp_fu_828_p1                |   14|          3|   32|         96|
    |grp_fu_832_p0                |  152|         33|   32|       1056|
    |grp_fu_832_p1                |   14|          3|   32|         96|
    |v344_0_0_0_blk_n             |    9|          2|    1|          2|
    |v344_0_0_0_din               |  152|         33|   32|       1056|
    |v344_0_0_1_blk_n             |    9|          2|    1|          2|
    |v344_0_0_1_din               |  152|         33|   32|       1056|
    |v344_0_1_0_blk_n             |    9|          2|    1|          2|
    |v344_0_1_0_din               |  152|         33|   32|       1056|
    |v344_0_1_1_blk_n             |    9|          2|    1|          2|
    |v344_0_1_1_din               |  152|         33|   32|       1056|
    |v344_1_0_0_blk_n             |    9|          2|    1|          2|
    |v344_1_0_0_din               |  152|         33|   32|       1056|
    |v344_1_0_1_blk_n             |    9|          2|    1|          2|
    |v344_1_0_1_din               |  152|         33|   32|       1056|
    |v344_1_1_0_blk_n             |    9|          2|    1|          2|
    |v344_1_1_0_din               |  152|         33|   32|       1056|
    |v344_1_1_1_blk_n             |    9|          2|    1|          2|
    |v344_1_1_1_din               |  152|         33|   32|       1056|
    |v344_2_0_0_blk_n             |    9|          2|    1|          2|
    |v344_2_0_0_din               |  152|         33|   32|       1056|
    |v344_2_0_1_blk_n             |    9|          2|    1|          2|
    |v344_2_0_1_din               |  152|         33|   32|       1056|
    |v344_2_1_0_blk_n             |    9|          2|    1|          2|
    |v344_2_1_0_din               |  152|         33|   32|       1056|
    |v344_2_1_1_blk_n             |    9|          2|    1|          2|
    |v344_2_1_1_din               |  152|         33|   32|       1056|
    |v344_3_0_0_blk_n             |    9|          2|    1|          2|
    |v344_3_0_0_din               |  152|         33|   32|       1056|
    |v344_3_0_1_blk_n             |    9|          2|    1|          2|
    |v344_3_0_1_din               |  152|         33|   32|       1056|
    |v344_3_1_0_blk_n             |    9|          2|    1|          2|
    |v344_3_1_0_din               |  152|         33|   32|       1056|
    |v344_3_1_1_blk_n             |    9|          2|    1|          2|
    |v344_3_1_1_din               |  152|         33|   32|       1056|
    |v344_4_0_0_blk_n             |    9|          2|    1|          2|
    |v344_4_0_0_din               |  152|         33|   32|       1056|
    |v344_4_0_1_blk_n             |    9|          2|    1|          2|
    |v344_4_0_1_din               |  152|         33|   32|       1056|
    |v344_4_1_0_blk_n             |    9|          2|    1|          2|
    |v344_4_1_0_din               |  152|         33|   32|       1056|
    |v344_4_1_1_blk_n             |    9|          2|    1|          2|
    |v344_4_1_1_din               |  152|         33|   32|       1056|
    |v344_5_0_0_blk_n             |    9|          2|    1|          2|
    |v344_5_0_0_din               |  152|         33|   32|       1056|
    |v344_5_0_1_blk_n             |    9|          2|    1|          2|
    |v344_5_0_1_din               |  152|         33|   32|       1056|
    |v344_5_1_0_blk_n             |    9|          2|    1|          2|
    |v344_5_1_0_din               |  152|         33|   32|       1056|
    |v344_5_1_1_blk_n             |    9|          2|    1|          2|
    |v344_5_1_1_din               |  152|         33|   32|       1056|
    |v344_6_0_0_blk_n             |    9|          2|    1|          2|
    |v344_6_0_0_din               |  152|         33|   32|       1056|
    |v344_6_0_1_blk_n             |    9|          2|    1|          2|
    |v344_6_0_1_din               |  152|         33|   32|       1056|
    |v344_6_1_0_blk_n             |    9|          2|    1|          2|
    |v344_6_1_0_din               |  152|         33|   32|       1056|
    |v344_6_1_1_blk_n             |    9|          2|    1|          2|
    |v344_6_1_1_din               |  152|         33|   32|       1056|
    |v344_7_0_0_blk_n             |    9|          2|    1|          2|
    |v344_7_0_0_din               |  152|         33|   32|       1056|
    |v344_7_0_1_blk_n             |    9|          2|    1|          2|
    |v344_7_0_1_din               |  152|         33|   32|       1056|
    |v344_7_1_0_blk_n             |    9|          2|    1|          2|
    |v344_7_1_0_din               |  152|         33|   32|       1056|
    |v344_7_1_1_blk_n             |    9|          2|    1|          2|
    |v344_7_1_1_din               |  152|         33|   32|       1056|
    |v345_0_0_blk_n               |    9|          2|    1|          2|
    |v345_0_1_blk_n               |    9|          2|    1|          2|
    |v345_1_0_blk_n               |    9|          2|    1|          2|
    |v345_1_1_blk_n               |    9|          2|    1|          2|
    |v345_2_0_blk_n               |    9|          2|    1|          2|
    |v345_2_1_blk_n               |    9|          2|    1|          2|
    |v345_3_0_blk_n               |    9|          2|    1|          2|
    |v345_3_1_blk_n               |    9|          2|    1|          2|
    |v345_4_0_blk_n               |    9|          2|    1|          2|
    |v345_4_1_blk_n               |    9|          2|    1|          2|
    |v345_5_0_blk_n               |    9|          2|    1|          2|
    |v345_5_1_blk_n               |    9|          2|    1|          2|
    |v345_6_0_blk_n               |    9|          2|    1|          2|
    |v345_6_1_blk_n               |    9|          2|    1|          2|
    |v345_7_0_blk_n               |    9|          2|    1|          2|
    |v345_7_1_blk_n               |    9|          2|    1|          2|
    |v346_0_0_0_blk_n             |    9|          2|    1|          2|
    |v346_0_0_1_blk_n             |    9|          2|    1|          2|
    |v346_0_1_0_blk_n             |    9|          2|    1|          2|
    |v346_0_1_1_blk_n             |    9|          2|    1|          2|
    |v346_1_0_0_blk_n             |    9|          2|    1|          2|
    |v346_1_0_1_blk_n             |    9|          2|    1|          2|
    |v346_1_1_0_blk_n             |    9|          2|    1|          2|
    |v346_1_1_1_blk_n             |    9|          2|    1|          2|
    |v346_2_0_0_blk_n             |    9|          2|    1|          2|
    |v346_2_0_1_blk_n             |    9|          2|    1|          2|
    |v346_2_1_0_blk_n             |    9|          2|    1|          2|
    |v346_2_1_1_blk_n             |    9|          2|    1|          2|
    |v346_3_0_0_blk_n             |    9|          2|    1|          2|
    |v346_3_0_1_blk_n             |    9|          2|    1|          2|
    |v346_3_1_0_blk_n             |    9|          2|    1|          2|
    |v346_3_1_1_blk_n             |    9|          2|    1|          2|
    |v346_4_0_0_blk_n             |    9|          2|    1|          2|
    |v346_4_0_1_blk_n             |    9|          2|    1|          2|
    |v346_4_1_0_blk_n             |    9|          2|    1|          2|
    |v346_4_1_1_blk_n             |    9|          2|    1|          2|
    |v346_5_0_0_blk_n             |    9|          2|    1|          2|
    |v346_5_0_1_blk_n             |    9|          2|    1|          2|
    |v346_5_1_0_blk_n             |    9|          2|    1|          2|
    |v346_5_1_1_blk_n             |    9|          2|    1|          2|
    |v346_6_0_0_blk_n             |    9|          2|    1|          2|
    |v346_6_0_1_blk_n             |    9|          2|    1|          2|
    |v346_6_1_0_blk_n             |    9|          2|    1|          2|
    |v346_6_1_1_blk_n             |    9|          2|    1|          2|
    |v346_7_0_0_blk_n             |    9|          2|    1|          2|
    |v346_7_0_1_blk_n             |    9|          2|    1|          2|
    |v346_7_1_0_blk_n             |    9|          2|    1|          2|
    |v346_7_1_1_blk_n             |    9|          2|    1|          2|
    |v97_fu_192                   |    9|          2|    6|         12|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |11102|       2413| 3169|      70881|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln305_reg_11447          |   6|   0|    6|          0|
    |ap_CS_fsm                    |  32|   0|   32|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln305_reg_11443         |   1|   0|    1|          0|
    |reg_1000                     |  32|   0|   32|          0|
    |reg_1004                     |  32|   0|   32|          0|
    |reg_1008                     |  32|   0|   32|          0|
    |reg_1012                     |  32|   0|   32|          0|
    |reg_1016                     |  32|   0|   32|          0|
    |reg_1020                     |  32|   0|   32|          0|
    |reg_1024                     |  32|   0|   32|          0|
    |reg_1028                     |  32|   0|   32|          0|
    |reg_1032                     |  32|   0|   32|          0|
    |reg_1036                     |  32|   0|   32|          0|
    |reg_1040                     |  32|   0|   32|          0|
    |reg_1044                     |  32|   0|   32|          0|
    |reg_1048                     |  32|   0|   32|          0|
    |reg_1052                     |  32|   0|   32|          0|
    |reg_1056                     |  32|   0|   32|          0|
    |reg_1060                     |  32|   0|   32|          0|
    |reg_1064                     |  32|   0|   32|          0|
    |reg_1068                     |  32|   0|   32|          0|
    |reg_1072                     |  32|   0|   32|          0|
    |reg_1076                     |  32|   0|   32|          0|
    |reg_1080                     |  32|   0|   32|          0|
    |reg_1084                     |  32|   0|   32|          0|
    |reg_1088                     |  32|   0|   32|          0|
    |reg_836                      |  32|   0|   32|          0|
    |reg_840                      |  32|   0|   32|          0|
    |reg_844                      |  32|   0|   32|          0|
    |reg_848                      |  32|   0|   32|          0|
    |reg_852                      |  32|   0|   32|          0|
    |reg_856                      |  32|   0|   32|          0|
    |reg_860                      |  32|   0|   32|          0|
    |reg_864                      |  32|   0|   32|          0|
    |reg_868                      |  32|   0|   32|          0|
    |reg_872                      |  32|   0|   32|          0|
    |reg_876                      |  32|   0|   32|          0|
    |reg_880                      |  32|   0|   32|          0|
    |reg_884                      |  32|   0|   32|          0|
    |reg_888                      |  32|   0|   32|          0|
    |reg_892                      |  32|   0|   32|          0|
    |reg_896                      |  32|   0|   32|          0|
    |reg_900                      |  32|   0|   32|          0|
    |reg_904                      |  32|   0|   32|          0|
    |reg_908                      |  32|   0|   32|          0|
    |reg_912                      |  32|   0|   32|          0|
    |reg_916                      |  32|   0|   32|          0|
    |reg_920                      |  32|   0|   32|          0|
    |reg_924                      |  32|   0|   32|          0|
    |reg_928                      |  32|   0|   32|          0|
    |reg_932                      |  32|   0|   32|          0|
    |reg_936                      |  32|   0|   32|          0|
    |reg_940                      |  32|   0|   32|          0|
    |reg_944                      |  32|   0|   32|          0|
    |reg_948                      |  32|   0|   32|          0|
    |reg_952                      |  32|   0|   32|          0|
    |reg_956                      |  32|   0|   32|          0|
    |reg_960                      |  32|   0|   32|          0|
    |reg_964                      |  32|   0|   32|          0|
    |reg_968                      |  32|   0|   32|          0|
    |reg_972                      |  32|   0|   32|          0|
    |reg_976                      |  32|   0|   32|          0|
    |reg_980                      |  32|   0|   32|          0|
    |reg_984                      |  32|   0|   32|          0|
    |reg_988                      |  32|   0|   32|          0|
    |reg_992                      |  32|   0|   32|          0|
    |reg_996                      |  32|   0|   32|          0|
    |v104_16_reg_11658            |  32|   0|   32|          0|
    |v104_17_reg_11664            |  32|   0|   32|          0|
    |v104_18_reg_11670            |  32|   0|   32|          0|
    |v104_19_reg_11676            |  32|   0|   32|          0|
    |v104_20_reg_11682            |  32|   0|   32|          0|
    |v104_21_reg_11688            |  32|   0|   32|          0|
    |v104_22_reg_11694            |  32|   0|   32|          0|
    |v104_23_reg_11700            |  32|   0|   32|          0|
    |v104_24_reg_11706            |  32|   0|   32|          0|
    |v104_25_reg_11712            |  32|   0|   32|          0|
    |v104_26_reg_11718            |  32|   0|   32|          0|
    |v104_27_reg_11724            |  32|   0|   32|          0|
    |v104_28_reg_11730            |  32|   0|   32|          0|
    |v104_29_reg_11736            |  32|   0|   32|          0|
    |v104_30_reg_11742            |  32|   0|   32|          0|
    |v104_reg_11652               |  32|   0|   32|          0|
    |v345_0_0_read_reg_11452      |  32|   0|   32|          0|
    |v345_0_1_read_reg_11492      |  32|   0|   32|          0|
    |v345_1_0_read_reg_11457      |  32|   0|   32|          0|
    |v345_1_1_read_reg_11497      |  32|   0|   32|          0|
    |v345_2_0_read_reg_11462      |  32|   0|   32|          0|
    |v345_2_1_read_reg_11502      |  32|   0|   32|          0|
    |v345_3_0_read_reg_11467      |  32|   0|   32|          0|
    |v345_3_1_read_reg_11507      |  32|   0|   32|          0|
    |v345_4_0_read_reg_11472      |  32|   0|   32|          0|
    |v345_4_1_read_reg_11512      |  32|   0|   32|          0|
    |v345_5_0_read_reg_11477      |  32|   0|   32|          0|
    |v345_5_1_read_reg_11517      |  32|   0|   32|          0|
    |v345_6_0_read_reg_11482      |  32|   0|   32|          0|
    |v345_6_1_read_reg_11522      |  32|   0|   32|          0|
    |v345_7_0_read_reg_11487      |  32|   0|   32|          0|
    |v345_7_1_read_reg_11527      |  32|   0|   32|          0|
    |v97_fu_192                   |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |3120|   0| 3120|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         node8|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         node8|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         node8|  return value|
|v346_0_0_0_dout            |   in|   32|     ap_fifo|    v346_0_0_0|       pointer|
|v346_0_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_0_0_0|       pointer|
|v346_0_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_0_0_0|       pointer|
|v346_0_0_0_empty_n         |   in|    1|     ap_fifo|    v346_0_0_0|       pointer|
|v346_0_0_0_read            |  out|    1|     ap_fifo|    v346_0_0_0|       pointer|
|v346_1_0_0_dout            |   in|   32|     ap_fifo|    v346_1_0_0|       pointer|
|v346_1_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_1_0_0|       pointer|
|v346_1_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_1_0_0|       pointer|
|v346_1_0_0_empty_n         |   in|    1|     ap_fifo|    v346_1_0_0|       pointer|
|v346_1_0_0_read            |  out|    1|     ap_fifo|    v346_1_0_0|       pointer|
|v346_2_0_0_dout            |   in|   32|     ap_fifo|    v346_2_0_0|       pointer|
|v346_2_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_2_0_0|       pointer|
|v346_2_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_2_0_0|       pointer|
|v346_2_0_0_empty_n         |   in|    1|     ap_fifo|    v346_2_0_0|       pointer|
|v346_2_0_0_read            |  out|    1|     ap_fifo|    v346_2_0_0|       pointer|
|v346_3_0_0_dout            |   in|   32|     ap_fifo|    v346_3_0_0|       pointer|
|v346_3_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_3_0_0|       pointer|
|v346_3_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_3_0_0|       pointer|
|v346_3_0_0_empty_n         |   in|    1|     ap_fifo|    v346_3_0_0|       pointer|
|v346_3_0_0_read            |  out|    1|     ap_fifo|    v346_3_0_0|       pointer|
|v346_4_0_0_dout            |   in|   32|     ap_fifo|    v346_4_0_0|       pointer|
|v346_4_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_4_0_0|       pointer|
|v346_4_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_4_0_0|       pointer|
|v346_4_0_0_empty_n         |   in|    1|     ap_fifo|    v346_4_0_0|       pointer|
|v346_4_0_0_read            |  out|    1|     ap_fifo|    v346_4_0_0|       pointer|
|v346_5_0_0_dout            |   in|   32|     ap_fifo|    v346_5_0_0|       pointer|
|v346_5_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_5_0_0|       pointer|
|v346_5_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_5_0_0|       pointer|
|v346_5_0_0_empty_n         |   in|    1|     ap_fifo|    v346_5_0_0|       pointer|
|v346_5_0_0_read            |  out|    1|     ap_fifo|    v346_5_0_0|       pointer|
|v346_6_0_0_dout            |   in|   32|     ap_fifo|    v346_6_0_0|       pointer|
|v346_6_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_6_0_0|       pointer|
|v346_6_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_6_0_0|       pointer|
|v346_6_0_0_empty_n         |   in|    1|     ap_fifo|    v346_6_0_0|       pointer|
|v346_6_0_0_read            |  out|    1|     ap_fifo|    v346_6_0_0|       pointer|
|v346_7_0_0_dout            |   in|   32|     ap_fifo|    v346_7_0_0|       pointer|
|v346_7_0_0_num_data_valid  |   in|   11|     ap_fifo|    v346_7_0_0|       pointer|
|v346_7_0_0_fifo_cap        |   in|   11|     ap_fifo|    v346_7_0_0|       pointer|
|v346_7_0_0_empty_n         |   in|    1|     ap_fifo|    v346_7_0_0|       pointer|
|v346_7_0_0_read            |  out|    1|     ap_fifo|    v346_7_0_0|       pointer|
|v346_0_0_1_dout            |   in|   32|     ap_fifo|    v346_0_0_1|       pointer|
|v346_0_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_0_0_1|       pointer|
|v346_0_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_0_0_1|       pointer|
|v346_0_0_1_empty_n         |   in|    1|     ap_fifo|    v346_0_0_1|       pointer|
|v346_0_0_1_read            |  out|    1|     ap_fifo|    v346_0_0_1|       pointer|
|v346_1_0_1_dout            |   in|   32|     ap_fifo|    v346_1_0_1|       pointer|
|v346_1_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_1_0_1|       pointer|
|v346_1_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_1_0_1|       pointer|
|v346_1_0_1_empty_n         |   in|    1|     ap_fifo|    v346_1_0_1|       pointer|
|v346_1_0_1_read            |  out|    1|     ap_fifo|    v346_1_0_1|       pointer|
|v346_2_0_1_dout            |   in|   32|     ap_fifo|    v346_2_0_1|       pointer|
|v346_2_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_2_0_1|       pointer|
|v346_2_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_2_0_1|       pointer|
|v346_2_0_1_empty_n         |   in|    1|     ap_fifo|    v346_2_0_1|       pointer|
|v346_2_0_1_read            |  out|    1|     ap_fifo|    v346_2_0_1|       pointer|
|v346_3_0_1_dout            |   in|   32|     ap_fifo|    v346_3_0_1|       pointer|
|v346_3_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_3_0_1|       pointer|
|v346_3_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_3_0_1|       pointer|
|v346_3_0_1_empty_n         |   in|    1|     ap_fifo|    v346_3_0_1|       pointer|
|v346_3_0_1_read            |  out|    1|     ap_fifo|    v346_3_0_1|       pointer|
|v346_4_0_1_dout            |   in|   32|     ap_fifo|    v346_4_0_1|       pointer|
|v346_4_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_4_0_1|       pointer|
|v346_4_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_4_0_1|       pointer|
|v346_4_0_1_empty_n         |   in|    1|     ap_fifo|    v346_4_0_1|       pointer|
|v346_4_0_1_read            |  out|    1|     ap_fifo|    v346_4_0_1|       pointer|
|v346_5_0_1_dout            |   in|   32|     ap_fifo|    v346_5_0_1|       pointer|
|v346_5_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_5_0_1|       pointer|
|v346_5_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_5_0_1|       pointer|
|v346_5_0_1_empty_n         |   in|    1|     ap_fifo|    v346_5_0_1|       pointer|
|v346_5_0_1_read            |  out|    1|     ap_fifo|    v346_5_0_1|       pointer|
|v346_6_0_1_dout            |   in|   32|     ap_fifo|    v346_6_0_1|       pointer|
|v346_6_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_6_0_1|       pointer|
|v346_6_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_6_0_1|       pointer|
|v346_6_0_1_empty_n         |   in|    1|     ap_fifo|    v346_6_0_1|       pointer|
|v346_6_0_1_read            |  out|    1|     ap_fifo|    v346_6_0_1|       pointer|
|v346_7_0_1_dout            |   in|   32|     ap_fifo|    v346_7_0_1|       pointer|
|v346_7_0_1_num_data_valid  |   in|   11|     ap_fifo|    v346_7_0_1|       pointer|
|v346_7_0_1_fifo_cap        |   in|   11|     ap_fifo|    v346_7_0_1|       pointer|
|v346_7_0_1_empty_n         |   in|    1|     ap_fifo|    v346_7_0_1|       pointer|
|v346_7_0_1_read            |  out|    1|     ap_fifo|    v346_7_0_1|       pointer|
|v346_0_1_0_dout            |   in|   32|     ap_fifo|    v346_0_1_0|       pointer|
|v346_0_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_0_1_0|       pointer|
|v346_0_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_0_1_0|       pointer|
|v346_0_1_0_empty_n         |   in|    1|     ap_fifo|    v346_0_1_0|       pointer|
|v346_0_1_0_read            |  out|    1|     ap_fifo|    v346_0_1_0|       pointer|
|v346_1_1_0_dout            |   in|   32|     ap_fifo|    v346_1_1_0|       pointer|
|v346_1_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_1_1_0|       pointer|
|v346_1_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_1_1_0|       pointer|
|v346_1_1_0_empty_n         |   in|    1|     ap_fifo|    v346_1_1_0|       pointer|
|v346_1_1_0_read            |  out|    1|     ap_fifo|    v346_1_1_0|       pointer|
|v346_2_1_0_dout            |   in|   32|     ap_fifo|    v346_2_1_0|       pointer|
|v346_2_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_2_1_0|       pointer|
|v346_2_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_2_1_0|       pointer|
|v346_2_1_0_empty_n         |   in|    1|     ap_fifo|    v346_2_1_0|       pointer|
|v346_2_1_0_read            |  out|    1|     ap_fifo|    v346_2_1_0|       pointer|
|v346_3_1_0_dout            |   in|   32|     ap_fifo|    v346_3_1_0|       pointer|
|v346_3_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_3_1_0|       pointer|
|v346_3_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_3_1_0|       pointer|
|v346_3_1_0_empty_n         |   in|    1|     ap_fifo|    v346_3_1_0|       pointer|
|v346_3_1_0_read            |  out|    1|     ap_fifo|    v346_3_1_0|       pointer|
|v346_4_1_0_dout            |   in|   32|     ap_fifo|    v346_4_1_0|       pointer|
|v346_4_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_4_1_0|       pointer|
|v346_4_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_4_1_0|       pointer|
|v346_4_1_0_empty_n         |   in|    1|     ap_fifo|    v346_4_1_0|       pointer|
|v346_4_1_0_read            |  out|    1|     ap_fifo|    v346_4_1_0|       pointer|
|v346_5_1_0_dout            |   in|   32|     ap_fifo|    v346_5_1_0|       pointer|
|v346_5_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_5_1_0|       pointer|
|v346_5_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_5_1_0|       pointer|
|v346_5_1_0_empty_n         |   in|    1|     ap_fifo|    v346_5_1_0|       pointer|
|v346_5_1_0_read            |  out|    1|     ap_fifo|    v346_5_1_0|       pointer|
|v346_6_1_0_dout            |   in|   32|     ap_fifo|    v346_6_1_0|       pointer|
|v346_6_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_6_1_0|       pointer|
|v346_6_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_6_1_0|       pointer|
|v346_6_1_0_empty_n         |   in|    1|     ap_fifo|    v346_6_1_0|       pointer|
|v346_6_1_0_read            |  out|    1|     ap_fifo|    v346_6_1_0|       pointer|
|v346_7_1_0_dout            |   in|   32|     ap_fifo|    v346_7_1_0|       pointer|
|v346_7_1_0_num_data_valid  |   in|   11|     ap_fifo|    v346_7_1_0|       pointer|
|v346_7_1_0_fifo_cap        |   in|   11|     ap_fifo|    v346_7_1_0|       pointer|
|v346_7_1_0_empty_n         |   in|    1|     ap_fifo|    v346_7_1_0|       pointer|
|v346_7_1_0_read            |  out|    1|     ap_fifo|    v346_7_1_0|       pointer|
|v346_0_1_1_dout            |   in|   32|     ap_fifo|    v346_0_1_1|       pointer|
|v346_0_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_0_1_1|       pointer|
|v346_0_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_0_1_1|       pointer|
|v346_0_1_1_empty_n         |   in|    1|     ap_fifo|    v346_0_1_1|       pointer|
|v346_0_1_1_read            |  out|    1|     ap_fifo|    v346_0_1_1|       pointer|
|v346_1_1_1_dout            |   in|   32|     ap_fifo|    v346_1_1_1|       pointer|
|v346_1_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_1_1_1|       pointer|
|v346_1_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_1_1_1|       pointer|
|v346_1_1_1_empty_n         |   in|    1|     ap_fifo|    v346_1_1_1|       pointer|
|v346_1_1_1_read            |  out|    1|     ap_fifo|    v346_1_1_1|       pointer|
|v346_2_1_1_dout            |   in|   32|     ap_fifo|    v346_2_1_1|       pointer|
|v346_2_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_2_1_1|       pointer|
|v346_2_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_2_1_1|       pointer|
|v346_2_1_1_empty_n         |   in|    1|     ap_fifo|    v346_2_1_1|       pointer|
|v346_2_1_1_read            |  out|    1|     ap_fifo|    v346_2_1_1|       pointer|
|v346_3_1_1_dout            |   in|   32|     ap_fifo|    v346_3_1_1|       pointer|
|v346_3_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_3_1_1|       pointer|
|v346_3_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_3_1_1|       pointer|
|v346_3_1_1_empty_n         |   in|    1|     ap_fifo|    v346_3_1_1|       pointer|
|v346_3_1_1_read            |  out|    1|     ap_fifo|    v346_3_1_1|       pointer|
|v346_4_1_1_dout            |   in|   32|     ap_fifo|    v346_4_1_1|       pointer|
|v346_4_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_4_1_1|       pointer|
|v346_4_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_4_1_1|       pointer|
|v346_4_1_1_empty_n         |   in|    1|     ap_fifo|    v346_4_1_1|       pointer|
|v346_4_1_1_read            |  out|    1|     ap_fifo|    v346_4_1_1|       pointer|
|v346_5_1_1_dout            |   in|   32|     ap_fifo|    v346_5_1_1|       pointer|
|v346_5_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_5_1_1|       pointer|
|v346_5_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_5_1_1|       pointer|
|v346_5_1_1_empty_n         |   in|    1|     ap_fifo|    v346_5_1_1|       pointer|
|v346_5_1_1_read            |  out|    1|     ap_fifo|    v346_5_1_1|       pointer|
|v346_6_1_1_dout            |   in|   32|     ap_fifo|    v346_6_1_1|       pointer|
|v346_6_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_6_1_1|       pointer|
|v346_6_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_6_1_1|       pointer|
|v346_6_1_1_empty_n         |   in|    1|     ap_fifo|    v346_6_1_1|       pointer|
|v346_6_1_1_read            |  out|    1|     ap_fifo|    v346_6_1_1|       pointer|
|v346_7_1_1_dout            |   in|   32|     ap_fifo|    v346_7_1_1|       pointer|
|v346_7_1_1_num_data_valid  |   in|   11|     ap_fifo|    v346_7_1_1|       pointer|
|v346_7_1_1_fifo_cap        |   in|   11|     ap_fifo|    v346_7_1_1|       pointer|
|v346_7_1_1_empty_n         |   in|    1|     ap_fifo|    v346_7_1_1|       pointer|
|v346_7_1_1_read            |  out|    1|     ap_fifo|    v346_7_1_1|       pointer|
|v344_0_0_0_din             |  out|   32|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_full_n          |   in|    1|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_write           |  out|    1|     ap_fifo|    v344_0_0_0|       pointer|
|v344_1_0_0_din             |  out|   32|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_full_n          |   in|    1|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_write           |  out|    1|     ap_fifo|    v344_1_0_0|       pointer|
|v344_2_0_0_din             |  out|   32|     ap_fifo|    v344_2_0_0|       pointer|
|v344_2_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_2_0_0|       pointer|
|v344_2_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_2_0_0|       pointer|
|v344_2_0_0_full_n          |   in|    1|     ap_fifo|    v344_2_0_0|       pointer|
|v344_2_0_0_write           |  out|    1|     ap_fifo|    v344_2_0_0|       pointer|
|v344_3_0_0_din             |  out|   32|     ap_fifo|    v344_3_0_0|       pointer|
|v344_3_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_3_0_0|       pointer|
|v344_3_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_3_0_0|       pointer|
|v344_3_0_0_full_n          |   in|    1|     ap_fifo|    v344_3_0_0|       pointer|
|v344_3_0_0_write           |  out|    1|     ap_fifo|    v344_3_0_0|       pointer|
|v344_4_0_0_din             |  out|   32|     ap_fifo|    v344_4_0_0|       pointer|
|v344_4_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_4_0_0|       pointer|
|v344_4_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_4_0_0|       pointer|
|v344_4_0_0_full_n          |   in|    1|     ap_fifo|    v344_4_0_0|       pointer|
|v344_4_0_0_write           |  out|    1|     ap_fifo|    v344_4_0_0|       pointer|
|v344_5_0_0_din             |  out|   32|     ap_fifo|    v344_5_0_0|       pointer|
|v344_5_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_5_0_0|       pointer|
|v344_5_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_5_0_0|       pointer|
|v344_5_0_0_full_n          |   in|    1|     ap_fifo|    v344_5_0_0|       pointer|
|v344_5_0_0_write           |  out|    1|     ap_fifo|    v344_5_0_0|       pointer|
|v344_6_0_0_din             |  out|   32|     ap_fifo|    v344_6_0_0|       pointer|
|v344_6_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_6_0_0|       pointer|
|v344_6_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_6_0_0|       pointer|
|v344_6_0_0_full_n          |   in|    1|     ap_fifo|    v344_6_0_0|       pointer|
|v344_6_0_0_write           |  out|    1|     ap_fifo|    v344_6_0_0|       pointer|
|v344_7_0_0_din             |  out|   32|     ap_fifo|    v344_7_0_0|       pointer|
|v344_7_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_7_0_0|       pointer|
|v344_7_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_7_0_0|       pointer|
|v344_7_0_0_full_n          |   in|    1|     ap_fifo|    v344_7_0_0|       pointer|
|v344_7_0_0_write           |  out|    1|     ap_fifo|    v344_7_0_0|       pointer|
|v344_0_0_1_din             |  out|   32|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_full_n          |   in|    1|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_write           |  out|    1|     ap_fifo|    v344_0_0_1|       pointer|
|v344_1_0_1_din             |  out|   32|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_full_n          |   in|    1|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_write           |  out|    1|     ap_fifo|    v344_1_0_1|       pointer|
|v344_2_0_1_din             |  out|   32|     ap_fifo|    v344_2_0_1|       pointer|
|v344_2_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_2_0_1|       pointer|
|v344_2_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_2_0_1|       pointer|
|v344_2_0_1_full_n          |   in|    1|     ap_fifo|    v344_2_0_1|       pointer|
|v344_2_0_1_write           |  out|    1|     ap_fifo|    v344_2_0_1|       pointer|
|v344_3_0_1_din             |  out|   32|     ap_fifo|    v344_3_0_1|       pointer|
|v344_3_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_3_0_1|       pointer|
|v344_3_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_3_0_1|       pointer|
|v344_3_0_1_full_n          |   in|    1|     ap_fifo|    v344_3_0_1|       pointer|
|v344_3_0_1_write           |  out|    1|     ap_fifo|    v344_3_0_1|       pointer|
|v344_4_0_1_din             |  out|   32|     ap_fifo|    v344_4_0_1|       pointer|
|v344_4_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_4_0_1|       pointer|
|v344_4_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_4_0_1|       pointer|
|v344_4_0_1_full_n          |   in|    1|     ap_fifo|    v344_4_0_1|       pointer|
|v344_4_0_1_write           |  out|    1|     ap_fifo|    v344_4_0_1|       pointer|
|v344_5_0_1_din             |  out|   32|     ap_fifo|    v344_5_0_1|       pointer|
|v344_5_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_5_0_1|       pointer|
|v344_5_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_5_0_1|       pointer|
|v344_5_0_1_full_n          |   in|    1|     ap_fifo|    v344_5_0_1|       pointer|
|v344_5_0_1_write           |  out|    1|     ap_fifo|    v344_5_0_1|       pointer|
|v344_6_0_1_din             |  out|   32|     ap_fifo|    v344_6_0_1|       pointer|
|v344_6_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_6_0_1|       pointer|
|v344_6_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_6_0_1|       pointer|
|v344_6_0_1_full_n          |   in|    1|     ap_fifo|    v344_6_0_1|       pointer|
|v344_6_0_1_write           |  out|    1|     ap_fifo|    v344_6_0_1|       pointer|
|v344_7_0_1_din             |  out|   32|     ap_fifo|    v344_7_0_1|       pointer|
|v344_7_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_7_0_1|       pointer|
|v344_7_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_7_0_1|       pointer|
|v344_7_0_1_full_n          |   in|    1|     ap_fifo|    v344_7_0_1|       pointer|
|v344_7_0_1_write           |  out|    1|     ap_fifo|    v344_7_0_1|       pointer|
|v344_0_1_0_din             |  out|   32|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_full_n          |   in|    1|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_write           |  out|    1|     ap_fifo|    v344_0_1_0|       pointer|
|v344_1_1_0_din             |  out|   32|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_full_n          |   in|    1|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_write           |  out|    1|     ap_fifo|    v344_1_1_0|       pointer|
|v344_2_1_0_din             |  out|   32|     ap_fifo|    v344_2_1_0|       pointer|
|v344_2_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_2_1_0|       pointer|
|v344_2_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_2_1_0|       pointer|
|v344_2_1_0_full_n          |   in|    1|     ap_fifo|    v344_2_1_0|       pointer|
|v344_2_1_0_write           |  out|    1|     ap_fifo|    v344_2_1_0|       pointer|
|v344_3_1_0_din             |  out|   32|     ap_fifo|    v344_3_1_0|       pointer|
|v344_3_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_3_1_0|       pointer|
|v344_3_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_3_1_0|       pointer|
|v344_3_1_0_full_n          |   in|    1|     ap_fifo|    v344_3_1_0|       pointer|
|v344_3_1_0_write           |  out|    1|     ap_fifo|    v344_3_1_0|       pointer|
|v344_4_1_0_din             |  out|   32|     ap_fifo|    v344_4_1_0|       pointer|
|v344_4_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_4_1_0|       pointer|
|v344_4_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_4_1_0|       pointer|
|v344_4_1_0_full_n          |   in|    1|     ap_fifo|    v344_4_1_0|       pointer|
|v344_4_1_0_write           |  out|    1|     ap_fifo|    v344_4_1_0|       pointer|
|v344_5_1_0_din             |  out|   32|     ap_fifo|    v344_5_1_0|       pointer|
|v344_5_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_5_1_0|       pointer|
|v344_5_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_5_1_0|       pointer|
|v344_5_1_0_full_n          |   in|    1|     ap_fifo|    v344_5_1_0|       pointer|
|v344_5_1_0_write           |  out|    1|     ap_fifo|    v344_5_1_0|       pointer|
|v344_6_1_0_din             |  out|   32|     ap_fifo|    v344_6_1_0|       pointer|
|v344_6_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_6_1_0|       pointer|
|v344_6_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_6_1_0|       pointer|
|v344_6_1_0_full_n          |   in|    1|     ap_fifo|    v344_6_1_0|       pointer|
|v344_6_1_0_write           |  out|    1|     ap_fifo|    v344_6_1_0|       pointer|
|v344_7_1_0_din             |  out|   32|     ap_fifo|    v344_7_1_0|       pointer|
|v344_7_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_7_1_0|       pointer|
|v344_7_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_7_1_0|       pointer|
|v344_7_1_0_full_n          |   in|    1|     ap_fifo|    v344_7_1_0|       pointer|
|v344_7_1_0_write           |  out|    1|     ap_fifo|    v344_7_1_0|       pointer|
|v344_0_1_1_din             |  out|   32|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_full_n          |   in|    1|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_write           |  out|    1|     ap_fifo|    v344_0_1_1|       pointer|
|v344_1_1_1_din             |  out|   32|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_full_n          |   in|    1|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_write           |  out|    1|     ap_fifo|    v344_1_1_1|       pointer|
|v344_2_1_1_din             |  out|   32|     ap_fifo|    v344_2_1_1|       pointer|
|v344_2_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_2_1_1|       pointer|
|v344_2_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_2_1_1|       pointer|
|v344_2_1_1_full_n          |   in|    1|     ap_fifo|    v344_2_1_1|       pointer|
|v344_2_1_1_write           |  out|    1|     ap_fifo|    v344_2_1_1|       pointer|
|v344_3_1_1_din             |  out|   32|     ap_fifo|    v344_3_1_1|       pointer|
|v344_3_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_3_1_1|       pointer|
|v344_3_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_3_1_1|       pointer|
|v344_3_1_1_full_n          |   in|    1|     ap_fifo|    v344_3_1_1|       pointer|
|v344_3_1_1_write           |  out|    1|     ap_fifo|    v344_3_1_1|       pointer|
|v344_4_1_1_din             |  out|   32|     ap_fifo|    v344_4_1_1|       pointer|
|v344_4_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_4_1_1|       pointer|
|v344_4_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_4_1_1|       pointer|
|v344_4_1_1_full_n          |   in|    1|     ap_fifo|    v344_4_1_1|       pointer|
|v344_4_1_1_write           |  out|    1|     ap_fifo|    v344_4_1_1|       pointer|
|v344_5_1_1_din             |  out|   32|     ap_fifo|    v344_5_1_1|       pointer|
|v344_5_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_5_1_1|       pointer|
|v344_5_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_5_1_1|       pointer|
|v344_5_1_1_full_n          |   in|    1|     ap_fifo|    v344_5_1_1|       pointer|
|v344_5_1_1_write           |  out|    1|     ap_fifo|    v344_5_1_1|       pointer|
|v344_6_1_1_din             |  out|   32|     ap_fifo|    v344_6_1_1|       pointer|
|v344_6_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_6_1_1|       pointer|
|v344_6_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_6_1_1|       pointer|
|v344_6_1_1_full_n          |   in|    1|     ap_fifo|    v344_6_1_1|       pointer|
|v344_6_1_1_write           |  out|    1|     ap_fifo|    v344_6_1_1|       pointer|
|v344_7_1_1_din             |  out|   32|     ap_fifo|    v344_7_1_1|       pointer|
|v344_7_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_7_1_1|       pointer|
|v344_7_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_7_1_1|       pointer|
|v344_7_1_1_full_n          |   in|    1|     ap_fifo|    v344_7_1_1|       pointer|
|v344_7_1_1_write           |  out|    1|     ap_fifo|    v344_7_1_1|       pointer|
|v345_0_0_dout              |   in|   32|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_num_data_valid    |   in|    6|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_fifo_cap          |   in|    6|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_empty_n           |   in|    1|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_read              |  out|    1|     ap_fifo|      v345_0_0|       pointer|
|v345_0_1_dout              |   in|   32|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_num_data_valid    |   in|    6|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_fifo_cap          |   in|    6|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_empty_n           |   in|    1|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_read              |  out|    1|     ap_fifo|      v345_0_1|       pointer|
|v345_1_0_dout              |   in|   32|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_num_data_valid    |   in|    6|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_fifo_cap          |   in|    6|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_empty_n           |   in|    1|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_read              |  out|    1|     ap_fifo|      v345_1_0|       pointer|
|v345_1_1_dout              |   in|   32|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_num_data_valid    |   in|    6|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_fifo_cap          |   in|    6|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_empty_n           |   in|    1|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_read              |  out|    1|     ap_fifo|      v345_1_1|       pointer|
|v345_2_0_dout              |   in|   32|     ap_fifo|      v345_2_0|       pointer|
|v345_2_0_num_data_valid    |   in|    6|     ap_fifo|      v345_2_0|       pointer|
|v345_2_0_fifo_cap          |   in|    6|     ap_fifo|      v345_2_0|       pointer|
|v345_2_0_empty_n           |   in|    1|     ap_fifo|      v345_2_0|       pointer|
|v345_2_0_read              |  out|    1|     ap_fifo|      v345_2_0|       pointer|
|v345_2_1_dout              |   in|   32|     ap_fifo|      v345_2_1|       pointer|
|v345_2_1_num_data_valid    |   in|    6|     ap_fifo|      v345_2_1|       pointer|
|v345_2_1_fifo_cap          |   in|    6|     ap_fifo|      v345_2_1|       pointer|
|v345_2_1_empty_n           |   in|    1|     ap_fifo|      v345_2_1|       pointer|
|v345_2_1_read              |  out|    1|     ap_fifo|      v345_2_1|       pointer|
|v345_3_0_dout              |   in|   32|     ap_fifo|      v345_3_0|       pointer|
|v345_3_0_num_data_valid    |   in|    6|     ap_fifo|      v345_3_0|       pointer|
|v345_3_0_fifo_cap          |   in|    6|     ap_fifo|      v345_3_0|       pointer|
|v345_3_0_empty_n           |   in|    1|     ap_fifo|      v345_3_0|       pointer|
|v345_3_0_read              |  out|    1|     ap_fifo|      v345_3_0|       pointer|
|v345_3_1_dout              |   in|   32|     ap_fifo|      v345_3_1|       pointer|
|v345_3_1_num_data_valid    |   in|    6|     ap_fifo|      v345_3_1|       pointer|
|v345_3_1_fifo_cap          |   in|    6|     ap_fifo|      v345_3_1|       pointer|
|v345_3_1_empty_n           |   in|    1|     ap_fifo|      v345_3_1|       pointer|
|v345_3_1_read              |  out|    1|     ap_fifo|      v345_3_1|       pointer|
|v345_4_0_dout              |   in|   32|     ap_fifo|      v345_4_0|       pointer|
|v345_4_0_num_data_valid    |   in|    6|     ap_fifo|      v345_4_0|       pointer|
|v345_4_0_fifo_cap          |   in|    6|     ap_fifo|      v345_4_0|       pointer|
|v345_4_0_empty_n           |   in|    1|     ap_fifo|      v345_4_0|       pointer|
|v345_4_0_read              |  out|    1|     ap_fifo|      v345_4_0|       pointer|
|v345_4_1_dout              |   in|   32|     ap_fifo|      v345_4_1|       pointer|
|v345_4_1_num_data_valid    |   in|    6|     ap_fifo|      v345_4_1|       pointer|
|v345_4_1_fifo_cap          |   in|    6|     ap_fifo|      v345_4_1|       pointer|
|v345_4_1_empty_n           |   in|    1|     ap_fifo|      v345_4_1|       pointer|
|v345_4_1_read              |  out|    1|     ap_fifo|      v345_4_1|       pointer|
|v345_5_0_dout              |   in|   32|     ap_fifo|      v345_5_0|       pointer|
|v345_5_0_num_data_valid    |   in|    6|     ap_fifo|      v345_5_0|       pointer|
|v345_5_0_fifo_cap          |   in|    6|     ap_fifo|      v345_5_0|       pointer|
|v345_5_0_empty_n           |   in|    1|     ap_fifo|      v345_5_0|       pointer|
|v345_5_0_read              |  out|    1|     ap_fifo|      v345_5_0|       pointer|
|v345_5_1_dout              |   in|   32|     ap_fifo|      v345_5_1|       pointer|
|v345_5_1_num_data_valid    |   in|    6|     ap_fifo|      v345_5_1|       pointer|
|v345_5_1_fifo_cap          |   in|    6|     ap_fifo|      v345_5_1|       pointer|
|v345_5_1_empty_n           |   in|    1|     ap_fifo|      v345_5_1|       pointer|
|v345_5_1_read              |  out|    1|     ap_fifo|      v345_5_1|       pointer|
|v345_6_0_dout              |   in|   32|     ap_fifo|      v345_6_0|       pointer|
|v345_6_0_num_data_valid    |   in|    6|     ap_fifo|      v345_6_0|       pointer|
|v345_6_0_fifo_cap          |   in|    6|     ap_fifo|      v345_6_0|       pointer|
|v345_6_0_empty_n           |   in|    1|     ap_fifo|      v345_6_0|       pointer|
|v345_6_0_read              |  out|    1|     ap_fifo|      v345_6_0|       pointer|
|v345_6_1_dout              |   in|   32|     ap_fifo|      v345_6_1|       pointer|
|v345_6_1_num_data_valid    |   in|    6|     ap_fifo|      v345_6_1|       pointer|
|v345_6_1_fifo_cap          |   in|    6|     ap_fifo|      v345_6_1|       pointer|
|v345_6_1_empty_n           |   in|    1|     ap_fifo|      v345_6_1|       pointer|
|v345_6_1_read              |  out|    1|     ap_fifo|      v345_6_1|       pointer|
|v345_7_0_dout              |   in|   32|     ap_fifo|      v345_7_0|       pointer|
|v345_7_0_num_data_valid    |   in|    6|     ap_fifo|      v345_7_0|       pointer|
|v345_7_0_fifo_cap          |   in|    6|     ap_fifo|      v345_7_0|       pointer|
|v345_7_0_empty_n           |   in|    1|     ap_fifo|      v345_7_0|       pointer|
|v345_7_0_read              |  out|    1|     ap_fifo|      v345_7_0|       pointer|
|v345_7_1_dout              |   in|   32|     ap_fifo|      v345_7_1|       pointer|
|v345_7_1_num_data_valid    |   in|    6|     ap_fifo|      v345_7_1|       pointer|
|v345_7_1_fifo_cap          |   in|    6|     ap_fifo|      v345_7_1|       pointer|
|v345_7_1_empty_n           |   in|    1|     ap_fifo|      v345_7_1|       pointer|
|v345_7_1_read              |  out|    1|     ap_fifo|      v345_7_1|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

