vhdl xil_defaultlib  \
"../../../bd/cpu/ip/cpu_processing_system7_0_0/cpu_processing_system7_0_0_sim_netlist.vhdl" \
"../../../bd/cpu/ip/cpu_rst_ps7_0_50M_0/cpu_rst_ps7_0_50M_0_sim_netlist.vhdl" \
"../../../bd/cpu/ip/cpu_rst_ps7_0_50M_0/sim/cpu_rst_ps7_0_50M_0.vhd" \

nosort
