Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct 20 23:43:49 2021
| Host         : MINGO-ASUS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CortexM3_Soc_control_sets_placed.rpt
| Design       : CortexM3_Soc
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1011 |
|    Minimum number of control sets                        |   910 |
|    Addition due to synthesis replication                 |   101 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2228 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1011 |
| >= 0 to < 4        |    66 |
| >= 4 to < 6        |   184 |
| >= 6 to < 8        |    93 |
| >= 8 to < 10       |   139 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    30 |
| >= 14 to < 16      |    10 |
| >= 16              |   467 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7686 |         2320 |
| No           | No                    | Yes                    |            5372 |         2930 |
| No           | Yes                   | No                     |            1690 |          649 |
| Yes          | No                    | No                     |            5010 |         1641 |
| Yes          | No                    | Yes                    |            4053 |         1520 |
| Yes          | Yes                   | No                     |            1993 |          647 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pclk                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                         | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                 |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Z8ha17_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                1 |              1 |
|  pclk                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                 | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                                               |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                                               |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                                               |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                     |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  pclk                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                 | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                 |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                            | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                              |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                                               |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                1 |              2 |
|  swck                                          |                                                                                                                                                                                                                                                          | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                1 |              2 |
|  pclk                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                                               |                1 |              2 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                     | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                               |                1 |              2 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                 | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                               |                1 |              2 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                1 |              2 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                1 |              2 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                     | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                               |                1 |              2 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                1 |              2 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                |                1 |              2 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                               |                2 |              2 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                2 |              2 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                               |                3 |              3 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  TIMER/clk_timer_reg_n_0                       |                                                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                         |                1 |              3 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  swck                                          | CortexM3_Core/Pqthw6                                                                                                                                                                                                                                     | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Dimoz6_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Efhov6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  TIMER/clk_timer_reg_n_0                       | TIMER/value_hund[3]_i_1_n_0                                                                                                                                                                                                                              | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              4 |
|  TIMER/clk_timer_reg_n_0                       | TIMER/value_tens[3]_i_1_n_0                                                                                                                                                                                                                              | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                1 |              4 |
|  TIMER/clk_timer_reg_n_0                       | TIMER/value_unit[3]_i_1_n_0                                                                                                                                                                                                                              | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                1 |              4 |
|  TIMER/clk_timer_reg_n_0                       | TIMER/value_thsd[3]_i_1_n_0                                                                                                                                                                                                                              | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Eu1jy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/pool_status[3]_i_1_n_0                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_5[0]                                                                                                                                                              |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt4[3]_i_1_n_0                                                                                                                                                                                                                            | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Fknov6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                3 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/p_12275_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                 |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                 |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/G11jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Qwciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Rconv6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                     | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                               |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                               | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                              |                4 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ytciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | UART/tx_state_update                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                     | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                               |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Muciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/K31jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ovciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                            | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Avciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/wr_cmd_en_last                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Wsciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Na3nv6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                4 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Wmcov6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Vfeiw6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ktciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_2[0]                                                                                                                                                              |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                   | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                              |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                               | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                    |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/B4nzz6_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                 |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                    | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                      |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Vainz6_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                            | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                               |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/O5a7z6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                        | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                      |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                     |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                     |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                              | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_7[0]                                                                                                                                                              |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/U21jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_1[0]                                                                                                                                                              |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | UART/update_rx_tick_cnt                                                                                                                                                                                                                                  | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | UART/rx_state_update                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                               |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                     | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                    |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Cwciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | UART/reg_baud_cntr_f0                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                                |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_reg_0[0]                                                                                                                                                                                | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMA/StateCr0                                                                                                                                                                                                                                             | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                  |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMA/ChanCnt[3]_i_1_n_0                                                                                                                                                                                                                                   | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                              |                3 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMA/u_FIFO_U/wp[3]_i_1_n_0                                                                                                                                                                                                                               | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/slave_sel_reg[0]                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Q01jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_AhbMtx_InStg_5/E[0]                                                                                                                                                                                                                             | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_ahbmtx_decs4/u_AhbMtx_default_slave/E[0]                                                                                                                                                                                                        | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                 |                2 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/DecodeState0                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/gnr_ctrl_reg[1][0]                                                                                                                                                                                                                         | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              4 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/gnr_ctrl_reg[1]_0[0]                                                                                                                                                                                                                       | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              4 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                1 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Hglhw6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/H1gh07_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Gecov6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Gaog07_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                1 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Fftnv6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                              |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                         | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                         |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Cjliy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                   |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                                                                                          |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                1 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/At8m17_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ammhw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Alo7x6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                              |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                             |                1 |              5 |
|  pclk                                          |                                                                                                                                                                                                                                                          | CAMEARA/state[1]_i_2_n_0                                                                                                                                                                                                                |                2 |              5 |
|  swck                                          | CortexM3_Core/Vedoz6_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |                4 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___69_n_0                                                                                                                                                                         |                4 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/p_8434_in                                                                                                                                                                                                                                  | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_ready_i_reg[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/load_stage2                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                4 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Z73iw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                3 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                 | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                    |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                         | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                   |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                         | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                 |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                 |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                 |                3 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                 |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                           |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                           | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                      |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Udkov6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                  |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                  |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                  |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                  |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                  |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                  |                1 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_AHB_to_AXI/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1_n_0                                                                                                                                                                 | DDR/u_AHB_to_AXI/U0/AHB_IF/SS[0]                                                                                                                                                                                                        |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                  |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                               |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_AHB_to_AXI/U0/AHB_IF/E[0]                                                                                                                                                                                                                          | DDR/u_AHB_to_AXI/U0/AHB_IF/SS[0]                                                                                                                                                                                                        |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                        | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                  |                1 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Zidiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                         | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                5 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/L2joz6_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                3 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/sort_addr[4]_i_1_n_0                                                                                                                                                                                                                             | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/rise_len[4]_i_1_n_0                                                                                                                                                                                                                              | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/remain_num[4]_i_1_n_0                                                                                                                                                                                                                            | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/now_len[4]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/nms_rewr_addr[4]_i_1_n_0                                                                                                                                                                                                                         | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/nms_rdot_addr[4]_i_1_n_0                                                                                                                                                                                                                         | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/decode_idx_addr[4]_i_1_n_0                                                                                                                                                                                                                       | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Kgfh07_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                1 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Soeiw6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                1 |              5 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                 | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              5 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt10[5]_i_1_n_0                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt11[5]_i_1_n_0                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt12[5]_i_1_n_0                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Dfciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                3 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/mac_54/E[0]                                                                                                                                                                                                                                | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                            |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                         |                4 |              6 |
|  pclk                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                1 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                     | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                           |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                              |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                            | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                                                         |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Beciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                3 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                         |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                    |                                                                                                                                                                                                                                         |                1 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Mhbiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Fhbiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt14[5]_i_1_n_0                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                                           | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                                                          |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                 | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                              |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Oibiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                3 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt15[5]_i_1_n_0                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                                     | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                              |                1 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Aibiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                                               |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                            | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                              |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                            | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                           |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                            | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                              |                1 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                 | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                                                               |                1 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt13[5]_i_1_n_0                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                              |                3 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                             | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                               |                3 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                           | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                              |                5 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                               |                1 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SS[0]                                                                                                                       |                1 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Vibiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt2[5]_i_1_n_0                                                                                                                                                                                                                            | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                1 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                    | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Vfmov6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                3 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Weciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt3[5]_i_1_n_0                                                                                                                                                                                                                            | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/O11jy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                1 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Kfciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                3 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Yfciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                            | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_4[0]                                                                                                                                                              |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                         | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                   |                3 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Thbiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                     | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                               |                1 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Cjbiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Rfciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                 |                1 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                               |                3 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Rabov6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Zabu07_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                                               |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ieciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Hibiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_ahbmtx_outstgm8_8/u_output_arb/iaddr_in_port_reg[0]_2[0]                                                                                                                                                                                        | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Peciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_AhbMtx_InStg_3/E[0]                                                                                                                                                                                                                             | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                              | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                                                                 |                1 |              6 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                              |                2 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_AhbMtx_InStg_2/data_valid_reg_0                                                                                                                                                                                                                 | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |              6 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/De0107_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |              7 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              7 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                       |                3 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Nknzz6_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                6 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | UART/reg_baud_tick_reg_n_0                                                                                                                                                                                                                               | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | UART/p_0_in19_out                                                                                                                                                                                                                                        | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                1 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Y81jy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Rem7x6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                3 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                3 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | APBBridge/addr_reg_reg[2]_1[0]                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/G6wm17_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_AHB_to_AXI/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0                                                                                                                                                                                  | DDR/u_AHB_to_AXI/U0/AHB_IF/SS[0]                                                                                                                                                                                                        |                1 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/p_3584_in                                                                                                                                                                                                                                  | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                5 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/cnt5[6]_i_1_n_0                                                                                                                                                                                                                            | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Mm1g07_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/p_7995_in                                                                                                                                                                                                                                  | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                6 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Eq2nz6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                4 |              7 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Q5wf07_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |              7 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                           | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                 |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                 | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                 |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                           | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                 |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/H3ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/I4mh07_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                           | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                 |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                 |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/J4ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Jp8xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Qxbiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/R1ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                5 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/R45xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Sblov6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Sv1jy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/T2ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/T46xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Tqwg07_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/K1ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                1 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/K45xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Knniy6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ktjiw6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                5 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Le6xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Lxya17_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/M46xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Mh67x6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Mu1jy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Muziy6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ne5ov6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ng5xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ns7xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                6 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/O3ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/On9xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Or5xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ovya17_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Pz1yx6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Qp8xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ue5ov6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ug5xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Vr5xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/W15ov6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                5 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                              | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/W92jy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                 |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Xd6xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                     | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                 |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ytjiw6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                1 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                        | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                 |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Zdo7v6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                5 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Zr7xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  pclk                                          | CAMEARA/byte_state_reg_n_0                                                                                                                                                                                                                               | CAMEARA/state[1]_i_2_n_0                                                                                                                                                                                                                |                1 |              8 |
|  pclk                                          | CAMEARA/p_0_in0                                                                                                                                                                                                                                          | CAMEARA/state[1]_i_2_n_0                                                                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Wtziy6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_AHB_to_AXI/U0/AHBLITE_AXI_CONTROL/E[0]                                                                                                                                                                                                             | DDR/u_AHB_to_AXI/U0/AHB_IF/SS[0]                                                                                                                                                                                                        |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                              | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                1 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Bh5xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMA/u_FIFO_U/rp0                                                                                                                                                                                                                                         | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | APBBridge/E[0]                                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                1 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | APBBridge/wr_reg_reg_0[0]                                                                                                                                                                                                                                | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_DTCM/buf_data_reg020_out                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_DTCM/buf_data_reg022_out                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_DTCM/buf_data_reg018_out                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                          |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_DTCM/buf_data_reg0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_ITCM/buf_data_reg020_out                                                                                                                                                                                                                          | AHB_to_ITCM/buf_data[23]_i_1__0_n_0                                                                                                                                                                                                     |                5 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_ITCM/buf_data_reg0                                                                                                                                                                                                                                | AHB_to_ITCM/buf_data[7]_i_1__0_n_0                                                                                                                                                                                                      |                5 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_ITCM/buf_data_reg018_out                                                                                                                                                                                                                          | AHB_to_ITCM/buf_data[15]_i_1__0_n_0                                                                                                                                                                                                     |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_ITCM/buf_data_reg022_out                                                                                                                                                                                                                          | AHB_to_ITCM/buf_data[31]_i_1__0_n_0                                                                                                                                                                                                     |                5 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | UART/rxbuf_sample                                                                                                                                                                                                                                        | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | UART/tx_shift_buf0                                                                                                                                                                                                                                       | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Aivg07_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Alo7x6                                                                                                                                                                                                                                     | CortexM3_Core/Aaz917_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Alo7x6                                                                                                                                                                                                                                     | CortexM3_Core/Dpz917_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Aw1jy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/B22yx6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/B57iw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Cp8xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Cs5xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/D12yx6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/D45xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ee6xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Euziy6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/F2ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                6 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/F46xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Fujiw6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ge5ov6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                3 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Gs7xx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                    | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                 |                2 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Guvg07_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |              8 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Kboh07_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                4 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                2 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                               |                3 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/H3fm17_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Pz5yx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | IMG_Resizer/DstCol[8]_i_1_n_0                                                                                                                                                                                                                            | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                5 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Qu1ov6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                5 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                               |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ld6yx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                               |                4 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Lh6yx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                  |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | IMG_Resizer/DstRow[8]_i_1_n_0                                                                                                                                                                                                                            | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                4 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/L96yx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Hqph07_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                             | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                               |                3 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Loem17_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Maznz6_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ljem17_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                  | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                               |                3 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ahem17_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Wvem17_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                      |                2 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                          |                3 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/SR[0]                                                                                                                                                     |                3 |              9 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                2 |             10 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Fs0g07_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                2 |             10 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                            | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                               |                3 |             10 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                        |                5 |             10 |
|  swck                                          | CortexM3_Core/G7kzz6_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |                2 |             10 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Mphiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  swck                                          | CortexM3_Core/Gwqzz6_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |                2 |             10 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                       | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                4 |             10 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                    | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                4 |             10 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                             |                3 |             10 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0                    | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                4 |             10 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0                    | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                3 |             10 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                3 |             10 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/M61jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             11 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                                  |                4 |             11 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Wvd917_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             11 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Lidiw6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                6 |             11 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ua1jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             11 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/U61jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             11 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_0                                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                 |                3 |             12 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                      | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_6                                                                                                                                                                 |                3 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                 |                2 |             12 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                              | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_6                                                                                                                                                                 |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             12 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                      | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                |                4 |             12 |
|  swck                                          | CortexM3_Core/Myyiy6                                                                                                                                                                                                                                     | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |                2 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             12 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                                  |                4 |             12 |
|  swck                                          | CortexM3_Core/Toxhw6                                                                                                                                                                                                                                     | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |                2 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | KeyBoard_IRQ/sreg1[0]_i_1_n_0                                                                                                                                                                                                                            | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                3 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | KeyBoard_IRQ/sreg0[0]_i_1_n_0                                                                                                                                                                                                                            | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                3 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ut4ov6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                5 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | KeyBoard_IRQ/sreg2[0]_i_1_n_0                                                                                                                                                                                                                            | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                3 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | KeyBoard_IRQ/sreg3[0]_i_1_n_0                                                                                                                                                                                                                            | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                3 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Q41jy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                3 |             12 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                      | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                |                2 |             12 |
|  pclk                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                4 |             13 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             13 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             13 |
|  pclk                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             13 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             13 |
|  pclk                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             13 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             13 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/idx_cnt[12]_i_1_n_0                                                                                                                                                                                                                              | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |             13 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                4 |             13 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             13 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Dvhiw6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                9 |             13 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/O91jy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                6 |             14 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             14 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                                               |               10 |             14 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                               |                9 |             15 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                              |                9 |             15 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |
|  DDR/u_MMCM/inst/clk_200M                      |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                |                4 |             15 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_ahbmtx_outstgm2_2/u_output_arb/p_11_in                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                8 |             15 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             15 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                              |               12 |             15 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_45                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_29_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_109                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_8                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_8                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_11                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_80                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_11                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_96                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_33_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_33_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_95                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_118                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_98                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_92                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_114                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_106                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_102                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_10                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                             |                6 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_10                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_89                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_87                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_88                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_46_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_46_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_115                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_66                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_9                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_43_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_43_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_9                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_110                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_17                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_17                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_0                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_99                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_91                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_101                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/p_5476_in                                                                                                                                                                                                                                  | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |               10 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_13                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_13                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_127                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_124                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_123                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_64                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_122                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_1                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_51_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_51_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_116                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_108                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_55_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_55_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_15                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_15                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_90                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_93                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_97                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_24                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_94                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/DecodeStateInd_4                                                                                                                                                                                                                                 | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/DecodeStateInd_3                                                                                                                                                                                                                                 | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_24                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/DecodeStateInd_6                                                                                                                                                                                                                                 | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                6 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/DecodeStateInd_5                                                                                                                                                                                                                                 | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_35                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_35                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_36                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_36                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/nxt_SiftState5                                                                                                                                                                                                                                   | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/nxt_SiftState4                                                                                                                                                                                                                                   | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_52                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_52                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_53                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_53                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_7                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_7                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_38                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_38                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_69                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_68                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_70                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_41                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_41                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_56                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_72                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_74                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Bv7g07_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |               11 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_56                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_48                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_37                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_48                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_47                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_47                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | IMG_Resizer/B10[7]_i_1_n_0                                                                                                                                                                                                                               | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | IMG_Resizer/p_1_in                                                                                                                                                                                                                                       | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                6 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | IMG_Resizer/p_2_in                                                                                                                                                                                                                                       | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | IMG_Resizer/FetchDone                                                                                                                                                                                                                                    | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_LCD/DMAData0                                                                                                                                                                                                                                         | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                9 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_GPIO/dir_reg                                                                                                                                                                                                                                      | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHB_to_GPIO/wdata_reg                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                3 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | TIMER/timer_show_en_reg_n_0                                                                                                                                                                                                                              | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_37                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_34                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_32                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_32                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_58                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_58                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_6                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_61                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_61                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_65                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_34                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_44                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | UART/reg_baud_cntr_i0                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                8 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_44                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_20                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_60                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_20                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_60                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_18                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_50                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_18                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_86                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_50                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_76                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_2                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                8 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_2                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_85                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_49                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_49                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_84                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_23                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_83                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_82                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_23                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_19                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_81                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_19                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_5                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_16_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_16_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_14_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_5                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_14_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ehfhw6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/ready1                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               15 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_54                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_54                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_31                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_126                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_21_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                6 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_21_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_31                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_125                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_105                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/G91jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_121                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_4                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_120                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_4                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_62                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_62                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_12                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_12                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_27_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_63                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_27_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_63                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_71                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_39                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_107                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_39                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_75                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_113                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_28_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_28_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_103                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_77                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_111                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_26                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_26                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_42                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_40_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_42                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_3                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_40_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_3                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                6 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_59_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_59_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_67                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_30                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_119                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_117                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_30                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_22                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_22                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_78                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_57_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_57_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_104                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_73                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_79                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_112                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_25                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_25                                                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_100                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_we_45                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/w_buff_29_i_1_n_0                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                4 |             16 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Sdo7v6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |                5 |             17 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_ahbmtx_outstgm0_0/u_output_arb/no_port_reg_3[0]                                                                                                                                                                                                 | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                5 |             18 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                     | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                                               |                4 |             18 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_ahbmtx_outstgm1_1/u_output_arb/iaddr_in_port_reg[0]_2[0]                                                                                                                                                                                        | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                6 |             18 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_ahbmtx_outstgm7_7/u_output_arb/iaddr_in_port_reg[0]_1[0]                                                                                                                                                                                        | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                7 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Cabzz6_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             18 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Q52et6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                8 |             18 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | APBBridge/addr_reg_reg[1]_0[0]                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                8 |             20 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/P9get6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                7 |             20 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                     | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                              |                5 |             20 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                               | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                5 |             20 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                              | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                       |                4 |             20 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |               13 |             22 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/p_5870_in                                                                                                                                                                                                                                  | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |               13 |             23 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                      | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                               |                7 |             24 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                                                               |                7 |             24 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/ready1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             24 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/L4kiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             24 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                    | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                8 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                    |               12 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Tiiu07_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                              | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                7 |             26 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                              |               12 |             26 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                                  |               11 |             26 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                     | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                 |                5 |             26 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/F8kiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Dtciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |               18 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/S5ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |               14 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | IMG_Resizer/load_reg                                                                                                                                                                                                                                     | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               16 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Tuciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |               15 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/G6ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                9 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Xxbiw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |               10 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/C4ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |               14 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/B7ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |               12 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/A9kiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/W7ciw6                                                                                                                                                                                                                                     | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |               16 |             27 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/whReg10                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             28 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_ahbmtx_decs0/u_AhbMtx_default_slave/load_reg                                                                                                                                                                                                    | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                9 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Q4yiy6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |               14 |             28 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             28 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             28 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             28 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             28 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | DDR/u_AHB_to_AXI/U0/AHB_IF/SS[0]                                                                                                                                                                                                        |               19 |             28 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/R7kiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             29 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Z4kiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             29 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/D7kiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             29 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/cls_buff_i_21_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             29 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/p_7007_in                                                                                                                                                                                                                                  | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |                9 |             29 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/N5kiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             29 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/B6kiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             29 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/P6kiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             29 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/cxyReg30                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             30 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Keyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             30 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/conv_pool/gnr_ctrl_reg[1]_1[0]                                                                                                                                                                                                                       | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               15 |             30 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                      | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                       |                5 |             30 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ebyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             30 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                        |                7 |             30 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ayau07_i_1_n_0                                                                                                                                                                                                                             | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |                8 |             31 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Hn5yx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  swck                                          | CortexM3_Core/Ueyiy6                                                                                                                                                                                                                                     | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |                9 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMAC/p_0_in                                                                                                                                                                                                                                              | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               10 |             32 |
|  swck                                          | CortexM3_Core/Jcqhw6                                                                                                                                                                                                                                     | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |                8 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Yedh07_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Mfyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_AHB_to_AXI/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg_1[0]                                                                                                                                                                                                 | DDR/u_AHB_to_AXI/U0/AHB_IF/SS[0]                                                                                                                                                                                                        |               15 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/W11jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/A41jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Qoyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Pdyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/exponent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/cntrl/cntrl_vect_dly/ctrl_vect_out                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Qhyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Onyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             32 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                   | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                 |               13 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMA/RdAddr[31]_i_1_n_0                                                                                                                                                                                                                                   | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |               14 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/c_f_base_addr[31]_i_1_n_0                                                                                                                                                                                                                            | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               16 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Pkyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/F0eiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMAC/DMAsrc[31]_i_1_n_0                                                                                                                                                                                                                                  | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               10 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/c_b_base_addr[31]_i_1_n_0                                                                                                                                                                                                                            | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               17 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMA/WrAddr[31]_i_1_n_0                                                                                                                                                                                                                                   | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |               17 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_AHB_to_AXI/U0/AXI_WCHANNEL/local_wdata0                                                                                                                                                                                                            | DDR/u_AHB_to_AXI/U0/AHB_IF/SS[0]                                                                                                                                                                                                        |               12 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_ahbmtx_decs1/u_AhbMtx_default_slave/data_out_port_reg[4]_1[0]                                                                                                                                                                                   | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               14 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_AHB_to_AXI/U0/AXI_WCHANNEL/m_axi_wready_0                                                                                                                                                                                                          | DDR/u_AHB_to_AXI/U0/AHB_IF/SS[0]                                                                                                                                                                                                        |               15 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Me0iw6                                                                                                                                                                                                                                     | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |               17 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | APBBridge/rwdata_reg[31]_i_1_n_0                                                                                                                                                                                                                         | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               15 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/I41jy6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/c_brom_base_addr[31]_i_1_n_0                                                                                                                                                                                                                         | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               18 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Epyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Klyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Chyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/c_w_base_addr[31]_i_1_n_0                                                                                                                                                                                                                            | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               18 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Hgyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMAC/DMAdst[31]_i_1_n_0                                                                                                                                                                                                                                  | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |                9 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Jl1jw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/c_pb_base_addr[31]_i_1_n_0                                                                                                                                                                                                                           | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               19 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Ykziw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Njyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Tmyiw6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Wj1ov6                                                                                                                                                                                                                                     | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |               14 |             32 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                               |               18 |             33 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                                               |                7 |             33 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             33 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                               |               13 |             33 |
|  pclk                                          | CAMEARA/addra[0]_i_1_n_0                                                                                                                                                                                                                                 | CAMEARA/state[1]_i_2_n_0                                                                                                                                                                                                                |                7 |             33 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                        | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                 |               11 |             34 |
|  swck                                          | CortexM3_Core/Q0yiy6                                                                                                                                                                                                                                     | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |               10 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMA/DmaIniEn                                                                                                                                                                                                                                             | DMA/u_FIFO_U/RSTn                                                                                                                                                                                                                       |               10 |             34 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             34 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_AHB_to_AXI/U0/AHB_IF/AXI_ALEN_i0                                                                                                                                                                                                                   | DDR/u_AHB_to_AXI/U0/AHB_IF/SS[0]                                                                                                                                                                                                        |               13 |             36 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_ahbmtx_decs4/u_AhbMtx_default_slave/data_out_port_reg[4]                                                                                                                                                                                        | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               17 |             36 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                       |                                                                                                                                                                                                                                         |               10 |             37 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMA/load_reg                                                                                                                                                                                                                                             | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               21 |             37 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             37 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             37 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             37 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                     |                                                                                                                                                                                                                                         |               10 |             38 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               14 |             38 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             40 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | CortexM3_Core/Bq4yx6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             40 |
|  swck                                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             41 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/p_0_in__0                                                                                                                                                                                                                                            | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               28 |             41 |
|  pclk                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               15 |             42 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             42 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | AHBMTX/u_AhbMtx_InStg_2/bound_en                                                                                                                                                                                                                         | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               22 |             43 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                                                                 |               20 |             43 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/in_bus_by_5Reg10                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             44 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                               |               24 |             45 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                     |               19 |             48 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DMA/u_FIFO_U/wp[3]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             48 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                  |                                                                                                                                                                                                                                         |                9 |             49 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             49 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                                                  |               18 |             49 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                                                                  |               16 |             49 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[63]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             51 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                   |                                                                                                                                                                                                                                         |                8 |             51 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[63]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             51 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/gnr_cfg[31]_i_1_n_0                                                                                                                                                                                                                                  | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |               28 |             54 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                 |               16 |             63 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                              |                                                                                                                                                                                                                                         |               23 |             64 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               20 |             64 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             65 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                 |               22 |             66 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/rd_hd1                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               29 |             80 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/main_buff_i_87_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               21 |             81 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                   |               26 |             82 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             88 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | DDR/u_FIFO/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             88 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                 |               34 |             89 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                 |               29 |             90 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                    |               32 |             90 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                 |               30 |             90 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                 |               33 |             91 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                                                                 |               44 |             93 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                 |               30 |             94 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                       | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                                                                 |               25 |             95 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                    |                                                                                                                                                                                                                                         |               12 |             96 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                    |                                                                                                                                                                                                                                         |               12 |             96 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                    |                                                                                                                                                                                                                                         |               12 |             96 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               28 |            103 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                |                                                                                                                                                                                                                                         |               13 |            104 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | CortexM3_Core/B26t07_i_3_n_0                                                                                                                                                                                                            |               59 |            104 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                    |                                                                                                                                                                                                                                         |               13 |            104 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  swck                                          |                                                                                                                                                                                                                                                          | CortexM3_Core/Jkdoz6_i_2_n_0                                                                                                                                                                                                            |               61 |            128 |
|  pclk                                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               43 |            175 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               88 |            256 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/sel                                      |                                                                                                                                                                                                                                         |               65 |            256 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                              |                                                                                                                                                                                                                                         |               76 |            261 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_ready_i_reg_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               45 |            261 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                           |                                                                                                                                                                                                                                         |               81 |            288 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                              |                                                                                                                                                                                                                                         |               90 |            288 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          | ACC/nms/is_valid0_i_1_n_0                                                                                                                                                                                                                                | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |              129 |            330 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK | DDR/u_MIG/u_MIG_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               48 |            384 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | CortexM3_Core/Yo2nz6_i_1_n_0                                                                                                                                                                                                            |              244 |            503 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | CortexM3_Core/Qojnz6_i_2_n_0                                                                                                                                                                                                            |              596 |            960 |
|  DDR/u_MIG/u_MIG_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              629 |           2273 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          | ACC/conv_pool/mac_0/cpuresetn_reg                                                                                                                                                                                                       |             1873 |           3375 |
|  SynClock.Global_CLK_PLL/inst/clk_50M          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1605 |           5186 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


