# RISC-V-TAPEOUT-Week-3

This repo covers three key stages of the RISC‑V VSDBabySoC verification flow, from synthesis to timing analysis, using open‑source tools.


1 ![Part 1 – Post‑Synthesis Gate‑Level Simulation](https://github.com/JANADINI/RISC-V-TAPEOUT-Week-3/tree/main/Part-1)
    

![Part 2 – Static Timing Analysis (STA) Fundamentals Guide]()


![Part 3 – OpenSTA Labs Practical STA Execution]()



   

  

