Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 19:01:11 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square12/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (12)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  160          inf        0.000                      0                  160           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 5.167ns (58.569%)  route 3.655ns (41.431%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.090 r  compressor/chain0_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.611     2.701    compressor/chain1_0/lut6_2_inst10_0[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/lut4_prop5/I0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.225     2.926 r  compressor/chain1_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     2.926    compressor/chain1_0/prop[5]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.338 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_0/carryout[7]
    SLICE_X3Y65                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.497 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.598     4.095    compressor/chain2_0/lut6_2_inst13_0[8]
    SLICE_X2Y64                                                       r  compressor/chain2_0/lut4_prop9/I3
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.224     4.319 r  compressor/chain2_0/lut4_prop9/O
                         net (fo=1, routed)           0.000     4.319    compressor/chain2_0/prop[9]
    SLICE_X2Y64                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.721 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.721    compressor/chain2_0/carryout[11]
    SLICE_X2Y65                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.944 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.488     6.432    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.390     8.821 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.821    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.788ns  (logic 5.123ns (58.296%)  route 3.665ns (41.704%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.090 r  compressor/chain0_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.611     2.701    compressor/chain1_0/lut6_2_inst10_0[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/lut4_prop5/I0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.225     2.926 r  compressor/chain1_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     2.926    compressor/chain1_0/prop[5]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.338 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_0/carryout[7]
    SLICE_X3Y65                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.497 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.598     4.095    compressor/chain2_0/lut6_2_inst13_0[8]
    SLICE_X2Y64                                                       r  compressor/chain2_0/lut4_prop9/I3
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.224     4.319 r  compressor/chain2_0/lut4_prop9/O
                         net (fo=1, routed)           0.000     4.319    compressor/chain2_0/prop[9]
    SLICE_X2Y64                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.721 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.721    compressor/chain2_0/carryout[11]
    SLICE_X2Y65                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.901 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.498     6.399    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.389     8.788 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.788    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 5.139ns (58.628%)  route 3.627ns (41.372%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.090 r  compressor/chain0_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.611     2.701    compressor/chain1_0/lut6_2_inst10_0[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/lut4_prop5/I0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.225     2.926 r  compressor/chain1_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     2.926    compressor/chain1_0/prop[5]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.338 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_0/carryout[7]
    SLICE_X3Y65                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.497 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.598     4.095    compressor/chain2_0/lut6_2_inst13_0[8]
    SLICE_X2Y64                                                       r  compressor/chain2_0/lut4_prop9/I3
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.224     4.319 r  compressor/chain2_0/lut4_prop9/O
                         net (fo=1, routed)           0.000     4.319    compressor/chain2_0/prop[9]
    SLICE_X2Y64                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.721 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.721    compressor/chain2_0/carryout[11]
    SLICE_X2Y65                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     4.895 r  compressor/chain2_0/carry4_inst3/CO[2]
                         net (fo=1, routed)           1.460     6.355    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.411     8.766 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.766    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 5.096ns (58.174%)  route 3.664ns (41.826%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.090 r  compressor/chain0_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.611     2.701    compressor/chain1_0/lut6_2_inst10_0[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/lut4_prop5/I0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.225     2.926 r  compressor/chain1_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     2.926    compressor/chain1_0/prop[5]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.338 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_0/carryout[7]
    SLICE_X3Y65                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.497 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.598     4.095    compressor/chain2_0/lut6_2_inst13_0[8]
    SLICE_X2Y64                                                       r  compressor/chain2_0/lut4_prop9/I3
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.224     4.319 r  compressor/chain2_0/lut4_prop9/O
                         net (fo=1, routed)           0.000     4.319    compressor/chain2_0/prop[9]
    SLICE_X2Y64                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.721 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.721    compressor/chain2_0/carryout[11]
    SLICE_X2Y65                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.878 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.498     6.375    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.385     8.760 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.760    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.661ns  (logic 4.960ns (57.264%)  route 3.701ns (42.736%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.019 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.703     2.722    compressor/chain1_0/lut6_2_inst10_0[2]
    SLICE_X3Y63                                                       r  compressor/chain1_0/lut4_prop3/I3
    SLICE_X3Y63          LUT4 (Prop_lut4_I3_O)        0.224     2.946 r  compressor/chain1_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     2.946    compressor/chain1_0/prop[3]
    SLICE_X3Y63                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.245 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.245    compressor/chain1_0/carryout[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.404 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.545     3.949    compressor/chain2_0/lut6_2_inst13_0[4]
    SLICE_X2Y63                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.224     4.173 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.173    compressor/chain2_0/prop[5]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.575 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.575    compressor/chain2_0/carryout[7]
    SLICE_X2Y64                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.755 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.495     6.250    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.411     8.661 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.661    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.602ns  (logic 5.001ns (58.132%)  route 3.602ns (41.868%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.019 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.703     2.722    compressor/chain1_0/lut6_2_inst10_0[2]
    SLICE_X3Y63                                                       r  compressor/chain1_0/lut4_prop3/I3
    SLICE_X3Y63          LUT4 (Prop_lut4_I3_O)        0.224     2.946 r  compressor/chain1_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     2.946    compressor/chain1_0/prop[3]
    SLICE_X3Y63                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.245 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.245    compressor/chain1_0/carryout[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.404 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.545     3.949    compressor/chain2_0/lut6_2_inst13_0[4]
    SLICE_X2Y63                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.224     4.173 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.173    compressor/chain2_0/prop[5]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.575 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.575    compressor/chain2_0/carryout[7]
    SLICE_X2Y64                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.812 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.395     6.208    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.395     8.602 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.602    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 4.976ns (59.436%)  route 3.396ns (40.564%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.019 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.703     2.722    compressor/chain1_0/lut6_2_inst10_0[2]
    SLICE_X3Y63                                                       r  compressor/chain1_0/lut4_prop3/I3
    SLICE_X3Y63          LUT4 (Prop_lut4_I3_O)        0.224     2.946 r  compressor/chain1_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     2.946    compressor/chain1_0/prop[3]
    SLICE_X3Y63                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.245 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.245    compressor/chain1_0/carryout[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.404 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.545     3.949    compressor/chain2_0/lut6_2_inst13_0[4]
    SLICE_X2Y63                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.224     4.173 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.173    compressor/chain2_0/prop[5]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.575 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.575    compressor/chain2_0/carryout[7]
    SLICE_X2Y64                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.798 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.190     5.988    dst9_OBUF[0]
    U18                                                               r  dst9_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.384     8.373 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.373    dst9[0]
    U18                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 4.910ns (59.128%)  route 3.394ns (40.872%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.019 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.703     2.722    compressor/chain1_0/lut6_2_inst10_0[2]
    SLICE_X3Y63                                                       r  compressor/chain1_0/lut4_prop3/I3
    SLICE_X3Y63          LUT4 (Prop_lut4_I3_O)        0.224     2.946 r  compressor/chain1_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     2.946    compressor/chain1_0/prop[3]
    SLICE_X3Y63                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.245 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.245    compressor/chain1_0/carryout[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.404 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.545     3.949    compressor/chain2_0/lut6_2_inst13_0[4]
    SLICE_X2Y63                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.224     4.173 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.173    compressor/chain2_0/prop[5]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.575 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.575    compressor/chain2_0/carryout[7]
    SLICE_X2Y64                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.732 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.187     5.920    dst8_OBUF[0]
    U16                                                               r  dst8_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.384     8.303 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.303    dst8[0]
    U16                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.841ns (58.790%)  route 3.394ns (41.210%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.019 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.703     2.722    compressor/chain1_0/lut6_2_inst10_0[2]
    SLICE_X3Y63                                                       r  compressor/chain1_0/lut4_prop3/I3
    SLICE_X3Y63          LUT4 (Prop_lut4_I3_O)        0.224     2.946 r  compressor/chain1_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     2.946    compressor/chain1_0/prop[3]
    SLICE_X3Y63                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.245 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.245    compressor/chain1_0/carryout[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.404 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.545     3.949    compressor/chain2_0/lut6_2_inst13_0[4]
    SLICE_X2Y63                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.224     4.173 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.173    compressor/chain2_0/prop[5]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.654 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.187     5.842    dst7_OBUF[0]
    V17                                                               r  dst7_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.393     8.235 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.235    dst7[0]
    V17                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.198ns  (logic 4.796ns (58.505%)  route 3.402ns (41.495%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.958     1.351    compressor/chain0_0/src0[3]
    SLICE_X3Y66                                                       r  compressor/chain0_0/lut5_prop1/I2
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.097     1.448 r  compressor/chain0_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.448    compressor/chain0_0/prop[1]
    SLICE_X3Y66                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.860 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.860    compressor/chain0_0/carryout[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.019 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.703     2.722    compressor/chain1_0/lut6_2_inst10_0[2]
    SLICE_X3Y63                                                       r  compressor/chain1_0/lut4_prop3/I3
    SLICE_X3Y63          LUT4 (Prop_lut4_I3_O)        0.224     2.946 r  compressor/chain1_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     2.946    compressor/chain1_0/prop[3]
    SLICE_X3Y63                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.245 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.245    compressor/chain1_0/carryout[3]
    SLICE_X3Y64                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.404 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.545     3.949    compressor/chain2_0/lut6_2_inst13_0[4]
    SLICE_X2Y63                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.224     4.173 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.173    compressor/chain2_0/prop[5]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.605 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.195     5.801    dst6_OBUF[0]
    T11                                                               r  dst6_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.397     8.198 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.198    dst6[0]
    T11                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (65.136%)  route 0.069ns (34.864%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[9]/Q
                         net (fo=7, routed)           0.069     0.197    src11[9]
    SLICE_X0Y66          FDRE                                         r  src11_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.128ns (64.108%)  route 0.072ns (35.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.072     0.200    src9[4]
    SLICE_X1Y66          FDRE                                         r  src9_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.191%)  route 0.108ns (45.809%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src7_reg[9]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[9]/Q
                         net (fo=5, routed)           0.108     0.236    src7[9]
    SLICE_X7Y64          FDRE                                         r  src7_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.216%)  route 0.113ns (46.784%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE                         0.000     0.000 r  src9_reg[9]/C
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[9]/Q
                         net (fo=3, routed)           0.113     0.241    src9[9]
    SLICE_X4Y65          FDRE                                         r  src9_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src1_reg[6]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[6]/Q
                         net (fo=5, routed)           0.108     0.249    src1[6]
    SLICE_X2Y63          FDRE                                         r  src1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.077%)  route 0.123ns (48.923%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  src11_reg[7]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[7]/Q
                         net (fo=5, routed)           0.123     0.251    src11[7]
    SLICE_X0Y66          FDRE                                         r  src11_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.050%)  route 0.123ns (48.950%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE                         0.000     0.000 r  src5_reg[9]/C
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[9]/Q
                         net (fo=5, routed)           0.123     0.251    src5[9]
    SLICE_X6Y63          FDRE                                         r  src5_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.001%)  route 0.123ns (48.999%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src4_reg[10]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[10]/Q
                         net (fo=5, routed)           0.123     0.251    src4[10]
    SLICE_X4Y64          FDRE                                         r  src4_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE                         0.000     0.000 r  src6_reg[8]/C
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[8]/Q
                         net (fo=5, routed)           0.126     0.254    src6[8]
    SLICE_X5Y66          FDRE                                         r  src6_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE                         0.000     0.000 r  src9_reg[10]/C
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[10]/Q
                         net (fo=5, routed)           0.126     0.254    src9[10]
    SLICE_X4Y65          FDRE                                         r  src9_reg[11]/D
  -------------------------------------------------------------------    -------------------





