----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.1
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2013 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from fp_atan2_double_s5
-- VHDL created on Thu Apr 18 10:20:38 2013


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

entity fp_atan2_double_s5 is
    port (
        a : in std_logic_vector(63 downto 0);
        b : in std_logic_vector(63 downto 0);
        en : in std_logic_vector(0 downto 0);
        q : out std_logic_vector(63 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of fp_atan2_double_s5 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal cstAllOWE_uid6_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal cstAllZWF_uid7_fpArctan2Test_q : std_logic_vector (51 downto 0);
    signal zwEwF_uid40_fpArctan2Test_q : std_logic_vector (62 downto 0);
    signal cstNaNWF_uid55_fpArctan2Test_q : std_logic_vector (51 downto 0);
    signal cstAllZWE_uid56_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal cstBias_uid57_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal cstBiasM1_uid58_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal cstBiasMWF_uid59_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal cstBiasP1_uid60_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal cstWFP1_uid61_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal cstWFP2_uid62_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal piO2_uid83_fpArctan2Test_q : std_logic_vector (54 downto 0);
    signal piO4_uid84_fpArctan2Test_q : std_logic_vector (52 downto 0);
    signal arctanIsConst_uid93_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal arctanIsConst_uid93_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal arctanIsConst_uid93_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal arctanIsConst_uid93_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal arctanIsConst_uid93_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal biasMwShift_uid100_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal shiftBias_uid102_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal zS_uid105_fpArctan2Test_q : std_logic_vector (11 downto 0);
    signal cst01pWShift_uid107_fpArctan2Test_q : std_logic_vector (27 downto 0);
    signal InvNormBit_uid122_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvNormBit_uid122_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal InvNormBit_uid122_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal fracOutMuxSelEnc_uid148_fpArctan2Test_q : std_logic_vector(1 downto 0);
    signal cstPi_uid153_fpArctan2Test_q : std_logic_vector (104 downto 0);
    signal padConst_uid161_fpArctan2Test_q : std_logic_vector (52 downto 0);
    signal xInIsLTEZero_uid171_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal xInIsLTEZero_uid171_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal xInIsLTEZero_uid171_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal xInIsLTEZero_uid171_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excRZero2_uid175_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excRZero2_uid175_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excRZero2_uid175_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal excRZero2_uid175_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal excRZero2_uid175_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal signR_uid186_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal signR_uid186_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal signR_uid186_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal signR_uid186_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal signR_uid231_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal signR_uid231_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal signR_uid231_div_uid49_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal signR_uid231_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expXmY_uid232_div_uid49_fpArctan2Test_a : std_logic_vector(11 downto 0);
    signal expXmY_uid232_div_uid49_fpArctan2Test_b : std_logic_vector(11 downto 0);
    signal expXmY_uid232_div_uid49_fpArctan2Test_o : std_logic_vector (11 downto 0);
    signal expXmY_uid232_div_uid49_fpArctan2Test_q : std_logic_vector (11 downto 0);
    signal expR_uid233_div_uid49_fpArctan2Test_a : std_logic_vector(13 downto 0);
    signal expR_uid233_div_uid49_fpArctan2Test_b : std_logic_vector(13 downto 0);
    signal expR_uid233_div_uid49_fpArctan2Test_o : std_logic_vector (13 downto 0);
    signal expR_uid233_div_uid49_fpArctan2Test_q : std_logic_vector (12 downto 0);
    signal fracYPostZ_uid240_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal fracYPostZ_uid240_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal fracYPostZ_uid240_div_uid49_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal fracYPostZ_uid240_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal tmpOne_uid244_div_uid49_fpArctan2Test_q : std_logic_vector (2 downto 0);
    signal z_uid250_div_uid49_fpArctan2Test_q : std_logic_vector (1 downto 0);
    signal zeroOverReg_uid270_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal zeroOverReg_uid270_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal zeroOverReg_uid270_div_uid49_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal zeroOverReg_uid270_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal xRegOrZero_uid272_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal xRegOrZero_uid272_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal xRegOrZero_uid272_div_uid49_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal xRegOrZero_uid272_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid293_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid293_div_uid49_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid293_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal cst2BiasM1_uid304_z_uid95_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal cst2Bias_uid305_z_uid95_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal xRegAndUdf_uid339_z_uid95_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal xRegAndUdf_uid339_z_uid95_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal xRegAndUdf_uid339_z_uid95_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal xRegAndUdf_uid339_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expRPostExc_uid344_z_uid95_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid344_z_uid95_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal signR_uid346_z_uid95_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal signR_uid346_z_uid95_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal signR_uid346_z_uid95_fpArctan2Test_q_i : std_logic_vector(0 downto 0);
    signal signR_uid346_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx1Pad8_uid350_fxpU_uid110_fpArctan2Test_q : std_logic_vector (7 downto 0);
    signal leftShiftStage0Idx2Pad16_uid353_fxpU_uid110_fpArctan2Test_q : std_logic_vector (15 downto 0);
    signal leftShiftStage0Idx3Pad24_uid356_fxpU_uid110_fpArctan2Test_q : std_logic_vector (23 downto 0);
    signal leftShiftStage1Idx2Pad4_uid364_fxpU_uid110_fpArctan2Test_q : std_logic_vector (3 downto 0);
    signal leftShiftStage1Idx3Pad6_uid367_fxpU_uid110_fpArctan2Test_q : std_logic_vector (5 downto 0);
    signal rndBit_uid413_atanXOXPolyEval_q : std_logic_vector (1 downto 0);
    signal rightShiftStage0Idx2Pad32_uid429_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (31 downto 0);
    signal rightShiftStage0Idx3Pad48_uid432_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (47 downto 0);
    signal rightShiftStage2Idx3Pad3_uid454_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (2 downto 0);
    signal rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a : std_logic_vector (26 downto 0);
    signal topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (26 downto 0);
    signal topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_pr : UNSIGNED (53 downto 0);
    signal topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a : std_logic_vector (4 downto 0);
    signal sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (4 downto 0);
    signal sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_s1 : std_logic_vector (9 downto 0);
    signal sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_pr : UNSIGNED (9 downto 0);
    attribute multstyle : string;
    attribute multstyle of sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_pr: signal is "logic";
    signal sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q : std_logic_vector (9 downto 0);
    signal prodXY_uid593_pT1_uid394_atanXOXPolyEval_a : std_logic_vector (16 downto 0);
    signal prodXY_uid593_pT1_uid394_atanXOXPolyEval_b : std_logic_vector (16 downto 0);
    signal prodXY_uid593_pT1_uid394_atanXOXPolyEval_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid593_pT1_uid394_atanXOXPolyEval_pr : SIGNED (34 downto 0);
    signal prodXY_uid593_pT1_uid394_atanXOXPolyEval_q : std_logic_vector (33 downto 0);
    signal prodXY_uid596_pT2_uid400_atanXOXPolyEval_a : std_logic_vector (24 downto 0);
    signal prodXY_uid596_pT2_uid400_atanXOXPolyEval_b : std_logic_vector (26 downto 0);
    signal prodXY_uid596_pT2_uid400_atanXOXPolyEval_s1 : std_logic_vector (51 downto 0);
    signal prodXY_uid596_pT2_uid400_atanXOXPolyEval_pr : SIGNED (52 downto 0);
    signal prodXY_uid596_pT2_uid400_atanXOXPolyEval_q : std_logic_vector (51 downto 0);
    signal prodXY_uid599_pT3_uid406_atanXOXPolyEval_a : std_logic_vector (33 downto 0);
    signal prodXY_uid599_pT3_uid406_atanXOXPolyEval_b : std_logic_vector (35 downto 0);
    signal prodXY_uid599_pT3_uid406_atanXOXPolyEval_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid599_pT3_uid406_atanXOXPolyEval_pr : SIGNED (70 downto 0);
    signal prodXY_uid599_pT3_uid406_atanXOXPolyEval_q : std_logic_vector (69 downto 0);
    signal topProd_uid604_pT4_uid412_atanXOXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid604_pT4_uid412_atanXOXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid604_pT4_uid412_atanXOXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid604_pT4_uid412_atanXOXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid604_pT4_uid412_atanXOXPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid619_pT5_uid418_atanXOXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid619_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid619_pT5_uid418_atanXOXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid619_pT5_uid418_atanXOXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid619_pT5_uid418_atanXOXPolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid632_pT5_uid418_atanXOXPolyEval_a : std_logic_vector (1 downto 0);
    signal sm0_uid632_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (1 downto 0);
    signal sm0_uid632_pT5_uid418_atanXOXPolyEval_s1 : std_logic_vector (3 downto 0);
    signal sm0_uid632_pT5_uid418_atanXOXPolyEval_pr : UNSIGNED (3 downto 0);
    attribute multstyle of sm0_uid632_pT5_uid418_atanXOXPolyEval_pr: signal is "logic";
    signal sm0_uid632_pT5_uid418_atanXOXPolyEval_q : std_logic_vector (3 downto 0);
    signal prodXY_uid639_pT1_uid511_invPE_a : std_logic_vector (18 downto 0);
    signal prodXY_uid639_pT1_uid511_invPE_b : std_logic_vector (18 downto 0);
    signal prodXY_uid639_pT1_uid511_invPE_s1 : std_logic_vector (37 downto 0);
    signal prodXY_uid639_pT1_uid511_invPE_pr : SIGNED (38 downto 0);
    signal prodXY_uid639_pT1_uid511_invPE_q : std_logic_vector (37 downto 0);
    signal topProd_uid644_pT2_uid517_invPE_a : std_logic_vector (26 downto 0);
    signal topProd_uid644_pT2_uid517_invPE_b : std_logic_vector (26 downto 0);
    signal topProd_uid644_pT2_uid517_invPE_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid644_pT2_uid517_invPE_pr : SIGNED (54 downto 0);
    signal topProd_uid644_pT2_uid517_invPE_q : std_logic_vector (53 downto 0);
    signal sm0_uid647_pT2_uid517_invPE_a : std_logic_vector (4 downto 0);
    signal sm0_uid647_pT2_uid517_invPE_b : std_logic_vector (5 downto 0);
    signal sm0_uid647_pT2_uid517_invPE_s1 : std_logic_vector (10 downto 0);
    signal sm0_uid647_pT2_uid517_invPE_pr : UNSIGNED (10 downto 0);
    attribute multstyle of sm0_uid647_pT2_uid517_invPE_pr: signal is "logic";
    signal sm0_uid647_pT2_uid517_invPE_q : std_logic_vector (10 downto 0);
    signal sm1_uid650_pT2_uid517_invPE_a : std_logic_vector (7 downto 0);
    signal sm1_uid650_pT2_uid517_invPE_b : std_logic_vector (2 downto 0);
    signal sm1_uid650_pT2_uid517_invPE_s1 : std_logic_vector (10 downto 0);
    signal sm1_uid650_pT2_uid517_invPE_pr : SIGNED (11 downto 0);
    attribute multstyle of sm1_uid650_pT2_uid517_invPE_pr: signal is "logic";
    signal sm1_uid650_pT2_uid517_invPE_q : std_logic_vector (10 downto 0);
    signal topProd_uid657_pT3_uid523_invPE_a : std_logic_vector (26 downto 0);
    signal topProd_uid657_pT3_uid523_invPE_b : std_logic_vector (26 downto 0);
    signal topProd_uid657_pT3_uid523_invPE_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid657_pT3_uid523_invPE_pr : SIGNED (54 downto 0);
    signal topProd_uid657_pT3_uid523_invPE_q : std_logic_vector (53 downto 0);
    signal prodXY_uid675_pT1_uid569_invPolyEval_a : std_logic_vector (16 downto 0);
    signal prodXY_uid675_pT1_uid569_invPolyEval_b : std_logic_vector (16 downto 0);
    signal prodXY_uid675_pT1_uid569_invPolyEval_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid675_pT1_uid569_invPolyEval_pr : SIGNED (34 downto 0);
    signal prodXY_uid675_pT1_uid569_invPolyEval_q : std_logic_vector (33 downto 0);
    signal topProd_uid680_pT2_uid575_invPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid680_pT2_uid575_invPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid680_pT2_uid575_invPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid680_pT2_uid575_invPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid680_pT2_uid575_invPolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid683_pT2_uid575_invPolyEval_a : std_logic_vector (2 downto 0);
    signal sm0_uid683_pT2_uid575_invPolyEval_b : std_logic_vector (3 downto 0);
    signal sm0_uid683_pT2_uid575_invPolyEval_s1 : std_logic_vector (6 downto 0);
    signal sm0_uid683_pT2_uid575_invPolyEval_pr : UNSIGNED (6 downto 0);
    attribute multstyle of sm0_uid683_pT2_uid575_invPolyEval_pr: signal is "logic";
    signal sm0_uid683_pT2_uid575_invPolyEval_q : std_logic_vector (6 downto 0);
    signal sm1_uid686_pT2_uid575_invPolyEval_a : std_logic_vector (5 downto 0);
    signal sm1_uid686_pT2_uid575_invPolyEval_b : std_logic_vector (0 downto 0);
    signal sm1_uid686_pT2_uid575_invPolyEval_s1 : std_logic_vector (6 downto 0);
    signal sm1_uid686_pT2_uid575_invPolyEval_pr : SIGNED (7 downto 0);
    attribute multstyle of sm1_uid686_pT2_uid575_invPolyEval_pr: signal is "logic";
    signal sm1_uid686_pT2_uid575_invPolyEval_q : std_logic_vector (6 downto 0);
    signal topProd_uid693_pT3_uid581_invPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid693_pT3_uid581_invPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid693_pT3_uid581_invPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid693_pT3_uid581_invPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid693_pT3_uid581_invPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid710_pT4_uid587_invPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid710_pT4_uid587_invPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid710_pT4_uid587_invPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid710_pT4_uid587_invPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid710_pT4_uid587_invPolyEval_q : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_a : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_pr : UNSIGNED (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_q : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_a : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_pr : UNSIGNED (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_q : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_a : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_pr : UNSIGNED (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_q : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_a : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_pr : UNSIGNED (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_q : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_a : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_s1 : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_pr : UNSIGNED (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_q : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_a : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_s1 : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_pr : UNSIGNED (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_q : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q : std_logic_vector (134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_q_i : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_q : std_logic_vector(134 downto 0);
    signal memoryC0_uid378_atanXOXTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid378_atanXOXTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid378_atanXOXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid378_atanXOXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid378_atanXOXTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid378_atanXOXTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid379_atanXOXTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid379_atanXOXTabGen_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC0_uid379_atanXOXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid379_atanXOXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid379_atanXOXTabGen_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC0_uid379_atanXOXTabGen_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC1_uid381_atanXOXTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid381_atanXOXTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid381_atanXOXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid381_atanXOXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid381_atanXOXTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid381_atanXOXTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid382_atanXOXTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid382_atanXOXTabGen_lutmem_ia : std_logic_vector (9 downto 0);
    signal memoryC1_uid382_atanXOXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid382_atanXOXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid382_atanXOXTabGen_lutmem_iq : std_logic_vector (9 downto 0);
    signal memoryC1_uid382_atanXOXTabGen_lutmem_q : std_logic_vector (9 downto 0);
    signal memoryC2_uid384_atanXOXTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid384_atanXOXTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid384_atanXOXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid384_atanXOXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid384_atanXOXTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid384_atanXOXTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC2_uid385_atanXOXTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid385_atanXOXTabGen_lutmem_ia : std_logic_vector (1 downto 0);
    signal memoryC2_uid385_atanXOXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid385_atanXOXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid385_atanXOXTabGen_lutmem_iq : std_logic_vector (1 downto 0);
    signal memoryC2_uid385_atanXOXTabGen_lutmem_q : std_logic_vector (1 downto 0);
    signal memoryC3_uid387_atanXOXTabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid387_atanXOXTabGen_lutmem_ia : std_logic_vector (33 downto 0);
    signal memoryC3_uid387_atanXOXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid387_atanXOXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid387_atanXOXTabGen_lutmem_iq : std_logic_vector (33 downto 0);
    signal memoryC3_uid387_atanXOXTabGen_lutmem_q : std_logic_vector (33 downto 0);
    signal memoryC4_uid389_atanXOXTabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid389_atanXOXTabGen_lutmem_ia : std_logic_vector (24 downto 0);
    signal memoryC4_uid389_atanXOXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid389_atanXOXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid389_atanXOXTabGen_lutmem_iq : std_logic_vector (24 downto 0);
    signal memoryC4_uid389_atanXOXTabGen_lutmem_q : std_logic_vector (24 downto 0);
    signal memoryC5_uid391_atanXOXTabGen_lutmem_reset0 : std_logic;
    signal memoryC5_uid391_atanXOXTabGen_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC5_uid391_atanXOXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid391_atanXOXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid391_atanXOXTabGen_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC5_uid391_atanXOXTabGen_lutmem_q : std_logic_vector (16 downto 0);
    signal memoryC0_uid494_invTab_lutmem_reset0 : std_logic;
    signal memoryC0_uid494_invTab_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC0_uid494_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC0_uid494_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC0_uid494_invTab_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC0_uid494_invTab_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC0_uid495_invTab_lutmem_reset0 : std_logic;
    signal memoryC0_uid495_invTab_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC0_uid495_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC0_uid495_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC0_uid495_invTab_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC0_uid495_invTab_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC0_uid496_invTab_lutmem_reset0 : std_logic;
    signal memoryC0_uid496_invTab_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC0_uid496_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC0_uid496_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC0_uid496_invTab_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC0_uid496_invTab_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC1_uid498_invTab_lutmem_reset0 : std_logic;
    signal memoryC1_uid498_invTab_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC1_uid498_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC1_uid498_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC1_uid498_invTab_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC1_uid498_invTab_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC1_uid499_invTab_lutmem_reset0 : std_logic;
    signal memoryC1_uid499_invTab_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC1_uid499_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC1_uid499_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC1_uid499_invTab_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC1_uid499_invTab_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC1_uid500_invTab_lutmem_reset0 : std_logic;
    signal memoryC1_uid500_invTab_lutmem_ia : std_logic_vector (8 downto 0);
    signal memoryC1_uid500_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC1_uid500_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC1_uid500_invTab_lutmem_iq : std_logic_vector (8 downto 0);
    signal memoryC1_uid500_invTab_lutmem_q : std_logic_vector (8 downto 0);
    signal memoryC2_uid502_invTab_lutmem_reset0 : std_logic;
    signal memoryC2_uid502_invTab_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC2_uid502_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC2_uid502_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC2_uid502_invTab_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC2_uid502_invTab_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC2_uid503_invTab_lutmem_reset0 : std_logic;
    signal memoryC2_uid503_invTab_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC2_uid503_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC2_uid503_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC2_uid503_invTab_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC2_uid503_invTab_lutmem_q : std_logic_vector (18 downto 0);
    signal memoryC3_uid505_invTab_lutmem_reset0 : std_logic;
    signal memoryC3_uid505_invTab_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC3_uid505_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC3_uid505_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC3_uid505_invTab_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC3_uid505_invTab_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC3_uid506_invTab_lutmem_reset0 : std_logic;
    signal memoryC3_uid506_invTab_lutmem_ia : std_logic_vector (9 downto 0);
    signal memoryC3_uid506_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC3_uid506_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC3_uid506_invTab_lutmem_iq : std_logic_vector (9 downto 0);
    signal memoryC3_uid506_invTab_lutmem_q : std_logic_vector (9 downto 0);
    signal memoryC4_uid508_invTab_lutmem_reset0 : std_logic;
    signal memoryC4_uid508_invTab_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC4_uid508_invTab_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC4_uid508_invTab_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC4_uid508_invTab_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC4_uid508_invTab_lutmem_q : std_logic_vector (18 downto 0);
    type multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_a : multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_a_type;
    attribute preserve : boolean;
    attribute preserve of multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_a : signal is true;
    type multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_c_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_c : multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_c_type;
    attribute preserve of multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_c : signal is true;
    type multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_p_type is array(0 to 1) of UNSIGNED(53 downto 0);
    signal multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_p : multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_p_type;
    type multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_w_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_w : multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_w_type;
    type multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_x_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_x : multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_x_type;
    type multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_y_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_y : multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_y_type;
    type multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_s_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_s : multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_s_type;
    signal multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_q : std_logic_vector (54 downto 0);
    signal memoryC0_uid552_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid552_invTabGen_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC0_uid552_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC0_uid552_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC0_uid552_invTabGen_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC0_uid552_invTabGen_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC0_uid553_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid553_invTabGen_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC0_uid553_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC0_uid553_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC0_uid553_invTabGen_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC0_uid553_invTabGen_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC0_uid554_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid554_invTabGen_lutmem_ia : std_logic_vector (17 downto 0);
    signal memoryC0_uid554_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC0_uid554_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC0_uid554_invTabGen_lutmem_iq : std_logic_vector (17 downto 0);
    signal memoryC0_uid554_invTabGen_lutmem_q : std_logic_vector (17 downto 0);
    signal memoryC1_uid556_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid556_invTabGen_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC1_uid556_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC1_uid556_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC1_uid556_invTabGen_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC1_uid556_invTabGen_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC1_uid557_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid557_invTabGen_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC1_uid557_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC1_uid557_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC1_uid557_invTabGen_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC1_uid557_invTabGen_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC1_uid558_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid558_invTabGen_lutmem_ia : std_logic_vector (6 downto 0);
    signal memoryC1_uid558_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC1_uid558_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC1_uid558_invTabGen_lutmem_iq : std_logic_vector (6 downto 0);
    signal memoryC1_uid558_invTabGen_lutmem_q : std_logic_vector (6 downto 0);
    signal memoryC2_uid560_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid560_invTabGen_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC2_uid560_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC2_uid560_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC2_uid560_invTabGen_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC2_uid560_invTabGen_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC2_uid561_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid561_invTabGen_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC2_uid561_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC2_uid561_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC2_uid561_invTabGen_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC2_uid561_invTabGen_lutmem_q : std_logic_vector (16 downto 0);
    signal memoryC3_uid563_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid563_invTabGen_lutmem_ia : std_logic_vector (19 downto 0);
    signal memoryC3_uid563_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC3_uid563_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC3_uid563_invTabGen_lutmem_iq : std_logic_vector (19 downto 0);
    signal memoryC3_uid563_invTabGen_lutmem_q : std_logic_vector (19 downto 0);
    signal memoryC3_uid564_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid564_invTabGen_lutmem_ia : std_logic_vector (7 downto 0);
    signal memoryC3_uid564_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC3_uid564_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC3_uid564_invTabGen_lutmem_iq : std_logic_vector (7 downto 0);
    signal memoryC3_uid564_invTabGen_lutmem_q : std_logic_vector (7 downto 0);
    signal memoryC4_uid566_invTabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid566_invTabGen_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC4_uid566_invTabGen_lutmem_aa : std_logic_vector (9 downto 0);
    signal memoryC4_uid566_invTabGen_lutmem_ab : std_logic_vector (9 downto 0);
    signal memoryC4_uid566_invTabGen_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC4_uid566_invTabGen_lutmem_q : std_logic_vector (16 downto 0);
    type multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_a : multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_c : multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_l : multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_l_type;
    type multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_p : multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_p_type;
    type multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_w : multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_w_type;
    type multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_x : multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_x_type;
    type multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_y : multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_y_type;
    type multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_s : multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_s_type;
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_a : multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_c : multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_l : multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_l_type;
    type multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_p : multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_p_type;
    type multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_w : multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_w_type;
    type multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_x : multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_x_type;
    type multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_y : multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_y_type;
    type multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_s : multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_s_type;
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid662_pT3_uid523_invPE_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_a : multSumOfTwo18_uid662_pT3_uid523_invPE_cma_a_type;
    attribute preserve of multSumOfTwo18_uid662_pT3_uid523_invPE_cma_a : signal is true;
    type multSumOfTwo18_uid662_pT3_uid523_invPE_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_c : multSumOfTwo18_uid662_pT3_uid523_invPE_cma_c_type;
    attribute preserve of multSumOfTwo18_uid662_pT3_uid523_invPE_cma_c : signal is true;
    type multSumOfTwo18_uid662_pT3_uid523_invPE_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_l : multSumOfTwo18_uid662_pT3_uid523_invPE_cma_l_type;
    type multSumOfTwo18_uid662_pT3_uid523_invPE_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_p : multSumOfTwo18_uid662_pT3_uid523_invPE_cma_p_type;
    type multSumOfTwo18_uid662_pT3_uid523_invPE_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_w : multSumOfTwo18_uid662_pT3_uid523_invPE_cma_w_type;
    type multSumOfTwo18_uid662_pT3_uid523_invPE_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_x : multSumOfTwo18_uid662_pT3_uid523_invPE_cma_x_type;
    type multSumOfTwo18_uid662_pT3_uid523_invPE_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_y : multSumOfTwo18_uid662_pT3_uid523_invPE_cma_y_type;
    type multSumOfTwo18_uid662_pT3_uid523_invPE_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_s : multSumOfTwo18_uid662_pT3_uid523_invPE_cma_s_type;
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_cma_q : std_logic_vector (36 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a0_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a1_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_result_add_0_0_a : std_logic_vector(84 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_result_add_0_0_b : std_logic_vector(84 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_result_add_0_0_o : std_logic_vector (84 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_result_add_0_0_q : std_logic_vector (83 downto 0);
    type multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_a : multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_c : multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_l : multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_l_type;
    type multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_p : multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_p_type;
    type multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_w : multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_w_type;
    type multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_x : multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_x_type;
    type multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_y : multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_y_type;
    type multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_s : multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_s_type;
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_a : multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_c : multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_l : multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_l_type;
    type multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_p : multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_p_type;
    type multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_w : multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_w_type;
    type multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_x : multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_x_type;
    type multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_y : multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_y_type;
    type multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_s : multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_s_type;
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_q : std_logic_vector (54 downto 0);
    signal reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_memoryC1_uid498_invTab_lutmem_0_to_os_uid501_invTab_0_q : std_logic_vector (19 downto 0);
    signal reg_memoryC1_uid499_invTab_lutmem_0_to_os_uid501_invTab_1_q : std_logic_vector (19 downto 0);
    signal reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_q : std_logic_vector (8 downto 0);
    signal reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_memoryC2_uid502_invTab_lutmem_0_to_os_uid504_invTab_0_q : std_logic_vector (19 downto 0);
    signal reg_memoryC2_uid503_invTab_lutmem_0_to_os_uid504_invTab_1_q : std_logic_vector (18 downto 0);
    signal reg_yT1_uid510_invPE_0_to_prodXY_uid639_pT1_uid511_invPE_0_q : std_logic_vector (18 downto 0);
    signal reg_memoryC4_uid508_invTab_lutmem_0_to_prodXY_uid639_pT1_uid511_invPE_1_q : std_logic_vector (18 downto 0);
    signal reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_memoryC3_uid505_invTab_lutmem_0_to_os_uid507_invTab_0_q : std_logic_vector (19 downto 0);
    signal reg_memoryC3_uid506_invTab_lutmem_0_to_os_uid507_invTab_1_q : std_logic_vector (9 downto 0);
    signal reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid643_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_1_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid645_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_0_q : std_logic_vector (4 downto 0);
    signal reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1_q : std_logic_vector (5 downto 0);
    signal reg_sSM1H_uid648_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_0_q : std_logic_vector (7 downto 0);
    signal reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1_q : std_logic_vector (2 downto 0);
    signal reg_cIncludingRoundingBit_uid519_invPE_0_to_ts2_uid520_invPE_0_q : std_logic_vector (40 downto 0);
    signal reg_R_uid654_pT2_uid517_invPE_0_to_ts2_uid520_invPE_1_q : std_logic_vector (31 downto 0);
    signal reg_xTop18Bits_uid658_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid659_uid664_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid660_uid663_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid661_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid655_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid656_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid525_invPE_0_to_ts3_uid526_invPE_0_q : std_logic_vector (50 downto 0);
    signal reg_R_uid671_pT3_uid523_invPE_0_to_ts3_uid526_invPE_1_q : std_logic_vector (41 downto 0);
    signal reg_prodXY_uid672_pT4_uid529_invPE_a_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid672_pT4_uid529_invPE_b_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid672_pT4_uid529_invPE_a_1_0_to_prodXY_uid672_pT4_uid529_invPE_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid672_pT4_uid529_invPE_b_1_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid672_pT4_uid529_invPE_align_0_0_to_prodXY_uid672_pT4_uid529_invPE_result_add_0_0_0_q : std_logic_vector (53 downto 0);
    signal reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_memoryC0_uid494_invTab_lutmem_0_to_os_uid497_invTab_0_q : std_logic_vector (19 downto 0);
    signal reg_memoryC0_uid495_invTab_lutmem_0_to_os_uid497_invTab_1_q : std_logic_vector (19 downto 0);
    signal reg_memoryC0_uid496_invTab_lutmem_0_to_os_uid497_invTab_2_q : std_logic_vector (19 downto 0);
    signal reg_os_uid497_invTab_0_to_sumAHighB_uid532_invPE_0_q : std_logic_vector (59 downto 0);
    signal reg_highBBits_uid531_invPE_0_to_sumAHighB_uid532_invPE_1_q : std_logic_vector (49 downto 0);
    signal reg_lowRangeB_uid530_invPE_0_to_s4_uid530_uid533_invPE_0_q : std_logic_vector (1 downto 0);
    signal reg_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_7_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_q : std_logic_vector (4 downto 0);
    signal reg_sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_1_q : std_logic_vector (4 downto 0);
    signal reg_highABits_uid247_div_uid49_fpArctan2Test_0_to_sumHighA_B_uid248_div_uid49_fpArctan2Test_0_q : std_logic_vector (55 downto 0);
    signal reg_lowRangeA_uid246_div_uid49_fpArctan2Test_0_to_divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test_0_q : std_logic_vector (0 downto 0);
    signal reg_divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_0_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_2_q : std_logic_vector (54 downto 0);
    signal reg_expFracRnd_uid258_div_uid49_fpArctan2Test_0_to_expFracPostRnd_uid261_div_uid49_fpArctan2Test_0_q : std_logic_vector (65 downto 0);
    signal reg_expRExt_uid265_div_uid49_fpArctan2Test_0_to_expUdf_uid266_div_uid49_fpArctan2Test_1_q : std_logic_vector (13 downto 0);
    signal reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q : std_logic_vector (0 downto 0);
    signal reg_exc_I_uid15_fpArctan2Test_0_to_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_2_q : std_logic_vector (0 downto 0);
    signal reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_q : std_logic_vector (0 downto 0);
    signal reg_concExc_uid283_div_uid49_fpArctan2Test_0_to_excREnc_uid284_div_uid49_fpArctan2Test_0_q : std_logic_vector (2 downto 0);
    signal reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q : std_logic_vector (10 downto 0);
    signal reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_q : std_logic_vector (0 downto 0);
    signal reg_excSelBits_uid181_fpArctan2Test_0_to_outMuxSelEnc_uid182_fpArctan2Test_0_q : std_logic_vector (2 downto 0);
    signal reg_fracX_uid51_fpArctan2Test_0_to_fracXIsZero_uid72_fpArctan2Test_1_q : std_logic_vector (51 downto 0);
    signal reg_exc_I_uid73_fpArctan2Test_0_to_xIOrXRUdf_uid340_z_uid95_fpArctan2Test_1_q : std_logic_vector (0 downto 0);
    signal reg_expXIsZero_uid68_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid318_z_uid95_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_2_q : std_logic_vector (0 downto 0);
    signal reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_memoryC0_uid552_invTabGen_lutmem_0_to_os_uid555_invTabGen_0_q : std_logic_vector (19 downto 0);
    signal reg_memoryC0_uid553_invTabGen_lutmem_0_to_os_uid555_invTabGen_1_q : std_logic_vector (19 downto 0);
    signal reg_memoryC0_uid554_invTabGen_lutmem_0_to_os_uid555_invTabGen_2_q : std_logic_vector (17 downto 0);
    signal reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_memoryC1_uid556_invTabGen_lutmem_0_to_os_uid559_invTabGen_0_q : std_logic_vector (19 downto 0);
    signal reg_memoryC1_uid557_invTabGen_lutmem_0_to_os_uid559_invTabGen_1_q : std_logic_vector (19 downto 0);
    signal reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_q : std_logic_vector (6 downto 0);
    signal reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_memoryC2_uid560_invTabGen_lutmem_0_to_os_uid562_invTabGen_0_q : std_logic_vector (19 downto 0);
    signal reg_memoryC2_uid561_invTabGen_lutmem_0_to_os_uid562_invTabGen_1_q : std_logic_vector (16 downto 0);
    signal reg_yT1_uid568_invPolyEval_0_to_prodXY_uid675_pT1_uid569_invPolyEval_0_q : std_logic_vector (16 downto 0);
    signal reg_memoryC4_uid566_invTabGen_lutmem_0_to_prodXY_uid675_pT1_uid569_invPolyEval_1_q : std_logic_vector (16 downto 0);
    signal reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_memoryC3_uid563_invTabGen_lutmem_0_to_os_uid565_invTabGen_0_q : std_logic_vector (19 downto 0);
    signal reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1_q : std_logic_vector (7 downto 0);
    signal reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid679_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid681_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_0_q : std_logic_vector (2 downto 0);
    signal reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1_q : std_logic_vector (3 downto 0);
    signal reg_sSM1H_uid684_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_0_q : std_logic_vector (5 downto 0);
    signal reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1_q : std_logic_vector (0 downto 0);
    signal reg_cIncludingRoundingBit_uid577_invPolyEval_0_to_ts2_uid578_invPolyEval_0_q : std_logic_vector (38 downto 0);
    signal reg_R_uid690_pT2_uid575_invPolyEval_0_to_ts2_uid578_invPolyEval_1_q : std_logic_vector (29 downto 0);
    signal reg_xTop18Bits_uid694_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid697_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid691_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid692_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid583_invPolyEval_0_to_ts3_uid584_invPolyEval_0_q : std_logic_vector (48 downto 0);
    signal reg_R_uid707_pT3_uid581_invPolyEval_0_to_ts3_uid584_invPolyEval_1_q : std_logic_vector (39 downto 0);
    signal reg_xTop27Bits_uid708_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid589_invPolyEval_0_to_ts4_uid590_invPolyEval_0_q : std_logic_vector (60 downto 0);
    signal reg_R_uid722_pT4_uid587_invPolyEval_0_to_ts4_uid590_invPolyEval_1_q : std_logic_vector (50 downto 0);
    signal reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_q : std_logic_vector (0 downto 0);
    signal reg_fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_2_q : std_logic_vector (51 downto 0);
    signal reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_q : std_logic_vector (1 downto 0);
    signal reg_singX_uid52_fpArctan2Test_0_to_signR_uid346_z_uid95_fpArctan2Test_1_q : std_logic_vector (0 downto 0);
    signal reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q : std_logic_vector (63 downto 0);
    signal reg_expU_uid97_fpArctan2Test_0_to_atanUIsU_uid101_fpArctan2Test_1_q : std_logic_vector (10 downto 0);
    signal reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_q : std_logic_vector (2 downto 0);
    signal reg_leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_1_q : std_logic_vector (1 downto 0);
    signal reg_oFracUExt_uid108_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_2_q : std_logic_vector (80 downto 0);
    signal reg_leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_3_q : std_logic_vector (80 downto 0);
    signal reg_leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_4_q : std_logic_vector (80 downto 0);
    signal reg_leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_5_q : std_logic_vector (80 downto 0);
    signal reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_2_q : std_logic_vector (80 downto 0);
    signal reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1_q : std_logic_vector (0 downto 0);
    signal reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid378_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid379_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_1_q : std_logic_vector (19 downto 0);
    signal reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid381_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid382_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_1_q : std_logic_vector (9 downto 0);
    signal reg_yT1_uid393_atanXOXPolyEval_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_0_q : std_logic_vector (16 downto 0);
    signal reg_memoryC5_uid391_atanXOXTabGen_lutmem_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_1_q : std_logic_vector (16 downto 0);
    signal reg_memoryC4_uid389_atanXOXTabGen_lutmem_0_to_sumAHighB_uid397_atanXOXPolyEval_0_q : std_logic_vector (24 downto 0);
    signal reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_q : std_logic_vector (24 downto 0);
    signal reg_s1_uid395_uid398_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC3_uid387_atanXOXTabGen_lutmem_0_to_sumAHighB_uid403_atanXOXPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_s2_uid401_uid404_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_1_q : std_logic_vector (35 downto 0);
    signal reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC2_uid384_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_q : std_logic_vector (1 downto 0);
    signal reg_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid414_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_0_q : std_logic_vector (51 downto 0);
    signal reg_R_uid616_pT4_uid412_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_1_q : std_logic_vector (44 downto 0);
    signal reg_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid630_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_0_q : std_logic_vector (1 downto 0);
    signal reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_q : std_logic_vector (1 downto 0);
    signal reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid420_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_0_q : std_logic_vector (62 downto 0);
    signal reg_R_uid638_pT5_uid418_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_1_q : std_logic_vector (53 downto 0);
    signal reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_2_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_1_q : std_logic_vector (26 downto 0);
    signal reg_expRPath3PreRnd_uid124_fpArctan2Test_0_to_shiftValPath2PreSub_uid129_fpArctan2Test_1_q : std_logic_vector (10 downto 0);
    signal reg_normBit_uid118_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_1_q : std_logic_vector (0 downto 0);
    signal reg_fracRPath3Low_uid120_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_2_q : std_logic_vector (52 downto 0);
    signal reg_fracRPath3High_uid119_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_3_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_2_q : std_logic_vector (53 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_2_q : std_logic_vector (53 downto 0);
    signal reg_pad_fxpOp2Path2_uid135_uid136_fpArctan2Test_0_to_path2Diff_uid136_fpArctan2Test_1_q : std_logic_vector (54 downto 0);
    signal reg_normBitPath2Diff_uid138_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_1_q : std_logic_vector (0 downto 0);
    signal reg_path2DiffLow_uid140_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_2_q : std_logic_vector (52 downto 0);
    signal reg_path2DiffHigh_uid139_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_3_q : std_logic_vector (52 downto 0);
    signal reg_expFracConc_uid143_uid143_fpArctan2Test_0_to_expFracRPath2PostRnd_uid144_fpArctan2Test_0_q : std_logic_vector (63 downto 0);
    signal reg_expFracRPath3PreRnd_uid125_uid125_fpArctan2Test_0_to_fracRPath3PostRnd_uid126_fpArctan2Test_0_q : std_logic_vector (63 downto 0);
    signal reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_q : std_logic_vector (51 downto 0);
    signal reg_fracRPath2_uid145_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_3_q : std_logic_vector (51 downto 0);
    signal reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q : std_logic_vector (51 downto 0);
    signal reg_fracOutCst_uid149_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_5_q : std_logic_vector (51 downto 0);
    signal reg_expRPath2_uid146_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_3_q : std_logic_vector (10 downto 0);
    signal reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q : std_logic_vector (10 downto 0);
    signal reg_expOutCst_uid151_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_5_q : std_logic_vector (10 downto 0);
    signal reg_expRCalc_uid152_fpArctan2Test_0_to_sOutAlignRes_uid155_fpArctan2Test_0_q : std_logic_vector (10 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_2_q : std_logic_vector (105 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_2_q : std_logic_vector (105 downto 0);
    signal reg_pad_cstPi_uid153_uid164_fpArctan2Test_0_to_subRes_uid164_fpArctan2Test_0_q : std_logic_vector (106 downto 0);
    signal reg_subResNormBit_uid166_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_1_q : std_logic_vector (0 downto 0);
    signal reg_subResLow_uid168_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_2_q : std_logic_vector (51 downto 0);
    signal reg_subResHigh_uid167_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_3_q : std_logic_vector (51 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_q : std_logic_vector (0 downto 0);
    signal ld_fracU_uid98_fpArctan2Test_b_to_oFracU_uid99_uid99_fpArctan2Test_a_q : std_logic_vector (51 downto 0);
    signal ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a_q : std_logic_vector (78 downto 0);
    signal ld_fracRPath3Pre_uid121_fpArctan2Test_q_to_oFracRPath2_uid133_uid133_fpArctan2Test_a_q : std_logic_vector (52 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_q : std_logic_vector (10 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_oFracRCalc_uid160_uid160_fpArctan2Test_a_q : std_logic_vector (51 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_q : std_logic_vector (0 downto 0);
    signal ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a_q : std_logic_vector (63 downto 0);
    signal ld_fracYPostZ_uid240_div_uid49_fpArctan2Test_q_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_b_q : std_logic_vector (0 downto 0);
    signal ld_norm_uid254_div_uid49_fpArctan2Test_b_to_rndOp_uid260_div_uid49_fpArctan2Test_c_q : std_logic_vector (0 downto 0);
    signal ld_fracRPreExc_uid263_div_uid49_fpArctan2Test_b_to_fracRPostExc_uid288_div_uid49_fpArctan2Test_d_q : std_logic_vector (51 downto 0);
    signal ld_excRPreExc_uid264_div_uid49_fpArctan2Test_b_to_expRPostExc_uid292_div_uid49_fpArctan2Test_d_q : std_logic_vector (10 downto 0);
    signal ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a_q : std_logic_vector (51 downto 0);
    signal ld_expRCalc_uid338_z_uid95_fpArctan2Test_q_to_expRPostExc_uid344_z_uid95_fpArctan2Test_d_q : std_logic_vector (10 downto 0);
    signal ld_LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test_b_q : std_logic_vector (78 downto 0);
    signal ld_LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test_b_q : std_logic_vector (76 downto 0);
    signal ld_LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test_b_q : std_logic_vector (74 downto 0);
    signal ld_RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test_a_q : std_logic_vector (49 downto 0);
    signal ld_RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test_a_q : std_logic_vector (45 downto 0);
    signal ld_RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test_a_q : std_logic_vector (41 downto 0);
    signal ld_reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_b_q : std_logic_vector (1 downto 0);
    signal ld_RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test_a_q : std_logic_vector (52 downto 0);
    signal ld_RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test_a_q : std_logic_vector (51 downto 0);
    signal ld_RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test_a_q : std_logic_vector (50 downto 0);
    signal ld_reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_b_q : std_logic_vector (1 downto 0);
    signal ld_RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test_a_q : std_logic_vector (101 downto 0);
    signal ld_RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test_a_q : std_logic_vector (97 downto 0);
    signal ld_RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test_a_q : std_logic_vector (93 downto 0);
    signal ld_reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_b_q : std_logic_vector (1 downto 0);
    signal ld_RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx1_uid484_fxpAlignedRes_uid161_fpArctan2Test_a_q : std_logic_vector (104 downto 0);
    signal ld_RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx2_uid487_fxpAlignedRes_uid161_fpArctan2Test_a_q : std_logic_vector (103 downto 0);
    signal ld_RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx3_uid490_fxpAlignedRes_uid161_fpArctan2Test_a_q : std_logic_vector (102 downto 0);
    signal ld_reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_b_q : std_logic_vector (1 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q : std_logic_vector (52 downto 0);
    signal ld_reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_q_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q : std_logic_vector (26 downto 0);
    signal ld_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q_to_TtopProdConcSoftProd_uid546_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q : std_logic_vector (9 downto 0);
    signal ld_reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1_q_to_os_uid565_invTabGen_b_q : std_logic_vector (7 downto 0);
    signal ld_yT4_uid411_atanXOXPolyEval_b_to_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_a_q : std_logic_vector (41 downto 0);
    signal ld_yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_b_to_spad_yBottomBits_uid605_uid607_pT4_uid412_atanXOXPolyEval_a_q : std_logic_vector (16 downto 0);
    signal ld_yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_b_to_spad_yBottomBits_uid620_uid624_pT5_uid418_atanXOXPolyEval_a_q : std_logic_vector (24 downto 0);
    signal ld_TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval_q_to_sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_a_q : std_logic_vector (57 downto 0);
    signal ld_reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1_q_to_sm0_uid647_pT2_uid517_invPE_b_q : std_logic_vector (5 downto 0);
    signal ld_reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1_q_to_sm1_uid650_pT2_uid517_invPE_b_q : std_logic_vector (2 downto 0);
    signal ld_reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1_q_to_sm0_uid683_pT2_uid575_invPolyEval_b_q : std_logic_vector (3 downto 0);
    signal ld_reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1_q_to_sm1_uid686_pT2_uid575_invPolyEval_b_q : std_logic_vector (0 downto 0);
    signal ld_reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_topProd_uid710_pT4_uid587_invPolyEval_1_q_to_topProd_uid710_pT4_uid587_invPolyEval_b_q : std_logic_vector (26 downto 0);
    signal ld_yBottomBits_uid711_pT4_uid587_invPolyEval_b_to_spad_yBottomBits_uid711_uid713_pT4_uid587_invPolyEval_a_q : std_logic_vector (21 downto 0);
    signal ld_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_b_to_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_BJ_b_q : std_logic_vector (133 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC4_uid389_atanXOXTabGen_lutmem_0_q_to_memoryC4_uid389_atanXOXTabGen_lutmem_a_q : std_logic_vector (7 downto 0);
    signal ld_reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6_q_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_g_q : std_logic_vector (26 downto 0);
    signal ld_prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_q_to_prodXY_uid672_pT4_uid529_invPE_align_1_a_q : std_logic_vector (55 downto 0);
    signal ld_prodXY_uid672_pT4_uid529_invPE_a1_b1_q_to_prodXY_uid672_pT4_uid529_invPE_align_2_a_q : std_logic_vector (53 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_a_q : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0_a_q : std_logic_vector (9 downto 0);
    signal ld_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1_a_q : std_logic_vector (1 downto 0);
    signal ld_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1_a_q : std_logic_vector (0 downto 0);
    signal ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a_q : std_logic_vector (1 downto 0);
    signal ld_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_b_to_reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1_a_q : std_logic_vector (26 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_eq : std_logic;
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_eq : std_logic;
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_inputreg_q : std_logic_vector (63 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_ia : std_logic_vector (63 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_iq : std_logic_vector (63 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_q : std_logic_vector (63 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a_inputreg_q : std_logic_vector (78 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_reset0 : std_logic;
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_sticky_ena_q : signal is true;
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_eq : std_logic;
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_reset0 : std_logic;
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_eq : std_logic;
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_sticky_ena_q : signal is true;
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_reset0 : std_logic;
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q : std_logic_vector (1 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_sticky_ena_q : signal is true;
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_reset0 : std_logic;
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_sticky_ena_q : signal is true;
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_eq : std_logic;
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_eq : std_logic;
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_reset0 : std_logic;
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_sticky_ena_q : signal is true;
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_inputreg_q : std_logic_vector (11 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_reset0 : std_logic;
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_ia : std_logic_vector (11 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_iq : std_logic_vector (11 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_q : std_logic_vector (11 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_eq : std_logic;
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_sticky_ena_q : signal is true;
    signal ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a_inputreg_q : std_logic_vector (63 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_reset0 : std_logic;
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_sticky_ena_q : signal is true;
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_reset0 : std_logic;
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_sticky_ena_q : signal is true;
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_ia : std_logic_vector (52 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_iq : std_logic_vector (52 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_q : std_logic_vector (52 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_ia : std_logic_vector (52 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_iq : std_logic_vector (52 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_q : std_logic_vector (52 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_eq : std_logic;
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_eq : std_logic;
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_reset0 : std_logic;
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_sticky_ena_q : signal is true;
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_reset0 : std_logic;
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_eq : std_logic;
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_sticky_ena_q : signal is true;
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_reset0 : std_logic;
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_sticky_ena_q : signal is true;
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_reset0 : std_logic;
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_eq : std_logic;
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_sticky_ena_q : signal is true;
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_reset0 : std_logic;
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_eq : std_logic;
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_sticky_ena_q : signal is true;
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_inputreg_q : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_ia : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_iq : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_q : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_inputreg_q : std_logic_vector (41 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_reset0 : std_logic;
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_ia : std_logic_vector (41 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_iq : std_logic_vector (41 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_q : std_logic_vector (41 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_eq : std_logic;
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_sticky_ena_q : signal is true;
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_inputreg_q : std_logic_vector (41 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_ia : std_logic_vector (41 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_iq : std_logic_vector (41 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_q : std_logic_vector (41 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_sticky_ena_q : signal is true;
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_inputreg_q : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_ia : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_iq : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_q : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_inputreg_q : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_ia : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_iq : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_q : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q : signal is true;
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_eq : std_logic;
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q : signal is true;
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_inputreg_q : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_reset0 : std_logic;
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_i : unsigned(0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_sticky_ena_q : signal is true;
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_inputreg_q : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_sticky_ena_q : signal is true;
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_ia : std_logic_vector (41 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_iq : std_logic_vector (41 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_q : std_logic_vector (41 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_inputreg_q : std_logic_vector (14 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_ia : std_logic_vector (14 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_iq : std_logic_vector (14 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_q : std_logic_vector (14 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_eq : std_logic;
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_sticky_ena_q : signal is true;
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_inputreg_q : std_logic_vector (52 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_ia : std_logic_vector (52 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_iq : std_logic_vector (52 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_q : std_logic_vector (52 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_inputreg_q : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_inputreg_q : std_logic_vector (9 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_ia : std_logic_vector (41 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_iq : std_logic_vector (41 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_q : std_logic_vector (41 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_sticky_ena_q : signal is true;
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_inputreg_q : std_logic_vector (8 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_reset0 : std_logic;
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_ia : std_logic_vector (8 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_iq : std_logic_vector (8 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_q : std_logic_vector (8 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_sticky_ena_q : signal is true;
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_inputreg_q : std_logic_vector (9 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_reset0 : std_logic;
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_sticky_ena_q : signal is true;
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_reset0 : std_logic;
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_eq : std_logic;
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_sticky_ena_q : signal is true;
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_inputreg_q : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_inputreg_q : std_logic_vector (6 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_reset0 : std_logic;
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_sticky_ena_q : signal is true;
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_reset0 : std_logic;
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_sticky_ena_q : signal is true;
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_reset0 : std_logic;
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_sticky_ena_q : signal is true;
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_inputreg_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_reset0 : std_logic;
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_sticky_ena_q : signal is true;
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_inputreg_q : std_logic_vector (24 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_ia : std_logic_vector (24 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_iq : std_logic_vector (24 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_q : std_logic_vector (24 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_sticky_ena_q : signal is true;
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_eq : std_logic;
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_reset0 : std_logic;
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_sticky_ena_q : signal is true;
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_inputreg_q : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_reset0 : std_logic;
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_sticky_ena_q : signal is true;
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_reset0 : std_logic;
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_aa : std_logic_vector (6 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_ab : std_logic_vector (6 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_q : std_logic_vector(6 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_i : unsigned(6 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_eq : std_logic;
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_wrreg_q : std_logic_vector (6 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_mem_top_q : std_logic_vector (7 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_sticky_ena_q : signal is true;
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_sticky_ena_q : signal is true;
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_reset0 : std_logic;
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_sticky_ena_q : signal is true;
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_reset0 : std_logic;
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_sticky_ena_q : signal is true;
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_sticky_ena_q : signal is true;
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_sticky_ena_q : signal is true;
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_sticky_ena_q : signal is true;
    signal path2_uid94_fpArctan2Test_a : std_logic_vector(13 downto 0);
    signal path2_uid94_fpArctan2Test_b : std_logic_vector(13 downto 0);
    signal path2_uid94_fpArctan2Test_o : std_logic_vector (13 downto 0);
    signal path2_uid94_fpArctan2Test_cin : std_logic_vector (0 downto 0);
    signal path2_uid94_fpArctan2Test_n : std_logic_vector (0 downto 0);
    signal atanUIsU_uid101_fpArctan2Test_a : std_logic_vector(13 downto 0);
    signal atanUIsU_uid101_fpArctan2Test_b : std_logic_vector(13 downto 0);
    signal atanUIsU_uid101_fpArctan2Test_o : std_logic_vector (13 downto 0);
    signal atanUIsU_uid101_fpArctan2Test_cin : std_logic_vector (0 downto 0);
    signal atanUIsU_uid101_fpArctan2Test_n : std_logic_vector (0 downto 0);
    signal shiftOut_uid130_fpArctan2Test_a : std_logic_vector(13 downto 0);
    signal shiftOut_uid130_fpArctan2Test_b : std_logic_vector(13 downto 0);
    signal shiftOut_uid130_fpArctan2Test_o : std_logic_vector (13 downto 0);
    signal shiftOut_uid130_fpArctan2Test_cin : std_logic_vector (0 downto 0);
    signal shiftOut_uid130_fpArctan2Test_c : std_logic_vector (0 downto 0);
    signal sOutAlignRes_uid155_fpArctan2Test_a : std_logic_vector(13 downto 0);
    signal sOutAlignRes_uid155_fpArctan2Test_b : std_logic_vector(13 downto 0);
    signal sOutAlignRes_uid155_fpArctan2Test_o : std_logic_vector (13 downto 0);
    signal sOutAlignRes_uid155_fpArctan2Test_cin : std_logic_vector (0 downto 0);
    signal sOutAlignRes_uid155_fpArctan2Test_c : std_logic_vector (0 downto 0);
    signal pad_cstPi_uid153_uid164_fpArctan2Test_q : std_logic_vector (106 downto 0);
    signal excSelBits_uid181_fpArctan2Test_q : std_logic_vector (2 downto 0);
    signal expUdf_uid266_div_uid49_fpArctan2Test_a : std_logic_vector(16 downto 0);
    signal expUdf_uid266_div_uid49_fpArctan2Test_b : std_logic_vector(16 downto 0);
    signal expUdf_uid266_div_uid49_fpArctan2Test_o : std_logic_vector (16 downto 0);
    signal expUdf_uid266_div_uid49_fpArctan2Test_cin : std_logic_vector (0 downto 0);
    signal expUdf_uid266_div_uid49_fpArctan2Test_n : std_logic_vector (0 downto 0);
    signal expOvf_uid269_div_uid49_fpArctan2Test_a : std_logic_vector(16 downto 0);
    signal expOvf_uid269_div_uid49_fpArctan2Test_b : std_logic_vector(16 downto 0);
    signal expOvf_uid269_div_uid49_fpArctan2Test_o : std_logic_vector (16 downto 0);
    signal expOvf_uid269_div_uid49_fpArctan2Test_cin : std_logic_vector (0 downto 0);
    signal expOvf_uid269_div_uid49_fpArctan2Test_n : std_logic_vector (0 downto 0);
    signal fracXIsZero_uid324_z_uid95_fpArctan2Test_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid324_z_uid95_fpArctan2Test_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid324_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal spad_yBottomBits_uid605_uid607_pT4_uid412_atanXOXPolyEval_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval_q : std_logic_vector (26 downto 0);
    signal spad_yBottomBits_uid620_uid624_pT5_uid418_atanXOXPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval_q : std_logic_vector (26 downto 0);
    signal pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_q : std_logic_vector (26 downto 0);
    signal pad_sm0_uid647_uid651_pT2_uid517_invPE_q : std_logic_vector (26 downto 0);
    signal pad_sm1_uid650_uid652_pT2_uid517_invPE_q : std_logic_vector (26 downto 0);
    signal pad_sm0_uid683_uid687_pT2_uid575_invPolyEval_q : std_logic_vector (26 downto 0);
    signal pad_sm1_uid686_uid688_pT2_uid575_invPolyEval_q : std_logic_vector (26 downto 0);
    signal spad_yBottomBits_uid711_uid713_pT4_uid587_invPolyEval_q : std_logic_vector (22 downto 0);
    signal pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval_q : std_logic_vector (26 downto 0);
    signal rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage2Idx1_uid484_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_BJ_q : std_logic_vector (134 downto 0);
    signal fracRPath3PostRnd_uid126_fpArctan2Test_a : std_logic_vector(64 downto 0);
    signal fracRPath3PostRnd_uid126_fpArctan2Test_b : std_logic_vector(64 downto 0);
    signal fracRPath3PostRnd_uid126_fpArctan2Test_o : std_logic_vector (64 downto 0);
    signal fracRPath3PostRnd_uid126_fpArctan2Test_q : std_logic_vector (64 downto 0);
    signal expFracRPath2PostRnd_uid144_fpArctan2Test_a : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid144_fpArctan2Test_b : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid144_fpArctan2Test_o : std_logic_vector (64 downto 0);
    signal expFracRPath2PostRnd_uid144_fpArctan2Test_q : std_logic_vector (64 downto 0);
    signal InvYInSign_uid177_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvYInSign_uid177_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal lOAdded_uid241_div_uid49_fpArctan2Test_q : std_logic_vector (52 downto 0);
    signal rndOp_uid260_div_uid49_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_a : std_logic_vector(56 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_b : std_logic_vector(56 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_o : std_logic_vector (56 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_q : std_logic_vector (55 downto 0);
    signal oFracU_uid99_uid99_fpArctan2Test_q : std_logic_vector (52 downto 0);
    signal oFracRPath2_uid133_uid133_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal oFracRCalc_uid160_uid160_fpArctan2Test_q : std_logic_vector (52 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q : std_logic_vector(0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q : std_logic_vector (1 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal exp_uid27_fpArctan2Test_in : std_logic_vector (62 downto 0);
    signal exp_uid27_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal frac_uid29_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal frac_uid29_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal yInSign_uid38_fpArctan2Test_in : std_logic_vector (63 downto 0);
    signal yInSign_uid38_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal exp_uid11_fpArctan2Test_in : std_logic_vector (62 downto 0);
    signal exp_uid11_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal frac_uid13_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal frac_uid13_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal xInSign_uid39_fpArctan2Test_in : std_logic_vector (63 downto 0);
    signal xInSign_uid39_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal fracYAddr_uid235_div_uid49_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal fracYAddr_uid235_div_uid49_fpArctan2Test_b : std_logic_vector (9 downto 0);
    signal expXIsMax_uid12_fpArctan2Test_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid12_fpArctan2Test_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid12_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid14_fpArctan2Test_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid14_fpArctan2Test_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid14_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal exc_I_uid15_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal exc_I_uid15_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal exc_I_uid15_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid28_fpArctan2Test_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid28_fpArctan2Test_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid28_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid30_fpArctan2Test_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid30_fpArctan2Test_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid30_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal exc_I_uid31_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal exc_I_uid31_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal exc_I_uid31_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expXIsZero_uid68_fpArctan2Test_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid68_fpArctan2Test_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid68_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid70_fpArctan2Test_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid70_fpArctan2Test_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid70_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid72_fpArctan2Test_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid72_fpArctan2Test_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid72_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal exc_I_uid73_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal exc_I_uid73_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal exc_I_uid73_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expXIsBias_uid81_fpArctan2Test_a : std_logic_vector(10 downto 0);
    signal expXIsBias_uid81_fpArctan2Test_b : std_logic_vector(10 downto 0);
    signal expXIsBias_uid81_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal inIsOne_uid82_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal inIsOne_uid82_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal inIsOne_uid82_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal xyInInf_uid92_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal xyInInf_uid92_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal xyInInf_uid92_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal shiftValue_uid103_fpArctan2Test_a : std_logic_vector(11 downto 0);
    signal shiftValue_uid103_fpArctan2Test_b : std_logic_vector(11 downto 0);
    signal shiftValue_uid103_fpArctan2Test_o : std_logic_vector (11 downto 0);
    signal shiftValue_uid103_fpArctan2Test_q : std_logic_vector (11 downto 0);
    signal fracRPath3Pre_uid121_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal fracRPath3Pre_uid121_fpArctan2Test_q : std_logic_vector (52 downto 0);
    signal expRPath3Ext_uid123_fpArctan2Test_a : std_logic_vector(11 downto 0);
    signal expRPath3Ext_uid123_fpArctan2Test_b : std_logic_vector(11 downto 0);
    signal expRPath3Ext_uid123_fpArctan2Test_o : std_logic_vector (11 downto 0);
    signal expRPath3Ext_uid123_fpArctan2Test_q : std_logic_vector (11 downto 0);
    signal shiftValPath2PreSub_uid129_fpArctan2Test_a : std_logic_vector(11 downto 0);
    signal shiftValPath2PreSub_uid129_fpArctan2Test_b : std_logic_vector(11 downto 0);
    signal shiftValPath2PreSub_uid129_fpArctan2Test_o : std_logic_vector (11 downto 0);
    signal shiftValPath2PreSub_uid129_fpArctan2Test_q : std_logic_vector (11 downto 0);
    signal path2Diff_uid136_fpArctan2Test_a : std_logic_vector(55 downto 0);
    signal path2Diff_uid136_fpArctan2Test_b : std_logic_vector(55 downto 0);
    signal path2Diff_uid136_fpArctan2Test_o : std_logic_vector (55 downto 0);
    signal path2Diff_uid136_fpArctan2Test_q : std_logic_vector (55 downto 0);
    signal fracRPath2_uid141_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal fracRPath2_uid141_fpArctan2Test_q : std_logic_vector (52 downto 0);
    signal expRPath2_uid142_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal expRPath2_uid142_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal fracRCalc_uid150_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal fracRCalc_uid150_fpArctan2Test_q : std_logic_vector (51 downto 0);
    signal expRCalc_uid152_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal expRCalc_uid152_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal sValAlignRes_uid154_fpArctan2Test_a : std_logic_vector(11 downto 0);
    signal sValAlignRes_uid154_fpArctan2Test_b : std_logic_vector(11 downto 0);
    signal sValAlignRes_uid154_fpArctan2Test_o : std_logic_vector (11 downto 0);
    signal sValAlignRes_uid154_fpArctan2Test_q : std_logic_vector (11 downto 0);
    signal yInZOrsOutAlignRes_uid156_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal yInZOrsOutAlignRes_uid156_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal yInZOrsOutAlignRes_uid156_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal subRes_uid164_fpArctan2Test_a : std_logic_vector(107 downto 0);
    signal subRes_uid164_fpArctan2Test_b : std_logic_vector(107 downto 0);
    signal subRes_uid164_fpArctan2Test_o : std_logic_vector (107 downto 0);
    signal subRes_uid164_fpArctan2Test_q : std_logic_vector (107 downto 0);
    signal fracRSub_uid169_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal fracRSub_uid169_fpArctan2Test_q : std_logic_vector (51 downto 0);
    signal expRSub_uid170_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal expRSub_uid170_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal fracRFinal_uid172_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal fracRFinal_uid172_fpArctan2Test_q : std_logic_vector (51 downto 0);
    signal expRFinal_uid173_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal expRFinal_uid173_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal excRZero1_uid178_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excRZero1_uid178_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excRZero1_uid178_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal excRZero1_uid178_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excRZero_uid179_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excRZero_uid179_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excRZero_uid179_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal outMuxSelEnc_uid182_fpArctan2Test_q : std_logic_vector(1 downto 0);
    signal fracRPostExc_uid183_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid183_fpArctan2Test_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid184_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid184_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal fracYZero_uid198_div_uid49_fpArctan2Test_a : std_logic_vector(51 downto 0);
    signal fracYZero_uid198_div_uid49_fpArctan2Test_b : std_logic_vector(51 downto 0);
    signal fracYZero_uid198_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expXIsZero_uid203_div_uid49_fpArctan2Test_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid203_div_uid49_fpArctan2Test_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid203_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expXIsZero_uid219_div_uid49_fpArctan2Test_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid219_div_uid49_fpArctan2Test_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid219_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expFracPostRnd_uid261_div_uid49_fpArctan2Test_a : std_logic_vector(67 downto 0);
    signal expFracPostRnd_uid261_div_uid49_fpArctan2Test_b : std_logic_vector(67 downto 0);
    signal expFracPostRnd_uid261_div_uid49_fpArctan2Test_o : std_logic_vector (67 downto 0);
    signal expFracPostRnd_uid261_div_uid49_fpArctan2Test_q : std_logic_vector (66 downto 0);
    signal regOverRegWithUf_uid271_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal regOverRegWithUf_uid271_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excRZero_uid274_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excRZero_uid274_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excRZero_uid274_div_uid49_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal excRZero_uid274_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excXRYROvf_uid276_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excXRYROvf_uid276_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excXRYROvf_uid276_div_uid49_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal excXRYROvf_uid276_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excXIYZ_uid277_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excXIYZ_uid277_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excXIYZ_uid277_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excRInf_uid279_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excRInf_uid279_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excRInf_uid279_div_uid49_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal excRInf_uid279_div_uid49_fpArctan2Test_d : std_logic_vector(0 downto 0);
    signal excRInf_uid279_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excXZYZ_uid280_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excXZYZ_uid280_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excXZYZ_uid280_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excXIYI_uid281_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excXIYI_uid281_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excXIYI_uid281_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excREnc_uid284_div_uid49_fpArctan2Test_q : std_logic_vector(1 downto 0);
    signal fracRPostExc_uid288_div_uid49_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid288_div_uid49_fpArctan2Test_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid292_div_uid49_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid292_div_uid49_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal sRPostExc_uid294_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal sRPostExc_uid294_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal sRPostExc_uid294_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal expRCompExt_uid331_z_uid95_fpArctan2Test_a : std_logic_vector(11 downto 0);
    signal expRCompExt_uid331_z_uid95_fpArctan2Test_b : std_logic_vector(11 downto 0);
    signal expRCompExt_uid331_z_uid95_fpArctan2Test_o : std_logic_vector (11 downto 0);
    signal expRCompExt_uid331_z_uid95_fpArctan2Test_q : std_logic_vector (11 downto 0);
    signal expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_a : std_logic_vector(11 downto 0);
    signal expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_b : std_logic_vector(11 downto 0);
    signal expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_o : std_logic_vector (11 downto 0);
    signal expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_q : std_logic_vector (11 downto 0);
    signal fracRCalc_uid337_z_uid95_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal fracRCalc_uid337_z_uid95_fpArctan2Test_q : std_logic_vector (51 downto 0);
    signal xIOrXRUdf_uid340_z_uid95_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal xIOrXRUdf_uid340_z_uid95_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal xIOrXRUdf_uid340_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal fracRPostExc_uid343_z_uid95_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid343_z_uid95_fpArctan2Test_q : std_logic_vector (51 downto 0);
    signal leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal ts4_uid415_atanXOXPolyEval_a : std_logic_vector(52 downto 0);
    signal ts4_uid415_atanXOXPolyEval_b : std_logic_vector(52 downto 0);
    signal ts4_uid415_atanXOXPolyEval_o : std_logic_vector (52 downto 0);
    signal ts4_uid415_atanXOXPolyEval_q : std_logic_vector (52 downto 0);
    signal ts5_uid421_atanXOXPolyEval_a : std_logic_vector(63 downto 0);
    signal ts5_uid421_atanXOXPolyEval_b : std_logic_vector(63 downto 0);
    signal ts5_uid421_atanXOXPolyEval_o : std_logic_vector (63 downto 0);
    signal ts5_uid421_atanXOXPolyEval_q : std_logic_vector (63 downto 0);
    signal ts2_uid520_invPE_a : std_logic_vector(41 downto 0);
    signal ts2_uid520_invPE_b : std_logic_vector(41 downto 0);
    signal ts2_uid520_invPE_o : std_logic_vector (41 downto 0);
    signal ts2_uid520_invPE_q : std_logic_vector (41 downto 0);
    signal ts3_uid526_invPE_a : std_logic_vector(51 downto 0);
    signal ts3_uid526_invPE_b : std_logic_vector(51 downto 0);
    signal ts3_uid526_invPE_o : std_logic_vector (51 downto 0);
    signal ts3_uid526_invPE_q : std_logic_vector (51 downto 0);
    signal sumAHighB_uid532_invPE_a : std_logic_vector(60 downto 0);
    signal sumAHighB_uid532_invPE_b : std_logic_vector(60 downto 0);
    signal sumAHighB_uid532_invPE_o : std_logic_vector (60 downto 0);
    signal sumAHighB_uid532_invPE_q : std_logic_vector (60 downto 0);
    signal ts2_uid578_invPolyEval_a : std_logic_vector(39 downto 0);
    signal ts2_uid578_invPolyEval_b : std_logic_vector(39 downto 0);
    signal ts2_uid578_invPolyEval_o : std_logic_vector (39 downto 0);
    signal ts2_uid578_invPolyEval_q : std_logic_vector (39 downto 0);
    signal ts3_uid584_invPolyEval_a : std_logic_vector(49 downto 0);
    signal ts3_uid584_invPolyEval_b : std_logic_vector(49 downto 0);
    signal ts3_uid584_invPolyEval_o : std_logic_vector (49 downto 0);
    signal ts3_uid584_invPolyEval_q : std_logic_vector (49 downto 0);
    signal ts4_uid590_invPolyEval_a : std_logic_vector(61 downto 0);
    signal ts4_uid590_invPolyEval_b : std_logic_vector(61 downto 0);
    signal ts4_uid590_invPolyEval_o : std_logic_vector (61 downto 0);
    signal ts4_uid590_invPolyEval_q : std_logic_vector (61 downto 0);
    signal add0_uid651_pT2_uid517_invPE_a : std_logic_vector (54 downto 0);
    signal add0_uid651_pT2_uid517_invPE_b : std_logic_vector (54 downto 0);
    signal add0_uid651_pT2_uid517_invPE_c : std_logic_vector (54 downto 0);
    signal add0_uid651_pT2_uid517_invPE_o : std_logic_vector (54 downto 0);
    signal add0_uid651_pT2_uid517_invPE_q : std_logic_vector (54 downto 0);
    signal add0_uid687_pT2_uid575_invPolyEval_a : std_logic_vector (54 downto 0);
    signal add0_uid687_pT2_uid575_invPolyEval_b : std_logic_vector (54 downto 0);
    signal add0_uid687_pT2_uid575_invPolyEval_c : std_logic_vector (54 downto 0);
    signal add0_uid687_pT2_uid575_invPolyEval_o : std_logic_vector (54 downto 0);
    signal add0_uid687_pT2_uid575_invPolyEval_q : std_logic_vector (54 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_ADD_a : std_logic_vector(135 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_ADD_b : std_logic_vector(135 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_ADD_o : std_logic_vector (135 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_ADD_q : std_logic_vector (135 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal cstPiO2_uid85_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal cstPiO2_uid85_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal cstPiO4_uid88_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal cstPiO4_uid88_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal oFracUExt_uid108_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal rightPaddedIn_uid162_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal tmpCat_uid245_div_uid49_fpArctan2Test_q : std_logic_vector (55 downto 0);
    signal oFracXExt_uid251_div_uid49_fpArctan2Test_q : std_logic_vector (54 downto 0);
    signal leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage2Idx2_uid487_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage2Idx3_uid490_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal TtopProdConcSoftProd_uid546_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal prodXYTruncFR_uid594_pT1_uid394_atanXOXPolyEval_in : std_logic_vector (33 downto 0);
    signal prodXYTruncFR_uid594_pT1_uid394_atanXOXPolyEval_b : std_logic_vector (17 downto 0);
    signal prodXYTruncFR_uid597_pT2_uid400_atanXOXPolyEval_in : std_logic_vector (51 downto 0);
    signal prodXYTruncFR_uid597_pT2_uid400_atanXOXPolyEval_b : std_logic_vector (27 downto 0);
    signal prodXYTruncFR_uid600_pT3_uid406_atanXOXPolyEval_in : std_logic_vector (69 downto 0);
    signal prodXYTruncFR_uid600_pT3_uid406_atanXOXPolyEval_b : std_logic_vector (34 downto 0);
    signal TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval_q : std_logic_vector (57 downto 0);
    signal prodXYTruncFR_uid640_pT1_uid511_invPE_in : std_logic_vector (37 downto 0);
    signal prodXYTruncFR_uid640_pT1_uid511_invPE_b : std_logic_vector (20 downto 0);
    signal prodXYTruncFR_uid676_pT1_uid569_invPolyEval_in : std_logic_vector (33 downto 0);
    signal prodXYTruncFR_uid676_pT1_uid569_invPolyEval_b : std_logic_vector (18 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b0_in : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b0_in : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b0_in : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b0_in : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b1_in : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b1_in : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b1_in : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b1_in : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b2_in : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b2_in : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b2_in : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b2_in : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q : std_logic_vector (134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q : std_logic_vector (134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q : std_logic_vector (134 downto 0);
    signal lowRangeB_uid547_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in : std_logic_vector (16 downto 0);
    signal lowRangeB_uid547_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (16 downto 0);
    signal highBBits_uid548_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in : std_logic_vector (54 downto 0);
    signal highBBits_uid548_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (37 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_b : std_logic_vector (45 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (52 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid662_pT3_uid523_invPE_b : std_logic_vector (33 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_align_0_q_int : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_align_0_q : std_logic_vector (53 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid698_pT3_uid581_invPolyEval_b : std_logic_vector (31 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid713_pT4_uid587_invPolyEval_b : std_logic_vector (50 downto 0);
    signal os_uid501_invTab_q : std_logic_vector (48 downto 0);
    signal os_uid504_invTab_q : std_logic_vector (38 downto 0);
    signal os_uid507_invTab_q : std_logic_vector (29 downto 0);
    signal os_uid497_invTab_q : std_logic_vector (59 downto 0);
    signal s4_uid530_uid533_invPE_q : std_logic_vector (62 downto 0);
    signal sumHighA_B_uid248_div_uid49_fpArctan2Test_a : std_logic_vector(56 downto 0);
    signal sumHighA_B_uid248_div_uid49_fpArctan2Test_b : std_logic_vector(56 downto 0);
    signal sumHighA_B_uid248_div_uid49_fpArctan2Test_o : std_logic_vector (56 downto 0);
    signal sumHighA_B_uid248_div_uid49_fpArctan2Test_q : std_logic_vector (56 downto 0);
    signal divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test_q : std_logic_vector (57 downto 0);
    signal divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_q : std_logic_vector (54 downto 0);
    signal concExc_uid283_div_uid49_fpArctan2Test_q : std_logic_vector (2 downto 0);
    signal excSelBits_uid341_z_uid95_fpArctan2Test_q : std_logic_vector (2 downto 0);
    signal os_uid555_invTabGen_q : std_logic_vector (57 downto 0);
    signal os_uid559_invTabGen_q : std_logic_vector (46 downto 0);
    signal os_uid562_invTabGen_q : std_logic_vector (36 downto 0);
    signal os_uid565_invTabGen_q : std_logic_vector (27 downto 0);
    signal leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal os_uid380_atanXOXTabGen_q : std_logic_vector (59 downto 0);
    signal os_uid383_atanXOXTabGen_q : std_logic_vector (49 downto 0);
    signal os_uid386_atanXOXTabGen_q : std_logic_vector (41 downto 0);
    signal rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal fpPiO2C_uid86_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal fpPiO4C_uid89_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal yPPolyEval_uid114_fpArctan2Test_in : std_logic_vector (70 downto 0);
    signal yPPolyEval_uid114_fpArctan2Test_b : std_logic_vector (46 downto 0);
    signal yPE_uid236_div_uid49_fpArctan2Test_in : std_logic_vector (41 downto 0);
    signal yPE_uid236_div_uid49_fpArctan2Test_b : std_logic_vector (41 downto 0);
    signal yPPolyEval_uid328_z_uid95_fpArctan2Test_in : std_logic_vector (41 downto 0);
    signal yPPolyEval_uid328_z_uid95_fpArctan2Test_b : std_logic_vector (41 downto 0);
    signal yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (26 downto 0);
    signal xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_in : std_logic_vector (41 downto 0);
    signal xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_b : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_align_1_q_int : std_logic_vector (82 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_align_1_q : std_logic_vector (82 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_align_2_q_int : std_logic_vector (107 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_align_2_q : std_logic_vector (107 downto 0);
    signal constOut_uid91_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal constOut_uid91_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp_a : std_logic_vector(6 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp_b : std_logic_vector(6 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal pathSelBits_uid147_fpArctan2Test_q : std_logic_vector (2 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp_a : std_logic_vector(2 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp_b : std_logic_vector(2 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor_q : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal R_uid187_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp_a : std_logic_vector(3 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp_b : std_logic_vector(3 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor_q : std_logic_vector(0 downto 0);
    signal divR_uid295_div_uid49_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal R_uid347_z_uid95_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid411_atanXOXPolyEval_in : std_logic_vector (46 downto 0);
    signal yT4_uid411_atanXOXPolyEval_b : std_logic_vector (41 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid522_invPE_in : std_logic_vector (41 downto 0);
    signal yT3_uid522_invPE_b : std_logic_vector (38 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid580_invPolyEval_in : std_logic_vector (41 downto 0);
    signal yT3_uid580_invPolyEval_b : std_logic_vector (36 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp_a : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp_b : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal xTop27Bits_uid708_pT4_uid587_invPolyEval_in : std_logic_vector (41 downto 0);
    signal xTop27Bits_uid708_pT4_uid587_invPolyEval_b : std_logic_vector (26 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp_a : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp_b : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a_0_in : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a_0_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a_1_in : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_a_1_b : std_logic_vector (26 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_a_1_b : std_logic_vector (26 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp_a : std_logic_vector(7 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp_b : std_logic_vector(7 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal fracRPath3_uid127_fpArctan2Test_in : std_logic_vector (52 downto 0);
    signal fracRPath3_uid127_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal expRPath3_uid128_fpArctan2Test_in : std_logic_vector (63 downto 0);
    signal expRPath3_uid128_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal fracRPath2_uid145_fpArctan2Test_in : std_logic_vector (52 downto 0);
    signal fracRPath2_uid145_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal expRPath2_uid146_fpArctan2Test_in : std_logic_vector (63 downto 0);
    signal expRPath2_uid146_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal yBottomBits_uid538_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid538_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (25 downto 0);
    signal sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in : std_logic_vector (25 downto 0);
    signal sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (4 downto 0);
    signal X53dto16_uid425_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal X53dto16_uid425_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (37 downto 0);
    signal X53dto32_uid428_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal X53dto32_uid428_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (21 downto 0);
    signal X53dto48_uid431_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal X53dto48_uid431_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (5 downto 0);
    signal join_uid43_fpArctan2Test_q : std_logic_vector (62 downto 0);
    signal join_uid47_fpArctan2Test_q : std_logic_vector (62 downto 0);
    signal InvXInSign_uid174_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvXInSign_uid174_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid16_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid16_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid228_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid228_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid32_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid32_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid212_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid212_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid321_z_uid95_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid321_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid317_z_uid95_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid317_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid320_z_uid95_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid320_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal ShiftValue11_uid104_fpArctan2Test_in : std_logic_vector (11 downto 0);
    signal ShiftValue11_uid104_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal shiftValuePostNeg_uid106_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal shiftValuePostNeg_uid106_fpArctan2Test_q : std_logic_vector (11 downto 0);
    signal expRPath3PreRnd_uid124_fpArctan2Test_in : std_logic_vector (10 downto 0);
    signal expRPath3PreRnd_uid124_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal shiftValPath2PreSubR_uid131_fpArctan2Test_in : std_logic_vector (10 downto 0);
    signal shiftValPath2PreSubR_uid131_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal normBitPath2Diff_uid138_fpArctan2Test_in : std_logic_vector (54 downto 0);
    signal normBitPath2Diff_uid138_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal path2DiffHigh_uid139_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal path2DiffHigh_uid139_fpArctan2Test_b : std_logic_vector (52 downto 0);
    signal path2DiffLow_uid140_fpArctan2Test_in : std_logic_vector (52 downto 0);
    signal path2DiffLow_uid140_fpArctan2Test_b : std_logic_vector (52 downto 0);
    signal expFracConc_uid143_uid143_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal sValAlignResRange_uid157_fpArctan2Test_in : std_logic_vector (10 downto 0);
    signal sValAlignResRange_uid157_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal sValPostSAlignOut_uid158_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal sValPostSAlignOut_uid158_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal subResNormBit_uid166_fpArctan2Test_in : std_logic_vector (106 downto 0);
    signal subResNormBit_uid166_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal subResHigh_uid167_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal subResHigh_uid167_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal subResLow_uid168_fpArctan2Test_in : std_logic_vector (104 downto 0);
    signal subResLow_uid168_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal InvExpXIsZero_uid213_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid213_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid229_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid229_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal fracRPreExc_uid263_div_uid49_fpArctan2Test_in : std_logic_vector (52 downto 0);
    signal fracRPreExc_uid263_div_uid49_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal excRPreExc_uid264_div_uid49_fpArctan2Test_in : std_logic_vector (63 downto 0);
    signal excRPreExc_uid264_div_uid49_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal expRExt_uid265_div_uid49_fpArctan2Test_in : std_logic_vector (66 downto 0);
    signal expRExt_uid265_div_uid49_fpArctan2Test_b : std_logic_vector (13 downto 0);
    signal expRComp_uid332_z_uid95_fpArctan2Test_in : std_logic_vector (10 downto 0);
    signal expRComp_uid332_z_uid95_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal udf_uid333_z_uid95_fpArctan2Test_in : std_logic_vector (12 downto 0);
    signal udf_uid333_z_uid95_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal expRCompYIsOne_uid335_z_uid95_fpArctan2Test_in : std_logic_vector (10 downto 0);
    signal expRCompYIsOne_uid335_z_uid95_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_in : std_logic_vector (78 downto 0);
    signal LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_b : std_logic_vector (78 downto 0);
    signal LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_in : std_logic_vector (76 downto 0);
    signal LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_b : std_logic_vector (76 downto 0);
    signal LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_in : std_logic_vector (74 downto 0);
    signal LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_b : std_logic_vector (74 downto 0);
    signal s4_uid416_atanXOXPolyEval_in : std_logic_vector (52 downto 0);
    signal s4_uid416_atanXOXPolyEval_b : std_logic_vector (51 downto 0);
    signal s5_uid422_atanXOXPolyEval_in : std_logic_vector (63 downto 0);
    signal s5_uid422_atanXOXPolyEval_b : std_logic_vector (62 downto 0);
    signal s2_uid521_invPE_in : std_logic_vector (41 downto 0);
    signal s2_uid521_invPE_b : std_logic_vector (40 downto 0);
    signal s3_uid527_invPE_in : std_logic_vector (51 downto 0);
    signal s3_uid527_invPE_b : std_logic_vector (50 downto 0);
    signal s2_uid579_invPolyEval_in : std_logic_vector (39 downto 0);
    signal s2_uid579_invPolyEval_b : std_logic_vector (38 downto 0);
    signal s3_uid585_invPolyEval_in : std_logic_vector (49 downto 0);
    signal s3_uid585_invPolyEval_b : std_logic_vector (48 downto 0);
    signal s4_uid591_invPolyEval_in : std_logic_vector (61 downto 0);
    signal s4_uid591_invPolyEval_b : std_logic_vector (60 downto 0);
    signal R_uid654_pT2_uid517_invPE_in : std_logic_vector (53 downto 0);
    signal R_uid654_pT2_uid517_invPE_b : std_logic_vector (31 downto 0);
    signal R_uid690_pT2_uid575_invPolyEval_in : std_logic_vector (53 downto 0);
    signal R_uid690_pT2_uid575_invPolyEval_b : std_logic_vector (29 downto 0);
    signal normBit_uid118_fpArctan2Test_in : std_logic_vector (107 downto 0);
    signal normBit_uid118_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal fracRPath3High_uid119_fpArctan2Test_in : std_logic_vector (106 downto 0);
    signal fracRPath3High_uid119_fpArctan2Test_b : std_logic_vector (52 downto 0);
    signal fracRPath3Low_uid120_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal fracRPath3Low_uid120_fpArctan2Test_b : std_logic_vector (52 downto 0);
    signal X72dto0_uid351_fxpU_uid110_fpArctan2Test_in : std_logic_vector (72 downto 0);
    signal X72dto0_uid351_fxpU_uid110_fpArctan2Test_b : std_logic_vector (72 downto 0);
    signal X64dto0_uid354_fxpU_uid110_fpArctan2Test_in : std_logic_vector (64 downto 0);
    signal X64dto0_uid354_fxpU_uid110_fpArctan2Test_b : std_logic_vector (64 downto 0);
    signal X56dto0_uid357_fxpU_uid110_fpArctan2Test_in : std_logic_vector (56 downto 0);
    signal X56dto0_uid357_fxpU_uid110_fpArctan2Test_b : std_logic_vector (56 downto 0);
    signal X105dto16_uid460_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal X105dto16_uid460_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (89 downto 0);
    signal X105dto32_uid463_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal X105dto32_uid463_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (73 downto 0);
    signal X105dto48_uid466_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal X105dto48_uid466_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (57 downto 0);
    signal sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a : std_logic_vector(64 downto 0);
    signal sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector(64 downto 0);
    signal sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_o : std_logic_vector (64 downto 0);
    signal sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q : std_logic_vector (64 downto 0);
    signal lowRangeB_uid395_atanXOXPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid395_atanXOXPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid396_atanXOXPolyEval_in : std_logic_vector (17 downto 0);
    signal highBBits_uid396_atanXOXPolyEval_b : std_logic_vector (16 downto 0);
    signal lowRangeB_uid401_atanXOXPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid401_atanXOXPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid402_atanXOXPolyEval_in : std_logic_vector (27 downto 0);
    signal highBBits_uid402_atanXOXPolyEval_b : std_logic_vector (26 downto 0);
    signal lowRangeB_uid407_atanXOXPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid407_atanXOXPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid408_atanXOXPolyEval_in : std_logic_vector (34 downto 0);
    signal highBBits_uid408_atanXOXPolyEval_b : std_logic_vector (33 downto 0);
    signal lowRangeB_uid512_invPE_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid512_invPE_b : std_logic_vector (0 downto 0);
    signal highBBits_uid513_invPE_in : std_logic_vector (20 downto 0);
    signal highBBits_uid513_invPE_b : std_logic_vector (19 downto 0);
    signal lowRangeB_uid570_invPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid570_invPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid571_invPolyEval_in : std_logic_vector (18 downto 0);
    signal highBBits_uid571_invPolyEval_b : std_logic_vector (17 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q : std_logic_vector (134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_f : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_g : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_q : std_logic_vector(134 downto 0);
    signal add0_uid547_uid550_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q : std_logic_vector (81 downto 0);
    signal lowRangeB_uid612_pT4_uid412_atanXOXPolyEval_in : std_logic_vector (16 downto 0);
    signal lowRangeB_uid612_pT4_uid412_atanXOXPolyEval_b : std_logic_vector (16 downto 0);
    signal highBBits_uid613_pT4_uid412_atanXOXPolyEval_in : std_logic_vector (45 downto 0);
    signal highBBits_uid613_pT4_uid412_atanXOXPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid634_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (19 downto 0);
    signal lowRangeB_uid634_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (19 downto 0);
    signal highBBits_uid635_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (52 downto 0);
    signal highBBits_uid635_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (32 downto 0);
    signal lowRangeB_uid667_pT3_uid523_invPE_in : std_logic_vector (4 downto 0);
    signal lowRangeB_uid667_pT3_uid523_invPE_b : std_logic_vector (4 downto 0);
    signal highBBits_uid668_pT3_uid523_invPE_in : std_logic_vector (33 downto 0);
    signal highBBits_uid668_pT3_uid523_invPE_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid703_pT3_uid581_invPolyEval_in : std_logic_vector (2 downto 0);
    signal lowRangeB_uid703_pT3_uid581_invPolyEval_b : std_logic_vector (2 downto 0);
    signal highBBits_uid704_pT3_uid581_invPolyEval_in : std_logic_vector (31 downto 0);
    signal highBBits_uid704_pT3_uid581_invPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid718_pT4_uid587_invPolyEval_in : std_logic_vector (21 downto 0);
    signal lowRangeB_uid718_pT4_uid587_invPolyEval_b : std_logic_vector (21 downto 0);
    signal highBBits_uid719_pT4_uid587_invPolyEval_in : std_logic_vector (50 downto 0);
    signal highBBits_uid719_pT4_uid587_invPolyEval_b : std_logic_vector (28 downto 0);
    signal cIncludingRoundingBit_uid525_invPE_q : std_logic_vector (50 downto 0);
    signal cIncludingRoundingBit_uid519_invPE_q : std_logic_vector (40 downto 0);
    signal sumAHighB_uid514_invPE_a : std_logic_vector(30 downto 0);
    signal sumAHighB_uid514_invPE_b : std_logic_vector(30 downto 0);
    signal sumAHighB_uid514_invPE_o : std_logic_vector (30 downto 0);
    signal sumAHighB_uid514_invPE_q : std_logic_vector (30 downto 0);
    signal invY_uid238_div_uid49_fpArctan2Test_in : std_logic_vector (59 downto 0);
    signal invY_uid238_div_uid49_fpArctan2Test_b : std_logic_vector (54 downto 0);
    signal invYO_uid239_div_uid49_fpArctan2Test_in : std_logic_vector (60 downto 0);
    signal invYO_uid239_div_uid49_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_in : std_logic_vector (57 downto 0);
    signal divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_b : std_logic_vector (54 downto 0);
    signal norm_uid254_div_uid49_fpArctan2Test_in : std_logic_vector (54 downto 0);
    signal norm_uid254_div_uid49_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal divValPreNormHigh_uid255_div_uid49_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal divValPreNormHigh_uid255_div_uid49_fpArctan2Test_b : std_logic_vector (52 downto 0);
    signal divValPreNormLow_uid256_div_uid49_fpArctan2Test_in : std_logic_vector (52 downto 0);
    signal divValPreNormLow_uid256_div_uid49_fpArctan2Test_b : std_logic_vector (52 downto 0);
    signal outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q : std_logic_vector(1 downto 0);
    signal cIncludingRoundingBit_uid589_invPolyEval_q : std_logic_vector (60 downto 0);
    signal cIncludingRoundingBit_uid583_invPolyEval_q : std_logic_vector (48 downto 0);
    signal cIncludingRoundingBit_uid577_invPolyEval_q : std_logic_vector (38 downto 0);
    signal sumAHighB_uid572_invPolyEval_a : std_logic_vector(28 downto 0);
    signal sumAHighB_uid572_invPolyEval_b : std_logic_vector(28 downto 0);
    signal sumAHighB_uid572_invPolyEval_o : std_logic_vector (28 downto 0);
    signal sumAHighB_uid572_invPolyEval_q : std_logic_vector (28 downto 0);
    signal LeftShiftStage179dto0_uid373_fxpU_uid110_fpArctan2Test_in : std_logic_vector (79 downto 0);
    signal LeftShiftStage179dto0_uid373_fxpU_uid110_fpArctan2Test_b : std_logic_vector (79 downto 0);
    signal cIncludingRoundingBit_uid420_atanXOXPolyEval_q : std_logic_vector (62 downto 0);
    signal cIncludingRoundingBit_uid414_atanXOXPolyEval_q : std_logic_vector (51 downto 0);
    signal sumAHighB_uid409_atanXOXPolyEval_a : std_logic_vector(42 downto 0);
    signal sumAHighB_uid409_atanXOXPolyEval_b : std_logic_vector(42 downto 0);
    signal sumAHighB_uid409_atanXOXPolyEval_o : std_logic_vector (42 downto 0);
    signal sumAHighB_uid409_atanXOXPolyEval_q : std_logic_vector (42 downto 0);
    signal RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (52 downto 0);
    signal RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (50 downto 0);
    signal pad_fxpOp2Path2_uid135_uid136_fpArctan2Test_q : std_logic_vector (54 downto 0);
    signal RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (104 downto 0);
    signal RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (103 downto 0);
    signal RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (102 downto 0);
    signal yT1_uid393_atanXOXPolyEval_in : std_logic_vector (46 downto 0);
    signal yT1_uid393_atanXOXPolyEval_b : std_logic_vector (16 downto 0);
    signal yT2_uid399_atanXOXPolyEval_in : std_logic_vector (46 downto 0);
    signal yT2_uid399_atanXOXPolyEval_b : std_logic_vector (24 downto 0);
    signal yT3_uid405_atanXOXPolyEval_in : std_logic_vector (46 downto 0);
    signal yT3_uid405_atanXOXPolyEval_b : std_logic_vector (33 downto 0);
    signal xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (46 downto 0);
    signal xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (26 downto 0);
    signal xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (19 downto 0);
    signal xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (19 downto 0);
    signal xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (46 downto 0);
    signal xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (25 downto 0);
    signal sSM0W_uid631_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (19 downto 0);
    signal sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (1 downto 0);
    signal yT1_uid510_invPE_in : std_logic_vector (41 downto 0);
    signal yT1_uid510_invPE_b : std_logic_vector (18 downto 0);
    signal yT2_uid516_invPE_in : std_logic_vector (41 downto 0);
    signal yT2_uid516_invPE_b : std_logic_vector (29 downto 0);
    signal yT1_uid568_invPolyEval_in : std_logic_vector (41 downto 0);
    signal yT1_uid568_invPolyEval_b : std_logic_vector (16 downto 0);
    signal yT2_uid574_invPolyEval_in : std_logic_vector (41 downto 0);
    signal yT2_uid574_invPolyEval_b : std_logic_vector (27 downto 0);
    signal xBottomBits_uid712_pT4_uid587_invPolyEval_in : std_logic_vector (14 downto 0);
    signal xBottomBits_uid712_pT4_uid587_invPolyEval_b : std_logic_vector (14 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_result_add_1_0_a : std_logic_vector(108 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_result_add_1_0_b : std_logic_vector(108 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_result_add_1_0_o : std_logic_vector (108 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_result_add_1_0_q : std_logic_vector (108 downto 0);
    signal fracOutCst_uid149_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal fracOutCst_uid149_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal expOutCst_uid151_fpArctan2Test_in : std_logic_vector (62 downto 0);
    signal expOutCst_uid151_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal expX_uid50_fpArctan2Test_in : std_logic_vector (62 downto 0);
    signal expX_uid50_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal fracX_uid51_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal fracX_uid51_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal singX_uid52_fpArctan2Test_in : std_logic_vector (63 downto 0);
    signal singX_uid52_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal u_uid96_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal u_uid96_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal xBottomBits_uid606_pT4_uid412_atanXOXPolyEval_in : std_logic_vector (14 downto 0);
    signal xBottomBits_uid606_pT4_uid412_atanXOXPolyEval_b : std_logic_vector (14 downto 0);
    signal xTop27Bits_uid655_pT3_uid523_invPE_in : std_logic_vector (38 downto 0);
    signal xTop27Bits_uid655_pT3_uid523_invPE_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid658_pT3_uid523_invPE_in : std_logic_vector (38 downto 0);
    signal xTop18Bits_uid658_pT3_uid523_invPE_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid660_pT3_uid523_invPE_in : std_logic_vector (11 downto 0);
    signal xBottomBits_uid660_pT3_uid523_invPE_b : std_logic_vector (11 downto 0);
    signal xTop27Bits_uid691_pT3_uid581_invPolyEval_in : std_logic_vector (36 downto 0);
    signal xTop27Bits_uid691_pT3_uid581_invPolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid694_pT3_uid581_invPolyEval_in : std_logic_vector (36 downto 0);
    signal xTop18Bits_uid694_pT3_uid581_invPolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid696_pT3_uid581_invPolyEval_in : std_logic_vector (9 downto 0);
    signal xBottomBits_uid696_pT3_uid581_invPolyEval_b : std_logic_vector (9 downto 0);
    signal pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q : std_logic_vector (26 downto 0);
    signal rightShiftStage0Idx1_uid427_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage0Idx2_uid430_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal rightShiftStage0Idx3_uid433_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal yInZero_uid44_fpArctan2Test_a : std_logic_vector(62 downto 0);
    signal yInZero_uid44_fpArctan2Test_b : std_logic_vector(62 downto 0);
    signal yInZero_uid44_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal xInZero_uid48_fpArctan2Test_a : std_logic_vector(62 downto 0);
    signal xInZero_uid48_fpArctan2Test_b : std_logic_vector(62 downto 0);
    signal xInZero_uid48_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal exc_N_uid17_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal exc_N_uid17_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal exc_N_uid17_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal exc_N_uid33_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal exc_N_uid33_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal exc_N_uid33_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal exc_N_uid318_z_uid95_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal exc_N_uid318_z_uid95_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal exc_N_uid318_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal fxpShifterBits_uid109_fpArctan2Test_in : std_logic_vector (4 downto 0);
    signal fxpShifterBits_uid109_fpArctan2Test_b : std_logic_vector (4 downto 0);
    signal expFracRPath3PreRnd_uid125_uid125_fpArctan2Test_q : std_logic_vector (63 downto 0);
    signal sValPostSOut_uid132_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal sValPostSOut_uid132_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal sValPostSOutRange_uid159_fpArctan2Test_in : std_logic_vector (5 downto 0);
    signal sValPostSOutRange_uid159_fpArctan2Test_b : std_logic_vector (5 downto 0);
    signal expRCalc_uid338_z_uid95_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal expRCalc_uid338_z_uid95_fpArctan2Test_q : std_logic_vector (10 downto 0);
    signal yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (51 downto 0);
    signal yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (24 downto 0);
    signal yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (24 downto 0);
    signal sSM0H_uid630_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (24 downto 0);
    signal sSM0H_uid630_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (1 downto 0);
    signal fxpAtanXOXRes_uid116_fpArctan2Test_in : std_logic_vector (60 downto 0);
    signal fxpAtanXOXRes_uid116_fpArctan2Test_b : std_logic_vector (55 downto 0);
    signal yTop27Bits_uid656_pT3_uid523_invPE_in : std_logic_vector (40 downto 0);
    signal yTop27Bits_uid656_pT3_uid523_invPE_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid659_pT3_uid523_invPE_in : std_logic_vector (13 downto 0);
    signal yBottomBits_uid659_pT3_uid523_invPE_b : std_logic_vector (13 downto 0);
    signal yTop18Bits_uid661_pT3_uid523_invPE_in : std_logic_vector (40 downto 0);
    signal yTop18Bits_uid661_pT3_uid523_invPE_b : std_logic_vector (17 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_b_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_b_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_b_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid672_pT4_uid529_invPE_b_1_b : std_logic_vector (26 downto 0);
    signal yTop27Bits_uid692_pT3_uid581_invPolyEval_in : std_logic_vector (38 downto 0);
    signal yTop27Bits_uid692_pT3_uid581_invPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid695_pT3_uid581_invPolyEval_in : std_logic_vector (11 downto 0);
    signal yBottomBits_uid695_pT3_uid581_invPolyEval_b : std_logic_vector (11 downto 0);
    signal yTop18Bits_uid697_pT3_uid581_invPolyEval_in : std_logic_vector (38 downto 0);
    signal yTop18Bits_uid697_pT3_uid581_invPolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid709_pT4_uid587_invPolyEval_in : std_logic_vector (48 downto 0);
    signal yTop27Bits_uid709_pT4_uid587_invPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid711_pT4_uid587_invPolyEval_in : std_logic_vector (21 downto 0);
    signal yBottomBits_uid711_pT4_uid587_invPolyEval_b : std_logic_vector (21 downto 0);
    signal fxpInverseRes_uid330_z_uid95_fpArctan2Test_in : std_logic_vector (57 downto 0);
    signal fxpInverseRes_uid330_z_uid95_fpArctan2Test_b : std_logic_vector (52 downto 0);
    signal leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal rightShiftStage0Idx1_uid462_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal rightShiftStage0Idx2_uid465_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal rightShiftStage0Idx3_uid468_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal sumAHighB_uid397_atanXOXPolyEval_a : std_logic_vector(25 downto 0);
    signal sumAHighB_uid397_atanXOXPolyEval_b : std_logic_vector(25 downto 0);
    signal sumAHighB_uid397_atanXOXPolyEval_o : std_logic_vector (25 downto 0);
    signal sumAHighB_uid397_atanXOXPolyEval_q : std_logic_vector (25 downto 0);
    signal sumAHighB_uid403_atanXOXPolyEval_a : std_logic_vector(34 downto 0);
    signal sumAHighB_uid403_atanXOXPolyEval_b : std_logic_vector(34 downto 0);
    signal sumAHighB_uid403_atanXOXPolyEval_o : std_logic_vector (34 downto 0);
    signal sumAHighB_uid403_atanXOXPolyEval_q : std_logic_vector (34 downto 0);
    signal s3_uid407_uid410_atanXOXPolyEval_q : std_logic_vector (43 downto 0);
    signal s1_uid512_uid515_invPE_q : std_logic_vector (31 downto 0);
    signal s1_uid570_uid573_invPolyEval_q : std_logic_vector (29 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_f : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_g : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_h : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_i : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_j : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_k : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_l : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_m : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_n : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_o : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_p : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_d : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_f : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_g : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_h : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_i : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_j : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_k : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_l : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_m : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_n : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_o : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_p : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_q : std_logic_vector(134 downto 0);
    signal R_uid551_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in : std_logic_vector (80 downto 0);
    signal R_uid551_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (56 downto 0);
    signal sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_a : std_logic_vector(58 downto 0);
    signal sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_b : std_logic_vector(58 downto 0);
    signal sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_o : std_logic_vector (58 downto 0);
    signal sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_q : std_logic_vector (58 downto 0);
    signal sumAHighB_uid669_pT3_uid523_invPE_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid669_pT3_uid523_invPE_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid669_pT3_uid523_invPE_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid669_pT3_uid523_invPE_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid705_pT3_uid581_invPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid705_pT3_uid581_invPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid705_pT3_uid581_invPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid705_pT3_uid581_invPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid720_pT4_uid587_invPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid720_pT4_uid587_invPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid720_pT4_uid587_invPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid720_pT4_uid587_invPolyEval_q : std_logic_vector (54 downto 0);
    signal invYDPLow_uid242_div_uid49_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal invYDPLow_uid242_div_uid49_fpArctan2Test_b : std_logic_vector (53 downto 0);
    signal normFracRnd_uid257_div_uid49_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal normFracRnd_uid257_div_uid49_fpArctan2Test_q : std_logic_vector (52 downto 0);
    signal leftShiftStage2Idx1_uid374_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal xTop27Bits_uid642_pT2_uid517_invPE_in : std_logic_vector (29 downto 0);
    signal xTop27Bits_uid642_pT2_uid517_invPE_b : std_logic_vector (26 downto 0);
    signal sSM0W_uid646_pT2_uid517_invPE_in : std_logic_vector (29 downto 0);
    signal sSM0W_uid646_pT2_uid517_invPE_b : std_logic_vector (5 downto 0);
    signal sSM1W_uid649_pT2_uid517_invPE_in : std_logic_vector (2 downto 0);
    signal sSM1W_uid649_pT2_uid517_invPE_b : std_logic_vector (2 downto 0);
    signal xTop27Bits_uid678_pT2_uid575_invPolyEval_in : std_logic_vector (27 downto 0);
    signal xTop27Bits_uid678_pT2_uid575_invPolyEval_b : std_logic_vector (26 downto 0);
    signal sSM0W_uid682_pT2_uid575_invPolyEval_in : std_logic_vector (27 downto 0);
    signal sSM0W_uid682_pT2_uid575_invPolyEval_b : std_logic_vector (3 downto 0);
    signal sSM1W_uid685_pT2_uid575_invPolyEval_in : std_logic_vector (0 downto 0);
    signal sSM1W_uid685_pT2_uid575_invPolyEval_b : std_logic_vector (0 downto 0);
    signal prodXYTruncFR_uid673_pT4_uid529_invPE_in : std_logic_vector (92 downto 0);
    signal prodXYTruncFR_uid673_pT4_uid529_invPE_b : std_logic_vector (51 downto 0);
    signal oFracX_uid323_uid323_z_uid95_fpArctan2Test_q : std_logic_vector (52 downto 0);
    signal expU_uid97_fpArctan2Test_in : std_logic_vector (62 downto 0);
    signal expU_uid97_fpArctan2Test_b : std_logic_vector (10 downto 0);
    signal fracU_uid98_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal fracU_uid98_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_xBottomBits_uid660_uid663_pT3_uid523_invPE_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval_q : std_logic_vector (16 downto 0);
    signal rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q : std_logic_vector (53 downto 0);
    signal excRNaN_uid180_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid180_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid180_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvExc_N_uid227_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid227_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excRNaN_uid282_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid282_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid282_div_uid49_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid282_div_uid49_fpArctan2Test_d : std_logic_vector(0 downto 0);
    signal excRNaN_uid282_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvExc_N_uid211_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid211_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal InvExc_N_uid319_z_uid95_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid319_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal sValPostSOutR_uid134_fpArctan2Test_in : std_logic_vector (5 downto 0);
    signal sValPostSOutR_uid134_fpArctan2Test_b : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (1 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_b_0_in : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_b_0_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_b_1_in : std_logic_vector (53 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_b_1_b : std_logic_vector (26 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_b_2_in : std_logic_vector (80 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_b_2_b : std_logic_vector (26 downto 0);
    signal spad_yBottomBits_uid659_uid662_pT3_uid523_invPE_q : std_logic_vector (14 downto 0);
    signal spad_yBottomBits_uid695_uid698_pT3_uid581_invPolyEval_q : std_logic_vector (12 downto 0);
    signal fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q : std_logic_vector (105 downto 0);
    signal s1_uid395_uid398_atanXOXPolyEval_q : std_logic_vector (26 downto 0);
    signal s2_uid401_uid404_atanXOXPolyEval_q : std_logic_vector (35 downto 0);
    signal yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_in : std_logic_vector (43 downto 0);
    signal yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_in : std_logic_vector (16 downto 0);
    signal yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_b : std_logic_vector (16 downto 0);
    signal yTop27Bits_uid643_pT2_uid517_invPE_in : std_logic_vector (31 downto 0);
    signal yTop27Bits_uid643_pT2_uid517_invPE_b : std_logic_vector (26 downto 0);
    signal sSM0H_uid645_pT2_uid517_invPE_in : std_logic_vector (4 downto 0);
    signal sSM0H_uid645_pT2_uid517_invPE_b : std_logic_vector (4 downto 0);
    signal sSM1H_uid648_pT2_uid517_invPE_in : std_logic_vector (31 downto 0);
    signal sSM1H_uid648_pT2_uid517_invPE_b : std_logic_vector (7 downto 0);
    signal yTop27Bits_uid679_pT2_uid575_invPolyEval_in : std_logic_vector (29 downto 0);
    signal yTop27Bits_uid679_pT2_uid575_invPolyEval_b : std_logic_vector (26 downto 0);
    signal sSM0H_uid681_pT2_uid575_invPolyEval_in : std_logic_vector (2 downto 0);
    signal sSM0H_uid681_pT2_uid575_invPolyEval_b : std_logic_vector (2 downto 0);
    signal sSM1H_uid684_pT2_uid575_invPolyEval_in : std_logic_vector (29 downto 0);
    signal sSM1H_uid684_pT2_uid575_invPolyEval_b : std_logic_vector (5 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_lsb_BS_in : std_logic_vector (133 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_lsb_BS_b : std_logic_vector (133 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_lsb_BS_in : std_logic_vector (132 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_lsb_BS_b : std_logic_vector (132 downto 0);
    signal lowRangeA_uid246_div_uid49_fpArctan2Test_in : std_logic_vector (0 downto 0);
    signal lowRangeA_uid246_div_uid49_fpArctan2Test_b : std_logic_vector (0 downto 0);
    signal highABits_uid247_div_uid49_fpArctan2Test_in : std_logic_vector (56 downto 0);
    signal highABits_uid247_div_uid49_fpArctan2Test_b : std_logic_vector (55 downto 0);
    signal add0_uid612_uid615_pT4_uid412_atanXOXPolyEval_q : std_logic_vector (71 downto 0);
    signal add0_uid634_uid637_pT5_uid418_atanXOXPolyEval_q : std_logic_vector (78 downto 0);
    signal add0_uid667_uid670_pT3_uid523_invPE_q : std_logic_vector (59 downto 0);
    signal add0_uid703_uid706_pT3_uid581_invPolyEval_q : std_logic_vector (57 downto 0);
    signal add0_uid718_uid721_pT4_uid587_invPolyEval_q : std_logic_vector (76 downto 0);
    signal xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (26 downto 0);
    signal xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in : std_logic_vector (26 downto 0);
    signal xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (26 downto 0);
    signal sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in : std_logic_vector (26 downto 0);
    signal sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b : std_logic_vector (4 downto 0);
    signal expFracRnd_uid258_div_uid49_fpArctan2Test_q : std_logic_vector (65 downto 0);
    signal leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_s : std_logic_vector (0 downto 0);
    signal leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_q : std_logic_vector (80 downto 0);
    signal lowRangeB_uid530_invPE_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid530_invPE_b : std_logic_vector (1 downto 0);
    signal highBBits_uid531_invPE_in : std_logic_vector (51 downto 0);
    signal highBBits_uid531_invPE_b : std_logic_vector (49 downto 0);
    signal y_uid325_z_uid95_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal y_uid325_z_uid95_fpArctan2Test_b : std_logic_vector (51 downto 0);
    signal RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (49 downto 0);
    signal RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (45 downto 0);
    signal RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (53 downto 0);
    signal RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (41 downto 0);
    signal InvExcRNaN_uid185_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid185_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal exc_R_uid230_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal exc_R_uid230_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal exc_R_uid230_div_uid49_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal exc_R_uid230_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal exc_R_uid214_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal exc_R_uid214_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal exc_R_uid214_div_uid49_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal exc_R_uid214_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal exc_R_uid322_z_uid95_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal exc_R_uid322_z_uid95_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal exc_R_uid322_z_uid95_fpArctan2Test_c : std_logic_vector(0 downto 0);
    signal exc_R_uid322_z_uid95_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_b : std_logic_vector (1 downto 0);
    signal pad_yBottomBits_uid659_uid664_pT3_uid523_invPE_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval_q : std_logic_vector (17 downto 0);
    signal RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (101 downto 0);
    signal RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (97 downto 0);
    signal RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_in : std_logic_vector (105 downto 0);
    signal RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_b : std_logic_vector (93 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_BJ_q : std_logic_vector (134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_BJ_q : std_logic_vector (134 downto 0);
    signal R_uid616_pT4_uid412_atanXOXPolyEval_in : std_logic_vector (70 downto 0);
    signal R_uid616_pT4_uid412_atanXOXPolyEval_b : std_logic_vector (44 downto 0);
    signal R_uid638_pT5_uid418_atanXOXPolyEval_in : std_logic_vector (77 downto 0);
    signal R_uid638_pT5_uid418_atanXOXPolyEval_b : std_logic_vector (53 downto 0);
    signal R_uid671_pT3_uid523_invPE_in : std_logic_vector (58 downto 0);
    signal R_uid671_pT3_uid523_invPE_b : std_logic_vector (41 downto 0);
    signal R_uid707_pT3_uid581_invPolyEval_in : std_logic_vector (56 downto 0);
    signal R_uid707_pT3_uid581_invPolyEval_b : std_logic_vector (39 downto 0);
    signal R_uid722_pT4_uid587_invPolyEval_in : std_logic_vector (75 downto 0);
    signal R_uid722_pT4_uid587_invPolyEval_b : std_logic_vector (50 downto 0);
    signal y_uid111_fpArctan2Test_in : std_logic_vector (79 downto 0);
    signal y_uid111_fpArctan2Test_b : std_logic_vector (78 downto 0);
    signal yAddr_uid327_z_uid95_fpArctan2Test_in : std_logic_vector (51 downto 0);
    signal yAddr_uid327_z_uid95_fpArctan2Test_b : std_logic_vector (9 downto 0);
    signal excXIYR_uid278_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excXIYR_uid278_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excXIYR_uid278_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal excXRYZ_uid275_div_uid49_fpArctan2Test_a : std_logic_vector(0 downto 0);
    signal excXRYZ_uid275_div_uid49_fpArctan2Test_b : std_logic_vector(0 downto 0);
    signal excXRYZ_uid275_div_uid49_fpArctan2Test_q : std_logic_vector(0 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC_q : std_logic_vector(134 downto 0);
    signal yAddr_uid113_fpArctan2Test_in : std_logic_vector (78 downto 0);
    signal yAddr_uid113_fpArctan2Test_b : std_logic_vector (7 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_a : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_b : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_c : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_q : std_logic_vector(134 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_in : std_logic_vector (133 downto 0);
    signal mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_b : std_logic_vector (133 downto 0);
begin


	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable(LOGICAL,2241)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_a <= en;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q <= not ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_a;

	--ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor(LOGICAL,2469)
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor_b <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_sticky_ena_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor_q <= not (ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor_a or ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor_b);

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_mem_top(CONSTANT,2384)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_mem_top_q <= "0100111";

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp(LOGICAL,2385)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp_a <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_mem_top_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_q);
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp_q <= "1" when ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp_a = ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp_b else "0";

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmpReg(REG,2386)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmpReg_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_sticky_ena(REG,2470)
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_nor_q = "1") THEN
                ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_sticky_ena_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd(LOGICAL,2471)
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd_a <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_sticky_ena_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd_b <= en;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd_q <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd_a and ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd_b;

	--ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor(LOGICAL,3200)
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor_b <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_sticky_ena_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor_q <= not (ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor_a or ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor_b);

	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_mem_top(CONSTANT,2238)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_mem_top_q <= "0111111";

	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp(LOGICAL,2239)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_mem_top_q;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q);
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp_q <= "1" when ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp_a = ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp_b else "0";

	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg(REG,2240)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_sticky_ena(REG,3201)
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_nor_q = "1") THEN
                ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_sticky_ena_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd(LOGICAL,3202)
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd_a <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_sticky_ena_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd_b <= en;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd_q <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd_a and ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd_b;

	--cstAllZWF_uid7_fpArctan2Test(CONSTANT,6)
    cstAllZWF_uid7_fpArctan2Test_q <= "0000000000000000000000000000000000000000000000000000";

	--frac_uid29_fpArctan2Test(BITSELECT,28)@0
    frac_uid29_fpArctan2Test_in <= a(51 downto 0);
    frac_uid29_fpArctan2Test_b <= frac_uid29_fpArctan2Test_in(51 downto 0);

	--fracXIsZero_uid30_fpArctan2Test(LOGICAL,29)@0
    fracXIsZero_uid30_fpArctan2Test_a <= frac_uid29_fpArctan2Test_b;
    fracXIsZero_uid30_fpArctan2Test_b <= cstAllZWF_uid7_fpArctan2Test_q;
    fracXIsZero_uid30_fpArctan2Test_q <= "1" when fracXIsZero_uid30_fpArctan2Test_a = fracXIsZero_uid30_fpArctan2Test_b else "0";

	--InvFracXIsZero_uid32_fpArctan2Test(LOGICAL,31)@0
    InvFracXIsZero_uid32_fpArctan2Test_a <= fracXIsZero_uid30_fpArctan2Test_q;
    InvFracXIsZero_uid32_fpArctan2Test_q <= not InvFracXIsZero_uid32_fpArctan2Test_a;

	--cstAllOWE_uid6_fpArctan2Test(CONSTANT,5)
    cstAllOWE_uid6_fpArctan2Test_q <= "11111111111";

	--exp_uid27_fpArctan2Test(BITSELECT,26)@0
    exp_uid27_fpArctan2Test_in <= a(62 downto 0);
    exp_uid27_fpArctan2Test_b <= exp_uid27_fpArctan2Test_in(62 downto 52);

	--expXIsMax_uid28_fpArctan2Test(LOGICAL,27)@0
    expXIsMax_uid28_fpArctan2Test_a <= exp_uid27_fpArctan2Test_b;
    expXIsMax_uid28_fpArctan2Test_b <= cstAllOWE_uid6_fpArctan2Test_q;
    expXIsMax_uid28_fpArctan2Test_q <= "1" when expXIsMax_uid28_fpArctan2Test_a = expXIsMax_uid28_fpArctan2Test_b else "0";

	--exc_N_uid33_fpArctan2Test(LOGICAL,32)@0
    exc_N_uid33_fpArctan2Test_a <= expXIsMax_uid28_fpArctan2Test_q;
    exc_N_uid33_fpArctan2Test_b <= InvFracXIsZero_uid32_fpArctan2Test_q;
    exc_N_uid33_fpArctan2Test_q <= exc_N_uid33_fpArctan2Test_a and exc_N_uid33_fpArctan2Test_b;

	--frac_uid13_fpArctan2Test(BITSELECT,12)@0
    frac_uid13_fpArctan2Test_in <= b(51 downto 0);
    frac_uid13_fpArctan2Test_b <= frac_uid13_fpArctan2Test_in(51 downto 0);

	--fracXIsZero_uid14_fpArctan2Test(LOGICAL,13)@0
    fracXIsZero_uid14_fpArctan2Test_a <= frac_uid13_fpArctan2Test_b;
    fracXIsZero_uid14_fpArctan2Test_b <= cstAllZWF_uid7_fpArctan2Test_q;
    fracXIsZero_uid14_fpArctan2Test_q <= "1" when fracXIsZero_uid14_fpArctan2Test_a = fracXIsZero_uid14_fpArctan2Test_b else "0";

	--InvFracXIsZero_uid16_fpArctan2Test(LOGICAL,15)@0
    InvFracXIsZero_uid16_fpArctan2Test_a <= fracXIsZero_uid14_fpArctan2Test_q;
    InvFracXIsZero_uid16_fpArctan2Test_q <= not InvFracXIsZero_uid16_fpArctan2Test_a;

	--exp_uid11_fpArctan2Test(BITSELECT,10)@0
    exp_uid11_fpArctan2Test_in <= b(62 downto 0);
    exp_uid11_fpArctan2Test_b <= exp_uid11_fpArctan2Test_in(62 downto 52);

	--expXIsMax_uid12_fpArctan2Test(LOGICAL,11)@0
    expXIsMax_uid12_fpArctan2Test_a <= exp_uid11_fpArctan2Test_b;
    expXIsMax_uid12_fpArctan2Test_b <= cstAllOWE_uid6_fpArctan2Test_q;
    expXIsMax_uid12_fpArctan2Test_q <= "1" when expXIsMax_uid12_fpArctan2Test_a = expXIsMax_uid12_fpArctan2Test_b else "0";

	--exc_N_uid17_fpArctan2Test(LOGICAL,16)@0
    exc_N_uid17_fpArctan2Test_a <= expXIsMax_uid12_fpArctan2Test_q;
    exc_N_uid17_fpArctan2Test_b <= InvFracXIsZero_uid16_fpArctan2Test_q;
    exc_N_uid17_fpArctan2Test_q <= exc_N_uid17_fpArctan2Test_a and exc_N_uid17_fpArctan2Test_b;

	--excRNaN_uid180_fpArctan2Test(LOGICAL,179)@0
    excRNaN_uid180_fpArctan2Test_a <= exc_N_uid17_fpArctan2Test_q;
    excRNaN_uid180_fpArctan2Test_b <= exc_N_uid33_fpArctan2Test_q;
    excRNaN_uid180_fpArctan2Test_q <= excRNaN_uid180_fpArctan2Test_a or excRNaN_uid180_fpArctan2Test_b;

	--InvExcRNaN_uid185_fpArctan2Test(LOGICAL,184)@0
    InvExcRNaN_uid185_fpArctan2Test_a <= excRNaN_uid180_fpArctan2Test_q;
    InvExcRNaN_uid185_fpArctan2Test_q <= not InvExcRNaN_uid185_fpArctan2Test_a;

	--yInSign_uid38_fpArctan2Test(BITSELECT,37)@0
    yInSign_uid38_fpArctan2Test_in <= a;
    yInSign_uid38_fpArctan2Test_b <= yInSign_uid38_fpArctan2Test_in(63 downto 63);

	--signR_uid186_fpArctan2Test(LOGICAL,185)@0
    signR_uid186_fpArctan2Test_a <= yInSign_uid38_fpArctan2Test_b;
    signR_uid186_fpArctan2Test_b <= InvExcRNaN_uid185_fpArctan2Test_q;
    signR_uid186_fpArctan2Test_q_i <= signR_uid186_fpArctan2Test_a and signR_uid186_fpArctan2Test_b;
    signR_uid186_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => signR_uid186_fpArctan2Test_q, xin => signR_uid186_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_inputreg(DELAY,2458)
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signR_uid186_fpArctan2Test_q, xout => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt(COUNTER,2234)
    -- every=1, low=0, high=63, step=1, init=1
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_i <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_i,6));


	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg(REG,2235)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux(MUX,2236)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_s <= en;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux: PROCESS (ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_s, ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q, ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_q)
    BEGIN
            CASE ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_s IS
                  WHEN "0" => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q;
                  WHEN "1" => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem(DUALMEM,3191)
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_ia <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_inputreg_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_aa <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_ab <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_iq,
        address_a => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_aa,
        data_a => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_ia
    );
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_reset0 <= areset;
        ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_q <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_iq(0 downto 0);

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt(COUNTER,2380)
    -- every=1, low=0, high=39, step=1, init=1
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_i = 38 THEN
                      ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_eq = '1') THEN
                        ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_i <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_i - 39;
                    ELSE
                        ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_i <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_i,6));


	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdreg(REG,2381)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdreg_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--xIn(GPIN,3)@0

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux(MUX,2382)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_s <= en;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux: PROCESS (ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_s, ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdreg_q, ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_s IS
                  WHEN "0" => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdreg_q;
                  WHEN "1" => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem(DUALMEM,2460)
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_ia <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_split_0_replace_mem_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_aa <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdreg_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_ab <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_q;
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_ia
    );
    ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_q <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_iq(0 downto 0);

	--cstBiasP1_uid60_fpArctan2Test(CONSTANT,59)
    cstBiasP1_uid60_fpArctan2Test_q <= "10000000000";

	--cstBias_uid57_fpArctan2Test(CONSTANT,56)
    cstBias_uid57_fpArctan2Test_q <= "01111111111";

	--rightShiftStage2Idx3Pad3_uid454_fxpOp2Path2_uid135_fpArctan2Test(CONSTANT,453)
    rightShiftStage2Idx3Pad3_uid454_fxpOp2Path2_uid135_fpArctan2Test_q <= "000";

	--zS_uid105_fpArctan2Test(CONSTANT,104)
    zS_uid105_fpArctan2Test_q <= "000000000000";

	--rightShiftStage0Idx3Pad48_uid432_fxpOp2Path2_uid135_fpArctan2Test(CONSTANT,431)
    rightShiftStage0Idx3Pad48_uid432_fxpOp2Path2_uid135_fpArctan2Test_q <= "000000000000000000000000000000000000000000000000";

	--X105dto48_uid466_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,465)@104
    X105dto48_uid466_fxpAlignedRes_uid161_fpArctan2Test_in <= rightPaddedIn_uid162_fpArctan2Test_q;
    X105dto48_uid466_fxpAlignedRes_uid161_fpArctan2Test_b <= X105dto48_uid466_fxpAlignedRes_uid161_fpArctan2Test_in(105 downto 48);

	--rightShiftStage0Idx3_uid468_fxpAlignedRes_uid161_fpArctan2Test(BITJOIN,467)@104
    rightShiftStage0Idx3_uid468_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage0Idx3Pad48_uid432_fxpOp2Path2_uid135_fpArctan2Test_q & X105dto48_uid466_fxpAlignedRes_uid161_fpArctan2Test_b;

	--rightShiftStage0Idx2Pad32_uid429_fxpOp2Path2_uid135_fpArctan2Test(CONSTANT,428)
    rightShiftStage0Idx2Pad32_uid429_fxpOp2Path2_uid135_fpArctan2Test_q <= "00000000000000000000000000000000";

	--X105dto32_uid463_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,462)@104
    X105dto32_uid463_fxpAlignedRes_uid161_fpArctan2Test_in <= rightPaddedIn_uid162_fpArctan2Test_q;
    X105dto32_uid463_fxpAlignedRes_uid161_fpArctan2Test_b <= X105dto32_uid463_fxpAlignedRes_uid161_fpArctan2Test_in(105 downto 32);

	--rightShiftStage0Idx2_uid465_fxpAlignedRes_uid161_fpArctan2Test(BITJOIN,464)@104
    rightShiftStage0Idx2_uid465_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage0Idx2Pad32_uid429_fxpOp2Path2_uid135_fpArctan2Test_q & X105dto32_uid463_fxpAlignedRes_uid161_fpArctan2Test_b;

	--leftShiftStage0Idx2Pad16_uid353_fxpU_uid110_fpArctan2Test(CONSTANT,352)
    leftShiftStage0Idx2Pad16_uid353_fxpU_uid110_fpArctan2Test_q <= "0000000000000000";

	--X105dto16_uid460_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,459)@104
    X105dto16_uid460_fxpAlignedRes_uid161_fpArctan2Test_in <= rightPaddedIn_uid162_fpArctan2Test_q;
    X105dto16_uid460_fxpAlignedRes_uid161_fpArctan2Test_b <= X105dto16_uid460_fxpAlignedRes_uid161_fpArctan2Test_in(105 downto 16);

	--rightShiftStage0Idx1_uid462_fxpAlignedRes_uid161_fpArctan2Test(BITJOIN,461)@104
    rightShiftStage0Idx1_uid462_fxpAlignedRes_uid161_fpArctan2Test_q <= leftShiftStage0Idx2Pad16_uid353_fxpU_uid110_fpArctan2Test_q & X105dto16_uid460_fxpAlignedRes_uid161_fpArctan2Test_b;

	--ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor(LOGICAL,3140)
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor_b <= ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_sticky_ena_q;
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor_q <= not (ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor_a or ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor_b);

	--ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_sticky_ena(REG,3141)
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_nor_q = "1") THEN
                ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_sticky_ena_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd(LOGICAL,3142)
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd_a <= ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_sticky_ena_q;
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd_b <= en;
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd_q <= ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd_a and ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd_b;

	--ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor(LOGICAL,2639)
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor_b <= ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_sticky_ena_q;
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor_q <= not (ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor_a or ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor_b);

	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_mem_top(CONSTANT,2596)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_mem_top_q <= "011110";

	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp(LOGICAL,2597)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp_a <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_mem_top_q;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_q);
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp_q <= "1" when ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp_a = ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp_b else "0";

	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmpReg(REG,2598)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmpReg_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_sticky_ena(REG,2640)
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_nor_q = "1") THEN
                ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_sticky_ena_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd(LOGICAL,2641)
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd_a <= ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_sticky_ena_q;
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd_b <= en;
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd_q <= ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd_a and ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd_b;

	--exc_I_uid15_fpArctan2Test(LOGICAL,14)@0
    exc_I_uid15_fpArctan2Test_a <= expXIsMax_uid12_fpArctan2Test_q;
    exc_I_uid15_fpArctan2Test_b <= fracXIsZero_uid14_fpArctan2Test_q;
    exc_I_uid15_fpArctan2Test_q <= exc_I_uid15_fpArctan2Test_a and exc_I_uid15_fpArctan2Test_b;

	--exc_I_uid31_fpArctan2Test(LOGICAL,30)@0
    exc_I_uid31_fpArctan2Test_a <= expXIsMax_uid28_fpArctan2Test_q;
    exc_I_uid31_fpArctan2Test_b <= fracXIsZero_uid30_fpArctan2Test_q;
    exc_I_uid31_fpArctan2Test_q <= exc_I_uid31_fpArctan2Test_a and exc_I_uid31_fpArctan2Test_b;

	--excXIYI_uid281_div_uid49_fpArctan2Test(LOGICAL,280)@0
    excXIYI_uid281_div_uid49_fpArctan2Test_a <= exc_I_uid31_fpArctan2Test_q;
    excXIYI_uid281_div_uid49_fpArctan2Test_b <= exc_I_uid15_fpArctan2Test_q;
    excXIYI_uid281_div_uid49_fpArctan2Test_q <= excXIYI_uid281_div_uid49_fpArctan2Test_a and excXIYI_uid281_div_uid49_fpArctan2Test_b;

	--expXIsZero_uid219_div_uid49_fpArctan2Test(LOGICAL,218)@0
    expXIsZero_uid219_div_uid49_fpArctan2Test_a <= exp_uid11_fpArctan2Test_b;
    expXIsZero_uid219_div_uid49_fpArctan2Test_b <= cstAllZWE_uid56_fpArctan2Test_q;
    expXIsZero_uid219_div_uid49_fpArctan2Test_q <= "1" when expXIsZero_uid219_div_uid49_fpArctan2Test_a = expXIsZero_uid219_div_uid49_fpArctan2Test_b else "0";

	--expXIsZero_uid203_div_uid49_fpArctan2Test(LOGICAL,202)@0
    expXIsZero_uid203_div_uid49_fpArctan2Test_a <= exp_uid27_fpArctan2Test_b;
    expXIsZero_uid203_div_uid49_fpArctan2Test_b <= cstAllZWE_uid56_fpArctan2Test_q;
    expXIsZero_uid203_div_uid49_fpArctan2Test_q <= "1" when expXIsZero_uid203_div_uid49_fpArctan2Test_a = expXIsZero_uid203_div_uid49_fpArctan2Test_b else "0";

	--excXZYZ_uid280_div_uid49_fpArctan2Test(LOGICAL,279)@0
    excXZYZ_uid280_div_uid49_fpArctan2Test_a <= expXIsZero_uid203_div_uid49_fpArctan2Test_q;
    excXZYZ_uid280_div_uid49_fpArctan2Test_b <= expXIsZero_uid219_div_uid49_fpArctan2Test_q;
    excXZYZ_uid280_div_uid49_fpArctan2Test_q <= excXZYZ_uid280_div_uid49_fpArctan2Test_a and excXZYZ_uid280_div_uid49_fpArctan2Test_b;

	--excRNaN_uid282_div_uid49_fpArctan2Test(LOGICAL,281)@0
    excRNaN_uid282_div_uid49_fpArctan2Test_a <= excXZYZ_uid280_div_uid49_fpArctan2Test_q;
    excRNaN_uid282_div_uid49_fpArctan2Test_b <= exc_N_uid33_fpArctan2Test_q;
    excRNaN_uid282_div_uid49_fpArctan2Test_c <= exc_N_uid17_fpArctan2Test_q;
    excRNaN_uid282_div_uid49_fpArctan2Test_d <= excXIYI_uid281_div_uid49_fpArctan2Test_q;
    excRNaN_uid282_div_uid49_fpArctan2Test_q <= excRNaN_uid282_div_uid49_fpArctan2Test_a or excRNaN_uid282_div_uid49_fpArctan2Test_b or excRNaN_uid282_div_uid49_fpArctan2Test_c or excRNaN_uid282_div_uid49_fpArctan2Test_d;

	--InvExcRNaN_uid293_div_uid49_fpArctan2Test(LOGICAL,292)@0
    InvExcRNaN_uid293_div_uid49_fpArctan2Test_a <= excRNaN_uid282_div_uid49_fpArctan2Test_q;
    InvExcRNaN_uid293_div_uid49_fpArctan2Test_q_i <= not InvExcRNaN_uid293_div_uid49_fpArctan2Test_a;
    InvExcRNaN_uid293_div_uid49_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvExcRNaN_uid293_div_uid49_fpArctan2Test_q, xin => InvExcRNaN_uid293_div_uid49_fpArctan2Test_q_i, clk => clk, aclr => areset);

	--xInSign_uid39_fpArctan2Test(BITSELECT,38)@0
    xInSign_uid39_fpArctan2Test_in <= b;
    xInSign_uid39_fpArctan2Test_b <= xInSign_uid39_fpArctan2Test_in(63 downto 63);

	--signR_uid231_div_uid49_fpArctan2Test(LOGICAL,230)@0
    signR_uid231_div_uid49_fpArctan2Test_a <= yInSign_uid38_fpArctan2Test_b;
    signR_uid231_div_uid49_fpArctan2Test_b <= xInSign_uid39_fpArctan2Test_b;
    signR_uid231_div_uid49_fpArctan2Test_q_i <= signR_uid231_div_uid49_fpArctan2Test_a xor signR_uid231_div_uid49_fpArctan2Test_b;
    signR_uid231_div_uid49_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => signR_uid231_div_uid49_fpArctan2Test_q, xin => signR_uid231_div_uid49_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--sRPostExc_uid294_div_uid49_fpArctan2Test(LOGICAL,293)@1
    sRPostExc_uid294_div_uid49_fpArctan2Test_a <= signR_uid231_div_uid49_fpArctan2Test_q;
    sRPostExc_uid294_div_uid49_fpArctan2Test_b <= InvExcRNaN_uid293_div_uid49_fpArctan2Test_q;
    sRPostExc_uid294_div_uid49_fpArctan2Test_q <= sRPostExc_uid294_div_uid49_fpArctan2Test_a and sRPostExc_uid294_div_uid49_fpArctan2Test_b;

	--ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_inputreg(DELAY,2629)
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => sRPostExc_uid294_div_uid49_fpArctan2Test_q, xout => ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt(COUNTER,2592)
    -- every=1, low=0, high=30, step=1, init=1
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_i = 29 THEN
                      ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_eq = '1') THEN
                        ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_i <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_i - 30;
                    ELSE
                        ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_i <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_i,5));


	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg(REG,2593)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux(MUX,2594)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_s <= en;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux: PROCESS (ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_s, ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg_q, ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_q)
    BEGIN
            CASE ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_s IS
                  WHEN "0" => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg_q;
                  WHEN "1" => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem(DUALMEM,2630)
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_ia <= ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_inputreg_q;
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_aa <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg_q;
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_ab <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_q;
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_ia
    );
    ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_q <= ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_iq(0 downto 0);

	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor(LOGICAL,2535)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor_b <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_sticky_ena_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor_q <= not (ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor_a or ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor_b);

	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_mem_top(CONSTANT,2531)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_mem_top_q <= "0100";

	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp(LOGICAL,2532)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp_a <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_mem_top_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q);
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp_q <= "1" when ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp_a = ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp_b else "0";

	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg(REG,2533)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_sticky_ena(REG,2536)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_nor_q = "1") THEN
                ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_sticky_ena_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd(LOGICAL,2537)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd_a <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_sticky_ena_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd_b <= en;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd_a and ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd_b;

	--ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor(LOGICAL,2509)
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor_b <= ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor_q <= not (ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor_a or ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor_b);

	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_mem_top(CONSTANT,2315)
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_mem_top_q <= "010101";

	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp(LOGICAL,2316)
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp_a <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_mem_top_q;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_q);
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp_q <= "1" when ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp_a = ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp_b else "0";

	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmpReg(REG,2317)
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmpReg_q <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_sticky_ena(REG,2510)
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_nor_q = "1") THEN
                ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_sticky_ena_q <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd(LOGICAL,2511)
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd_a <= ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd_b <= en;
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd_q <= ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd_a and ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd_b;

	--ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_inputreg(DELAY,2499)
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => frac_uid29_fpArctan2Test_b, xout => ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt(COUNTER,2311)
    -- every=1, low=0, high=21, step=1, init=1
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_i = 20 THEN
                      ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_eq = '1') THEN
                        ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_i <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_i - 21;
                    ELSE
                        ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_i <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_i,5));


	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg(REG,2312)
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg_q <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux(MUX,2313)
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_s <= en;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux: PROCESS (ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_s, ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg_q, ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_q)
    BEGIN
            CASE ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_s IS
                  WHEN "0" => ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_q <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg_q;
                  WHEN "1" => ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_q <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem(DUALMEM,2500)
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_ia <= ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_inputreg_q;
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_aa <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg_q;
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_ab <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_q;
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 52,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_iq,
        address_a => ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_aa,
        data_a => ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_ia
    );
    ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_reset0 <= areset;
        ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_q <= ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_iq(51 downto 0);

	--lOAdded_uid241_div_uid49_fpArctan2Test(BITJOIN,240)@24
    lOAdded_uid241_div_uid49_fpArctan2Test_q <= VCC_q & ld_frac_uid29_fpArctan2Test_b_to_lOAdded_uid241_div_uid49_fpArctan2Test_a_replace_mem_q;

	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a(DELAY,1577)@24
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => lOAdded_uid241_div_uid49_fpArctan2Test_q, xout => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt(COUNTER,2527)
    -- every=1, low=0, high=4, step=1, init=1
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_i = 3 THEN
                      ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_eq = '1') THEN
                        ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_i <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_i - 4;
                    ELSE
                        ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_i <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_i,3));


	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg(REG,2528)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux(MUX,2529)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_s <= en;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux: PROCESS (ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_s, ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q, ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_q)
    BEGIN
            CASE ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_s IS
                  WHEN "0" => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q;
                  WHEN "1" => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem(DUALMEM,2526)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_ia <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_aa <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_ab <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 53,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 53,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_ia
    );
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_iq(52 downto 0);

	--z_uid250_div_uid49_fpArctan2Test(CONSTANT,249)
    z_uid250_div_uid49_fpArctan2Test_q <= "00";

	--oFracXExt_uid251_div_uid49_fpArctan2Test(BITJOIN,250)@31
    oFracXExt_uid251_div_uid49_fpArctan2Test_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_mem_q & z_uid250_div_uid49_fpArctan2Test_q;

	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor(LOGICAL,2522)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor_b <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_sticky_ena_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor_q <= not (ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor_a or ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor_b);

	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_mem_top(CONSTANT,2341)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_mem_top_q <= "011";

	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp(LOGICAL,2342)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp_a <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_mem_top_q;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q);
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp_q <= "1" when ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp_a = ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp_b else "0";

	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg(REG,2343)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_sticky_ena(REG,2523)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_nor_q = "1") THEN
                ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_sticky_ena_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd(LOGICAL,2524)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd_a <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_sticky_ena_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd_b <= en;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd_a and ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd_b;

	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt(COUNTER,2337)
    -- every=1, low=0, high=3, step=1, init=1
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_i <= TO_UNSIGNED(1,2);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_i <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_i,2));


	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg(REG,2338)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux(MUX,2339)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_s <= en;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux: PROCESS (ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_s, ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q, ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_s IS
                  WHEN "0" => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q;
                  WHEN "1" => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem(DUALMEM,2513)
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_ia <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_aa <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_ab <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q;
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 53,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 53,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_ia
    );
    ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_iq(52 downto 0);

	--tmpOne_uid244_div_uid49_fpArctan2Test(CONSTANT,243)
    tmpOne_uid244_div_uid49_fpArctan2Test_q <= "001";

	--tmpCat_uid245_div_uid49_fpArctan2Test(BITJOIN,244)@30
    tmpCat_uid245_div_uid49_fpArctan2Test_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_tmpCat_uid245_div_uid49_fpArctan2Test_b_replace_mem_q & tmpOne_uid244_div_uid49_fpArctan2Test_q;

	--ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a_inputreg(DELAY,2485)
    ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => b, xout => ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a(DELAY,1280)@0
    ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 64, depth => 2 )
    PORT MAP ( xin => ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a_inputreg_q, xout => ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--yPE_uid236_div_uid49_fpArctan2Test(BITSELECT,235)@3
    yPE_uid236_div_uid49_fpArctan2Test_in <= ld_xIn_b_to_yPE_uid236_div_uid49_fpArctan2Test_a_q(41 downto 0);
    yPE_uid236_div_uid49_fpArctan2Test_b <= yPE_uid236_div_uid49_fpArctan2Test_in(41 downto 0);

	--yT2_uid516_invPE(BITSELECT,515)@3
    yT2_uid516_invPE_in <= yPE_uid236_div_uid49_fpArctan2Test_b;
    yT2_uid516_invPE_b <= yT2_uid516_invPE_in(41 downto 12);

	--sSM1W_uid649_pT2_uid517_invPE(BITSELECT,648)@3
    sSM1W_uid649_pT2_uid517_invPE_in <= yT2_uid516_invPE_b(2 downto 0);
    sSM1W_uid649_pT2_uid517_invPE_b <= sSM1W_uid649_pT2_uid517_invPE_in(2 downto 0);

	--reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1(REG,870)@3
    reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1_q <= sSM1W_uid649_pT2_uid517_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1_q_to_sm1_uid650_pT2_uid517_invPE_b(DELAY,1692)@4
    ld_reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1_q_to_sm1_uid650_pT2_uid517_invPE_b : dspba_delay
    GENERIC MAP ( width => 3, depth => 4 )
    PORT MAP ( xin => reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1_q, xout => ld_reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1_q_to_sm1_uid650_pT2_uid517_invPE_b_q, ena => en(0), clk => clk, aclr => areset );

	--fracYAddr_uid235_div_uid49_fpArctan2Test(BITSELECT,234)@0
    fracYAddr_uid235_div_uid49_fpArctan2Test_in <= b(51 downto 0);
    fracYAddr_uid235_div_uid49_fpArctan2Test_b <= fracYAddr_uid235_div_uid49_fpArctan2Test_in(51 downto 42);

	--reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0(REG,848)@0
    reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q <= fracYAddr_uid235_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC4_uid508_invTab_lutmem(DUALMEM,816)@1
    memoryC4_uid508_invTab_lutmem_ia <= (others => '0');
    memoryC4_uid508_invTab_lutmem_aa <= (others => '0');
    memoryC4_uid508_invTab_lutmem_ab <= reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q;
    memoryC4_uid508_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 19,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC4_uid508_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid508_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid508_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid508_invTab_lutmem_iq,
        address_a => memoryC4_uid508_invTab_lutmem_aa,
        data_a => memoryC4_uid508_invTab_lutmem_ia
    );
    memoryC4_uid508_invTab_lutmem_reset0 <= areset;
        memoryC4_uid508_invTab_lutmem_q <= memoryC4_uid508_invTab_lutmem_iq(18 downto 0);

	--reg_memoryC4_uid508_invTab_lutmem_0_to_prodXY_uid639_pT1_uid511_invPE_1(REG,860)@3
    reg_memoryC4_uid508_invTab_lutmem_0_to_prodXY_uid639_pT1_uid511_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid508_invTab_lutmem_0_to_prodXY_uid639_pT1_uid511_invPE_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid508_invTab_lutmem_0_to_prodXY_uid639_pT1_uid511_invPE_1_q <= memoryC4_uid508_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--yT1_uid510_invPE(BITSELECT,509)@3
    yT1_uid510_invPE_in <= yPE_uid236_div_uid49_fpArctan2Test_b;
    yT1_uid510_invPE_b <= yT1_uid510_invPE_in(41 downto 23);

	--reg_yT1_uid510_invPE_0_to_prodXY_uid639_pT1_uid511_invPE_0(REG,859)@3
    reg_yT1_uid510_invPE_0_to_prodXY_uid639_pT1_uid511_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid510_invPE_0_to_prodXY_uid639_pT1_uid511_invPE_0_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid510_invPE_0_to_prodXY_uid639_pT1_uid511_invPE_0_q <= yT1_uid510_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid639_pT1_uid511_invPE(MULT,638)@4
    prodXY_uid639_pT1_uid511_invPE_pr <= signed(resize(UNSIGNED(prodXY_uid639_pT1_uid511_invPE_a),20)) * SIGNED(prodXY_uid639_pT1_uid511_invPE_b);
    prodXY_uid639_pT1_uid511_invPE_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid639_pT1_uid511_invPE_a <= (others => '0');
            prodXY_uid639_pT1_uid511_invPE_b <= (others => '0');
            prodXY_uid639_pT1_uid511_invPE_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid639_pT1_uid511_invPE_a <= reg_yT1_uid510_invPE_0_to_prodXY_uid639_pT1_uid511_invPE_0_q;
                prodXY_uid639_pT1_uid511_invPE_b <= reg_memoryC4_uid508_invTab_lutmem_0_to_prodXY_uid639_pT1_uid511_invPE_1_q;
                prodXY_uid639_pT1_uid511_invPE_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid639_pT1_uid511_invPE_pr,38));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid639_pT1_uid511_invPE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid639_pT1_uid511_invPE_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid639_pT1_uid511_invPE_q <= prodXY_uid639_pT1_uid511_invPE_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid640_pT1_uid511_invPE(BITSELECT,639)@7
    prodXYTruncFR_uid640_pT1_uid511_invPE_in <= prodXY_uid639_pT1_uid511_invPE_q;
    prodXYTruncFR_uid640_pT1_uid511_invPE_b <= prodXYTruncFR_uid640_pT1_uid511_invPE_in(37 downto 17);

	--highBBits_uid513_invPE(BITSELECT,512)@7
    highBBits_uid513_invPE_in <= prodXYTruncFR_uid640_pT1_uid511_invPE_b;
    highBBits_uid513_invPE_b <= highBBits_uid513_invPE_in(20 downto 1);

	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_inputreg(DELAY,2897)
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => fracYAddr_uid235_div_uid49_fpArctan2Test_b, xout => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_a(DELAY,2004)@0
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_a : dspba_delay
    GENERIC MAP ( width => 10, depth => 2 )
    PORT MAP ( xin => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_inputreg_q, xout => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0(REG,861)@3
    reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_q <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid506_invTab_lutmem(DUALMEM,815)@4
    memoryC3_uid506_invTab_lutmem_ia <= (others => '0');
    memoryC3_uid506_invTab_lutmem_aa <= (others => '0');
    memoryC3_uid506_invTab_lutmem_ab <= reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_q;
    memoryC3_uid506_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 10,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC3_uid506_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid506_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid506_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid506_invTab_lutmem_iq,
        address_a => memoryC3_uid506_invTab_lutmem_aa,
        data_a => memoryC3_uid506_invTab_lutmem_ia
    );
    memoryC3_uid506_invTab_lutmem_reset0 <= areset;
        memoryC3_uid506_invTab_lutmem_q <= memoryC3_uid506_invTab_lutmem_iq(9 downto 0);

	--reg_memoryC3_uid506_invTab_lutmem_0_to_os_uid507_invTab_1(REG,864)@6
    reg_memoryC3_uid506_invTab_lutmem_0_to_os_uid507_invTab_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid506_invTab_lutmem_0_to_os_uid507_invTab_1_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid506_invTab_lutmem_0_to_os_uid507_invTab_1_q <= memoryC3_uid506_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid505_invTab_lutmem(DUALMEM,814)@4
    memoryC3_uid505_invTab_lutmem_ia <= (others => '0');
    memoryC3_uid505_invTab_lutmem_aa <= (others => '0');
    memoryC3_uid505_invTab_lutmem_ab <= reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC3_uid505_invTab_lutmem_0_q;
    memoryC3_uid505_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC3_uid505_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid505_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid505_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid505_invTab_lutmem_iq,
        address_a => memoryC3_uid505_invTab_lutmem_aa,
        data_a => memoryC3_uid505_invTab_lutmem_ia
    );
    memoryC3_uid505_invTab_lutmem_reset0 <= areset;
        memoryC3_uid505_invTab_lutmem_q <= memoryC3_uid505_invTab_lutmem_iq(19 downto 0);

	--reg_memoryC3_uid505_invTab_lutmem_0_to_os_uid507_invTab_0(REG,863)@6
    reg_memoryC3_uid505_invTab_lutmem_0_to_os_uid507_invTab_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid505_invTab_lutmem_0_to_os_uid507_invTab_0_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid505_invTab_lutmem_0_to_os_uid507_invTab_0_q <= memoryC3_uid505_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid507_invTab(BITJOIN,506)@7
    os_uid507_invTab_q <= reg_memoryC3_uid506_invTab_lutmem_0_to_os_uid507_invTab_1_q & reg_memoryC3_uid505_invTab_lutmem_0_to_os_uid507_invTab_0_q;

	--sumAHighB_uid514_invPE(ADD,513)@7
    sumAHighB_uid514_invPE_a <= STD_LOGIC_VECTOR((30 downto 30 => os_uid507_invTab_q(29)) & os_uid507_invTab_q);
    sumAHighB_uid514_invPE_b <= STD_LOGIC_VECTOR((30 downto 20 => highBBits_uid513_invPE_b(19)) & highBBits_uid513_invPE_b);
            sumAHighB_uid514_invPE_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid514_invPE_a) + SIGNED(sumAHighB_uid514_invPE_b));
    sumAHighB_uid514_invPE_q <= sumAHighB_uid514_invPE_o(30 downto 0);


	--lowRangeB_uid512_invPE(BITSELECT,511)@7
    lowRangeB_uid512_invPE_in <= prodXYTruncFR_uid640_pT1_uid511_invPE_b(0 downto 0);
    lowRangeB_uid512_invPE_b <= lowRangeB_uid512_invPE_in(0 downto 0);

	--s1_uid512_uid515_invPE(BITJOIN,514)@7
    s1_uid512_uid515_invPE_q <= sumAHighB_uid514_invPE_q & lowRangeB_uid512_invPE_b;

	--sSM1H_uid648_pT2_uid517_invPE(BITSELECT,647)@7
    sSM1H_uid648_pT2_uid517_invPE_in <= s1_uid512_uid515_invPE_q;
    sSM1H_uid648_pT2_uid517_invPE_b <= sSM1H_uid648_pT2_uid517_invPE_in(31 downto 24);

	--reg_sSM1H_uid648_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_0(REG,869)@7
    reg_sSM1H_uid648_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM1H_uid648_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM1H_uid648_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_0_q <= sSM1H_uid648_pT2_uid517_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--sm1_uid650_pT2_uid517_invPE(MULT,649)@8
    sm1_uid650_pT2_uid517_invPE_pr <= SIGNED(sm1_uid650_pT2_uid517_invPE_a) * signed(resize(UNSIGNED(sm1_uid650_pT2_uid517_invPE_b),4));
    sm1_uid650_pT2_uid517_invPE_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm1_uid650_pT2_uid517_invPE_a <= (others => '0');
            sm1_uid650_pT2_uid517_invPE_b <= (others => '0');
            sm1_uid650_pT2_uid517_invPE_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm1_uid650_pT2_uid517_invPE_a <= reg_sSM1H_uid648_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_0_q;
                sm1_uid650_pT2_uid517_invPE_b <= ld_reg_sSM1W_uid649_pT2_uid517_invPE_0_to_sm1_uid650_pT2_uid517_invPE_1_q_to_sm1_uid650_pT2_uid517_invPE_b_q;
                sm1_uid650_pT2_uid517_invPE_s1 <= STD_LOGIC_VECTOR(resize(sm1_uid650_pT2_uid517_invPE_pr,11));
            END IF;
        END IF;
    END PROCESS;
    sm1_uid650_pT2_uid517_invPE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm1_uid650_pT2_uid517_invPE_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm1_uid650_pT2_uid517_invPE_q <= sm1_uid650_pT2_uid517_invPE_s1;
            END IF;
        END IF;
    END PROCESS;

	--GND(CONSTANT,0)
    GND_q <= "0";

	--pad_sm1_uid650_uid652_pT2_uid517_invPE(BITJOIN,651)@11
    pad_sm1_uid650_uid652_pT2_uid517_invPE_q <= sm1_uid650_pT2_uid517_invPE_q & STD_LOGIC_VECTOR((15 downto 1 => GND_q(0)) & GND_q);

	--sSM0W_uid646_pT2_uid517_invPE(BITSELECT,645)@3
    sSM0W_uid646_pT2_uid517_invPE_in <= yT2_uid516_invPE_b;
    sSM0W_uid646_pT2_uid517_invPE_b <= sSM0W_uid646_pT2_uid517_invPE_in(29 downto 24);

	--reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1(REG,868)@3
    reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1_q <= sSM0W_uid646_pT2_uid517_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1_q_to_sm0_uid647_pT2_uid517_invPE_b(DELAY,1688)@4
    ld_reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1_q_to_sm0_uid647_pT2_uid517_invPE_b : dspba_delay
    GENERIC MAP ( width => 6, depth => 4 )
    PORT MAP ( xin => reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1_q, xout => ld_reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1_q_to_sm0_uid647_pT2_uid517_invPE_b_q, ena => en(0), clk => clk, aclr => areset );

	--sSM0H_uid645_pT2_uid517_invPE(BITSELECT,644)@7
    sSM0H_uid645_pT2_uid517_invPE_in <= s1_uid512_uid515_invPE_q(4 downto 0);
    sSM0H_uid645_pT2_uid517_invPE_b <= sSM0H_uid645_pT2_uid517_invPE_in(4 downto 0);

	--reg_sSM0H_uid645_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_0(REG,867)@7
    reg_sSM0H_uid645_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid645_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_0_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid645_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_0_q <= sSM0H_uid645_pT2_uid517_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid647_pT2_uid517_invPE(MULT,646)@8
    sm0_uid647_pT2_uid517_invPE_pr <= UNSIGNED(sm0_uid647_pT2_uid517_invPE_a) * UNSIGNED(sm0_uid647_pT2_uid517_invPE_b);
    sm0_uid647_pT2_uid517_invPE_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid647_pT2_uid517_invPE_a <= (others => '0');
            sm0_uid647_pT2_uid517_invPE_b <= (others => '0');
            sm0_uid647_pT2_uid517_invPE_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid647_pT2_uid517_invPE_a <= reg_sSM0H_uid645_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_0_q;
                sm0_uid647_pT2_uid517_invPE_b <= ld_reg_sSM0W_uid646_pT2_uid517_invPE_0_to_sm0_uid647_pT2_uid517_invPE_1_q_to_sm0_uid647_pT2_uid517_invPE_b_q;
                sm0_uid647_pT2_uid517_invPE_s1 <= STD_LOGIC_VECTOR(sm0_uid647_pT2_uid517_invPE_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid647_pT2_uid517_invPE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid647_pT2_uid517_invPE_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid647_pT2_uid517_invPE_q <= sm0_uid647_pT2_uid517_invPE_s1;
            END IF;
        END IF;
    END PROCESS;

	--pad_sm0_uid647_uid651_pT2_uid517_invPE(BITJOIN,650)@11
    pad_sm0_uid647_uid651_pT2_uid517_invPE_q <= sm0_uid647_pT2_uid517_invPE_q & STD_LOGIC_VECTOR((15 downto 1 => GND_q(0)) & GND_q);

	--yTop27Bits_uid643_pT2_uid517_invPE(BITSELECT,642)@7
    yTop27Bits_uid643_pT2_uid517_invPE_in <= s1_uid512_uid515_invPE_q;
    yTop27Bits_uid643_pT2_uid517_invPE_b <= yTop27Bits_uid643_pT2_uid517_invPE_in(31 downto 5);

	--reg_yTop27Bits_uid643_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_1(REG,866)@7
    reg_yTop27Bits_uid643_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid643_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid643_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_1_q <= yTop27Bits_uid643_pT2_uid517_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor(LOGICAL,2755)
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor_b <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_sticky_ena_q;
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor_q <= not (ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor_a or ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor_b);

	--ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_cmpReg(REG,2753)
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_cmpReg_q <= VCC_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_sticky_ena(REG,2756)
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_nor_q = "1") THEN
                ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_sticky_ena_q <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd(LOGICAL,2757)
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd_a <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_sticky_ena_q;
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd_b <= en;
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd_q <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd_a and ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd_b;

	--xTop27Bits_uid642_pT2_uid517_invPE(BITSELECT,641)@3
    xTop27Bits_uid642_pT2_uid517_invPE_in <= yT2_uid516_invPE_b;
    xTop27Bits_uid642_pT2_uid517_invPE_b <= xTop27Bits_uid642_pT2_uid517_invPE_in(29 downto 3);

	--reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0(REG,865)@3
    reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q <= xTop27Bits_uid642_pT2_uid517_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_inputreg(DELAY,2747)
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_inputreg : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q, xout => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt(COUNTER,2749)
    -- every=1, low=0, high=1, step=1, init=1
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_i <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_i,1));


	--ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg(REG,2750)
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg_q <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux(MUX,2751)
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_s <= en;
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux: PROCESS (ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_s, ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg_q, ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_q <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_q <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem(DUALMEM,2748)
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_ia <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_inputreg_q;
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_aa <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg_q;
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_ab <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_q;
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 27,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_iq,
        address_a => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_aa,
        data_a => ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_ia
    );
    ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_reset0 <= areset;
        ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_q <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_iq(26 downto 0);

	--topProd_uid644_pT2_uid517_invPE(MULT,643)@8
    topProd_uid644_pT2_uid517_invPE_pr <= signed(resize(UNSIGNED(topProd_uid644_pT2_uid517_invPE_a),28)) * SIGNED(topProd_uid644_pT2_uid517_invPE_b);
    topProd_uid644_pT2_uid517_invPE_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid644_pT2_uid517_invPE_a <= (others => '0');
            topProd_uid644_pT2_uid517_invPE_b <= (others => '0');
            topProd_uid644_pT2_uid517_invPE_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid644_pT2_uid517_invPE_a <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_mem_q;
                topProd_uid644_pT2_uid517_invPE_b <= reg_yTop27Bits_uid643_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_1_q;
                topProd_uid644_pT2_uid517_invPE_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid644_pT2_uid517_invPE_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid644_pT2_uid517_invPE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid644_pT2_uid517_invPE_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid644_pT2_uid517_invPE_q <= topProd_uid644_pT2_uid517_invPE_s1;
            END IF;
        END IF;
    END PROCESS;

	--add0_uid651_pT2_uid517_invPE(ADDSUB3,652)@11
    add0_uid651_pT2_uid517_invPE_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid644_pT2_uid517_invPE_q(53)) & topProd_uid644_pT2_uid517_invPE_q);
    add0_uid651_pT2_uid517_invPE_b <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000" & pad_sm0_uid647_uid651_pT2_uid517_invPE_q);
    add0_uid651_pT2_uid517_invPE_c <= STD_LOGIC_VECTOR((54 downto 27 => pad_sm1_uid650_uid652_pT2_uid517_invPE_q(26)) & pad_sm1_uid650_uid652_pT2_uid517_invPE_q);
    add0_uid651_pT2_uid517_invPE_o <= STD_LOGIC_VECTOR(SIGNED(add0_uid651_pT2_uid517_invPE_a) + SIGNED(add0_uid651_pT2_uid517_invPE_b) + SIGNED(add0_uid651_pT2_uid517_invPE_c));
    add0_uid651_pT2_uid517_invPE_q <= add0_uid651_pT2_uid517_invPE_o(54 downto 0);


	--R_uid654_pT2_uid517_invPE(BITSELECT,653)@11
    R_uid654_pT2_uid517_invPE_in <= add0_uid651_pT2_uid517_invPE_q(53 downto 0);
    R_uid654_pT2_uid517_invPE_b <= R_uid654_pT2_uid517_invPE_in(53 downto 22);

	--reg_R_uid654_pT2_uid517_invPE_0_to_ts2_uid520_invPE_1(REG,872)@11
    reg_R_uid654_pT2_uid517_invPE_0_to_ts2_uid520_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid654_pT2_uid517_invPE_0_to_ts2_uid520_invPE_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid654_pT2_uid517_invPE_0_to_ts2_uid520_invPE_1_q <= R_uid654_pT2_uid517_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor(LOGICAL,2855)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor_b <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_sticky_ena_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor_q <= not (ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor_a or ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor_b);

	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_sticky_ena(REG,2856)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_nor_q = "1") THEN
                ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_sticky_ena_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd(LOGICAL,2857)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd_a <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_sticky_ena_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd_b <= en;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd_q <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd_a and ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd_b;

	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_inputreg(DELAY,2819)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q, xout => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem(DUALMEM,2846)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_ia <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_inputreg_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_aa <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_ab <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 10,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_iq,
        address_a => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_aa,
        data_a => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_ia
    );
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_q <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_iq(9 downto 0);

	--memoryC2_uid503_invTab_lutmem(DUALMEM,813)@8
    memoryC2_uid503_invTab_lutmem_ia <= (others => '0');
    memoryC2_uid503_invTab_lutmem_aa <= (others => '0');
    memoryC2_uid503_invTab_lutmem_ab <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid503_invTab_lutmem_0_q_to_memoryC2_uid503_invTab_lutmem_a_replace_mem_q;
    memoryC2_uid503_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 19,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC2_uid503_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid503_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid503_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid503_invTab_lutmem_iq,
        address_a => memoryC2_uid503_invTab_lutmem_aa,
        data_a => memoryC2_uid503_invTab_lutmem_ia
    );
    memoryC2_uid503_invTab_lutmem_reset0 <= areset;
        memoryC2_uid503_invTab_lutmem_q <= memoryC2_uid503_invTab_lutmem_iq(18 downto 0);

	--reg_memoryC2_uid503_invTab_lutmem_0_to_os_uid504_invTab_1(REG,857)@10
    reg_memoryC2_uid503_invTab_lutmem_0_to_os_uid504_invTab_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid503_invTab_lutmem_0_to_os_uid504_invTab_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid503_invTab_lutmem_0_to_os_uid504_invTab_1_q <= memoryC2_uid503_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor(LOGICAL,2907)
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor_b <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_sticky_ena_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor_q <= not (ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor_a or ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor_b);

	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_sticky_ena(REG,2908)
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_nor_q = "1") THEN
                ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_sticky_ena_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd(LOGICAL,2909)
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd_a <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_sticky_ena_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd_b <= en;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd_q <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd_a and ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd_b;

	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem(DUALMEM,2898)
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_ia <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_inputreg_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_aa <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_ab <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 10,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_iq,
        address_a => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_aa,
        data_a => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_ia
    );
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_q <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_iq(9 downto 0);

	--reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0(REG,854)@7
    reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_q <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid502_invTab_lutmem(DUALMEM,812)@8
    memoryC2_uid502_invTab_lutmem_ia <= (others => '0');
    memoryC2_uid502_invTab_lutmem_aa <= (others => '0');
    memoryC2_uid502_invTab_lutmem_ab <= reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_q;
    memoryC2_uid502_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC2_uid502_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid502_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid502_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid502_invTab_lutmem_iq,
        address_a => memoryC2_uid502_invTab_lutmem_aa,
        data_a => memoryC2_uid502_invTab_lutmem_ia
    );
    memoryC2_uid502_invTab_lutmem_reset0 <= areset;
        memoryC2_uid502_invTab_lutmem_q <= memoryC2_uid502_invTab_lutmem_iq(19 downto 0);

	--reg_memoryC2_uid502_invTab_lutmem_0_to_os_uid504_invTab_0(REG,856)@10
    reg_memoryC2_uid502_invTab_lutmem_0_to_os_uid504_invTab_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid502_invTab_lutmem_0_to_os_uid504_invTab_0_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid502_invTab_lutmem_0_to_os_uid504_invTab_0_q <= memoryC2_uid502_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid504_invTab(BITJOIN,503)@11
    os_uid504_invTab_q <= reg_memoryC2_uid503_invTab_lutmem_0_to_os_uid504_invTab_1_q & reg_memoryC2_uid502_invTab_lutmem_0_to_os_uid504_invTab_0_q;

	--rndBit_uid413_atanXOXPolyEval(CONSTANT,412)
    rndBit_uid413_atanXOXPolyEval_q <= "01";

	--cIncludingRoundingBit_uid519_invPE(BITJOIN,518)@11
    cIncludingRoundingBit_uid519_invPE_q <= os_uid504_invTab_q & rndBit_uid413_atanXOXPolyEval_q;

	--reg_cIncludingRoundingBit_uid519_invPE_0_to_ts2_uid520_invPE_0(REG,871)@11
    reg_cIncludingRoundingBit_uid519_invPE_0_to_ts2_uid520_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid519_invPE_0_to_ts2_uid520_invPE_0_q <= "00000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid519_invPE_0_to_ts2_uid520_invPE_0_q <= cIncludingRoundingBit_uid519_invPE_q;
            END IF;
        END IF;
    END PROCESS;


	--ts2_uid520_invPE(ADD,519)@12
    ts2_uid520_invPE_a <= STD_LOGIC_VECTOR((41 downto 41 => reg_cIncludingRoundingBit_uid519_invPE_0_to_ts2_uid520_invPE_0_q(40)) & reg_cIncludingRoundingBit_uid519_invPE_0_to_ts2_uid520_invPE_0_q);
    ts2_uid520_invPE_b <= STD_LOGIC_VECTOR((41 downto 32 => reg_R_uid654_pT2_uid517_invPE_0_to_ts2_uid520_invPE_1_q(31)) & reg_R_uid654_pT2_uid517_invPE_0_to_ts2_uid520_invPE_1_q);
            ts2_uid520_invPE_o <= STD_LOGIC_VECTOR(SIGNED(ts2_uid520_invPE_a) + SIGNED(ts2_uid520_invPE_b));
    ts2_uid520_invPE_q <= ts2_uid520_invPE_o(41 downto 0);


	--s2_uid521_invPE(BITSELECT,520)@12
    s2_uid521_invPE_in <= ts2_uid520_invPE_q;
    s2_uid521_invPE_b <= s2_uid521_invPE_in(41 downto 1);

	--yTop18Bits_uid661_pT3_uid523_invPE(BITSELECT,660)@12
    yTop18Bits_uid661_pT3_uid523_invPE_in <= s2_uid521_invPE_b;
    yTop18Bits_uid661_pT3_uid523_invPE_b <= yTop18Bits_uid661_pT3_uid523_invPE_in(40 downto 23);

	--reg_yTop18Bits_uid661_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_9(REG,876)@12
    reg_yTop18Bits_uid661_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid661_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid661_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_9_q <= yTop18Bits_uid661_pT3_uid523_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor(LOGICAL,2692)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor_b <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_sticky_ena_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor_q <= not (ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor_a or ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor_b);

	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_mem_top(CONSTANT,2688)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_mem_top_q <= "0110";

	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp(LOGICAL,2689)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp_a <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_mem_top_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_q);
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp_q <= "1" when ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp_a = ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp_b else "0";

	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmpReg(REG,2690)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmpReg_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_sticky_ena(REG,2693)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_nor_q = "1") THEN
                ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_sticky_ena_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd(LOGICAL,2694)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd_a <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_sticky_ena_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd_b <= en;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd_a and ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd_b;

	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_inputreg(DELAY,2682)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_inputreg : dspba_delay
    GENERIC MAP ( width => 42, depth => 1 )
    PORT MAP ( xin => yPE_uid236_div_uid49_fpArctan2Test_b, xout => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt(COUNTER,2684)
    -- every=1, low=0, high=6, step=1, init=1
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_i = 5 THEN
                      ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_eq = '1') THEN
                        ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_i <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_i - 6;
                    ELSE
                        ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_i <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_i,3));


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdreg(REG,2685)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdreg_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux(MUX,2686)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_s <= en;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux: PROCESS (ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_s, ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdreg_q, ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_s IS
                  WHEN "0" => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdreg_q;
                  WHEN "1" => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem(DUALMEM,2683)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_ia <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_inputreg_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_aa <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdreg_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_ab <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 42,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 42,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_iq,
        address_a => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_aa,
        data_a => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_ia
    );
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_reset0 <= areset;
        ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_iq(41 downto 0);

	--yT3_uid522_invPE(BITSELECT,521)@12
    yT3_uid522_invPE_in <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_mem_q;
    yT3_uid522_invPE_b <= yT3_uid522_invPE_in(41 downto 3);

	--xBottomBits_uid660_pT3_uid523_invPE(BITSELECT,659)@12
    xBottomBits_uid660_pT3_uid523_invPE_in <= yT3_uid522_invPE_b(11 downto 0);
    xBottomBits_uid660_pT3_uid523_invPE_b <= xBottomBits_uid660_pT3_uid523_invPE_in(11 downto 0);

	--pad_xBottomBits_uid660_uid663_pT3_uid523_invPE(BITJOIN,662)@12
    pad_xBottomBits_uid660_uid663_pT3_uid523_invPE_q <= xBottomBits_uid660_pT3_uid523_invPE_b & STD_LOGIC_VECTOR((4 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid660_uid663_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_7(REG,875)@12
    reg_pad_xBottomBits_uid660_uid663_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid660_uid663_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid660_uid663_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_7_q <= pad_xBottomBits_uid660_uid663_pT3_uid523_invPE_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid659_pT3_uid523_invPE(BITSELECT,658)@12
    yBottomBits_uid659_pT3_uid523_invPE_in <= s2_uid521_invPE_b(13 downto 0);
    yBottomBits_uid659_pT3_uid523_invPE_b <= yBottomBits_uid659_pT3_uid523_invPE_in(13 downto 0);

	--spad_yBottomBits_uid659_uid662_pT3_uid523_invPE(BITJOIN,661)@12
    spad_yBottomBits_uid659_uid662_pT3_uid523_invPE_q <= GND_q & yBottomBits_uid659_pT3_uid523_invPE_b;

	--pad_yBottomBits_uid659_uid664_pT3_uid523_invPE(BITJOIN,663)@12
    pad_yBottomBits_uid659_uid664_pT3_uid523_invPE_q <= spad_yBottomBits_uid659_uid662_pT3_uid523_invPE_q & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid659_uid664_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_6(REG,874)@12
    reg_pad_yBottomBits_uid659_uid664_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid659_uid664_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid659_uid664_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_6_q <= pad_yBottomBits_uid659_uid664_pT3_uid523_invPE_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid658_pT3_uid523_invPE(BITSELECT,657)@12
    xTop18Bits_uid658_pT3_uid523_invPE_in <= yT3_uid522_invPE_b;
    xTop18Bits_uid658_pT3_uid523_invPE_b <= xTop18Bits_uid658_pT3_uid523_invPE_in(38 downto 21);

	--reg_xTop18Bits_uid658_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_4(REG,873)@12
    reg_xTop18Bits_uid658_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid658_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid658_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_4_q <= xTop18Bits_uid658_pT3_uid523_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid662_pT3_uid523_invPE_cma(CHAINMULTADD,831)@13
    multSumOfTwo18_uid662_pT3_uid523_invPE_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid662_pT3_uid523_invPE_cma_a(0),19));
    multSumOfTwo18_uid662_pT3_uid523_invPE_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid662_pT3_uid523_invPE_cma_a(1),19));
    multSumOfTwo18_uid662_pT3_uid523_invPE_cma_p(0) <= multSumOfTwo18_uid662_pT3_uid523_invPE_cma_l(0) * multSumOfTwo18_uid662_pT3_uid523_invPE_cma_c(0);
    multSumOfTwo18_uid662_pT3_uid523_invPE_cma_p(1) <= multSumOfTwo18_uid662_pT3_uid523_invPE_cma_l(1) * multSumOfTwo18_uid662_pT3_uid523_invPE_cma_c(1);
    multSumOfTwo18_uid662_pT3_uid523_invPE_cma_w(0) <= RESIZE(multSumOfTwo18_uid662_pT3_uid523_invPE_cma_p(0),38) + RESIZE(multSumOfTwo18_uid662_pT3_uid523_invPE_cma_p(1),38);
    multSumOfTwo18_uid662_pT3_uid523_invPE_cma_x(0) <= multSumOfTwo18_uid662_pT3_uid523_invPE_cma_w(0);
    multSumOfTwo18_uid662_pT3_uid523_invPE_cma_y(0) <= multSumOfTwo18_uid662_pT3_uid523_invPE_cma_x(0);
    multSumOfTwo18_uid662_pT3_uid523_invPE_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid662_pT3_uid523_invPE_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid662_pT3_uid523_invPE_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid662_pT3_uid523_invPE_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid662_pT3_uid523_invPE_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid658_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_4_q),18);
            multSumOfTwo18_uid662_pT3_uid523_invPE_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid660_uid663_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_7_q),18);
            multSumOfTwo18_uid662_pT3_uid523_invPE_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid659_uid664_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_6_q),18);
            multSumOfTwo18_uid662_pT3_uid523_invPE_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid661_pT3_uid523_invPE_0_to_multSumOfTwo18_uid662_pT3_uid523_invPE_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid662_pT3_uid523_invPE_cma_s(0) <= multSumOfTwo18_uid662_pT3_uid523_invPE_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid662_pT3_uid523_invPE_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid662_pT3_uid523_invPE_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid662_pT3_uid523_invPE_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid662_pT3_uid523_invPE(BITSELECT,665)@16
    multSumOfTwo18_uid662_pT3_uid523_invPE_in <= multSumOfTwo18_uid662_pT3_uid523_invPE_cma_q;
    multSumOfTwo18_uid662_pT3_uid523_invPE_b <= multSumOfTwo18_uid662_pT3_uid523_invPE_in(36 downto 3);

	--highBBits_uid668_pT3_uid523_invPE(BITSELECT,667)@16
    highBBits_uid668_pT3_uid523_invPE_in <= multSumOfTwo18_uid662_pT3_uid523_invPE_b;
    highBBits_uid668_pT3_uid523_invPE_b <= highBBits_uid668_pT3_uid523_invPE_in(33 downto 5);

	--yTop27Bits_uid656_pT3_uid523_invPE(BITSELECT,655)@12
    yTop27Bits_uid656_pT3_uid523_invPE_in <= s2_uid521_invPE_b;
    yTop27Bits_uid656_pT3_uid523_invPE_b <= yTop27Bits_uid656_pT3_uid523_invPE_in(40 downto 14);

	--reg_yTop27Bits_uid656_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_1(REG,878)@12
    reg_yTop27Bits_uid656_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid656_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid656_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_1_q <= yTop27Bits_uid656_pT3_uid523_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid655_pT3_uid523_invPE(BITSELECT,654)@12
    xTop27Bits_uid655_pT3_uid523_invPE_in <= yT3_uid522_invPE_b;
    xTop27Bits_uid655_pT3_uid523_invPE_b <= xTop27Bits_uid655_pT3_uid523_invPE_in(38 downto 12);

	--reg_xTop27Bits_uid655_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_0(REG,877)@12
    reg_xTop27Bits_uid655_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid655_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid655_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_0_q <= xTop27Bits_uid655_pT3_uid523_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid657_pT3_uid523_invPE(MULT,656)@13
    topProd_uid657_pT3_uid523_invPE_pr <= signed(resize(UNSIGNED(topProd_uid657_pT3_uid523_invPE_a),28)) * SIGNED(topProd_uid657_pT3_uid523_invPE_b);
    topProd_uid657_pT3_uid523_invPE_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid657_pT3_uid523_invPE_a <= (others => '0');
            topProd_uid657_pT3_uid523_invPE_b <= (others => '0');
            topProd_uid657_pT3_uid523_invPE_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid657_pT3_uid523_invPE_a <= reg_xTop27Bits_uid655_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_0_q;
                topProd_uid657_pT3_uid523_invPE_b <= reg_yTop27Bits_uid656_pT3_uid523_invPE_0_to_topProd_uid657_pT3_uid523_invPE_1_q;
                topProd_uid657_pT3_uid523_invPE_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid657_pT3_uid523_invPE_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid657_pT3_uid523_invPE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid657_pT3_uid523_invPE_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid657_pT3_uid523_invPE_q <= topProd_uid657_pT3_uid523_invPE_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid669_pT3_uid523_invPE(ADD,668)@16
    sumAHighB_uid669_pT3_uid523_invPE_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid657_pT3_uid523_invPE_q(53)) & topProd_uid657_pT3_uid523_invPE_q);
    sumAHighB_uid669_pT3_uid523_invPE_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid668_pT3_uid523_invPE_b(28)) & highBBits_uid668_pT3_uid523_invPE_b);
            sumAHighB_uid669_pT3_uid523_invPE_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid669_pT3_uid523_invPE_a) + SIGNED(sumAHighB_uid669_pT3_uid523_invPE_b));
    sumAHighB_uid669_pT3_uid523_invPE_q <= sumAHighB_uid669_pT3_uid523_invPE_o(54 downto 0);


	--lowRangeB_uid667_pT3_uid523_invPE(BITSELECT,666)@16
    lowRangeB_uid667_pT3_uid523_invPE_in <= multSumOfTwo18_uid662_pT3_uid523_invPE_b(4 downto 0);
    lowRangeB_uid667_pT3_uid523_invPE_b <= lowRangeB_uid667_pT3_uid523_invPE_in(4 downto 0);

	--add0_uid667_uid670_pT3_uid523_invPE(BITJOIN,669)@16
    add0_uid667_uid670_pT3_uid523_invPE_q <= sumAHighB_uid669_pT3_uid523_invPE_q & lowRangeB_uid667_pT3_uid523_invPE_b;

	--R_uid671_pT3_uid523_invPE(BITSELECT,670)@16
    R_uid671_pT3_uid523_invPE_in <= add0_uid667_uid670_pT3_uid523_invPE_q(58 downto 0);
    R_uid671_pT3_uid523_invPE_b <= R_uid671_pT3_uid523_invPE_in(58 downto 17);

	--reg_R_uid671_pT3_uid523_invPE_0_to_ts3_uid526_invPE_1(REG,880)@16
    reg_R_uid671_pT3_uid523_invPE_0_to_ts3_uid526_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid671_pT3_uid523_invPE_0_to_ts3_uid526_invPE_1_q <= "000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid671_pT3_uid523_invPE_0_to_ts3_uid526_invPE_1_q <= R_uid671_pT3_uid523_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor(LOGICAL,2894)
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor_b <= ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_sticky_ena_q;
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor_q <= not (ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor_a or ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor_b);

	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_mem_top(CONSTANT,2675)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_mem_top_q <= "01001";

	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp(LOGICAL,2676)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp_a <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_mem_top_q;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q);
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp_q <= "1" when ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp_a = ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp_b else "0";

	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg(REG,2677)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_sticky_ena(REG,2895)
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_nor_q = "1") THEN
                ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_sticky_ena_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd(LOGICAL,2896)
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd_a <= ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_sticky_ena_q;
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd_b <= en;
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd_q <= ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd_a and ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd_b;

	--memoryC1_uid500_invTab_lutmem(DUALMEM,811)@1
    memoryC1_uid500_invTab_lutmem_ia <= (others => '0');
    memoryC1_uid500_invTab_lutmem_aa <= (others => '0');
    memoryC1_uid500_invTab_lutmem_ab <= reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q;
    memoryC1_uid500_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 9,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC1_uid500_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid500_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid500_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid500_invTab_lutmem_iq,
        address_a => memoryC1_uid500_invTab_lutmem_aa,
        data_a => memoryC1_uid500_invTab_lutmem_ia
    );
    memoryC1_uid500_invTab_lutmem_reset0 <= areset;
        memoryC1_uid500_invTab_lutmem_q <= memoryC1_uid500_invTab_lutmem_iq(8 downto 0);

	--ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_inputreg(DELAY,2884)
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_inputreg : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => memoryC1_uid500_invTab_lutmem_q, xout => ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt(COUNTER,2671)
    -- every=1, low=0, high=9, step=1, init=1
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_i = 8 THEN
                      ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_i - 9;
                    ELSE
                        ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_i,4));


	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg(REG,2672)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux(MUX,2673)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_s <= en;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux: PROCESS (ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_s, ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q, ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem(DUALMEM,2885)
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_ia <= ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_inputreg_q;
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_aa <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q;
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_ab <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q;
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 9,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_iq,
        address_a => ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_aa,
        data_a => ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_ia
    );
    ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_reset0 <= areset;
        ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_q <= ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_iq(8 downto 0);

	--reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2(REG,853)@15
    reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_q <= ld_memoryC1_uid500_invTab_lutmem_q_to_reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor(LOGICAL,2842)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor_b <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_sticky_ena_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor_q <= not (ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor_a or ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor_b);

	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_sticky_ena(REG,2843)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_nor_q = "1") THEN
                ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_sticky_ena_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd(LOGICAL,2844)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd_a <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_sticky_ena_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd_b <= en;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd_q <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd_a and ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd_b;

	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem(DUALMEM,2833)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_ia <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_inputreg_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_aa <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_ab <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 10,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_iq,
        address_a => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_aa,
        data_a => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_ia
    );
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_q <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_iq(9 downto 0);

	--memoryC1_uid499_invTab_lutmem(DUALMEM,810)@13
    memoryC1_uid499_invTab_lutmem_ia <= (others => '0');
    memoryC1_uid499_invTab_lutmem_aa <= (others => '0');
    memoryC1_uid499_invTab_lutmem_ab <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_q;
    memoryC1_uid499_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC1_uid499_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid499_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid499_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid499_invTab_lutmem_iq,
        address_a => memoryC1_uid499_invTab_lutmem_aa,
        data_a => memoryC1_uid499_invTab_lutmem_ia
    );
    memoryC1_uid499_invTab_lutmem_reset0 <= areset;
        memoryC1_uid499_invTab_lutmem_q <= memoryC1_uid499_invTab_lutmem_iq(19 downto 0);

	--reg_memoryC1_uid499_invTab_lutmem_0_to_os_uid501_invTab_1(REG,852)@15
    reg_memoryC1_uid499_invTab_lutmem_0_to_os_uid501_invTab_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid499_invTab_lutmem_0_to_os_uid501_invTab_1_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid499_invTab_lutmem_0_to_os_uid501_invTab_1_q <= memoryC1_uid499_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid498_invTab_lutmem(DUALMEM,809)@13
    memoryC1_uid498_invTab_lutmem_ia <= (others => '0');
    memoryC1_uid498_invTab_lutmem_aa <= (others => '0');
    memoryC1_uid498_invTab_lutmem_ab <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC1_uid498_invTab_lutmem_0_q_to_memoryC1_uid498_invTab_lutmem_a_replace_mem_q;
    memoryC1_uid498_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC1_uid498_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid498_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid498_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid498_invTab_lutmem_iq,
        address_a => memoryC1_uid498_invTab_lutmem_aa,
        data_a => memoryC1_uid498_invTab_lutmem_ia
    );
    memoryC1_uid498_invTab_lutmem_reset0 <= areset;
        memoryC1_uid498_invTab_lutmem_q <= memoryC1_uid498_invTab_lutmem_iq(19 downto 0);

	--reg_memoryC1_uid498_invTab_lutmem_0_to_os_uid501_invTab_0(REG,851)@15
    reg_memoryC1_uid498_invTab_lutmem_0_to_os_uid501_invTab_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid498_invTab_lutmem_0_to_os_uid501_invTab_0_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid498_invTab_lutmem_0_to_os_uid501_invTab_0_q <= memoryC1_uid498_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid501_invTab(BITJOIN,500)@16
    os_uid501_invTab_q <= reg_memoryC1_uid500_invTab_lutmem_0_to_os_uid501_invTab_2_q & reg_memoryC1_uid499_invTab_lutmem_0_to_os_uid501_invTab_1_q & reg_memoryC1_uid498_invTab_lutmem_0_to_os_uid501_invTab_0_q;

	--cIncludingRoundingBit_uid525_invPE(BITJOIN,524)@16
    cIncludingRoundingBit_uid525_invPE_q <= os_uid501_invTab_q & rndBit_uid413_atanXOXPolyEval_q;

	--reg_cIncludingRoundingBit_uid525_invPE_0_to_ts3_uid526_invPE_0(REG,879)@16
    reg_cIncludingRoundingBit_uid525_invPE_0_to_ts3_uid526_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid525_invPE_0_to_ts3_uid526_invPE_0_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid525_invPE_0_to_ts3_uid526_invPE_0_q <= cIncludingRoundingBit_uid525_invPE_q;
            END IF;
        END IF;
    END PROCESS;


	--ts3_uid526_invPE(ADD,525)@17
    ts3_uid526_invPE_a <= STD_LOGIC_VECTOR((51 downto 51 => reg_cIncludingRoundingBit_uid525_invPE_0_to_ts3_uid526_invPE_0_q(50)) & reg_cIncludingRoundingBit_uid525_invPE_0_to_ts3_uid526_invPE_0_q);
    ts3_uid526_invPE_b <= STD_LOGIC_VECTOR((51 downto 42 => reg_R_uid671_pT3_uid523_invPE_0_to_ts3_uid526_invPE_1_q(41)) & reg_R_uid671_pT3_uid523_invPE_0_to_ts3_uid526_invPE_1_q);
            ts3_uid526_invPE_o <= STD_LOGIC_VECTOR(SIGNED(ts3_uid526_invPE_a) + SIGNED(ts3_uid526_invPE_b));
    ts3_uid526_invPE_q <= ts3_uid526_invPE_o(51 downto 0);


	--s3_uid527_invPE(BITSELECT,526)@17
    s3_uid527_invPE_in <= ts3_uid526_invPE_q;
    s3_uid527_invPE_b <= s3_uid527_invPE_in(51 downto 1);

	--prodXY_uid672_pT4_uid529_invPE_b_1(BITSELECT,835)@17
    prodXY_uid672_pT4_uid529_invPE_b_1_in <= STD_LOGIC_VECTOR((53 downto 51 => s3_uid527_invPE_b(50)) & s3_uid527_invPE_b);
    prodXY_uid672_pT4_uid529_invPE_b_1_b <= prodXY_uid672_pT4_uid529_invPE_b_1_in(53 downto 27);

	--reg_prodXY_uid672_pT4_uid529_invPE_b_1_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b1_1(REG,886)@17
    reg_prodXY_uid672_pT4_uid529_invPE_b_1_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid672_pT4_uid529_invPE_b_1_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid672_pT4_uid529_invPE_b_1_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b1_1_q <= prodXY_uid672_pT4_uid529_invPE_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor(LOGICAL,2881)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor_b <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_sticky_ena_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor_q <= not (ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor_a or ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor_b);

	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_mem_top(CONSTANT,2788)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_mem_top_q <= "01011";

	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp(LOGICAL,2789)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp_a <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_mem_top_q;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_q);
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp_q <= "1" when ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp_a = ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp_b else "0";

	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmpReg(REG,2790)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmpReg_q <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_sticky_ena(REG,2882)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_nor_q = "1") THEN
                ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_sticky_ena_q <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd(LOGICAL,2883)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd_a <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_sticky_ena_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd_b <= en;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd_a and ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd_b;

	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt(COUNTER,2784)
    -- every=1, low=0, high=11, step=1, init=1
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_i = 10 THEN
                      ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_eq = '1') THEN
                        ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_i - 11;
                    ELSE
                        ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_i,4));


	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdreg(REG,2785)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdreg_q <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux(MUX,2786)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_s <= en;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux: PROCESS (ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_s, ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdreg_q, ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_s IS
                  WHEN "0" => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdreg_q;
                  WHEN "1" => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem(DUALMEM,2872)
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_ia <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_inputreg_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_aa <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdreg_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_ab <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_q;
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 42,
        widthad_a => 4,
        numwords_a => 12,
        width_b => 42,
        widthad_b => 4,
        numwords_b => 12,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_iq,
        address_a => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_aa,
        data_a => ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_ia
    );
    ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_reset0 <= areset;
        ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_iq(41 downto 0);

	--prodXY_uid672_pT4_uid529_invPE_a_1(BITSELECT,833)@17
    prodXY_uid672_pT4_uid529_invPE_a_1_in <= STD_LOGIC_VECTOR("000000000000" & ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_q);
    prodXY_uid672_pT4_uid529_invPE_a_1_b <= prodXY_uid672_pT4_uid529_invPE_a_1_in(53 downto 27);

	--reg_prodXY_uid672_pT4_uid529_invPE_a_1_0_to_prodXY_uid672_pT4_uid529_invPE_a1_b0_0(REG,883)@17
    reg_prodXY_uid672_pT4_uid529_invPE_a_1_0_to_prodXY_uid672_pT4_uid529_invPE_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid672_pT4_uid529_invPE_a_1_0_to_prodXY_uid672_pT4_uid529_invPE_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid672_pT4_uid529_invPE_a_1_0_to_prodXY_uid672_pT4_uid529_invPE_a1_b0_0_q <= prodXY_uid672_pT4_uid529_invPE_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid672_pT4_uid529_invPE_a1_b1(MULT,839)@18
    prodXY_uid672_pT4_uid529_invPE_a1_b1_pr <= signed(resize(UNSIGNED(prodXY_uid672_pT4_uid529_invPE_a1_b1_a),28)) * SIGNED(prodXY_uid672_pT4_uid529_invPE_a1_b1_b);
    prodXY_uid672_pT4_uid529_invPE_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_a1_b1_a <= (others => '0');
            prodXY_uid672_pT4_uid529_invPE_a1_b1_b <= (others => '0');
            prodXY_uid672_pT4_uid529_invPE_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid672_pT4_uid529_invPE_a1_b1_a <= reg_prodXY_uid672_pT4_uid529_invPE_a_1_0_to_prodXY_uid672_pT4_uid529_invPE_a1_b0_0_q;
                prodXY_uid672_pT4_uid529_invPE_a1_b1_b <= reg_prodXY_uid672_pT4_uid529_invPE_b_1_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b1_1_q;
                prodXY_uid672_pT4_uid529_invPE_a1_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid672_pT4_uid529_invPE_a1_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid672_pT4_uid529_invPE_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid672_pT4_uid529_invPE_a1_b1_q <= prodXY_uid672_pT4_uid529_invPE_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid672_pT4_uid529_invPE_a1_b1_q_to_prodXY_uid672_pT4_uid529_invPE_align_2_a(DELAY,1978)@21
    ld_prodXY_uid672_pT4_uid529_invPE_a1_b1_q_to_prodXY_uid672_pT4_uid529_invPE_align_2_a : dspba_delay
    GENERIC MAP ( width => 54, depth => 2 )
    PORT MAP ( xin => prodXY_uid672_pT4_uid529_invPE_a1_b1_q, xout => ld_prodXY_uid672_pT4_uid529_invPE_a1_b1_q_to_prodXY_uid672_pT4_uid529_invPE_align_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid672_pT4_uid529_invPE_align_2(BITSHIFT,843)@23
    prodXY_uid672_pT4_uid529_invPE_align_2_q_int <= ld_prodXY_uid672_pT4_uid529_invPE_a1_b1_q_to_prodXY_uid672_pT4_uid529_invPE_align_2_a_q & "000000000000000000000000000000000000000000000000000000";
    prodXY_uid672_pT4_uid529_invPE_align_2_q <= prodXY_uid672_pT4_uid529_invPE_align_2_q_int(107 downto 0);

	--prodXY_uid672_pT4_uid529_invPE_a_0(BITSELECT,832)@17
    prodXY_uid672_pT4_uid529_invPE_a_0_in <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_prodXY_uid672_pT4_uid529_invPE_a_0_a_replace_mem_q(26 downto 0);
    prodXY_uid672_pT4_uid529_invPE_a_0_b <= prodXY_uid672_pT4_uid529_invPE_a_0_in(26 downto 0);

	--reg_prodXY_uid672_pT4_uid529_invPE_a_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_0(REG,881)@17
    reg_prodXY_uid672_pT4_uid529_invPE_a_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid672_pT4_uid529_invPE_a_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid672_pT4_uid529_invPE_a_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_0_q <= prodXY_uid672_pT4_uid529_invPE_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid672_pT4_uid529_invPE_a0_b1(MULT,838)@18
    prodXY_uid672_pT4_uid529_invPE_a0_b1_pr <= signed(resize(UNSIGNED(prodXY_uid672_pT4_uid529_invPE_a0_b1_a),28)) * SIGNED(prodXY_uid672_pT4_uid529_invPE_a0_b1_b);
    prodXY_uid672_pT4_uid529_invPE_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_a0_b1_a <= (others => '0');
            prodXY_uid672_pT4_uid529_invPE_a0_b1_b <= (others => '0');
            prodXY_uid672_pT4_uid529_invPE_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid672_pT4_uid529_invPE_a0_b1_a <= reg_prodXY_uid672_pT4_uid529_invPE_a_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_0_q;
                prodXY_uid672_pT4_uid529_invPE_a0_b1_b <= reg_prodXY_uid672_pT4_uid529_invPE_b_1_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b1_1_q;
                prodXY_uid672_pT4_uid529_invPE_a0_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid672_pT4_uid529_invPE_a0_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid672_pT4_uid529_invPE_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid672_pT4_uid529_invPE_a0_b1_q <= prodXY_uid672_pT4_uid529_invPE_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid672_pT4_uid529_invPE_b_0(BITSELECT,834)@17
    prodXY_uid672_pT4_uid529_invPE_b_0_in <= s3_uid527_invPE_b(26 downto 0);
    prodXY_uid672_pT4_uid529_invPE_b_0_b <= prodXY_uid672_pT4_uid529_invPE_b_0_in(26 downto 0);

	--reg_prodXY_uid672_pT4_uid529_invPE_b_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_1(REG,882)@17
    reg_prodXY_uid672_pT4_uid529_invPE_b_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid672_pT4_uid529_invPE_b_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid672_pT4_uid529_invPE_b_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_1_q <= prodXY_uid672_pT4_uid529_invPE_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid672_pT4_uid529_invPE_a1_b0(MULT,837)@18
    prodXY_uid672_pT4_uid529_invPE_a1_b0_pr <= UNSIGNED(prodXY_uid672_pT4_uid529_invPE_a1_b0_a) * UNSIGNED(prodXY_uid672_pT4_uid529_invPE_a1_b0_b);
    prodXY_uid672_pT4_uid529_invPE_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_a1_b0_a <= (others => '0');
            prodXY_uid672_pT4_uid529_invPE_a1_b0_b <= (others => '0');
            prodXY_uid672_pT4_uid529_invPE_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid672_pT4_uid529_invPE_a1_b0_a <= reg_prodXY_uid672_pT4_uid529_invPE_a_1_0_to_prodXY_uid672_pT4_uid529_invPE_a1_b0_0_q;
                prodXY_uid672_pT4_uid529_invPE_a1_b0_b <= reg_prodXY_uid672_pT4_uid529_invPE_b_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_1_q;
                prodXY_uid672_pT4_uid529_invPE_a1_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid672_pT4_uid529_invPE_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid672_pT4_uid529_invPE_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid672_pT4_uid529_invPE_a1_b0_q <= prodXY_uid672_pT4_uid529_invPE_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0(ADD,840)@21
    prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid672_pT4_uid529_invPE_a1_b0_q);
    prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR((56 downto 54 => prodXY_uid672_pT4_uid529_invPE_a0_b1_q(53)) & prodXY_uid672_pT4_uid529_invPE_a0_b1_q);
            prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_a) + SIGNED(prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_b));
    prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_q <= prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_o(55 downto 0);


	--ld_prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_q_to_prodXY_uid672_pT4_uid529_invPE_align_1_a(DELAY,1977)@21
    ld_prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_q_to_prodXY_uid672_pT4_uid529_invPE_align_1_a : dspba_delay
    GENERIC MAP ( width => 56, depth => 1 )
    PORT MAP ( xin => prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_q, xout => ld_prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_q_to_prodXY_uid672_pT4_uid529_invPE_align_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid672_pT4_uid529_invPE_align_1(BITSHIFT,842)@22
    prodXY_uid672_pT4_uid529_invPE_align_1_q_int <= ld_prodXY_uid672_pT4_uid529_invPE_addcol_1_add_0_0_q_to_prodXY_uid672_pT4_uid529_invPE_align_1_a_q & "000000000000000000000000000";
    prodXY_uid672_pT4_uid529_invPE_align_1_q <= prodXY_uid672_pT4_uid529_invPE_align_1_q_int(82 downto 0);

	--prodXY_uid672_pT4_uid529_invPE_a0_b0(MULT,836)@18
    prodXY_uid672_pT4_uid529_invPE_a0_b0_pr <= UNSIGNED(prodXY_uid672_pT4_uid529_invPE_a0_b0_a) * UNSIGNED(prodXY_uid672_pT4_uid529_invPE_a0_b0_b);
    prodXY_uid672_pT4_uid529_invPE_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_a0_b0_a <= (others => '0');
            prodXY_uid672_pT4_uid529_invPE_a0_b0_b <= (others => '0');
            prodXY_uid672_pT4_uid529_invPE_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid672_pT4_uid529_invPE_a0_b0_a <= reg_prodXY_uid672_pT4_uid529_invPE_a_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_0_q;
                prodXY_uid672_pT4_uid529_invPE_a0_b0_b <= reg_prodXY_uid672_pT4_uid529_invPE_b_0_0_to_prodXY_uid672_pT4_uid529_invPE_a0_b0_1_q;
                prodXY_uid672_pT4_uid529_invPE_a0_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid672_pT4_uid529_invPE_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid672_pT4_uid529_invPE_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid672_pT4_uid529_invPE_a0_b0_q <= prodXY_uid672_pT4_uid529_invPE_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid672_pT4_uid529_invPE_align_0(BITSHIFT,841)@21
    prodXY_uid672_pT4_uid529_invPE_align_0_q_int <= prodXY_uid672_pT4_uid529_invPE_a0_b0_q;
    prodXY_uid672_pT4_uid529_invPE_align_0_q <= prodXY_uid672_pT4_uid529_invPE_align_0_q_int(53 downto 0);

	--reg_prodXY_uid672_pT4_uid529_invPE_align_0_0_to_prodXY_uid672_pT4_uid529_invPE_result_add_0_0_0(REG,887)@21
    reg_prodXY_uid672_pT4_uid529_invPE_align_0_0_to_prodXY_uid672_pT4_uid529_invPE_result_add_0_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid672_pT4_uid529_invPE_align_0_0_to_prodXY_uid672_pT4_uid529_invPE_result_add_0_0_0_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid672_pT4_uid529_invPE_align_0_0_to_prodXY_uid672_pT4_uid529_invPE_result_add_0_0_0_q <= prodXY_uid672_pT4_uid529_invPE_align_0_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid672_pT4_uid529_invPE_result_add_0_0(ADD,844)@22
    prodXY_uid672_pT4_uid529_invPE_result_add_0_0_a <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000000" & reg_prodXY_uid672_pT4_uid529_invPE_align_0_0_to_prodXY_uid672_pT4_uid529_invPE_result_add_0_0_0_q);
    prodXY_uid672_pT4_uid529_invPE_result_add_0_0_b <= STD_LOGIC_VECTOR((84 downto 83 => prodXY_uid672_pT4_uid529_invPE_align_1_q(82)) & prodXY_uid672_pT4_uid529_invPE_align_1_q);
    prodXY_uid672_pT4_uid529_invPE_result_add_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_result_add_0_0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid672_pT4_uid529_invPE_result_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid672_pT4_uid529_invPE_result_add_0_0_a) + SIGNED(prodXY_uid672_pT4_uid529_invPE_result_add_0_0_b));
        END IF;
    END PROCESS;
    prodXY_uid672_pT4_uid529_invPE_result_add_0_0_q <= prodXY_uid672_pT4_uid529_invPE_result_add_0_0_o(83 downto 0);


	--prodXY_uid672_pT4_uid529_invPE_result_add_1_0(ADD,845)@23
    prodXY_uid672_pT4_uid529_invPE_result_add_1_0_a <= STD_LOGIC_VECTOR((108 downto 84 => prodXY_uid672_pT4_uid529_invPE_result_add_0_0_q(83)) & prodXY_uid672_pT4_uid529_invPE_result_add_0_0_q);
    prodXY_uid672_pT4_uid529_invPE_result_add_1_0_b <= STD_LOGIC_VECTOR((108 downto 108 => prodXY_uid672_pT4_uid529_invPE_align_2_q(107)) & prodXY_uid672_pT4_uid529_invPE_align_2_q);
            prodXY_uid672_pT4_uid529_invPE_result_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid672_pT4_uid529_invPE_result_add_1_0_a) + SIGNED(prodXY_uid672_pT4_uid529_invPE_result_add_1_0_b));
    prodXY_uid672_pT4_uid529_invPE_result_add_1_0_q <= prodXY_uid672_pT4_uid529_invPE_result_add_1_0_o(108 downto 0);


	--prodXYTruncFR_uid673_pT4_uid529_invPE(BITSELECT,672)@23
    prodXYTruncFR_uid673_pT4_uid529_invPE_in <= prodXY_uid672_pT4_uid529_invPE_result_add_1_0_q(92 downto 0);
    prodXYTruncFR_uid673_pT4_uid529_invPE_b <= prodXYTruncFR_uid673_pT4_uid529_invPE_in(92 downto 41);

	--highBBits_uid531_invPE(BITSELECT,530)@23
    highBBits_uid531_invPE_in <= prodXYTruncFR_uid673_pT4_uid529_invPE_b;
    highBBits_uid531_invPE_b <= highBBits_uid531_invPE_in(51 downto 2);

	--reg_highBBits_uid531_invPE_0_to_sumAHighB_uid532_invPE_1(REG,897)@23
    reg_highBBits_uid531_invPE_0_to_sumAHighB_uid532_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid531_invPE_0_to_sumAHighB_uid532_invPE_1_q <= "00000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highBBits_uid531_invPE_0_to_sumAHighB_uid532_invPE_1_q <= highBBits_uid531_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor(LOGICAL,2829)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor_b <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_sticky_ena_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor_q <= not (ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor_a or ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor_b);

	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_mem_top(CONSTANT,2740)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_mem_top_q <= "010000";

	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp(LOGICAL,2741)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp_a <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_mem_top_q;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q);
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp_q <= "1" when ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp_a = ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp_b else "0";

	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmpReg(REG,2742)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmpReg_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_sticky_ena(REG,2830)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_nor_q = "1") THEN
                ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_sticky_ena_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd(LOGICAL,2831)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd_a <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_sticky_ena_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd_b <= en;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd_q <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd_a and ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd_b;

	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt(COUNTER,2736)
    -- every=1, low=0, high=16, step=1, init=1
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i = 15 THEN
                      ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_eq = '1') THEN
                        ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i - 16;
                    ELSE
                        ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i,5));


	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg(REG,2737)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux(MUX,2738)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_s <= en;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux: PROCESS (ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_s, ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q, ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_s IS
                  WHEN "0" => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
                  WHEN "1" => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem(DUALMEM,2820)
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_ia <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_inputreg_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_aa <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_ab <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q;
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 10,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_iq,
        address_a => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_aa,
        data_a => ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_ia
    );
    ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_q <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_iq(9 downto 0);

	--memoryC0_uid496_invTab_lutmem(DUALMEM,808)@20
    memoryC0_uid496_invTab_lutmem_ia <= (others => '0');
    memoryC0_uid496_invTab_lutmem_aa <= (others => '0');
    memoryC0_uid496_invTab_lutmem_ab <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_q;
    memoryC0_uid496_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC0_uid496_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid496_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid496_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid496_invTab_lutmem_iq,
        address_a => memoryC0_uid496_invTab_lutmem_aa,
        data_a => memoryC0_uid496_invTab_lutmem_ia
    );
    memoryC0_uid496_invTab_lutmem_reset0 <= areset;
        memoryC0_uid496_invTab_lutmem_q <= memoryC0_uid496_invTab_lutmem_iq(19 downto 0);

	--reg_memoryC0_uid496_invTab_lutmem_0_to_os_uid497_invTab_2(REG,895)@22
    reg_memoryC0_uid496_invTab_lutmem_0_to_os_uid497_invTab_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid496_invTab_lutmem_0_to_os_uid497_invTab_2_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid496_invTab_lutmem_0_to_os_uid497_invTab_2_q <= memoryC0_uid496_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid495_invTab_lutmem(DUALMEM,807)@20
    memoryC0_uid495_invTab_lutmem_ia <= (others => '0');
    memoryC0_uid495_invTab_lutmem_aa <= (others => '0');
    memoryC0_uid495_invTab_lutmem_ab <= ld_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid495_invTab_lutmem_0_q_to_memoryC0_uid495_invTab_lutmem_a_replace_mem_q;
    memoryC0_uid495_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC0_uid495_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid495_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid495_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid495_invTab_lutmem_iq,
        address_a => memoryC0_uid495_invTab_lutmem_aa,
        data_a => memoryC0_uid495_invTab_lutmem_ia
    );
    memoryC0_uid495_invTab_lutmem_reset0 <= areset;
        memoryC0_uid495_invTab_lutmem_q <= memoryC0_uid495_invTab_lutmem_iq(19 downto 0);

	--reg_memoryC0_uid495_invTab_lutmem_0_to_os_uid497_invTab_1(REG,894)@22
    reg_memoryC0_uid495_invTab_lutmem_0_to_os_uid497_invTab_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid495_invTab_lutmem_0_to_os_uid497_invTab_1_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid495_invTab_lutmem_0_to_os_uid497_invTab_1_q <= memoryC0_uid495_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor(LOGICAL,2921)
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor_b <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_sticky_ena_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor_q <= not (ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor_a or ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor_b);

	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_sticky_ena(REG,2922)
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_nor_q = "1") THEN
                ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_sticky_ena_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd(LOGICAL,2923)
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd_a <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_sticky_ena_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd_b <= en;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd_q <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd_a and ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd_b;

	--ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem(DUALMEM,2912)
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_ia <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC2_uid502_invTab_lutmem_0_a_inputreg_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_aa <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_ab <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q;
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 10,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_iq,
        address_a => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_aa,
        data_a => ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_ia
    );
    ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_q <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_iq(9 downto 0);

	--reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0(REG,890)@19
    reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_q <= ld_fracYAddr_uid235_div_uid49_fpArctan2Test_b_to_reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid494_invTab_lutmem(DUALMEM,806)@20
    memoryC0_uid494_invTab_lutmem_ia <= (others => '0');
    memoryC0_uid494_invTab_lutmem_aa <= (others => '0');
    memoryC0_uid494_invTab_lutmem_ab <= reg_fracYAddr_uid235_div_uid49_fpArctan2Test_0_to_memoryC0_uid494_invTab_lutmem_0_q;
    memoryC0_uid494_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC0_uid494_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid494_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid494_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid494_invTab_lutmem_iq,
        address_a => memoryC0_uid494_invTab_lutmem_aa,
        data_a => memoryC0_uid494_invTab_lutmem_ia
    );
    memoryC0_uid494_invTab_lutmem_reset0 <= areset;
        memoryC0_uid494_invTab_lutmem_q <= memoryC0_uid494_invTab_lutmem_iq(19 downto 0);

	--reg_memoryC0_uid494_invTab_lutmem_0_to_os_uid497_invTab_0(REG,893)@22
    reg_memoryC0_uid494_invTab_lutmem_0_to_os_uid497_invTab_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid494_invTab_lutmem_0_to_os_uid497_invTab_0_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid494_invTab_lutmem_0_to_os_uid497_invTab_0_q <= memoryC0_uid494_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid497_invTab(BITJOIN,496)@23
    os_uid497_invTab_q <= reg_memoryC0_uid496_invTab_lutmem_0_to_os_uid497_invTab_2_q & reg_memoryC0_uid495_invTab_lutmem_0_to_os_uid497_invTab_1_q & reg_memoryC0_uid494_invTab_lutmem_0_to_os_uid497_invTab_0_q;

	--reg_os_uid497_invTab_0_to_sumAHighB_uid532_invPE_0(REG,896)@23
    reg_os_uid497_invTab_0_to_sumAHighB_uid532_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_os_uid497_invTab_0_to_sumAHighB_uid532_invPE_0_q <= "000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_os_uid497_invTab_0_to_sumAHighB_uid532_invPE_0_q <= os_uid497_invTab_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid532_invPE(ADD,531)@24
    sumAHighB_uid532_invPE_a <= STD_LOGIC_VECTOR((60 downto 60 => reg_os_uid497_invTab_0_to_sumAHighB_uid532_invPE_0_q(59)) & reg_os_uid497_invTab_0_to_sumAHighB_uid532_invPE_0_q);
    sumAHighB_uid532_invPE_b <= STD_LOGIC_VECTOR((60 downto 50 => reg_highBBits_uid531_invPE_0_to_sumAHighB_uid532_invPE_1_q(49)) & reg_highBBits_uid531_invPE_0_to_sumAHighB_uid532_invPE_1_q);
            sumAHighB_uid532_invPE_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid532_invPE_a) + SIGNED(sumAHighB_uid532_invPE_b));
    sumAHighB_uid532_invPE_q <= sumAHighB_uid532_invPE_o(60 downto 0);


	--lowRangeB_uid530_invPE(BITSELECT,529)@23
    lowRangeB_uid530_invPE_in <= prodXYTruncFR_uid673_pT4_uid529_invPE_b(1 downto 0);
    lowRangeB_uid530_invPE_b <= lowRangeB_uid530_invPE_in(1 downto 0);

	--reg_lowRangeB_uid530_invPE_0_to_s4_uid530_uid533_invPE_0(REG,898)@23
    reg_lowRangeB_uid530_invPE_0_to_s4_uid530_uid533_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lowRangeB_uid530_invPE_0_to_s4_uid530_uid533_invPE_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lowRangeB_uid530_invPE_0_to_s4_uid530_uid533_invPE_0_q <= lowRangeB_uid530_invPE_b;
            END IF;
        END IF;
    END PROCESS;


	--s4_uid530_uid533_invPE(BITJOIN,532)@24
    s4_uid530_uid533_invPE_q <= sumAHighB_uid532_invPE_q & reg_lowRangeB_uid530_invPE_0_to_s4_uid530_uid533_invPE_0_q;

	--invY_uid238_div_uid49_fpArctan2Test(BITSELECT,237)@24
    invY_uid238_div_uid49_fpArctan2Test_in <= s4_uid530_uid533_invPE_q(59 downto 0);
    invY_uid238_div_uid49_fpArctan2Test_b <= invY_uid238_div_uid49_fpArctan2Test_in(59 downto 5);

	--invYDPLow_uid242_div_uid49_fpArctan2Test(BITSELECT,241)@24
    invYDPLow_uid242_div_uid49_fpArctan2Test_in <= invY_uid238_div_uid49_fpArctan2Test_b(53 downto 0);
    invYDPLow_uid242_div_uid49_fpArctan2Test_b <= invYDPLow_uid242_div_uid49_fpArctan2Test_in(53 downto 0);

	--xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITSELECT,534)@24
    xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in <= invYDPLow_uid242_div_uid49_fpArctan2Test_b;
    xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in(53 downto 27);

	--reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_9(REG,902)@24
    reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_9_q <= xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid538_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITSELECT,537)@24
    yBottomBits_uid538_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in <= lOAdded_uid241_div_uid49_fpArctan2Test_q(25 downto 0);
    yBottomBits_uid538_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= yBottomBits_uid538_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in(25 downto 0);

	--pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITJOIN,539)@24
    pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q <= yBottomBits_uid538_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b & GND_q;

	--reg_pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_7(REG,901)@24
    reg_pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_7_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_7_q <= pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITSELECT,538)@24
    xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in <= invYDPLow_uid242_div_uid49_fpArctan2Test_b(26 downto 0);
    xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in(26 downto 0);

	--reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6(REG,900)@24
    reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6_q <= xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6_q_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_g(DELAY,1936)@25
    ld_reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6_q_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_g : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6_q, xout => ld_reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6_q_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_g_q, ena => en(0), clk => clk, aclr => areset );

	--yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITSELECT,535)@25
    yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q;
    yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in(52 downto 26);

	--reg_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_4(REG,899)@25
    reg_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_4_q <= yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma(CHAINMULTADD,817)@26
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_p(0) <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_a(0) * multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_c(0);
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_p(1) <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_a(1) * multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_c(1);
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_w(0) <= RESIZE(multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_p(0),55);
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_w(1) <= RESIZE(multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_p(1),55);
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_x(0) <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_w(0);
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_x(1) <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_w(1);
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_y(0) <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_s(1) + multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_x(0);
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_y(1) <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_x(1);
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_a(0) <= RESIZE(UNSIGNED(reg_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_4_q),27);
            multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_yBottomBits_uid538_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_7_q),27);
            multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_c(0) <= RESIZE(UNSIGNED(ld_reg_xBottomBits_uid539_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_6_q_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_g_q),27);
            multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_c(1) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_s(0) <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_y(0);
                multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_s(1) <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_q, clk => clk, aclr => areset);

	--highBBits_uid548_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITSELECT,547)@29
    highBBits_uid548_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_q;
    highBBits_uid548_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= highBBits_uid548_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in(54 downto 17);

	--ld_reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_q_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a(DELAY,1578)@25
    ld_reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_q_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_9_q, xout => ld_reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_q_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(MULT,536)@26
    topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_pr <= UNSIGNED(topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a) * UNSIGNED(topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b);
    topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a <= (others => '0');
            topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= (others => '0');
            topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a <= ld_reg_xTop27Bits_uid535_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_q_to_topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q;
                topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= reg_yTop27Bits_uid536_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_4_q;
                topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_s1 <= STD_LOGIC_VECTOR(topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_pr);
            END IF;
        END IF;
    END PROCESS;
    topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q <= topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_s1;
            END IF;
        END IF;
    END PROCESS;

	--sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITSELECT,543)@24
    sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in <= invYDPLow_uid242_div_uid49_fpArctan2Test_b(26 downto 0);
    sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in(26 downto 22);

	--reg_sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_1(REG,904)@24
    reg_sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_1_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_1_q <= sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITSELECT,542)@24
    sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in <= lOAdded_uid241_div_uid49_fpArctan2Test_q(25 downto 0);
    sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in(25 downto 21);

	--reg_sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0(REG,903)@24
    reg_sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_q <= sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(MULT,544)@25
    sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_pr <= UNSIGNED(sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a) * UNSIGNED(sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b);
    sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a <= (others => '0');
            sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= (others => '0');
            sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a <= reg_sSM0H_uid543_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_q;
                sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= reg_sSM0W_uid544_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_0_to_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_1_q;
                sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_s1 <= STD_LOGIC_VECTOR(sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q <= sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q_to_TtopProdConcSoftProd_uid546_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a(DELAY,1587)@28
    ld_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q_to_TtopProdConcSoftProd_uid546_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q, xout => ld_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q_to_TtopProdConcSoftProd_uid546_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--TtopProdConcSoftProd_uid546_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITJOIN,545)@29
    TtopProdConcSoftProd_uid546_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q <= topProd_uid537_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q & ld_sm0_uid545_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q_to_TtopProdConcSoftProd_uid546_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a_q;

	--sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(ADD,548)@29
    sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & TtopProdConcSoftProd_uid546_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q);
    sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= STD_LOGIC_VECTOR("000000000000000000000000000" & highBBits_uid548_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b);
            sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_a) + UNSIGNED(sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b));
    sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q <= sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_o(64 downto 0);


	--lowRangeB_uid547_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITSELECT,546)@29
    lowRangeB_uid547_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in <= multSumOfTwo27_uid540_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_cma_q(16 downto 0);
    lowRangeB_uid547_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= lowRangeB_uid547_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in(16 downto 0);

	--add0_uid547_uid550_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITJOIN,549)@29
    add0_uid547_uid550_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q <= sumAHighB_uid549_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q & lowRangeB_uid547_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b;

	--R_uid551_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test(BITSELECT,550)@29
    R_uid551_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in <= add0_uid547_uid550_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_q(80 downto 0);
    R_uid551_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b <= R_uid551_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_in(80 downto 24);

	--highABits_uid247_div_uid49_fpArctan2Test(BITSELECT,246)@29
    highABits_uid247_div_uid49_fpArctan2Test_in <= R_uid551_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b;
    highABits_uid247_div_uid49_fpArctan2Test_b <= highABits_uid247_div_uid49_fpArctan2Test_in(56 downto 1);

	--reg_highABits_uid247_div_uid49_fpArctan2Test_0_to_sumHighA_B_uid248_div_uid49_fpArctan2Test_0(REG,907)@29
    reg_highABits_uid247_div_uid49_fpArctan2Test_0_to_sumHighA_B_uid248_div_uid49_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highABits_uid247_div_uid49_fpArctan2Test_0_to_sumHighA_B_uid248_div_uid49_fpArctan2Test_0_q <= "00000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highABits_uid247_div_uid49_fpArctan2Test_0_to_sumHighA_B_uid248_div_uid49_fpArctan2Test_0_q <= highABits_uid247_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--sumHighA_B_uid248_div_uid49_fpArctan2Test(ADD,247)@30
    sumHighA_B_uid248_div_uid49_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & reg_highABits_uid247_div_uid49_fpArctan2Test_0_to_sumHighA_B_uid248_div_uid49_fpArctan2Test_0_q);
    sumHighA_B_uid248_div_uid49_fpArctan2Test_b <= STD_LOGIC_VECTOR("0" & tmpCat_uid245_div_uid49_fpArctan2Test_q);
            sumHighA_B_uid248_div_uid49_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid248_div_uid49_fpArctan2Test_a) + UNSIGNED(sumHighA_B_uid248_div_uid49_fpArctan2Test_b));
    sumHighA_B_uid248_div_uid49_fpArctan2Test_q <= sumHighA_B_uid248_div_uid49_fpArctan2Test_o(56 downto 0);


	--lowRangeA_uid246_div_uid49_fpArctan2Test(BITSELECT,245)@29
    lowRangeA_uid246_div_uid49_fpArctan2Test_in <= R_uid551_prodDivPreNormProd_uid243_div_uid49_fpArctan2Test_b(0 downto 0);
    lowRangeA_uid246_div_uid49_fpArctan2Test_b <= lowRangeA_uid246_div_uid49_fpArctan2Test_in(0 downto 0);

	--reg_lowRangeA_uid246_div_uid49_fpArctan2Test_0_to_divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test_0(REG,908)@29
    reg_lowRangeA_uid246_div_uid49_fpArctan2Test_0_to_divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lowRangeA_uid246_div_uid49_fpArctan2Test_0_to_divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test_0_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lowRangeA_uid246_div_uid49_fpArctan2Test_0_to_divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test_0_q <= lowRangeA_uid246_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test(BITJOIN,248)@30
    divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test_q <= sumHighA_B_uid248_div_uid49_fpArctan2Test_q & reg_lowRangeA_uid246_div_uid49_fpArctan2Test_0_to_divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test_0_q;

	--divValPreNormTrunc_uid252_div_uid49_fpArctan2Test(BITSELECT,251)@30
    divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_in <= divValPreNormT_uid246_uid249_div_uid49_fpArctan2Test_q;
    divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_b <= divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_in(57 downto 3);

	--reg_divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_0_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_2(REG,909)@30
    reg_divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_0_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_0_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_2_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_0_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_2_q <= divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--invYO_uid239_div_uid49_fpArctan2Test(BITSELECT,238)@24
    invYO_uid239_div_uid49_fpArctan2Test_in <= s4_uid530_uid533_invPE_q(60 downto 0);
    invYO_uid239_div_uid49_fpArctan2Test_b <= invYO_uid239_div_uid49_fpArctan2Test_in(60 downto 60);

	--ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor(LOGICAL,2496)
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor_b <= ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor_q <= not (ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor_a or ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor_b);

	--ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_sticky_ena(REG,2497)
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_nor_q = "1") THEN
                ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_sticky_ena_q <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd(LOGICAL,2498)
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd_a <= ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd_b <= en;
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd_q <= ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd_a and ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd_b;

	--fracYZero_uid198_div_uid49_fpArctan2Test(LOGICAL,197)@0
    fracYZero_uid198_div_uid49_fpArctan2Test_a <= frac_uid13_fpArctan2Test_b;
    fracYZero_uid198_div_uid49_fpArctan2Test_b <= STD_LOGIC_VECTOR("000000000000000000000000000000000000000000000000000" & GND_q);
    fracYZero_uid198_div_uid49_fpArctan2Test_q <= "1" when fracYZero_uid198_div_uid49_fpArctan2Test_a = fracYZero_uid198_div_uid49_fpArctan2Test_b else "0";

	--ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_inputreg(DELAY,2486)
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => fracYZero_uid198_div_uid49_fpArctan2Test_q, xout => ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem(DUALMEM,2487)
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_ia <= ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_inputreg_q;
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_aa <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg_q;
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_ab <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_q;
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_iq,
        address_a => ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_aa,
        data_a => ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_ia
    );
    ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_reset0 <= areset;
        ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_q <= ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_iq(0 downto 0);

	--fracYPostZ_uid240_div_uid49_fpArctan2Test(LOGICAL,239)@24
    fracYPostZ_uid240_div_uid49_fpArctan2Test_a <= ld_fracYZero_uid198_div_uid49_fpArctan2Test_q_to_fracYPostZ_uid240_div_uid49_fpArctan2Test_a_replace_mem_q;
    fracYPostZ_uid240_div_uid49_fpArctan2Test_b <= invYO_uid239_div_uid49_fpArctan2Test_b;
    fracYPostZ_uid240_div_uid49_fpArctan2Test_q_i <= fracYPostZ_uid240_div_uid49_fpArctan2Test_a or fracYPostZ_uid240_div_uid49_fpArctan2Test_b;
    fracYPostZ_uid240_div_uid49_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => fracYPostZ_uid240_div_uid49_fpArctan2Test_q, xin => fracYPostZ_uid240_div_uid49_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_fracYPostZ_uid240_div_uid49_fpArctan2Test_q_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_b(DELAY,1296)@25
    ld_fracYPostZ_uid240_div_uid49_fpArctan2Test_q_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => fracYPostZ_uid240_div_uid49_fpArctan2Test_q, xout => ld_fracYPostZ_uid240_div_uid49_fpArctan2Test_q_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_b_q, ena => en(0), clk => clk, aclr => areset );

	--divValPreNormTrunc_uid253_div_uid49_fpArctan2Test(MUX,252)@31
    divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_s <= ld_fracYPostZ_uid240_div_uid49_fpArctan2Test_q_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_b_q;
    divValPreNormTrunc_uid253_div_uid49_fpArctan2Test: PROCESS (divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_s, en, reg_divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_0_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_2_q, oFracXExt_uid251_div_uid49_fpArctan2Test_q)
    BEGIN
            CASE divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_s IS
                  WHEN "0" => divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_q <= reg_divValPreNormTrunc_uid252_div_uid49_fpArctan2Test_0_to_divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_2_q;
                  WHEN "1" => divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_q <= oFracXExt_uid251_div_uid49_fpArctan2Test_q;
                  WHEN OTHERS => divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--norm_uid254_div_uid49_fpArctan2Test(BITSELECT,253)@31
    norm_uid254_div_uid49_fpArctan2Test_in <= divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_q;
    norm_uid254_div_uid49_fpArctan2Test_b <= norm_uid254_div_uid49_fpArctan2Test_in(54 downto 54);

	--ld_norm_uid254_div_uid49_fpArctan2Test_b_to_rndOp_uid260_div_uid49_fpArctan2Test_c(DELAY,1307)@31
    ld_norm_uid254_div_uid49_fpArctan2Test_b_to_rndOp_uid260_div_uid49_fpArctan2Test_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => norm_uid254_div_uid49_fpArctan2Test_b, xout => ld_norm_uid254_div_uid49_fpArctan2Test_b_to_rndOp_uid260_div_uid49_fpArctan2Test_c_q, ena => en(0), clk => clk, aclr => areset );

	--rndOp_uid260_div_uid49_fpArctan2Test(BITJOIN,259)@32
    rndOp_uid260_div_uid49_fpArctan2Test_q <= ld_norm_uid254_div_uid49_fpArctan2Test_b_to_rndOp_uid260_div_uid49_fpArctan2Test_c_q & cstAllZWF_uid7_fpArctan2Test_q & VCC_q;

	--cstBiasM1_uid58_fpArctan2Test(CONSTANT,57)
    cstBiasM1_uid58_fpArctan2Test_q <= "01111111110";

	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor(LOGICAL,2482)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor_b <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor_q <= not (ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor_a or ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor_b);

	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_mem_top(CONSTANT,2478)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_mem_top_q <= "011010";

	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp(LOGICAL,2479)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp_a <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_mem_top_q;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_q);
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp_q <= "1" when ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp_a = ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp_b else "0";

	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmpReg(REG,2480)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmpReg_q <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_sticky_ena(REG,2483)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_nor_q = "1") THEN
                ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_sticky_ena_q <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd(LOGICAL,2484)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd_a <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd_b <= en;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd_q <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd_a and ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd_b;

	--expXmY_uid232_div_uid49_fpArctan2Test(SUB,231)@0
    expXmY_uid232_div_uid49_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & exp_uid27_fpArctan2Test_b);
    expXmY_uid232_div_uid49_fpArctan2Test_b <= STD_LOGIC_VECTOR("0" & exp_uid11_fpArctan2Test_b);
    expXmY_uid232_div_uid49_fpArctan2Test: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expXmY_uid232_div_uid49_fpArctan2Test_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expXmY_uid232_div_uid49_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(expXmY_uid232_div_uid49_fpArctan2Test_a) - UNSIGNED(expXmY_uid232_div_uid49_fpArctan2Test_b));
            END IF;
        END IF;
    END PROCESS;
    expXmY_uid232_div_uid49_fpArctan2Test_q <= expXmY_uid232_div_uid49_fpArctan2Test_o(11 downto 0);


	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_inputreg(DELAY,2472)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => expXmY_uid232_div_uid49_fpArctan2Test_q, xout => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt(COUNTER,2474)
    -- every=1, low=0, high=26, step=1, init=1
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_i = 25 THEN
                      ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_eq = '1') THEN
                        ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_i <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_i - 26;
                    ELSE
                        ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_i <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_i,5));


	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdreg(REG,2475)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdreg_q <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux(MUX,2476)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_s <= en;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux: PROCESS (ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_s, ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdreg_q, ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_s IS
                  WHEN "0" => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_q <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdreg_q;
                  WHEN "1" => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_q <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem(DUALMEM,2473)
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_ia <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_inputreg_q;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_aa <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdreg_q;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_ab <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdmux_q;
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 12,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_iq,
        address_a => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_aa,
        data_a => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_ia
    );
    ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_reset0 <= areset;
        ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_q <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_iq(11 downto 0);

	--expR_uid233_div_uid49_fpArctan2Test(ADD,232)@30
    expR_uid233_div_uid49_fpArctan2Test_a <= STD_LOGIC_VECTOR((13 downto 12 => ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_q(11)) & ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_mem_q);
    expR_uid233_div_uid49_fpArctan2Test_b <= STD_LOGIC_VECTOR('0' & "00" & cstBiasM1_uid58_fpArctan2Test_q);
    expR_uid233_div_uid49_fpArctan2Test: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expR_uid233_div_uid49_fpArctan2Test_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expR_uid233_div_uid49_fpArctan2Test_o <= STD_LOGIC_VECTOR(SIGNED(expR_uid233_div_uid49_fpArctan2Test_a) + SIGNED(expR_uid233_div_uid49_fpArctan2Test_b));
            END IF;
        END IF;
    END PROCESS;
    expR_uid233_div_uid49_fpArctan2Test_q <= expR_uid233_div_uid49_fpArctan2Test_o(12 downto 0);


	--divValPreNormHigh_uid255_div_uid49_fpArctan2Test(BITSELECT,254)@31
    divValPreNormHigh_uid255_div_uid49_fpArctan2Test_in <= divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_q(53 downto 0);
    divValPreNormHigh_uid255_div_uid49_fpArctan2Test_b <= divValPreNormHigh_uid255_div_uid49_fpArctan2Test_in(53 downto 1);

	--divValPreNormLow_uid256_div_uid49_fpArctan2Test(BITSELECT,255)@31
    divValPreNormLow_uid256_div_uid49_fpArctan2Test_in <= divValPreNormTrunc_uid253_div_uid49_fpArctan2Test_q(52 downto 0);
    divValPreNormLow_uid256_div_uid49_fpArctan2Test_b <= divValPreNormLow_uid256_div_uid49_fpArctan2Test_in(52 downto 0);

	--normFracRnd_uid257_div_uid49_fpArctan2Test(MUX,256)@31
    normFracRnd_uid257_div_uid49_fpArctan2Test_s <= norm_uid254_div_uid49_fpArctan2Test_b;
    normFracRnd_uid257_div_uid49_fpArctan2Test: PROCESS (normFracRnd_uid257_div_uid49_fpArctan2Test_s, en, divValPreNormLow_uid256_div_uid49_fpArctan2Test_b, divValPreNormHigh_uid255_div_uid49_fpArctan2Test_b)
    BEGIN
            CASE normFracRnd_uid257_div_uid49_fpArctan2Test_s IS
                  WHEN "0" => normFracRnd_uid257_div_uid49_fpArctan2Test_q <= divValPreNormLow_uid256_div_uid49_fpArctan2Test_b;
                  WHEN "1" => normFracRnd_uid257_div_uid49_fpArctan2Test_q <= divValPreNormHigh_uid255_div_uid49_fpArctan2Test_b;
                  WHEN OTHERS => normFracRnd_uid257_div_uid49_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracRnd_uid258_div_uid49_fpArctan2Test(BITJOIN,257)@31
    expFracRnd_uid258_div_uid49_fpArctan2Test_q <= expR_uid233_div_uid49_fpArctan2Test_q & normFracRnd_uid257_div_uid49_fpArctan2Test_q;

	--reg_expFracRnd_uid258_div_uid49_fpArctan2Test_0_to_expFracPostRnd_uid261_div_uid49_fpArctan2Test_0(REG,910)@31
    reg_expFracRnd_uid258_div_uid49_fpArctan2Test_0_to_expFracPostRnd_uid261_div_uid49_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracRnd_uid258_div_uid49_fpArctan2Test_0_to_expFracPostRnd_uid261_div_uid49_fpArctan2Test_0_q <= "000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracRnd_uid258_div_uid49_fpArctan2Test_0_to_expFracPostRnd_uid261_div_uid49_fpArctan2Test_0_q <= expFracRnd_uid258_div_uid49_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--expFracPostRnd_uid261_div_uid49_fpArctan2Test(ADD,260)@32
    expFracPostRnd_uid261_div_uid49_fpArctan2Test_a <= STD_LOGIC_VECTOR((67 downto 66 => reg_expFracRnd_uid258_div_uid49_fpArctan2Test_0_to_expFracPostRnd_uid261_div_uid49_fpArctan2Test_0_q(65)) & reg_expFracRnd_uid258_div_uid49_fpArctan2Test_0_to_expFracPostRnd_uid261_div_uid49_fpArctan2Test_0_q);
    expFracPostRnd_uid261_div_uid49_fpArctan2Test_b <= STD_LOGIC_VECTOR('0' & "0000000000000" & rndOp_uid260_div_uid49_fpArctan2Test_q);
            expFracPostRnd_uid261_div_uid49_fpArctan2Test_o <= STD_LOGIC_VECTOR(SIGNED(expFracPostRnd_uid261_div_uid49_fpArctan2Test_a) + SIGNED(expFracPostRnd_uid261_div_uid49_fpArctan2Test_b));
    expFracPostRnd_uid261_div_uid49_fpArctan2Test_q <= expFracPostRnd_uid261_div_uid49_fpArctan2Test_o(66 downto 0);


	--excRPreExc_uid264_div_uid49_fpArctan2Test(BITSELECT,263)@32
    excRPreExc_uid264_div_uid49_fpArctan2Test_in <= expFracPostRnd_uid261_div_uid49_fpArctan2Test_q(63 downto 0);
    excRPreExc_uid264_div_uid49_fpArctan2Test_b <= excRPreExc_uid264_div_uid49_fpArctan2Test_in(63 downto 53);

	--ld_excRPreExc_uid264_div_uid49_fpArctan2Test_b_to_expRPostExc_uid292_div_uid49_fpArctan2Test_d(DELAY,1355)@32
    ld_excRPreExc_uid264_div_uid49_fpArctan2Test_b_to_expRPostExc_uid292_div_uid49_fpArctan2Test_d : dspba_delay
    GENERIC MAP ( width => 11, depth => 2 )
    PORT MAP ( xin => excRPreExc_uid264_div_uid49_fpArctan2Test_b, xout => ld_excRPreExc_uid264_div_uid49_fpArctan2Test_b_to_expRPostExc_uid292_div_uid49_fpArctan2Test_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor(LOGICAL,2934)
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor_b <= ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_sticky_ena_q;
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor_q <= not (ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor_a or ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor_b);

	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_mem_top(CONSTANT,2544)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_mem_top_q <= "011101";

	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp(LOGICAL,2545)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp_a <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_mem_top_q;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q);
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp_q <= "1" when ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp_a = ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp_b else "0";

	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg(REG,2546)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_sticky_ena(REG,2935)
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_nor_q = "1") THEN
                ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_sticky_ena_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd(LOGICAL,2936)
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd_a <= ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_sticky_ena_q;
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd_b <= en;
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd_q <= ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd_a and ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd_b;

	--ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_inputreg(DELAY,2924)
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excRNaN_uid282_div_uid49_fpArctan2Test_q, xout => ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt(COUNTER,2540)
    -- every=1, low=0, high=29, step=1, init=1
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_i = 28 THEN
                      ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_eq = '1') THEN
                        ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_i <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_i - 29;
                    ELSE
                        ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_i <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_i,5));


	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg(REG,2541)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux(MUX,2542)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_s <= en;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux: PROCESS (ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_s, ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q, ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_s IS
                  WHEN "0" => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q;
                  WHEN "1" => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem(DUALMEM,2925)
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_ia <= ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_inputreg_q;
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_aa <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_ab <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_iq,
        address_a => ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_aa,
        data_a => ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_ia
    );
    ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_reset0 <= areset;
        ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_q <= ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_iq(0 downto 0);

	--reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2(REG,918)@32
    reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_q <= ld_excRNaN_uid282_div_uid49_fpArctan2Test_q_to_reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor(LOGICAL,2626)
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor_b <= ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_sticky_ena_q;
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor_q <= not (ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor_a or ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor_b);

	--ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_sticky_ena(REG,2627)
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_nor_q = "1") THEN
                ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_sticky_ena_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd(LOGICAL,2628)
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd_a <= ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_sticky_ena_q;
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd_b <= en;
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd_q <= ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd_a and ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd_b;

	--InvExc_N_uid227_div_uid49_fpArctan2Test(LOGICAL,226)@0
    InvExc_N_uid227_div_uid49_fpArctan2Test_a <= exc_N_uid17_fpArctan2Test_q;
    InvExc_N_uid227_div_uid49_fpArctan2Test_q <= not InvExc_N_uid227_div_uid49_fpArctan2Test_a;

	--InvExc_I_uid228_div_uid49_fpArctan2Test(LOGICAL,227)@0
    InvExc_I_uid228_div_uid49_fpArctan2Test_a <= exc_I_uid15_fpArctan2Test_q;
    InvExc_I_uid228_div_uid49_fpArctan2Test_q <= not InvExc_I_uid228_div_uid49_fpArctan2Test_a;

	--InvExpXIsZero_uid229_div_uid49_fpArctan2Test(LOGICAL,228)@0
    InvExpXIsZero_uid229_div_uid49_fpArctan2Test_a <= expXIsZero_uid219_div_uid49_fpArctan2Test_q;
    InvExpXIsZero_uid229_div_uid49_fpArctan2Test_q <= not InvExpXIsZero_uid229_div_uid49_fpArctan2Test_a;

	--exc_R_uid230_div_uid49_fpArctan2Test(LOGICAL,229)@0
    exc_R_uid230_div_uid49_fpArctan2Test_a <= InvExpXIsZero_uid229_div_uid49_fpArctan2Test_q;
    exc_R_uid230_div_uid49_fpArctan2Test_b <= InvExc_I_uid228_div_uid49_fpArctan2Test_q;
    exc_R_uid230_div_uid49_fpArctan2Test_c <= InvExc_N_uid227_div_uid49_fpArctan2Test_q;
    exc_R_uid230_div_uid49_fpArctan2Test_q <= exc_R_uid230_div_uid49_fpArctan2Test_a and exc_R_uid230_div_uid49_fpArctan2Test_b and exc_R_uid230_div_uid49_fpArctan2Test_c;

	--excXIYR_uid278_div_uid49_fpArctan2Test(LOGICAL,277)@0
    excXIYR_uid278_div_uid49_fpArctan2Test_a <= exc_I_uid31_fpArctan2Test_q;
    excXIYR_uid278_div_uid49_fpArctan2Test_b <= exc_R_uid230_div_uid49_fpArctan2Test_q;
    excXIYR_uid278_div_uid49_fpArctan2Test_q <= excXIYR_uid278_div_uid49_fpArctan2Test_a and excXIYR_uid278_div_uid49_fpArctan2Test_b;

	--ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_inputreg(DELAY,2616)
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excXIYR_uid278_div_uid49_fpArctan2Test_q, xout => ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem(DUALMEM,2617)
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_ia <= ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_inputreg_q;
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_aa <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg_q;
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_ab <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_q;
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_iq,
        address_a => ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_aa,
        data_a => ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_ia
    );
    ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_reset0 <= areset;
        ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_q <= ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_iq(0 downto 0);

	--ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor(LOGICAL,2613)
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor_b <= ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_sticky_ena_q;
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor_q <= not (ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor_a or ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor_b);

	--ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_sticky_ena(REG,2614)
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_nor_q = "1") THEN
                ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_sticky_ena_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd(LOGICAL,2615)
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd_a <= ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_sticky_ena_q;
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd_b <= en;
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd_q <= ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd_a and ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd_b;

	--excXIYZ_uid277_div_uid49_fpArctan2Test(LOGICAL,276)@0
    excXIYZ_uid277_div_uid49_fpArctan2Test_a <= exc_I_uid31_fpArctan2Test_q;
    excXIYZ_uid277_div_uid49_fpArctan2Test_b <= expXIsZero_uid219_div_uid49_fpArctan2Test_q;
    excXIYZ_uid277_div_uid49_fpArctan2Test_q <= excXIYZ_uid277_div_uid49_fpArctan2Test_a and excXIYZ_uid277_div_uid49_fpArctan2Test_b;

	--ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_inputreg(DELAY,2603)
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excXIYZ_uid277_div_uid49_fpArctan2Test_q, xout => ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem(DUALMEM,2604)
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_ia <= ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_inputreg_q;
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_aa <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg_q;
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_ab <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_q;
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_ia
    );
    ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_q <= ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_iq(0 downto 0);

	--expRExt_uid265_div_uid49_fpArctan2Test(BITSELECT,264)@32
    expRExt_uid265_div_uid49_fpArctan2Test_in <= expFracPostRnd_uid261_div_uid49_fpArctan2Test_q;
    expRExt_uid265_div_uid49_fpArctan2Test_b <= expRExt_uid265_div_uid49_fpArctan2Test_in(66 downto 53);

	--reg_expRExt_uid265_div_uid49_fpArctan2Test_0_to_expUdf_uid266_div_uid49_fpArctan2Test_1(REG,911)@32
    reg_expRExt_uid265_div_uid49_fpArctan2Test_0_to_expUdf_uid266_div_uid49_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRExt_uid265_div_uid49_fpArctan2Test_0_to_expUdf_uid266_div_uid49_fpArctan2Test_1_q <= "00000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRExt_uid265_div_uid49_fpArctan2Test_0_to_expUdf_uid266_div_uid49_fpArctan2Test_1_q <= expRExt_uid265_div_uid49_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--expOvf_uid269_div_uid49_fpArctan2Test(COMPARE,268)@33
    expOvf_uid269_div_uid49_fpArctan2Test_cin <= GND_q;
    expOvf_uid269_div_uid49_fpArctan2Test_a <= STD_LOGIC_VECTOR((15 downto 14 => reg_expRExt_uid265_div_uid49_fpArctan2Test_0_to_expUdf_uid266_div_uid49_fpArctan2Test_1_q(13)) & reg_expRExt_uid265_div_uid49_fpArctan2Test_0_to_expUdf_uid266_div_uid49_fpArctan2Test_1_q) & '0';
    expOvf_uid269_div_uid49_fpArctan2Test_b <= STD_LOGIC_VECTOR('0' & "0000" & cstAllOWE_uid6_fpArctan2Test_q) & expOvf_uid269_div_uid49_fpArctan2Test_cin(0);
            expOvf_uid269_div_uid49_fpArctan2Test_o <= STD_LOGIC_VECTOR(SIGNED(expOvf_uid269_div_uid49_fpArctan2Test_a) - SIGNED(expOvf_uid269_div_uid49_fpArctan2Test_b));
    expOvf_uid269_div_uid49_fpArctan2Test_n(0) <= not expOvf_uid269_div_uid49_fpArctan2Test_o(16);


	--ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor(LOGICAL,2561)
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor_b <= ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_sticky_ena_q;
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor_q <= not (ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor_a or ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor_b);

	--ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_sticky_ena(REG,2562)
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_nor_q = "1") THEN
                ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_sticky_ena_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd(LOGICAL,2563)
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd_a <= ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_sticky_ena_q;
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd_b <= en;
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd_q <= ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd_a and ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd_b;

	--reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3(REG,913)@0
    reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q <= exc_R_uid230_div_uid49_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_inputreg(DELAY,2551)
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q, xout => ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem(DUALMEM,2552)
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_ia <= ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_inputreg_q;
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_aa <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_ab <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_ia
    );
    ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_q <= ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_iq(0 downto 0);

	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor(LOGICAL,2548)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor_b <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_sticky_ena_q;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor_q <= not (ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor_a or ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor_b);

	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_sticky_ena(REG,2549)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_nor_q = "1") THEN
                ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_sticky_ena_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd(LOGICAL,2550)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd_a <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_sticky_ena_q;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd_b <= en;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd_a and ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd_b;

	--InvExc_N_uid211_div_uid49_fpArctan2Test(LOGICAL,210)@0
    InvExc_N_uid211_div_uid49_fpArctan2Test_a <= exc_N_uid33_fpArctan2Test_q;
    InvExc_N_uid211_div_uid49_fpArctan2Test_q <= not InvExc_N_uid211_div_uid49_fpArctan2Test_a;

	--InvExc_I_uid212_div_uid49_fpArctan2Test(LOGICAL,211)@0
    InvExc_I_uid212_div_uid49_fpArctan2Test_a <= exc_I_uid31_fpArctan2Test_q;
    InvExc_I_uid212_div_uid49_fpArctan2Test_q <= not InvExc_I_uid212_div_uid49_fpArctan2Test_a;

	--InvExpXIsZero_uid213_div_uid49_fpArctan2Test(LOGICAL,212)@0
    InvExpXIsZero_uid213_div_uid49_fpArctan2Test_a <= expXIsZero_uid203_div_uid49_fpArctan2Test_q;
    InvExpXIsZero_uid213_div_uid49_fpArctan2Test_q <= not InvExpXIsZero_uid213_div_uid49_fpArctan2Test_a;

	--exc_R_uid214_div_uid49_fpArctan2Test(LOGICAL,213)@0
    exc_R_uid214_div_uid49_fpArctan2Test_a <= InvExpXIsZero_uid213_div_uid49_fpArctan2Test_q;
    exc_R_uid214_div_uid49_fpArctan2Test_b <= InvExc_I_uid212_div_uid49_fpArctan2Test_q;
    exc_R_uid214_div_uid49_fpArctan2Test_c <= InvExc_N_uid211_div_uid49_fpArctan2Test_q;
    exc_R_uid214_div_uid49_fpArctan2Test_q <= exc_R_uid214_div_uid49_fpArctan2Test_a and exc_R_uid214_div_uid49_fpArctan2Test_b and exc_R_uid214_div_uid49_fpArctan2Test_c;

	--reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2(REG,912)@0
    reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q <= exc_R_uid214_div_uid49_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_inputreg(DELAY,2538)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q, xout => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem(DUALMEM,2539)
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_ia <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_inputreg_q;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_aa <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_ab <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_ia
    );
    ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_iq(0 downto 0);

	--excXRYROvf_uid276_div_uid49_fpArctan2Test(LOGICAL,275)@33
    excXRYROvf_uid276_div_uid49_fpArctan2Test_a <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_q;
    excXRYROvf_uid276_div_uid49_fpArctan2Test_b <= ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_q;
    excXRYROvf_uid276_div_uid49_fpArctan2Test_c <= expOvf_uid269_div_uid49_fpArctan2Test_n;
    excXRYROvf_uid276_div_uid49_fpArctan2Test_q <= excXRYROvf_uid276_div_uid49_fpArctan2Test_a and excXRYROvf_uid276_div_uid49_fpArctan2Test_b and excXRYROvf_uid276_div_uid49_fpArctan2Test_c;

	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor(LOGICAL,2600)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor_b <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor_q <= not (ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor_a or ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor_b);

	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_sticky_ena(REG,2601)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_nor_q = "1") THEN
                ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_sticky_ena_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd(LOGICAL,2602)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd_a <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd_b <= en;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd_a and ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd_b;

	--excXRYZ_uid275_div_uid49_fpArctan2Test(LOGICAL,274)@0
    excXRYZ_uid275_div_uid49_fpArctan2Test_a <= exc_R_uid214_div_uid49_fpArctan2Test_q;
    excXRYZ_uid275_div_uid49_fpArctan2Test_b <= expXIsZero_uid219_div_uid49_fpArctan2Test_q;
    excXRYZ_uid275_div_uid49_fpArctan2Test_q <= excXRYZ_uid275_div_uid49_fpArctan2Test_a and excXRYZ_uid275_div_uid49_fpArctan2Test_b;

	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_inputreg(DELAY,2590)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excXRYZ_uid275_div_uid49_fpArctan2Test_q, xout => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem(DUALMEM,2591)
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_ia <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_inputreg_q;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_aa <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdreg_q;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_ab <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_rdmux_q;
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_iq,
        address_a => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_aa,
        data_a => ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_ia
    );
    ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_reset0 <= areset;
        ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_q <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_iq(0 downto 0);

	--excRInf_uid279_div_uid49_fpArctan2Test(LOGICAL,278)@33
    excRInf_uid279_div_uid49_fpArctan2Test_a <= ld_excXRYZ_uid275_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_a_replace_mem_q;
    excRInf_uid279_div_uid49_fpArctan2Test_b <= excXRYROvf_uid276_div_uid49_fpArctan2Test_q;
    excRInf_uid279_div_uid49_fpArctan2Test_c <= ld_excXIYZ_uid277_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_c_replace_mem_q;
    excRInf_uid279_div_uid49_fpArctan2Test_d <= ld_excXIYR_uid278_div_uid49_fpArctan2Test_q_to_excRInf_uid279_div_uid49_fpArctan2Test_d_replace_mem_q;
    excRInf_uid279_div_uid49_fpArctan2Test_q <= excRInf_uid279_div_uid49_fpArctan2Test_a or excRInf_uid279_div_uid49_fpArctan2Test_b or excRInf_uid279_div_uid49_fpArctan2Test_c or excRInf_uid279_div_uid49_fpArctan2Test_d;

	--ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor(LOGICAL,2587)
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor_b <= ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_sticky_ena_q;
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor_q <= not (ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor_a or ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor_b);

	--ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_sticky_ena(REG,2588)
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_nor_q = "1") THEN
                ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_sticky_ena_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd(LOGICAL,2589)
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd_a <= ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_sticky_ena_q;
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd_b <= en;
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd_q <= ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd_a and ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd_b;

	--reg_exc_I_uid15_fpArctan2Test_0_to_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_2(REG,914)@0
    reg_exc_I_uid15_fpArctan2Test_0_to_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_I_uid15_fpArctan2Test_0_to_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_I_uid15_fpArctan2Test_0_to_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_2_q <= exc_I_uid15_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--xRegOrZero_uid272_div_uid49_fpArctan2Test(LOGICAL,271)@0
    xRegOrZero_uid272_div_uid49_fpArctan2Test_a <= exc_R_uid214_div_uid49_fpArctan2Test_q;
    xRegOrZero_uid272_div_uid49_fpArctan2Test_b <= expXIsZero_uid203_div_uid49_fpArctan2Test_q;
    xRegOrZero_uid272_div_uid49_fpArctan2Test_q_i <= xRegOrZero_uid272_div_uid49_fpArctan2Test_a or xRegOrZero_uid272_div_uid49_fpArctan2Test_b;
    xRegOrZero_uid272_div_uid49_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => xRegOrZero_uid272_div_uid49_fpArctan2Test_q, xin => xRegOrZero_uid272_div_uid49_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--regOrZeroOverInf_uid273_div_uid49_fpArctan2Test(LOGICAL,272)@1
    regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_a <= xRegOrZero_uid272_div_uid49_fpArctan2Test_q;
    regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_b <= reg_exc_I_uid15_fpArctan2Test_0_to_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_2_q;
    regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q <= regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_a and regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_b;

	--ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_inputreg(DELAY,2577)
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q, xout => ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem(DUALMEM,2578)
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_ia <= ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_inputreg_q;
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_aa <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_ab <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_ia
    );
    ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_q <= ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_iq(0 downto 0);

	--expUdf_uid266_div_uid49_fpArctan2Test(COMPARE,265)@33
    expUdf_uid266_div_uid49_fpArctan2Test_cin <= GND_q;
    expUdf_uid266_div_uid49_fpArctan2Test_a <= STD_LOGIC_VECTOR('0' & "00000000000000" & GND_q) & '0';
    expUdf_uid266_div_uid49_fpArctan2Test_b <= STD_LOGIC_VECTOR((15 downto 14 => reg_expRExt_uid265_div_uid49_fpArctan2Test_0_to_expUdf_uid266_div_uid49_fpArctan2Test_1_q(13)) & reg_expRExt_uid265_div_uid49_fpArctan2Test_0_to_expUdf_uid266_div_uid49_fpArctan2Test_1_q) & expUdf_uid266_div_uid49_fpArctan2Test_cin(0);
            expUdf_uid266_div_uid49_fpArctan2Test_o <= STD_LOGIC_VECTOR(SIGNED(expUdf_uid266_div_uid49_fpArctan2Test_a) - SIGNED(expUdf_uid266_div_uid49_fpArctan2Test_b));
    expUdf_uid266_div_uid49_fpArctan2Test_n(0) <= not expUdf_uid266_div_uid49_fpArctan2Test_o(16);


	--regOverRegWithUf_uid271_div_uid49_fpArctan2Test(LOGICAL,270)@33
    regOverRegWithUf_uid271_div_uid49_fpArctan2Test_a <= expUdf_uid266_div_uid49_fpArctan2Test_n;
    regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_mem_q;
    regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c <= ld_reg_exc_R_uid230_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_3_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c_replace_mem_q;
    regOverRegWithUf_uid271_div_uid49_fpArctan2Test_q <= regOverRegWithUf_uid271_div_uid49_fpArctan2Test_a and regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b and regOverRegWithUf_uid271_div_uid49_fpArctan2Test_c;

	--ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor(LOGICAL,2574)
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor_b <= ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor_q <= not (ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor_a or ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor_b);

	--ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_sticky_ena(REG,2575)
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_nor_q = "1") THEN
                ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_sticky_ena_q <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd(LOGICAL,2576)
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd_a <= ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_sticky_ena_q;
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd_b <= en;
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd_q <= ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd_a and ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd_b;

	--zeroOverReg_uid270_div_uid49_fpArctan2Test(LOGICAL,269)@0
    zeroOverReg_uid270_div_uid49_fpArctan2Test_a <= expXIsZero_uid203_div_uid49_fpArctan2Test_q;
    zeroOverReg_uid270_div_uid49_fpArctan2Test_b <= exc_R_uid230_div_uid49_fpArctan2Test_q;
    zeroOverReg_uid270_div_uid49_fpArctan2Test_q_i <= zeroOverReg_uid270_div_uid49_fpArctan2Test_a and zeroOverReg_uid270_div_uid49_fpArctan2Test_b;
    zeroOverReg_uid270_div_uid49_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => zeroOverReg_uid270_div_uid49_fpArctan2Test_q, xin => zeroOverReg_uid270_div_uid49_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_inputreg(DELAY,2564)
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => zeroOverReg_uid270_div_uid49_fpArctan2Test_q, xout => ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem(DUALMEM,2565)
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_ia <= ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_inputreg_q;
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_aa <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_ab <= ld_reg_exc_R_uid214_div_uid49_fpArctan2Test_0_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_2_q_to_regOverRegWithUf_uid271_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_iq,
        address_a => ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_aa,
        data_a => ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_ia
    );
    ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_reset0 <= areset;
        ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_q <= ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_iq(0 downto 0);

	--excRZero_uid274_div_uid49_fpArctan2Test(LOGICAL,273)@33
    excRZero_uid274_div_uid49_fpArctan2Test_a <= ld_zeroOverReg_uid270_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_a_replace_mem_q;
    excRZero_uid274_div_uid49_fpArctan2Test_b <= regOverRegWithUf_uid271_div_uid49_fpArctan2Test_q;
    excRZero_uid274_div_uid49_fpArctan2Test_c <= ld_regOrZeroOverInf_uid273_div_uid49_fpArctan2Test_q_to_excRZero_uid274_div_uid49_fpArctan2Test_c_replace_mem_q;
    excRZero_uid274_div_uid49_fpArctan2Test_q <= excRZero_uid274_div_uid49_fpArctan2Test_a or excRZero_uid274_div_uid49_fpArctan2Test_b or excRZero_uid274_div_uid49_fpArctan2Test_c;

	--concExc_uid283_div_uid49_fpArctan2Test(BITJOIN,282)@33
    concExc_uid283_div_uid49_fpArctan2Test_q <= reg_excRNaN_uid282_div_uid49_fpArctan2Test_0_to_concExc_uid283_div_uid49_fpArctan2Test_2_q & excRInf_uid279_div_uid49_fpArctan2Test_q & excRZero_uid274_div_uid49_fpArctan2Test_q;

	--reg_concExc_uid283_div_uid49_fpArctan2Test_0_to_excREnc_uid284_div_uid49_fpArctan2Test_0(REG,919)@33
    reg_concExc_uid283_div_uid49_fpArctan2Test_0_to_excREnc_uid284_div_uid49_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_concExc_uid283_div_uid49_fpArctan2Test_0_to_excREnc_uid284_div_uid49_fpArctan2Test_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_concExc_uid283_div_uid49_fpArctan2Test_0_to_excREnc_uid284_div_uid49_fpArctan2Test_0_q <= concExc_uid283_div_uid49_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--excREnc_uid284_div_uid49_fpArctan2Test(LOOKUP,283)@34
    excREnc_uid284_div_uid49_fpArctan2Test: PROCESS (reg_concExc_uid283_div_uid49_fpArctan2Test_0_to_excREnc_uid284_div_uid49_fpArctan2Test_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_concExc_uid283_div_uid49_fpArctan2Test_0_to_excREnc_uid284_div_uid49_fpArctan2Test_0_q) IS
                WHEN "000" =>  excREnc_uid284_div_uid49_fpArctan2Test_q <= "01";
                WHEN "001" =>  excREnc_uid284_div_uid49_fpArctan2Test_q <= "00";
                WHEN "010" =>  excREnc_uid284_div_uid49_fpArctan2Test_q <= "10";
                WHEN "011" =>  excREnc_uid284_div_uid49_fpArctan2Test_q <= "00";
                WHEN "100" =>  excREnc_uid284_div_uid49_fpArctan2Test_q <= "11";
                WHEN "101" =>  excREnc_uid284_div_uid49_fpArctan2Test_q <= "00";
                WHEN "110" =>  excREnc_uid284_div_uid49_fpArctan2Test_q <= "00";
                WHEN "111" =>  excREnc_uid284_div_uid49_fpArctan2Test_q <= "00";
                WHEN OTHERS =>
                    excREnc_uid284_div_uid49_fpArctan2Test_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid292_div_uid49_fpArctan2Test(MUX,291)@34
    expRPostExc_uid292_div_uid49_fpArctan2Test_s <= excREnc_uid284_div_uid49_fpArctan2Test_q;
    expRPostExc_uid292_div_uid49_fpArctan2Test: PROCESS (expRPostExc_uid292_div_uid49_fpArctan2Test_s, en, cstAllZWE_uid56_fpArctan2Test_q, ld_excRPreExc_uid264_div_uid49_fpArctan2Test_b_to_expRPostExc_uid292_div_uid49_fpArctan2Test_d_q, cstAllOWE_uid6_fpArctan2Test_q, cstAllOWE_uid6_fpArctan2Test_q)
    BEGIN
            CASE expRPostExc_uid292_div_uid49_fpArctan2Test_s IS
                  WHEN "00" => expRPostExc_uid292_div_uid49_fpArctan2Test_q <= cstAllZWE_uid56_fpArctan2Test_q;
                  WHEN "01" => expRPostExc_uid292_div_uid49_fpArctan2Test_q <= ld_excRPreExc_uid264_div_uid49_fpArctan2Test_b_to_expRPostExc_uid292_div_uid49_fpArctan2Test_d_q;
                  WHEN "10" => expRPostExc_uid292_div_uid49_fpArctan2Test_q <= cstAllOWE_uid6_fpArctan2Test_q;
                  WHEN "11" => expRPostExc_uid292_div_uid49_fpArctan2Test_q <= cstAllOWE_uid6_fpArctan2Test_q;
                  WHEN OTHERS => expRPostExc_uid292_div_uid49_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstNaNWF_uid55_fpArctan2Test(CONSTANT,54)
    cstNaNWF_uid55_fpArctan2Test_q <= "0000000000000000000000000000000000000000000000000001";

	--fracRPreExc_uid263_div_uid49_fpArctan2Test(BITSELECT,262)@32
    fracRPreExc_uid263_div_uid49_fpArctan2Test_in <= expFracPostRnd_uid261_div_uid49_fpArctan2Test_q(52 downto 0);
    fracRPreExc_uid263_div_uid49_fpArctan2Test_b <= fracRPreExc_uid263_div_uid49_fpArctan2Test_in(52 downto 1);

	--ld_fracRPreExc_uid263_div_uid49_fpArctan2Test_b_to_fracRPostExc_uid288_div_uid49_fpArctan2Test_d(DELAY,1353)@32
    ld_fracRPreExc_uid263_div_uid49_fpArctan2Test_b_to_fracRPostExc_uid288_div_uid49_fpArctan2Test_d : dspba_delay
    GENERIC MAP ( width => 52, depth => 2 )
    PORT MAP ( xin => fracRPreExc_uid263_div_uid49_fpArctan2Test_b, xout => ld_fracRPreExc_uid263_div_uid49_fpArctan2Test_b_to_fracRPostExc_uid288_div_uid49_fpArctan2Test_d_q, ena => en(0), clk => clk, aclr => areset );

	--fracRPostExc_uid288_div_uid49_fpArctan2Test(MUX,287)@34
    fracRPostExc_uid288_div_uid49_fpArctan2Test_s <= excREnc_uid284_div_uid49_fpArctan2Test_q;
    fracRPostExc_uid288_div_uid49_fpArctan2Test: PROCESS (fracRPostExc_uid288_div_uid49_fpArctan2Test_s, en, cstAllZWF_uid7_fpArctan2Test_q, ld_fracRPreExc_uid263_div_uid49_fpArctan2Test_b_to_fracRPostExc_uid288_div_uid49_fpArctan2Test_d_q, cstAllZWF_uid7_fpArctan2Test_q, cstNaNWF_uid55_fpArctan2Test_q)
    BEGIN
            CASE fracRPostExc_uid288_div_uid49_fpArctan2Test_s IS
                  WHEN "00" => fracRPostExc_uid288_div_uid49_fpArctan2Test_q <= cstAllZWF_uid7_fpArctan2Test_q;
                  WHEN "01" => fracRPostExc_uid288_div_uid49_fpArctan2Test_q <= ld_fracRPreExc_uid263_div_uid49_fpArctan2Test_b_to_fracRPostExc_uid288_div_uid49_fpArctan2Test_d_q;
                  WHEN "10" => fracRPostExc_uid288_div_uid49_fpArctan2Test_q <= cstAllZWF_uid7_fpArctan2Test_q;
                  WHEN "11" => fracRPostExc_uid288_div_uid49_fpArctan2Test_q <= cstNaNWF_uid55_fpArctan2Test_q;
                  WHEN OTHERS => fracRPostExc_uid288_div_uid49_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--divR_uid295_div_uid49_fpArctan2Test(BITJOIN,294)@34
    divR_uid295_div_uid49_fpArctan2Test_q <= ld_sRPostExc_uid294_div_uid49_fpArctan2Test_q_to_divR_uid295_div_uid49_fpArctan2Test_c_replace_mem_q & expRPostExc_uid292_div_uid49_fpArctan2Test_q & fracRPostExc_uid288_div_uid49_fpArctan2Test_q;

	--singX_uid52_fpArctan2Test(BITSELECT,51)@34
    singX_uid52_fpArctan2Test_in <= divR_uid295_div_uid49_fpArctan2Test_q;
    singX_uid52_fpArctan2Test_b <= singX_uid52_fpArctan2Test_in(63 downto 63);

	--ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_inputreg(DELAY,2230)
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => singX_uid52_fpArctan2Test_b, xout => ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem(DUALMEM,3131)
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_ia <= ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_inputreg_q;
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_aa <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q;
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_ab <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q;
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_iq,
        address_a => ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_aa,
        data_a => ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_ia
    );
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_reset0 <= areset;
        ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_q <= ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_iq(0 downto 0);

	--ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c(DELAY,1126)@34
    ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_split_0_replace_mem_q, xout => ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_q, ena => en(0), clk => clk, aclr => areset );

	--piO2_uid83_fpArctan2Test(CONSTANT,82)
    piO2_uid83_fpArctan2Test_q <= "1100100100001111110110101010001000100001011010001100001";

	--cstPiO2_uid85_fpArctan2Test(BITSELECT,84)@101
    cstPiO2_uid85_fpArctan2Test_in <= piO2_uid83_fpArctan2Test_q(53 downto 0);
    cstPiO2_uid85_fpArctan2Test_b <= cstPiO2_uid85_fpArctan2Test_in(53 downto 2);

	--fpPiO2C_uid86_fpArctan2Test(BITJOIN,85)@101
    fpPiO2C_uid86_fpArctan2Test_q <= ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_q & cstBias_uid57_fpArctan2Test_q & cstPiO2_uid85_fpArctan2Test_b;

	--piO4_uid84_fpArctan2Test(CONSTANT,83)
    piO4_uid84_fpArctan2Test_q <= "11001001000011111101101010100010001000010110100011000";

	--cstPiO4_uid88_fpArctan2Test(BITSELECT,87)@101
    cstPiO4_uid88_fpArctan2Test_in <= piO4_uid84_fpArctan2Test_q(51 downto 0);
    cstPiO4_uid88_fpArctan2Test_b <= cstPiO4_uid88_fpArctan2Test_in(51 downto 0);

	--fpPiO4C_uid89_fpArctan2Test(BITJOIN,88)@101
    fpPiO4C_uid89_fpArctan2Test_q <= ld_singX_uid52_fpArctan2Test_b_to_fpPiO2C_uid86_fpArctan2Test_c_q & cstBiasM1_uid58_fpArctan2Test_q & cstPiO4_uid88_fpArctan2Test_b;

	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor(LOGICAL,2242)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor_b <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_sticky_ena_q;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor_q <= not (ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor_a or ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor_b);

	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_sticky_ena(REG,2243)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_nor_q = "1") THEN
                ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_sticky_ena_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd(LOGICAL,2244)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_sticky_ena_q;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd_b <= en;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd_a and ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd_b;

	--fracX_uid51_fpArctan2Test(BITSELECT,50)@34
    fracX_uid51_fpArctan2Test_in <= divR_uid295_div_uid49_fpArctan2Test_q(51 downto 0);
    fracX_uid51_fpArctan2Test_b <= fracX_uid51_fpArctan2Test_in(51 downto 0);

	--reg_fracX_uid51_fpArctan2Test_0_to_fracXIsZero_uid72_fpArctan2Test_1(REG,925)@34
    reg_fracX_uid51_fpArctan2Test_0_to_fracXIsZero_uid72_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid51_fpArctan2Test_0_to_fracXIsZero_uid72_fpArctan2Test_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid51_fpArctan2Test_0_to_fracXIsZero_uid72_fpArctan2Test_1_q <= fracX_uid51_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--fracXIsZero_uid72_fpArctan2Test(LOGICAL,71)@35
    fracXIsZero_uid72_fpArctan2Test_a <= reg_fracX_uid51_fpArctan2Test_0_to_fracXIsZero_uid72_fpArctan2Test_1_q;
    fracXIsZero_uid72_fpArctan2Test_b <= cstAllZWF_uid7_fpArctan2Test_q;
    fracXIsZero_uid72_fpArctan2Test_q <= "1" when fracXIsZero_uid72_fpArctan2Test_a = fracXIsZero_uid72_fpArctan2Test_b else "0";

	--expX_uid50_fpArctan2Test(BITSELECT,49)@34
    expX_uid50_fpArctan2Test_in <= divR_uid295_div_uid49_fpArctan2Test_q(62 downto 0);
    expX_uid50_fpArctan2Test_b <= expX_uid50_fpArctan2Test_in(62 downto 52);

	--reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1(REG,920)@34
    reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q <= expX_uid50_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--expXIsMax_uid70_fpArctan2Test(LOGICAL,69)@35
    expXIsMax_uid70_fpArctan2Test_a <= reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q;
    expXIsMax_uid70_fpArctan2Test_b <= cstAllOWE_uid6_fpArctan2Test_q;
    expXIsMax_uid70_fpArctan2Test_q <= "1" when expXIsMax_uid70_fpArctan2Test_a = expXIsMax_uid70_fpArctan2Test_b else "0";

	--exc_I_uid73_fpArctan2Test(LOGICAL,72)@35
    exc_I_uid73_fpArctan2Test_a <= expXIsMax_uid70_fpArctan2Test_q;
    exc_I_uid73_fpArctan2Test_b <= fracXIsZero_uid72_fpArctan2Test_q;
    exc_I_uid73_fpArctan2Test_q <= exc_I_uid73_fpArctan2Test_a and exc_I_uid73_fpArctan2Test_b;

	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_inputreg(DELAY,2232)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => exc_I_uid73_fpArctan2Test_q, xout => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem(DUALMEM,2233)
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_ia <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_inputreg_q;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_aa <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_ab <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q;
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_ia
    );
    ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_iq(0 downto 0);

	--constOut_uid91_fpArctan2Test(MUX,90)@101
    constOut_uid91_fpArctan2Test_s <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_mem_q;
    constOut_uid91_fpArctan2Test: PROCESS (constOut_uid91_fpArctan2Test_s, en, fpPiO4C_uid89_fpArctan2Test_q, fpPiO2C_uid86_fpArctan2Test_q)
    BEGIN
            CASE constOut_uid91_fpArctan2Test_s IS
                  WHEN "0" => constOut_uid91_fpArctan2Test_q <= fpPiO4C_uid89_fpArctan2Test_q;
                  WHEN "1" => constOut_uid91_fpArctan2Test_q <= fpPiO2C_uid86_fpArctan2Test_q;
                  WHEN OTHERS => constOut_uid91_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracOutCst_uid149_fpArctan2Test(BITSELECT,148)@101
    fracOutCst_uid149_fpArctan2Test_in <= constOut_uid91_fpArctan2Test_q(51 downto 0);
    fracOutCst_uid149_fpArctan2Test_b <= fracOutCst_uid149_fpArctan2Test_in(51 downto 0);

	--reg_fracOutCst_uid149_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_5(REG,1070)@101
    reg_fracOutCst_uid149_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracOutCst_uid149_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_5_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracOutCst_uid149_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_5_q <= fracOutCst_uid149_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor(LOGICAL,2345)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor_b <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_sticky_ena_q;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor_q <= not (ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor_a or ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor_b);

	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_sticky_ena(REG,2346)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_nor_q = "1") THEN
                ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_sticky_ena_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd(LOGICAL,2347)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd_a <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_sticky_ena_q;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd_b <= en;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd_a and ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_zero_row(CONSTANT,745)
    mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--LeftShiftStage179dto0_uid373_fxpU_uid110_fpArctan2Test(BITSELECT,372)@61
    LeftShiftStage179dto0_uid373_fxpU_uid110_fpArctan2Test_in <= leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_q(79 downto 0);
    LeftShiftStage179dto0_uid373_fxpU_uid110_fpArctan2Test_b <= LeftShiftStage179dto0_uid373_fxpU_uid110_fpArctan2Test_in(79 downto 0);

	--leftShiftStage2Idx1_uid374_fxpU_uid110_fpArctan2Test(BITJOIN,373)@61
    leftShiftStage2Idx1_uid374_fxpU_uid110_fpArctan2Test_q <= LeftShiftStage179dto0_uid373_fxpU_uid110_fpArctan2Test_b & GND_q;

	--cst01pWShift_uid107_fpArctan2Test(CONSTANT,106)
    cst01pWShift_uid107_fpArctan2Test_q <= "0000000000000000000000000000";

	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor(LOGICAL,2666)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor_b <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_sticky_ena_q;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor_q <= not (ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor_a or ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor_b);

	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_mem_top(CONSTANT,2662)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_mem_top_q <= "010011";

	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp(LOGICAL,2663)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp_a <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_mem_top_q;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_q);
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp_q <= "1" when ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp_a = ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp_b else "0";

	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmpReg(REG,2664)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmpReg_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_sticky_ena(REG,2667)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_nor_q = "1") THEN
                ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_sticky_ena_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd(LOGICAL,2668)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd_a <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_sticky_ena_q;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd_b <= en;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd_a and ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd_b;

	--InvFracXIsZero_uid317_z_uid95_fpArctan2Test(LOGICAL,316)@35
    InvFracXIsZero_uid317_z_uid95_fpArctan2Test_a <= fracXIsZero_uid72_fpArctan2Test_q;
    InvFracXIsZero_uid317_z_uid95_fpArctan2Test_q <= not InvFracXIsZero_uid317_z_uid95_fpArctan2Test_a;

	--exc_N_uid318_z_uid95_fpArctan2Test(LOGICAL,317)@35
    exc_N_uid318_z_uid95_fpArctan2Test_a <= expXIsMax_uid70_fpArctan2Test_q;
    exc_N_uid318_z_uid95_fpArctan2Test_b <= InvFracXIsZero_uid317_z_uid95_fpArctan2Test_q;
    exc_N_uid318_z_uid95_fpArctan2Test_q <= exc_N_uid318_z_uid95_fpArctan2Test_a and exc_N_uid318_z_uid95_fpArctan2Test_b;

	--InvExc_N_uid319_z_uid95_fpArctan2Test(LOGICAL,318)@35
    InvExc_N_uid319_z_uid95_fpArctan2Test_a <= exc_N_uid318_z_uid95_fpArctan2Test_q;
    InvExc_N_uid319_z_uid95_fpArctan2Test_q <= not InvExc_N_uid319_z_uid95_fpArctan2Test_a;

	--reg_singX_uid52_fpArctan2Test_0_to_signR_uid346_z_uid95_fpArctan2Test_1(REG,982)@34
    reg_singX_uid52_fpArctan2Test_0_to_signR_uid346_z_uid95_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_singX_uid52_fpArctan2Test_0_to_signR_uid346_z_uid95_fpArctan2Test_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_singX_uid52_fpArctan2Test_0_to_signR_uid346_z_uid95_fpArctan2Test_1_q <= singX_uid52_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--signR_uid346_z_uid95_fpArctan2Test(LOGICAL,345)@35
    signR_uid346_z_uid95_fpArctan2Test_a <= reg_singX_uid52_fpArctan2Test_0_to_signR_uid346_z_uid95_fpArctan2Test_1_q;
    signR_uid346_z_uid95_fpArctan2Test_b <= InvExc_N_uid319_z_uid95_fpArctan2Test_q;
    signR_uid346_z_uid95_fpArctan2Test_q_i <= signR_uid346_z_uid95_fpArctan2Test_a and signR_uid346_z_uid95_fpArctan2Test_b;
    signR_uid346_z_uid95_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => signR_uid346_z_uid95_fpArctan2Test_q, xin => signR_uid346_z_uid95_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_inputreg(DELAY,2656)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signR_uid346_z_uid95_fpArctan2Test_q, xout => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt(COUNTER,2658)
    -- every=1, low=0, high=19, step=1, init=1
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_i = 18 THEN
                      ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_eq = '1') THEN
                        ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_i <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_i - 19;
                    ELSE
                        ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_i <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_i,5));


	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg(REG,2659)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux(MUX,2660)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_s <= en;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux: PROCESS (ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_s, ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg_q, ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_q)
    BEGIN
            CASE ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_s IS
                  WHEN "0" => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg_q;
                  WHEN "1" => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem(DUALMEM,2657)
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_ia <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_inputreg_q;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_aa <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg_q;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_ab <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_q;
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_ia
    );
    ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_iq(0 downto 0);

	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor(LOGICAL,2653)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor_b <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_sticky_ena_q;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor_q <= not (ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor_a or ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor_b);

	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_mem_top(CONSTANT,2649)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_mem_top_q <= "010010";

	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp(LOGICAL,2650)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp_a <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_mem_top_q;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_q);
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp_q <= "1" when ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp_a = ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp_b else "0";

	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmpReg(REG,2651)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmpReg_q <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_sticky_ena(REG,2654)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_nor_q = "1") THEN
                ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_sticky_ena_q <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd(LOGICAL,2655)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd_a <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_sticky_ena_q;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd_b <= en;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd_q <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd_a and ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd_b;

	--cst2Bias_uid305_z_uid95_fpArctan2Test(CONSTANT,304)
    cst2Bias_uid305_z_uid95_fpArctan2Test_q <= "11111111110";

	--expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test(SUB,333)@35
    expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & cst2Bias_uid305_z_uid95_fpArctan2Test_q);
    expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_b <= STD_LOGIC_VECTOR("0" & reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q);
            expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_a) - UNSIGNED(expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_b));
    expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_q <= expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_o(11 downto 0);


	--expRCompYIsOne_uid335_z_uid95_fpArctan2Test(BITSELECT,334)@35
    expRCompYIsOne_uid335_z_uid95_fpArctan2Test_in <= expRCompYIsOneExt_uid334_z_uid95_fpArctan2Test_q(10 downto 0);
    expRCompYIsOne_uid335_z_uid95_fpArctan2Test_b <= expRCompYIsOne_uid335_z_uid95_fpArctan2Test_in(10 downto 0);

	--cst2BiasM1_uid304_z_uid95_fpArctan2Test(CONSTANT,303)
    cst2BiasM1_uid304_z_uid95_fpArctan2Test_q <= "11111111101";

	--expRCompExt_uid331_z_uid95_fpArctan2Test(SUB,330)@35
    expRCompExt_uid331_z_uid95_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & cst2BiasM1_uid304_z_uid95_fpArctan2Test_q);
    expRCompExt_uid331_z_uid95_fpArctan2Test_b <= STD_LOGIC_VECTOR("0" & reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q);
            expRCompExt_uid331_z_uid95_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(expRCompExt_uid331_z_uid95_fpArctan2Test_a) - UNSIGNED(expRCompExt_uid331_z_uid95_fpArctan2Test_b));
    expRCompExt_uid331_z_uid95_fpArctan2Test_q <= expRCompExt_uid331_z_uid95_fpArctan2Test_o(11 downto 0);


	--expRComp_uid332_z_uid95_fpArctan2Test(BITSELECT,331)@35
    expRComp_uid332_z_uid95_fpArctan2Test_in <= expRCompExt_uid331_z_uid95_fpArctan2Test_q(10 downto 0);
    expRComp_uid332_z_uid95_fpArctan2Test_b <= expRComp_uid332_z_uid95_fpArctan2Test_in(10 downto 0);

	--fracXIsZero_uid324_z_uid95_fpArctan2Test(LOGICAL,323)@35
    fracXIsZero_uid324_z_uid95_fpArctan2Test_a <= reg_fracX_uid51_fpArctan2Test_0_to_fracXIsZero_uid72_fpArctan2Test_1_q;
    fracXIsZero_uid324_z_uid95_fpArctan2Test_b <= STD_LOGIC_VECTOR("000000000000000000000000000000000000000000000000000" & GND_q);
    fracXIsZero_uid324_z_uid95_fpArctan2Test_q <= "1" when fracXIsZero_uid324_z_uid95_fpArctan2Test_a = fracXIsZero_uid324_z_uid95_fpArctan2Test_b else "0";

	--expRCalc_uid338_z_uid95_fpArctan2Test(MUX,337)@35
    expRCalc_uid338_z_uid95_fpArctan2Test_s <= fracXIsZero_uid324_z_uid95_fpArctan2Test_q;
    expRCalc_uid338_z_uid95_fpArctan2Test: PROCESS (expRCalc_uid338_z_uid95_fpArctan2Test_s, en, expRComp_uid332_z_uid95_fpArctan2Test_b, expRCompYIsOne_uid335_z_uid95_fpArctan2Test_b)
    BEGIN
            CASE expRCalc_uid338_z_uid95_fpArctan2Test_s IS
                  WHEN "0" => expRCalc_uid338_z_uid95_fpArctan2Test_q <= expRComp_uid332_z_uid95_fpArctan2Test_b;
                  WHEN "1" => expRCalc_uid338_z_uid95_fpArctan2Test_q <= expRCompYIsOne_uid335_z_uid95_fpArctan2Test_b;
                  WHEN OTHERS => expRCalc_uid338_z_uid95_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRCalc_uid338_z_uid95_fpArctan2Test_q_to_expRPostExc_uid344_z_uid95_fpArctan2Test_d(DELAY,1399)@35
    ld_expRCalc_uid338_z_uid95_fpArctan2Test_q_to_expRPostExc_uid344_z_uid95_fpArctan2Test_d : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRCalc_uid338_z_uid95_fpArctan2Test_q, xout => ld_expRCalc_uid338_z_uid95_fpArctan2Test_q_to_expRPostExc_uid344_z_uid95_fpArctan2Test_d_q, ena => en(0), clk => clk, aclr => areset );

	--reg_exc_N_uid318_z_uid95_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_2(REG,929)@35
    reg_exc_N_uid318_z_uid95_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid318_z_uid95_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid318_z_uid95_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_2_q <= exc_N_uid318_z_uid95_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--expXIsZero_uid68_fpArctan2Test(LOGICAL,67)@35
    expXIsZero_uid68_fpArctan2Test_a <= reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q;
    expXIsZero_uid68_fpArctan2Test_b <= cstAllZWE_uid56_fpArctan2Test_q;
    expXIsZero_uid68_fpArctan2Test_q <= "1" when expXIsZero_uid68_fpArctan2Test_a = expXIsZero_uid68_fpArctan2Test_b else "0";

	--reg_expXIsZero_uid68_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_1(REG,928)@35
    reg_expXIsZero_uid68_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXIsZero_uid68_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXIsZero_uid68_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_1_q <= expXIsZero_uid68_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--udf_uid333_z_uid95_fpArctan2Test(BITSELECT,332)@35
    udf_uid333_z_uid95_fpArctan2Test_in <= STD_LOGIC_VECTOR((12 downto 12 => expRCompExt_uid331_z_uid95_fpArctan2Test_q(11)) & expRCompExt_uid331_z_uid95_fpArctan2Test_q);
    udf_uid333_z_uid95_fpArctan2Test_b <= udf_uid333_z_uid95_fpArctan2Test_in(12 downto 12);

	--InvExc_I_uid320_z_uid95_fpArctan2Test(LOGICAL,319)@35
    InvExc_I_uid320_z_uid95_fpArctan2Test_a <= exc_I_uid73_fpArctan2Test_q;
    InvExc_I_uid320_z_uid95_fpArctan2Test_q <= not InvExc_I_uid320_z_uid95_fpArctan2Test_a;

	--InvExpXIsZero_uid321_z_uid95_fpArctan2Test(LOGICAL,320)@35
    InvExpXIsZero_uid321_z_uid95_fpArctan2Test_a <= expXIsZero_uid68_fpArctan2Test_q;
    InvExpXIsZero_uid321_z_uid95_fpArctan2Test_q <= not InvExpXIsZero_uid321_z_uid95_fpArctan2Test_a;

	--exc_R_uid322_z_uid95_fpArctan2Test(LOGICAL,321)@35
    exc_R_uid322_z_uid95_fpArctan2Test_a <= InvExpXIsZero_uid321_z_uid95_fpArctan2Test_q;
    exc_R_uid322_z_uid95_fpArctan2Test_b <= InvExc_I_uid320_z_uid95_fpArctan2Test_q;
    exc_R_uid322_z_uid95_fpArctan2Test_c <= InvExc_N_uid319_z_uid95_fpArctan2Test_q;
    exc_R_uid322_z_uid95_fpArctan2Test_q <= exc_R_uid322_z_uid95_fpArctan2Test_a and exc_R_uid322_z_uid95_fpArctan2Test_b and exc_R_uid322_z_uid95_fpArctan2Test_c;

	--xRegAndUdf_uid339_z_uid95_fpArctan2Test(LOGICAL,338)@35
    xRegAndUdf_uid339_z_uid95_fpArctan2Test_a <= exc_R_uid322_z_uid95_fpArctan2Test_q;
    xRegAndUdf_uid339_z_uid95_fpArctan2Test_b <= udf_uid333_z_uid95_fpArctan2Test_b;
    xRegAndUdf_uid339_z_uid95_fpArctan2Test_q_i <= xRegAndUdf_uid339_z_uid95_fpArctan2Test_a and xRegAndUdf_uid339_z_uid95_fpArctan2Test_b;
    xRegAndUdf_uid339_z_uid95_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => xRegAndUdf_uid339_z_uid95_fpArctan2Test_q, xin => xRegAndUdf_uid339_z_uid95_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_exc_I_uid73_fpArctan2Test_0_to_xIOrXRUdf_uid340_z_uid95_fpArctan2Test_1(REG,927)@35
    reg_exc_I_uid73_fpArctan2Test_0_to_xIOrXRUdf_uid340_z_uid95_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_I_uid73_fpArctan2Test_0_to_xIOrXRUdf_uid340_z_uid95_fpArctan2Test_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_I_uid73_fpArctan2Test_0_to_xIOrXRUdf_uid340_z_uid95_fpArctan2Test_1_q <= exc_I_uid73_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--xIOrXRUdf_uid340_z_uid95_fpArctan2Test(LOGICAL,339)@36
    xIOrXRUdf_uid340_z_uid95_fpArctan2Test_a <= reg_exc_I_uid73_fpArctan2Test_0_to_xIOrXRUdf_uid340_z_uid95_fpArctan2Test_1_q;
    xIOrXRUdf_uid340_z_uid95_fpArctan2Test_b <= xRegAndUdf_uid339_z_uid95_fpArctan2Test_q;
    xIOrXRUdf_uid340_z_uid95_fpArctan2Test_q <= xIOrXRUdf_uid340_z_uid95_fpArctan2Test_a or xIOrXRUdf_uid340_z_uid95_fpArctan2Test_b;

	--excSelBits_uid341_z_uid95_fpArctan2Test(BITJOIN,340)@36
    excSelBits_uid341_z_uid95_fpArctan2Test_q <= reg_exc_N_uid318_z_uid95_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_2_q & reg_expXIsZero_uid68_fpArctan2Test_0_to_excSelBits_uid341_z_uid95_fpArctan2Test_1_q & xIOrXRUdf_uid340_z_uid95_fpArctan2Test_q;

	--outMuxSelEnc_uid342_z_uid95_fpArctan2Test(LOOKUP,341)@36
    outMuxSelEnc_uid342_z_uid95_fpArctan2Test: PROCESS (excSelBits_uid341_z_uid95_fpArctan2Test_q)
    BEGIN
        -- Begin reserved scope level
            CASE (excSelBits_uid341_z_uid95_fpArctan2Test_q) IS
                WHEN "000" =>  outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q <= "01";
                WHEN "001" =>  outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q <= "00";
                WHEN "010" =>  outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q <= "10";
                WHEN "011" =>  outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q <= "01";
                WHEN "100" =>  outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q <= "11";
                WHEN "101" =>  outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q <= "01";
                WHEN "110" =>  outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q <= "01";
                WHEN "111" =>  outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q <= "01";
                WHEN OTHERS =>
                    outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid344_z_uid95_fpArctan2Test(MUX,343)@36
    expRPostExc_uid344_z_uid95_fpArctan2Test_s <= outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q;
    expRPostExc_uid344_z_uid95_fpArctan2Test: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expRPostExc_uid344_z_uid95_fpArctan2Test_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expRPostExc_uid344_z_uid95_fpArctan2Test_s IS
                      WHEN "00" => expRPostExc_uid344_z_uid95_fpArctan2Test_q <= cstAllZWE_uid56_fpArctan2Test_q;
                      WHEN "01" => expRPostExc_uid344_z_uid95_fpArctan2Test_q <= ld_expRCalc_uid338_z_uid95_fpArctan2Test_q_to_expRPostExc_uid344_z_uid95_fpArctan2Test_d_q;
                      WHEN "10" => expRPostExc_uid344_z_uid95_fpArctan2Test_q <= cstAllOWE_uid6_fpArctan2Test_q;
                      WHEN "11" => expRPostExc_uid344_z_uid95_fpArctan2Test_q <= cstAllOWE_uid6_fpArctan2Test_q;
                      WHEN OTHERS => expRPostExc_uid344_z_uid95_fpArctan2Test_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_inputreg(DELAY,2643)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRPostExc_uid344_z_uid95_fpArctan2Test_q, xout => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt(COUNTER,2645)
    -- every=1, low=0, high=18, step=1, init=1
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_i = 17 THEN
                      ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_eq = '1') THEN
                        ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_i <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_i - 18;
                    ELSE
                        ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_i <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_i,5));


	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdreg(REG,2646)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdreg_q <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux(MUX,2647)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_s <= en;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux: PROCESS (ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_s, ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdreg_q, ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_q)
    BEGIN
            CASE ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_s IS
                  WHEN "0" => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_q <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdreg_q;
                  WHEN "1" => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_q <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem(DUALMEM,2644)
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_ia <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_inputreg_q;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_aa <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdreg_q;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_ab <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_q;
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_ia
    );
    ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_q <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_iq(10 downto 0);

	--oFracX_uid323_uid323_z_uid95_fpArctan2Test(BITJOIN,322)@34
    oFracX_uid323_uid323_z_uid95_fpArctan2Test_q <= VCC_q & fracX_uid51_fpArctan2Test_b;

	--y_uid325_z_uid95_fpArctan2Test(BITSELECT,324)@34
    y_uid325_z_uid95_fpArctan2Test_in <= oFracX_uid323_uid323_z_uid95_fpArctan2Test_q(51 downto 0);
    y_uid325_z_uid95_fpArctan2Test_b <= y_uid325_z_uid95_fpArctan2Test_in(51 downto 0);

	--ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a_inputreg(DELAY,2642)
    ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => y_uid325_z_uid95_fpArctan2Test_b, xout => ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a(DELAY,1375)@34
    ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 2 )
    PORT MAP ( xin => ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a_inputreg_q, xout => ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--yPPolyEval_uid328_z_uid95_fpArctan2Test(BITSELECT,327)@37
    yPPolyEval_uid328_z_uid95_fpArctan2Test_in <= ld_y_uid325_z_uid95_fpArctan2Test_b_to_yPPolyEval_uid328_z_uid95_fpArctan2Test_a_q(41 downto 0);
    yPPolyEval_uid328_z_uid95_fpArctan2Test_b <= yPPolyEval_uid328_z_uid95_fpArctan2Test_in(41 downto 0);

	--yT2_uid574_invPolyEval(BITSELECT,573)@37
    yT2_uid574_invPolyEval_in <= yPPolyEval_uid328_z_uid95_fpArctan2Test_b;
    yT2_uid574_invPolyEval_b <= yT2_uid574_invPolyEval_in(41 downto 14);

	--sSM1W_uid685_pT2_uid575_invPolyEval(BITSELECT,684)@37
    sSM1W_uid685_pT2_uid575_invPolyEval_in <= yT2_uid574_invPolyEval_b(0 downto 0);
    sSM1W_uid685_pT2_uid575_invPolyEval_b <= sSM1W_uid685_pT2_uid575_invPolyEval_in(0 downto 0);

	--reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1(REG,959)@37
    reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1_q <= sSM1W_uid685_pT2_uid575_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1_q_to_sm1_uid686_pT2_uid575_invPolyEval_b(DELAY,1733)@38
    ld_reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1_q_to_sm1_uid686_pT2_uid575_invPolyEval_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1_q, xout => ld_reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1_q_to_sm1_uid686_pT2_uid575_invPolyEval_b_q, ena => en(0), clk => clk, aclr => areset );

	--yAddr_uid327_z_uid95_fpArctan2Test(BITSELECT,326)@34
    yAddr_uid327_z_uid95_fpArctan2Test_in <= y_uid325_z_uid95_fpArctan2Test_b;
    yAddr_uid327_z_uid95_fpArctan2Test_b <= yAddr_uid327_z_uid95_fpArctan2Test_in(51 downto 42);

	--reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0(REG,931)@34
    reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q <= yAddr_uid327_z_uid95_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC4_uid566_invTabGen_lutmem(DUALMEM,828)@35
    memoryC4_uid566_invTabGen_lutmem_ia <= (others => '0');
    memoryC4_uid566_invTabGen_lutmem_aa <= (others => '0');
    memoryC4_uid566_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q;
    memoryC4_uid566_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 17,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC4_uid566_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid566_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid566_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid566_invTabGen_lutmem_iq,
        address_a => memoryC4_uid566_invTabGen_lutmem_aa,
        data_a => memoryC4_uid566_invTabGen_lutmem_ia
    );
    memoryC4_uid566_invTabGen_lutmem_reset0 <= areset;
        memoryC4_uid566_invTabGen_lutmem_q <= memoryC4_uid566_invTabGen_lutmem_iq(16 downto 0);

	--reg_memoryC4_uid566_invTabGen_lutmem_0_to_prodXY_uid675_pT1_uid569_invPolyEval_1(REG,949)@37
    reg_memoryC4_uid566_invTabGen_lutmem_0_to_prodXY_uid675_pT1_uid569_invPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid566_invTabGen_lutmem_0_to_prodXY_uid675_pT1_uid569_invPolyEval_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid566_invTabGen_lutmem_0_to_prodXY_uid675_pT1_uid569_invPolyEval_1_q <= memoryC4_uid566_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--yT1_uid568_invPolyEval(BITSELECT,567)@37
    yT1_uid568_invPolyEval_in <= yPPolyEval_uid328_z_uid95_fpArctan2Test_b;
    yT1_uid568_invPolyEval_b <= yT1_uid568_invPolyEval_in(41 downto 25);

	--reg_yT1_uid568_invPolyEval_0_to_prodXY_uid675_pT1_uid569_invPolyEval_0(REG,948)@37
    reg_yT1_uid568_invPolyEval_0_to_prodXY_uid675_pT1_uid569_invPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid568_invPolyEval_0_to_prodXY_uid675_pT1_uid569_invPolyEval_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid568_invPolyEval_0_to_prodXY_uid675_pT1_uid569_invPolyEval_0_q <= yT1_uid568_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid675_pT1_uid569_invPolyEval(MULT,674)@38
    prodXY_uid675_pT1_uid569_invPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid675_pT1_uid569_invPolyEval_a),18)) * SIGNED(prodXY_uid675_pT1_uid569_invPolyEval_b);
    prodXY_uid675_pT1_uid569_invPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid675_pT1_uid569_invPolyEval_a <= (others => '0');
            prodXY_uid675_pT1_uid569_invPolyEval_b <= (others => '0');
            prodXY_uid675_pT1_uid569_invPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid675_pT1_uid569_invPolyEval_a <= reg_yT1_uid568_invPolyEval_0_to_prodXY_uid675_pT1_uid569_invPolyEval_0_q;
                prodXY_uid675_pT1_uid569_invPolyEval_b <= reg_memoryC4_uid566_invTabGen_lutmem_0_to_prodXY_uid675_pT1_uid569_invPolyEval_1_q;
                prodXY_uid675_pT1_uid569_invPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid675_pT1_uid569_invPolyEval_pr,34));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid675_pT1_uid569_invPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid675_pT1_uid569_invPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid675_pT1_uid569_invPolyEval_q <= prodXY_uid675_pT1_uid569_invPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid676_pT1_uid569_invPolyEval(BITSELECT,675)@41
    prodXYTruncFR_uid676_pT1_uid569_invPolyEval_in <= prodXY_uid675_pT1_uid569_invPolyEval_q;
    prodXYTruncFR_uid676_pT1_uid569_invPolyEval_b <= prodXYTruncFR_uid676_pT1_uid569_invPolyEval_in(33 downto 15);

	--highBBits_uid571_invPolyEval(BITSELECT,570)@41
    highBBits_uid571_invPolyEval_in <= prodXYTruncFR_uid676_pT1_uid569_invPolyEval_b;
    highBBits_uid571_invPolyEval_b <= highBBits_uid571_invPolyEval_in(18 downto 1);

	--memoryC3_uid564_invTabGen_lutmem(DUALMEM,827)@35
    memoryC3_uid564_invTabGen_lutmem_ia <= (others => '0');
    memoryC3_uid564_invTabGen_lutmem_aa <= (others => '0');
    memoryC3_uid564_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q;
    memoryC3_uid564_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 8,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC3_uid564_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid564_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid564_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid564_invTabGen_lutmem_iq,
        address_a => memoryC3_uid564_invTabGen_lutmem_aa,
        data_a => memoryC3_uid564_invTabGen_lutmem_ia
    );
    memoryC3_uid564_invTabGen_lutmem_reset0 <= areset;
        memoryC3_uid564_invTabGen_lutmem_q <= memoryC3_uid564_invTabGen_lutmem_iq(7 downto 0);

	--reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1(REG,953)@37
    reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1_q <= memoryC3_uid564_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1_q_to_os_uid565_invTabGen_b(DELAY,1605)@38
    ld_reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1_q_to_os_uid565_invTabGen_b : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1_q, xout => ld_reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1_q_to_os_uid565_invTabGen_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_inputreg(DELAY,2951)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => yAddr_uid327_z_uid95_fpArctan2Test_b, xout => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0_a(DELAY,2093)@34
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0_a : dspba_delay
    GENERIC MAP ( width => 10, depth => 2 )
    PORT MAP ( xin => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_inputreg_q, xout => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0(REG,950)@37
    reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid563_invTabGen_lutmem(DUALMEM,826)@38
    memoryC3_uid563_invTabGen_lutmem_ia <= (others => '0');
    memoryC3_uid563_invTabGen_lutmem_aa <= (others => '0');
    memoryC3_uid563_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC3_uid563_invTabGen_lutmem_0_q;
    memoryC3_uid563_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC3_uid563_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid563_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid563_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid563_invTabGen_lutmem_iq,
        address_a => memoryC3_uid563_invTabGen_lutmem_aa,
        data_a => memoryC3_uid563_invTabGen_lutmem_ia
    );
    memoryC3_uid563_invTabGen_lutmem_reset0 <= areset;
        memoryC3_uid563_invTabGen_lutmem_q <= memoryC3_uid563_invTabGen_lutmem_iq(19 downto 0);

	--reg_memoryC3_uid563_invTabGen_lutmem_0_to_os_uid565_invTabGen_0(REG,952)@40
    reg_memoryC3_uid563_invTabGen_lutmem_0_to_os_uid565_invTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid563_invTabGen_lutmem_0_to_os_uid565_invTabGen_0_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid563_invTabGen_lutmem_0_to_os_uid565_invTabGen_0_q <= memoryC3_uid563_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid565_invTabGen(BITJOIN,564)@41
    os_uid565_invTabGen_q <= ld_reg_memoryC3_uid564_invTabGen_lutmem_0_to_os_uid565_invTabGen_1_q_to_os_uid565_invTabGen_b_q & reg_memoryC3_uid563_invTabGen_lutmem_0_to_os_uid565_invTabGen_0_q;

	--sumAHighB_uid572_invPolyEval(ADD,571)@41
    sumAHighB_uid572_invPolyEval_a <= STD_LOGIC_VECTOR((28 downto 28 => os_uid565_invTabGen_q(27)) & os_uid565_invTabGen_q);
    sumAHighB_uid572_invPolyEval_b <= STD_LOGIC_VECTOR((28 downto 18 => highBBits_uid571_invPolyEval_b(17)) & highBBits_uid571_invPolyEval_b);
            sumAHighB_uid572_invPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid572_invPolyEval_a) + SIGNED(sumAHighB_uid572_invPolyEval_b));
    sumAHighB_uid572_invPolyEval_q <= sumAHighB_uid572_invPolyEval_o(28 downto 0);


	--lowRangeB_uid570_invPolyEval(BITSELECT,569)@41
    lowRangeB_uid570_invPolyEval_in <= prodXYTruncFR_uid676_pT1_uid569_invPolyEval_b(0 downto 0);
    lowRangeB_uid570_invPolyEval_b <= lowRangeB_uid570_invPolyEval_in(0 downto 0);

	--s1_uid570_uid573_invPolyEval(BITJOIN,572)@41
    s1_uid570_uid573_invPolyEval_q <= sumAHighB_uid572_invPolyEval_q & lowRangeB_uid570_invPolyEval_b;

	--sSM1H_uid684_pT2_uid575_invPolyEval(BITSELECT,683)@41
    sSM1H_uid684_pT2_uid575_invPolyEval_in <= s1_uid570_uid573_invPolyEval_q;
    sSM1H_uid684_pT2_uid575_invPolyEval_b <= sSM1H_uid684_pT2_uid575_invPolyEval_in(29 downto 24);

	--reg_sSM1H_uid684_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_0(REG,958)@41
    reg_sSM1H_uid684_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM1H_uid684_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_0_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM1H_uid684_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_0_q <= sSM1H_uid684_pT2_uid575_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--sm1_uid686_pT2_uid575_invPolyEval(MULT,685)@42
    sm1_uid686_pT2_uid575_invPolyEval_pr <= SIGNED(sm1_uid686_pT2_uid575_invPolyEval_a) * signed(resize(UNSIGNED(sm1_uid686_pT2_uid575_invPolyEval_b),2));
    sm1_uid686_pT2_uid575_invPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm1_uid686_pT2_uid575_invPolyEval_a <= (others => '0');
            sm1_uid686_pT2_uid575_invPolyEval_b <= (others => '0');
            sm1_uid686_pT2_uid575_invPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm1_uid686_pT2_uid575_invPolyEval_a <= reg_sSM1H_uid684_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_0_q;
                sm1_uid686_pT2_uid575_invPolyEval_b <= ld_reg_sSM1W_uid685_pT2_uid575_invPolyEval_0_to_sm1_uid686_pT2_uid575_invPolyEval_1_q_to_sm1_uid686_pT2_uid575_invPolyEval_b_q;
                sm1_uid686_pT2_uid575_invPolyEval_s1 <= STD_LOGIC_VECTOR(resize(sm1_uid686_pT2_uid575_invPolyEval_pr,7));
            END IF;
        END IF;
    END PROCESS;
    sm1_uid686_pT2_uid575_invPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm1_uid686_pT2_uid575_invPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm1_uid686_pT2_uid575_invPolyEval_q <= sm1_uid686_pT2_uid575_invPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--pad_sm1_uid686_uid688_pT2_uid575_invPolyEval(BITJOIN,687)@45
    pad_sm1_uid686_uid688_pT2_uid575_invPolyEval_q <= sm1_uid686_pT2_uid575_invPolyEval_q & STD_LOGIC_VECTOR((19 downto 1 => GND_q(0)) & GND_q);

	--sSM0W_uid682_pT2_uid575_invPolyEval(BITSELECT,681)@37
    sSM0W_uid682_pT2_uid575_invPolyEval_in <= yT2_uid574_invPolyEval_b;
    sSM0W_uid682_pT2_uid575_invPolyEval_b <= sSM0W_uid682_pT2_uid575_invPolyEval_in(27 downto 24);

	--reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1(REG,957)@37
    reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1_q <= sSM0W_uid682_pT2_uid575_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1_q_to_sm0_uid683_pT2_uid575_invPolyEval_b(DELAY,1729)@38
    ld_reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1_q_to_sm0_uid683_pT2_uid575_invPolyEval_b : dspba_delay
    GENERIC MAP ( width => 4, depth => 4 )
    PORT MAP ( xin => reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1_q, xout => ld_reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1_q_to_sm0_uid683_pT2_uid575_invPolyEval_b_q, ena => en(0), clk => clk, aclr => areset );

	--sSM0H_uid681_pT2_uid575_invPolyEval(BITSELECT,680)@41
    sSM0H_uid681_pT2_uid575_invPolyEval_in <= s1_uid570_uid573_invPolyEval_q(2 downto 0);
    sSM0H_uid681_pT2_uid575_invPolyEval_b <= sSM0H_uid681_pT2_uid575_invPolyEval_in(2 downto 0);

	--reg_sSM0H_uid681_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_0(REG,956)@41
    reg_sSM0H_uid681_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid681_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid681_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_0_q <= sSM0H_uid681_pT2_uid575_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid683_pT2_uid575_invPolyEval(MULT,682)@42
    sm0_uid683_pT2_uid575_invPolyEval_pr <= UNSIGNED(sm0_uid683_pT2_uid575_invPolyEval_a) * UNSIGNED(sm0_uid683_pT2_uid575_invPolyEval_b);
    sm0_uid683_pT2_uid575_invPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid683_pT2_uid575_invPolyEval_a <= (others => '0');
            sm0_uid683_pT2_uid575_invPolyEval_b <= (others => '0');
            sm0_uid683_pT2_uid575_invPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid683_pT2_uid575_invPolyEval_a <= reg_sSM0H_uid681_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_0_q;
                sm0_uid683_pT2_uid575_invPolyEval_b <= ld_reg_sSM0W_uid682_pT2_uid575_invPolyEval_0_to_sm0_uid683_pT2_uid575_invPolyEval_1_q_to_sm0_uid683_pT2_uid575_invPolyEval_b_q;
                sm0_uid683_pT2_uid575_invPolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid683_pT2_uid575_invPolyEval_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid683_pT2_uid575_invPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid683_pT2_uid575_invPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid683_pT2_uid575_invPolyEval_q <= sm0_uid683_pT2_uid575_invPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--pad_sm0_uid683_uid687_pT2_uid575_invPolyEval(BITJOIN,686)@45
    pad_sm0_uid683_uid687_pT2_uid575_invPolyEval_q <= sm0_uid683_pT2_uid575_invPolyEval_q & STD_LOGIC_VECTOR((19 downto 1 => GND_q(0)) & GND_q);

	--yTop27Bits_uid679_pT2_uid575_invPolyEval(BITSELECT,678)@41
    yTop27Bits_uid679_pT2_uid575_invPolyEval_in <= s1_uid570_uid573_invPolyEval_q;
    yTop27Bits_uid679_pT2_uid575_invPolyEval_b <= yTop27Bits_uid679_pT2_uid575_invPolyEval_in(29 downto 3);

	--reg_yTop27Bits_uid679_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_1(REG,955)@41
    reg_yTop27Bits_uid679_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid679_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid679_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_1_q <= yTop27Bits_uid679_pT2_uid575_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor(LOGICAL,2766)
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor_b <= ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_sticky_ena_q;
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor_q <= not (ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor_a or ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor_b);

	--ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_sticky_ena(REG,2767)
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_nor_q = "1") THEN
                ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_sticky_ena_q <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd(LOGICAL,2768)
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd_a <= ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_sticky_ena_q;
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd_b <= en;
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd_q <= ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd_a and ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd_b;

	--xTop27Bits_uid678_pT2_uid575_invPolyEval(BITSELECT,677)@37
    xTop27Bits_uid678_pT2_uid575_invPolyEval_in <= yT2_uid574_invPolyEval_b;
    xTop27Bits_uid678_pT2_uid575_invPolyEval_b <= xTop27Bits_uid678_pT2_uid575_invPolyEval_in(27 downto 1);

	--reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0(REG,954)@37
    reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q <= xTop27Bits_uid678_pT2_uid575_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_inputreg(DELAY,2758)
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q, xout => ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem(DUALMEM,2759)
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_ia <= ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_inputreg_q;
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_aa <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg_q;
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_ab <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_q;
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 27,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_iq,
        address_a => ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_aa,
        data_a => ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_ia
    );
    ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_reset0 <= areset;
        ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_q <= ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_iq(26 downto 0);

	--topProd_uid680_pT2_uid575_invPolyEval(MULT,679)@42
    topProd_uid680_pT2_uid575_invPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid680_pT2_uid575_invPolyEval_a),28)) * SIGNED(topProd_uid680_pT2_uid575_invPolyEval_b);
    topProd_uid680_pT2_uid575_invPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid680_pT2_uid575_invPolyEval_a <= (others => '0');
            topProd_uid680_pT2_uid575_invPolyEval_b <= (others => '0');
            topProd_uid680_pT2_uid575_invPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid680_pT2_uid575_invPolyEval_a <= ld_reg_xTop27Bits_uid678_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_0_q_to_topProd_uid680_pT2_uid575_invPolyEval_a_replace_mem_q;
                topProd_uid680_pT2_uid575_invPolyEval_b <= reg_yTop27Bits_uid679_pT2_uid575_invPolyEval_0_to_topProd_uid680_pT2_uid575_invPolyEval_1_q;
                topProd_uid680_pT2_uid575_invPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid680_pT2_uid575_invPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid680_pT2_uid575_invPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid680_pT2_uid575_invPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid680_pT2_uid575_invPolyEval_q <= topProd_uid680_pT2_uid575_invPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--add0_uid687_pT2_uid575_invPolyEval(ADDSUB3,688)@45
    add0_uid687_pT2_uid575_invPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid680_pT2_uid575_invPolyEval_q(53)) & topProd_uid680_pT2_uid575_invPolyEval_q);
    add0_uid687_pT2_uid575_invPolyEval_b <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000" & pad_sm0_uid683_uid687_pT2_uid575_invPolyEval_q);
    add0_uid687_pT2_uid575_invPolyEval_c <= STD_LOGIC_VECTOR((54 downto 27 => pad_sm1_uid686_uid688_pT2_uid575_invPolyEval_q(26)) & pad_sm1_uid686_uid688_pT2_uid575_invPolyEval_q);
    add0_uid687_pT2_uid575_invPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(add0_uid687_pT2_uid575_invPolyEval_a) + SIGNED(add0_uid687_pT2_uid575_invPolyEval_b) + SIGNED(add0_uid687_pT2_uid575_invPolyEval_c));
    add0_uid687_pT2_uid575_invPolyEval_q <= add0_uid687_pT2_uid575_invPolyEval_o(54 downto 0);


	--R_uid690_pT2_uid575_invPolyEval(BITSELECT,689)@45
    R_uid690_pT2_uid575_invPolyEval_in <= add0_uid687_pT2_uid575_invPolyEval_q(53 downto 0);
    R_uid690_pT2_uid575_invPolyEval_b <= R_uid690_pT2_uid575_invPolyEval_in(53 downto 24);

	--reg_R_uid690_pT2_uid575_invPolyEval_0_to_ts2_uid578_invPolyEval_1(REG,961)@45
    reg_R_uid690_pT2_uid575_invPolyEval_0_to_ts2_uid578_invPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid690_pT2_uid575_invPolyEval_0_to_ts2_uid578_invPolyEval_1_q <= "000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid690_pT2_uid575_invPolyEval_0_to_ts2_uid578_invPolyEval_1_q <= R_uid690_pT2_uid575_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor(LOGICAL,3000)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor_a or ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_sticky_ena(REG,3001)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_sticky_ena_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd(LOGICAL,3002)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem(DUALMEM,2991)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_aa <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_ab <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 10,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_iq(9 downto 0);

	--reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0(REG,943)@41
    reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid561_invTabGen_lutmem(DUALMEM,825)@42
    memoryC2_uid561_invTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid561_invTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid561_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_q;
    memoryC2_uid561_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 17,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC2_uid561_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid561_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid561_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid561_invTabGen_lutmem_iq,
        address_a => memoryC2_uid561_invTabGen_lutmem_aa,
        data_a => memoryC2_uid561_invTabGen_lutmem_ia
    );
    memoryC2_uid561_invTabGen_lutmem_reset0 <= areset;
        memoryC2_uid561_invTabGen_lutmem_q <= memoryC2_uid561_invTabGen_lutmem_iq(16 downto 0);

	--reg_memoryC2_uid561_invTabGen_lutmem_0_to_os_uid562_invTabGen_1(REG,946)@44
    reg_memoryC2_uid561_invTabGen_lutmem_0_to_os_uid562_invTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid561_invTabGen_lutmem_0_to_os_uid562_invTabGen_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid561_invTabGen_lutmem_0_to_os_uid562_invTabGen_1_q <= memoryC2_uid561_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid560_invTabGen_lutmem(DUALMEM,824)@42
    memoryC2_uid560_invTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid560_invTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid560_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC2_uid560_invTabGen_lutmem_0_q;
    memoryC2_uid560_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC2_uid560_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid560_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid560_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid560_invTabGen_lutmem_iq,
        address_a => memoryC2_uid560_invTabGen_lutmem_aa,
        data_a => memoryC2_uid560_invTabGen_lutmem_ia
    );
    memoryC2_uid560_invTabGen_lutmem_reset0 <= areset;
        memoryC2_uid560_invTabGen_lutmem_q <= memoryC2_uid560_invTabGen_lutmem_iq(19 downto 0);

	--reg_memoryC2_uid560_invTabGen_lutmem_0_to_os_uid562_invTabGen_0(REG,945)@44
    reg_memoryC2_uid560_invTabGen_lutmem_0_to_os_uid562_invTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid560_invTabGen_lutmem_0_to_os_uid562_invTabGen_0_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid560_invTabGen_lutmem_0_to_os_uid562_invTabGen_0_q <= memoryC2_uid560_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid562_invTabGen(BITJOIN,561)@45
    os_uid562_invTabGen_q <= reg_memoryC2_uid561_invTabGen_lutmem_0_to_os_uid562_invTabGen_1_q & reg_memoryC2_uid560_invTabGen_lutmem_0_to_os_uid562_invTabGen_0_q;

	--cIncludingRoundingBit_uid577_invPolyEval(BITJOIN,576)@45
    cIncludingRoundingBit_uid577_invPolyEval_q <= os_uid562_invTabGen_q & rndBit_uid413_atanXOXPolyEval_q;

	--reg_cIncludingRoundingBit_uid577_invPolyEval_0_to_ts2_uid578_invPolyEval_0(REG,960)@45
    reg_cIncludingRoundingBit_uid577_invPolyEval_0_to_ts2_uid578_invPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid577_invPolyEval_0_to_ts2_uid578_invPolyEval_0_q <= "000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid577_invPolyEval_0_to_ts2_uid578_invPolyEval_0_q <= cIncludingRoundingBit_uid577_invPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts2_uid578_invPolyEval(ADD,577)@46
    ts2_uid578_invPolyEval_a <= STD_LOGIC_VECTOR((39 downto 39 => reg_cIncludingRoundingBit_uid577_invPolyEval_0_to_ts2_uid578_invPolyEval_0_q(38)) & reg_cIncludingRoundingBit_uid577_invPolyEval_0_to_ts2_uid578_invPolyEval_0_q);
    ts2_uid578_invPolyEval_b <= STD_LOGIC_VECTOR((39 downto 30 => reg_R_uid690_pT2_uid575_invPolyEval_0_to_ts2_uid578_invPolyEval_1_q(29)) & reg_R_uid690_pT2_uid575_invPolyEval_0_to_ts2_uid578_invPolyEval_1_q);
            ts2_uid578_invPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts2_uid578_invPolyEval_a) + SIGNED(ts2_uid578_invPolyEval_b));
    ts2_uid578_invPolyEval_q <= ts2_uid578_invPolyEval_o(39 downto 0);


	--s2_uid579_invPolyEval(BITSELECT,578)@46
    s2_uid579_invPolyEval_in <= ts2_uid578_invPolyEval_q;
    s2_uid579_invPolyEval_b <= s2_uid579_invPolyEval_in(39 downto 1);

	--yTop18Bits_uid697_pT3_uid581_invPolyEval(BITSELECT,696)@46
    yTop18Bits_uid697_pT3_uid581_invPolyEval_in <= s2_uid579_invPolyEval_b;
    yTop18Bits_uid697_pT3_uid581_invPolyEval_b <= yTop18Bits_uid697_pT3_uid581_invPolyEval_in(38 downto 21);

	--reg_yTop18Bits_uid697_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_9(REG,965)@46
    reg_yTop18Bits_uid697_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid697_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid697_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_9_q <= yTop18Bits_uid697_pT3_uid581_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor(LOGICAL,2705)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor_b <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor_q <= not (ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor_a or ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor_b);

	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_sticky_ena(REG,2706)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_nor_q = "1") THEN
                ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_sticky_ena_q <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd(LOGICAL,2707)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd_a <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd_b <= en;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd_q <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd_a and ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd_b;

	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_inputreg(DELAY,2695)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 42, depth => 1 )
    PORT MAP ( xin => yPPolyEval_uid328_z_uid95_fpArctan2Test_b, xout => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem(DUALMEM,2696)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_ia <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_inputreg_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_aa <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdreg_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_ab <= ld_yPE_uid236_div_uid49_fpArctan2Test_b_to_yT3_uid522_invPE_a_replace_rdmux_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 42,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 42,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_iq,
        address_a => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_aa,
        data_a => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_ia
    );
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_reset0 <= areset;
        ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_q <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_iq(41 downto 0);

	--yT3_uid580_invPolyEval(BITSELECT,579)@46
    yT3_uid580_invPolyEval_in <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_replace_mem_q;
    yT3_uid580_invPolyEval_b <= yT3_uid580_invPolyEval_in(41 downto 5);

	--xBottomBits_uid696_pT3_uid581_invPolyEval(BITSELECT,695)@46
    xBottomBits_uid696_pT3_uid581_invPolyEval_in <= yT3_uid580_invPolyEval_b(9 downto 0);
    xBottomBits_uid696_pT3_uid581_invPolyEval_b <= xBottomBits_uid696_pT3_uid581_invPolyEval_in(9 downto 0);

	--pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval(BITJOIN,698)@46
    pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval_q <= xBottomBits_uid696_pT3_uid581_invPolyEval_b & STD_LOGIC_VECTOR((6 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_7(REG,964)@46
    reg_pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_7_q <= pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid695_pT3_uid581_invPolyEval(BITSELECT,694)@46
    yBottomBits_uid695_pT3_uid581_invPolyEval_in <= s2_uid579_invPolyEval_b(11 downto 0);
    yBottomBits_uid695_pT3_uid581_invPolyEval_b <= yBottomBits_uid695_pT3_uid581_invPolyEval_in(11 downto 0);

	--spad_yBottomBits_uid695_uid698_pT3_uid581_invPolyEval(BITJOIN,697)@46
    spad_yBottomBits_uid695_uid698_pT3_uid581_invPolyEval_q <= GND_q & yBottomBits_uid695_pT3_uid581_invPolyEval_b;

	--pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval(BITJOIN,699)@46
    pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval_q <= spad_yBottomBits_uid695_uid698_pT3_uid581_invPolyEval_q & STD_LOGIC_VECTOR((4 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_6(REG,963)@46
    reg_pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_6_q <= pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid694_pT3_uid581_invPolyEval(BITSELECT,693)@46
    xTop18Bits_uid694_pT3_uid581_invPolyEval_in <= yT3_uid580_invPolyEval_b;
    xTop18Bits_uid694_pT3_uid581_invPolyEval_b <= xTop18Bits_uid694_pT3_uid581_invPolyEval_in(36 downto 19);

	--reg_xTop18Bits_uid694_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_4(REG,962)@46
    reg_xTop18Bits_uid694_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid694_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid694_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_4_q <= xTop18Bits_uid694_pT3_uid581_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma(CHAINMULTADD,846)@47
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_a(0),19));
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_a(1),19));
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_p(0) <= multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_l(0) * multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_c(0);
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_p(1) <= multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_l(1) * multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_c(1);
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_p(1),38);
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_x(0) <= multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_w(0);
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_y(0) <= multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_x(0);
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid694_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_4_q),18);
            multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid696_uid699_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_7_q),18);
            multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid695_uid700_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_6_q),18);
            multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid697_pT3_uid581_invPolyEval_0_to_multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_s(0) <= multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid698_pT3_uid581_invPolyEval(BITSELECT,701)@50
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_in <= multSumOfTwo18_uid698_pT3_uid581_invPolyEval_cma_q;
    multSumOfTwo18_uid698_pT3_uid581_invPolyEval_b <= multSumOfTwo18_uid698_pT3_uid581_invPolyEval_in(36 downto 5);

	--highBBits_uid704_pT3_uid581_invPolyEval(BITSELECT,703)@50
    highBBits_uid704_pT3_uid581_invPolyEval_in <= multSumOfTwo18_uid698_pT3_uid581_invPolyEval_b;
    highBBits_uid704_pT3_uid581_invPolyEval_b <= highBBits_uid704_pT3_uid581_invPolyEval_in(31 downto 3);

	--yTop27Bits_uid692_pT3_uid581_invPolyEval(BITSELECT,691)@46
    yTop27Bits_uid692_pT3_uid581_invPolyEval_in <= s2_uid579_invPolyEval_b;
    yTop27Bits_uid692_pT3_uid581_invPolyEval_b <= yTop27Bits_uid692_pT3_uid581_invPolyEval_in(38 downto 12);

	--reg_yTop27Bits_uid692_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_1(REG,967)@46
    reg_yTop27Bits_uid692_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid692_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid692_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_1_q <= yTop27Bits_uid692_pT3_uid581_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid691_pT3_uid581_invPolyEval(BITSELECT,690)@46
    xTop27Bits_uid691_pT3_uid581_invPolyEval_in <= yT3_uid580_invPolyEval_b;
    xTop27Bits_uid691_pT3_uid581_invPolyEval_b <= xTop27Bits_uid691_pT3_uid581_invPolyEval_in(36 downto 10);

	--reg_xTop27Bits_uid691_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_0(REG,966)@46
    reg_xTop27Bits_uid691_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid691_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid691_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_0_q <= xTop27Bits_uid691_pT3_uid581_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid693_pT3_uid581_invPolyEval(MULT,692)@47
    topProd_uid693_pT3_uid581_invPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid693_pT3_uid581_invPolyEval_a),28)) * SIGNED(topProd_uid693_pT3_uid581_invPolyEval_b);
    topProd_uid693_pT3_uid581_invPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid693_pT3_uid581_invPolyEval_a <= (others => '0');
            topProd_uid693_pT3_uid581_invPolyEval_b <= (others => '0');
            topProd_uid693_pT3_uid581_invPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid693_pT3_uid581_invPolyEval_a <= reg_xTop27Bits_uid691_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_0_q;
                topProd_uid693_pT3_uid581_invPolyEval_b <= reg_yTop27Bits_uid692_pT3_uid581_invPolyEval_0_to_topProd_uid693_pT3_uid581_invPolyEval_1_q;
                topProd_uid693_pT3_uid581_invPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid693_pT3_uid581_invPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid693_pT3_uid581_invPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid693_pT3_uid581_invPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid693_pT3_uid581_invPolyEval_q <= topProd_uid693_pT3_uid581_invPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid705_pT3_uid581_invPolyEval(ADD,704)@50
    sumAHighB_uid705_pT3_uid581_invPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid693_pT3_uid581_invPolyEval_q(53)) & topProd_uid693_pT3_uid581_invPolyEval_q);
    sumAHighB_uid705_pT3_uid581_invPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid704_pT3_uid581_invPolyEval_b(28)) & highBBits_uid704_pT3_uid581_invPolyEval_b);
            sumAHighB_uid705_pT3_uid581_invPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid705_pT3_uid581_invPolyEval_a) + SIGNED(sumAHighB_uid705_pT3_uid581_invPolyEval_b));
    sumAHighB_uid705_pT3_uid581_invPolyEval_q <= sumAHighB_uid705_pT3_uid581_invPolyEval_o(54 downto 0);


	--lowRangeB_uid703_pT3_uid581_invPolyEval(BITSELECT,702)@50
    lowRangeB_uid703_pT3_uid581_invPolyEval_in <= multSumOfTwo18_uid698_pT3_uid581_invPolyEval_b(2 downto 0);
    lowRangeB_uid703_pT3_uid581_invPolyEval_b <= lowRangeB_uid703_pT3_uid581_invPolyEval_in(2 downto 0);

	--add0_uid703_uid706_pT3_uid581_invPolyEval(BITJOIN,705)@50
    add0_uid703_uid706_pT3_uid581_invPolyEval_q <= sumAHighB_uid705_pT3_uid581_invPolyEval_q & lowRangeB_uid703_pT3_uid581_invPolyEval_b;

	--R_uid707_pT3_uid581_invPolyEval(BITSELECT,706)@50
    R_uid707_pT3_uid581_invPolyEval_in <= add0_uid703_uid706_pT3_uid581_invPolyEval_q(56 downto 0);
    R_uid707_pT3_uid581_invPolyEval_b <= R_uid707_pT3_uid581_invPolyEval_in(56 downto 17);

	--reg_R_uid707_pT3_uid581_invPolyEval_0_to_ts3_uid584_invPolyEval_1(REG,969)@50
    reg_R_uid707_pT3_uid581_invPolyEval_0_to_ts3_uid584_invPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid707_pT3_uid581_invPolyEval_0_to_ts3_uid584_invPolyEval_1_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid707_pT3_uid581_invPolyEval_0_to_ts3_uid584_invPolyEval_1_q <= R_uid707_pT3_uid581_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor(LOGICAL,2987)
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor_b <= ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_sticky_ena_q;
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor_q <= not (ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor_a or ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor_b);

	--ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_sticky_ena(REG,2988)
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_nor_q = "1") THEN
                ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_sticky_ena_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd(LOGICAL,2989)
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd_a <= ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_sticky_ena_q;
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd_b <= en;
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd_q <= ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd_a and ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd_b;

	--memoryC1_uid558_invTabGen_lutmem(DUALMEM,823)@35
    memoryC1_uid558_invTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid558_invTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid558_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q;
    memoryC1_uid558_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 7,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC1_uid558_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid558_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid558_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid558_invTabGen_lutmem_iq,
        address_a => memoryC1_uid558_invTabGen_lutmem_aa,
        data_a => memoryC1_uid558_invTabGen_lutmem_ia
    );
    memoryC1_uid558_invTabGen_lutmem_reset0 <= areset;
        memoryC1_uid558_invTabGen_lutmem_q <= memoryC1_uid558_invTabGen_lutmem_iq(6 downto 0);

	--ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_inputreg(DELAY,2977)
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_inputreg : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => memoryC1_uid558_invTabGen_lutmem_q, xout => ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem(DUALMEM,2978)
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_ia <= ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_inputreg_q;
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_aa <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q;
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_ab <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q;
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 7,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_iq,
        address_a => ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_aa,
        data_a => ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_ia
    );
    ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_reset0 <= areset;
        ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_q <= ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_iq(6 downto 0);

	--reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2(REG,942)@49
    reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_q <= ld_memoryC1_uid558_invTabGen_lutmem_q_to_reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor(LOGICAL,2974)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor_a or ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_sticky_ena(REG,2975)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_sticky_ena_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd(LOGICAL,2976)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem(DUALMEM,2965)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_aa <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_ab <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 10,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_iq(9 downto 0);

	--reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0(REG,937)@46
    reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid557_invTabGen_lutmem(DUALMEM,822)@47
    memoryC1_uid557_invTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid557_invTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid557_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_q;
    memoryC1_uid557_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC1_uid557_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid557_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid557_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid557_invTabGen_lutmem_iq,
        address_a => memoryC1_uid557_invTabGen_lutmem_aa,
        data_a => memoryC1_uid557_invTabGen_lutmem_ia
    );
    memoryC1_uid557_invTabGen_lutmem_reset0 <= areset;
        memoryC1_uid557_invTabGen_lutmem_q <= memoryC1_uid557_invTabGen_lutmem_iq(19 downto 0);

	--reg_memoryC1_uid557_invTabGen_lutmem_0_to_os_uid559_invTabGen_1(REG,941)@49
    reg_memoryC1_uid557_invTabGen_lutmem_0_to_os_uid559_invTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid557_invTabGen_lutmem_0_to_os_uid559_invTabGen_1_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid557_invTabGen_lutmem_0_to_os_uid559_invTabGen_1_q <= memoryC1_uid557_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid556_invTabGen_lutmem(DUALMEM,821)@47
    memoryC1_uid556_invTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid556_invTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid556_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC1_uid556_invTabGen_lutmem_0_q;
    memoryC1_uid556_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC1_uid556_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid556_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid556_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid556_invTabGen_lutmem_iq,
        address_a => memoryC1_uid556_invTabGen_lutmem_aa,
        data_a => memoryC1_uid556_invTabGen_lutmem_ia
    );
    memoryC1_uid556_invTabGen_lutmem_reset0 <= areset;
        memoryC1_uid556_invTabGen_lutmem_q <= memoryC1_uid556_invTabGen_lutmem_iq(19 downto 0);

	--reg_memoryC1_uid556_invTabGen_lutmem_0_to_os_uid559_invTabGen_0(REG,940)@49
    reg_memoryC1_uid556_invTabGen_lutmem_0_to_os_uid559_invTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid556_invTabGen_lutmem_0_to_os_uid559_invTabGen_0_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid556_invTabGen_lutmem_0_to_os_uid559_invTabGen_0_q <= memoryC1_uid556_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid559_invTabGen(BITJOIN,558)@50
    os_uid559_invTabGen_q <= reg_memoryC1_uid558_invTabGen_lutmem_0_to_os_uid559_invTabGen_2_q & reg_memoryC1_uid557_invTabGen_lutmem_0_to_os_uid559_invTabGen_1_q & reg_memoryC1_uid556_invTabGen_lutmem_0_to_os_uid559_invTabGen_0_q;

	--cIncludingRoundingBit_uid583_invPolyEval(BITJOIN,582)@50
    cIncludingRoundingBit_uid583_invPolyEval_q <= os_uid559_invTabGen_q & rndBit_uid413_atanXOXPolyEval_q;

	--reg_cIncludingRoundingBit_uid583_invPolyEval_0_to_ts3_uid584_invPolyEval_0(REG,968)@50
    reg_cIncludingRoundingBit_uid583_invPolyEval_0_to_ts3_uid584_invPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid583_invPolyEval_0_to_ts3_uid584_invPolyEval_0_q <= "0000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid583_invPolyEval_0_to_ts3_uid584_invPolyEval_0_q <= cIncludingRoundingBit_uid583_invPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts3_uid584_invPolyEval(ADD,583)@51
    ts3_uid584_invPolyEval_a <= STD_LOGIC_VECTOR((49 downto 49 => reg_cIncludingRoundingBit_uid583_invPolyEval_0_to_ts3_uid584_invPolyEval_0_q(48)) & reg_cIncludingRoundingBit_uid583_invPolyEval_0_to_ts3_uid584_invPolyEval_0_q);
    ts3_uid584_invPolyEval_b <= STD_LOGIC_VECTOR((49 downto 40 => reg_R_uid707_pT3_uid581_invPolyEval_0_to_ts3_uid584_invPolyEval_1_q(39)) & reg_R_uid707_pT3_uid581_invPolyEval_0_to_ts3_uid584_invPolyEval_1_q);
            ts3_uid584_invPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts3_uid584_invPolyEval_a) + SIGNED(ts3_uid584_invPolyEval_b));
    ts3_uid584_invPolyEval_q <= ts3_uid584_invPolyEval_o(49 downto 0);


	--s3_uid585_invPolyEval(BITSELECT,584)@51
    s3_uid585_invPolyEval_in <= ts3_uid584_invPolyEval_q;
    s3_uid585_invPolyEval_b <= s3_uid585_invPolyEval_in(49 downto 1);

	--yTop27Bits_uid709_pT4_uid587_invPolyEval(BITSELECT,708)@51
    yTop27Bits_uid709_pT4_uid587_invPolyEval_in <= s3_uid585_invPolyEval_b;
    yTop27Bits_uid709_pT4_uid587_invPolyEval_b <= yTop27Bits_uid709_pT4_uid587_invPolyEval_in(48 downto 22);

	--reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_9(REG,973)@51
    reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_9_q <= yTop27Bits_uid709_pT4_uid587_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor(LOGICAL,2792)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor_b <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor_q <= not (ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor_a or ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor_b);

	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_sticky_ena(REG,2793)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_sticky_ena_q <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd(LOGICAL,2794)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd_a <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd_q <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd_a and ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd_b;

	--xBottomBits_uid712_pT4_uid587_invPolyEval(BITSELECT,711)@37
    xBottomBits_uid712_pT4_uid587_invPolyEval_in <= yPPolyEval_uid328_z_uid95_fpArctan2Test_b(14 downto 0);
    xBottomBits_uid712_pT4_uid587_invPolyEval_b <= xBottomBits_uid712_pT4_uid587_invPolyEval_in(14 downto 0);

	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_inputreg(DELAY,2782)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 15, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid712_pT4_uid587_invPolyEval_b, xout => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem(DUALMEM,2783)
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_ia <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_inputreg_q;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_aa <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdreg_q;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_ab <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_rdmux_q;
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 15,
        widthad_a => 4,
        numwords_a => 12,
        width_b => 15,
        widthad_b => 4,
        numwords_b => 12,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_q <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_iq(14 downto 0);

	--pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval(BITJOIN,713)@51
    pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_q <= ld_xBottomBits_uid712_pT4_uid587_invPolyEval_b_to_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((10 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_7(REG,972)@51
    reg_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_7_q <= pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid711_pT4_uid587_invPolyEval(BITSELECT,710)@51
    yBottomBits_uid711_pT4_uid587_invPolyEval_in <= s3_uid585_invPolyEval_b(21 downto 0);
    yBottomBits_uid711_pT4_uid587_invPolyEval_b <= yBottomBits_uid711_pT4_uid587_invPolyEval_in(21 downto 0);

	--ld_yBottomBits_uid711_pT4_uid587_invPolyEval_b_to_spad_yBottomBits_uid711_uid713_pT4_uid587_invPolyEval_a(DELAY,1765)@51
    ld_yBottomBits_uid711_pT4_uid587_invPolyEval_b_to_spad_yBottomBits_uid711_uid713_pT4_uid587_invPolyEval_a : dspba_delay
    GENERIC MAP ( width => 22, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid711_pT4_uid587_invPolyEval_b, xout => ld_yBottomBits_uid711_pT4_uid587_invPolyEval_b_to_spad_yBottomBits_uid711_uid713_pT4_uid587_invPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--spad_yBottomBits_uid711_uid713_pT4_uid587_invPolyEval(BITJOIN,712)@52
    spad_yBottomBits_uid711_uid713_pT4_uid587_invPolyEval_q <= GND_q & ld_yBottomBits_uid711_pT4_uid587_invPolyEval_b_to_spad_yBottomBits_uid711_uid713_pT4_uid587_invPolyEval_a_q;

	--pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval(BITJOIN,714)@52
    pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval_q <= spad_yBottomBits_uid711_uid713_pT4_uid587_invPolyEval_q & STD_LOGIC_VECTOR((3 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_6(REG,971)@52
    reg_pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_6_q <= pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor(LOGICAL,2779)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor_b <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor_q <= not (ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor_a or ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor_b);

	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_mem_top(CONSTANT,2775)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_mem_top_q <= "01100";

	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp(LOGICAL,2776)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp_a <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_mem_top_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_q);
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp_q <= "1" when ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp_a = ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp_b else "0";

	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmpReg(REG,2777)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmpReg_q <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_sticky_ena(REG,2780)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_nor_q = "1") THEN
                ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_sticky_ena_q <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd(LOGICAL,2781)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd_a <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd_b <= en;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd_q <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd_a and ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd_b;

	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt(COUNTER,2771)
    -- every=1, low=0, high=12, step=1, init=1
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_i = 11 THEN
                      ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_i - 12;
                    ELSE
                        ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_i,4));


	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdreg(REG,2772)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdreg_q <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux(MUX,2773)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_s <= en;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux: PROCESS (ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_s, ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdreg_q, ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem(DUALMEM,2770)
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_ia <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_yT3_uid580_invPolyEval_a_inputreg_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_aa <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdreg_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_ab <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_rdmux_q;
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 42,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 42,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_iq,
        address_a => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_aa,
        data_a => ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_ia
    );
    ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_reset0 <= areset;
        ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_q <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_iq(41 downto 0);

	--xTop27Bits_uid708_pT4_uid587_invPolyEval(BITSELECT,707)@52
    xTop27Bits_uid708_pT4_uid587_invPolyEval_in <= ld_yPPolyEval_uid328_z_uid95_fpArctan2Test_b_to_xTop27Bits_uid708_pT4_uid587_invPolyEval_a_replace_mem_q;
    xTop27Bits_uid708_pT4_uid587_invPolyEval_b <= xTop27Bits_uid708_pT4_uid587_invPolyEval_in(41 downto 15);

	--reg_xTop27Bits_uid708_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_4(REG,970)@52
    reg_xTop27Bits_uid708_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid708_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid708_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_4_q <= xTop27Bits_uid708_pT4_uid587_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma(CHAINMULTADD,847)@53
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_a(0),28));
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_a(1),28));
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_p(0) <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_l(0) * multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_c(0);
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_p(1) <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_l(1) * multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_c(1);
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_p(0),56);
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_p(1),56);
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_x(0) <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_w(0);
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_x(1) <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_w(1);
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_y(0) <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_s(1) + multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_x(0);
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_y(1) <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_x(1);
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid708_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_4_q),27);
            multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid712_uid714_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_7_q),27);
            multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid711_uid715_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_6_q),27);
            multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_s(0) <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_y(0);
                multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_s(1) <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid713_pT4_uid587_invPolyEval(BITSELECT,716)@56
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_in <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_q;
    multSumOfTwo27_uid713_pT4_uid587_invPolyEval_b <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_in(54 downto 4);

	--highBBits_uid719_pT4_uid587_invPolyEval(BITSELECT,718)@56
    highBBits_uid719_pT4_uid587_invPolyEval_in <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_b;
    highBBits_uid719_pT4_uid587_invPolyEval_b <= highBBits_uid719_pT4_uid587_invPolyEval_in(50 downto 22);

	--ld_reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_topProd_uid710_pT4_uid587_invPolyEval_1_q_to_topProd_uid710_pT4_uid587_invPolyEval_b(DELAY,1762)@52
    ld_reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_topProd_uid710_pT4_uid587_invPolyEval_1_q_to_topProd_uid710_pT4_uid587_invPolyEval_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_9_q, xout => ld_reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_topProd_uid710_pT4_uid587_invPolyEval_1_q_to_topProd_uid710_pT4_uid587_invPolyEval_b_q, ena => en(0), clk => clk, aclr => areset );

	--topProd_uid710_pT4_uid587_invPolyEval(MULT,709)@53
    topProd_uid710_pT4_uid587_invPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid710_pT4_uid587_invPolyEval_a),28)) * SIGNED(topProd_uid710_pT4_uid587_invPolyEval_b);
    topProd_uid710_pT4_uid587_invPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid710_pT4_uid587_invPolyEval_a <= (others => '0');
            topProd_uid710_pT4_uid587_invPolyEval_b <= (others => '0');
            topProd_uid710_pT4_uid587_invPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid710_pT4_uid587_invPolyEval_a <= reg_xTop27Bits_uid708_pT4_uid587_invPolyEval_0_to_multSumOfTwo27_uid713_pT4_uid587_invPolyEval_cma_4_q;
                topProd_uid710_pT4_uid587_invPolyEval_b <= ld_reg_yTop27Bits_uid709_pT4_uid587_invPolyEval_0_to_topProd_uid710_pT4_uid587_invPolyEval_1_q_to_topProd_uid710_pT4_uid587_invPolyEval_b_q;
                topProd_uid710_pT4_uid587_invPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid710_pT4_uid587_invPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid710_pT4_uid587_invPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid710_pT4_uid587_invPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid710_pT4_uid587_invPolyEval_q <= topProd_uid710_pT4_uid587_invPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid720_pT4_uid587_invPolyEval(ADD,719)@56
    sumAHighB_uid720_pT4_uid587_invPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid710_pT4_uid587_invPolyEval_q(53)) & topProd_uid710_pT4_uid587_invPolyEval_q);
    sumAHighB_uid720_pT4_uid587_invPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid719_pT4_uid587_invPolyEval_b(28)) & highBBits_uid719_pT4_uid587_invPolyEval_b);
            sumAHighB_uid720_pT4_uid587_invPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid720_pT4_uid587_invPolyEval_a) + SIGNED(sumAHighB_uid720_pT4_uid587_invPolyEval_b));
    sumAHighB_uid720_pT4_uid587_invPolyEval_q <= sumAHighB_uid720_pT4_uid587_invPolyEval_o(54 downto 0);


	--lowRangeB_uid718_pT4_uid587_invPolyEval(BITSELECT,717)@56
    lowRangeB_uid718_pT4_uid587_invPolyEval_in <= multSumOfTwo27_uid713_pT4_uid587_invPolyEval_b(21 downto 0);
    lowRangeB_uid718_pT4_uid587_invPolyEval_b <= lowRangeB_uid718_pT4_uid587_invPolyEval_in(21 downto 0);

	--add0_uid718_uid721_pT4_uid587_invPolyEval(BITJOIN,720)@56
    add0_uid718_uid721_pT4_uid587_invPolyEval_q <= sumAHighB_uid720_pT4_uid587_invPolyEval_q & lowRangeB_uid718_pT4_uid587_invPolyEval_b;

	--R_uid722_pT4_uid587_invPolyEval(BITSELECT,721)@56
    R_uid722_pT4_uid587_invPolyEval_in <= add0_uid718_uid721_pT4_uid587_invPolyEval_q(75 downto 0);
    R_uid722_pT4_uid587_invPolyEval_b <= R_uid722_pT4_uid587_invPolyEval_in(75 downto 25);

	--reg_R_uid722_pT4_uid587_invPolyEval_0_to_ts4_uid590_invPolyEval_1(REG,977)@56
    reg_R_uid722_pT4_uid587_invPolyEval_0_to_ts4_uid590_invPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid722_pT4_uid587_invPolyEval_0_to_ts4_uid590_invPolyEval_1_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid722_pT4_uid587_invPolyEval_0_to_ts4_uid590_invPolyEval_1_q <= R_uid722_pT4_uid587_invPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor(LOGICAL,2961)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor_a or ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor_b);

	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_mem_top(CONSTANT,2727)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_mem_top_q <= "01111";

	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp(LOGICAL,2728)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp_a <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_mem_top_q;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q);
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp_q <= "1" when ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp_a = ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp_b else "0";

	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg(REG,2729)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_sticky_ena(REG,2962)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_sticky_ena_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd(LOGICAL,2963)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd_b;

	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt(COUNTER,2723)
    -- every=1, low=0, high=15, step=1, init=1
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i <= TO_UNSIGNED(1,4);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_i,4));


	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg(REG,2724)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux(MUX,2725)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_s <= en;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux: PROCESS (ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_s, ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q, ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_s IS
                  WHEN "0" => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
                  WHEN "1" => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem(DUALMEM,2952)
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_aa <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_ab <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q;
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 10,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_iq(9 downto 0);

	--reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0(REG,932)@52
    reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_q <= ld_yAddr_uid327_z_uid95_fpArctan2Test_b_to_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid554_invTabGen_lutmem(DUALMEM,820)@53
    memoryC0_uid554_invTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid554_invTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid554_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_q;
    memoryC0_uid554_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 18,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 18,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC0_uid554_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid554_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid554_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid554_invTabGen_lutmem_iq,
        address_a => memoryC0_uid554_invTabGen_lutmem_aa,
        data_a => memoryC0_uid554_invTabGen_lutmem_ia
    );
    memoryC0_uid554_invTabGen_lutmem_reset0 <= areset;
        memoryC0_uid554_invTabGen_lutmem_q <= memoryC0_uid554_invTabGen_lutmem_iq(17 downto 0);

	--reg_memoryC0_uid554_invTabGen_lutmem_0_to_os_uid555_invTabGen_2(REG,936)@55
    reg_memoryC0_uid554_invTabGen_lutmem_0_to_os_uid555_invTabGen_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid554_invTabGen_lutmem_0_to_os_uid555_invTabGen_2_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid554_invTabGen_lutmem_0_to_os_uid555_invTabGen_2_q <= memoryC0_uid554_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid553_invTabGen_lutmem(DUALMEM,819)@53
    memoryC0_uid553_invTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid553_invTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid553_invTabGen_lutmem_ab <= reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid553_invTabGen_lutmem_0_q;
    memoryC0_uid553_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC0_uid553_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid553_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid553_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid553_invTabGen_lutmem_iq,
        address_a => memoryC0_uid553_invTabGen_lutmem_aa,
        data_a => memoryC0_uid553_invTabGen_lutmem_ia
    );
    memoryC0_uid553_invTabGen_lutmem_reset0 <= areset;
        memoryC0_uid553_invTabGen_lutmem_q <= memoryC0_uid553_invTabGen_lutmem_iq(19 downto 0);

	--reg_memoryC0_uid553_invTabGen_lutmem_0_to_os_uid555_invTabGen_1(REG,935)@55
    reg_memoryC0_uid553_invTabGen_lutmem_0_to_os_uid555_invTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid553_invTabGen_lutmem_0_to_os_uid555_invTabGen_1_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid553_invTabGen_lutmem_0_to_os_uid555_invTabGen_1_q <= memoryC0_uid553_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor(LOGICAL,2868)
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor_b <= ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor_q <= not (ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor_a or ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor_b);

	--ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_sticky_ena(REG,2869)
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_sticky_ena_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd(LOGICAL,2870)
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd_a <= ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd_q <= ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd_a and ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd_b;

	--ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_inputreg(DELAY,2858)
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q, xout => ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem(DUALMEM,2859)
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_ia <= ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_inputreg_q;
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_aa <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_ab <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q;
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 10,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_q <= ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_iq(9 downto 0);

	--memoryC0_uid552_invTabGen_lutmem(DUALMEM,818)@53
    memoryC0_uid552_invTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid552_invTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid552_invTabGen_lutmem_ab <= ld_reg_yAddr_uid327_z_uid95_fpArctan2Test_0_to_memoryC0_uid552_invTabGen_lutmem_0_q_to_memoryC0_uid552_invTabGen_lutmem_a_replace_mem_q;
    memoryC0_uid552_invTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 10,
        numwords_a => 1024,
        width_b => 20,
        widthad_b => 10,
        numwords_b => 1024,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC0_uid552_invTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid552_invTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid552_invTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid552_invTabGen_lutmem_iq,
        address_a => memoryC0_uid552_invTabGen_lutmem_aa,
        data_a => memoryC0_uid552_invTabGen_lutmem_ia
    );
    memoryC0_uid552_invTabGen_lutmem_reset0 <= areset;
        memoryC0_uid552_invTabGen_lutmem_q <= memoryC0_uid552_invTabGen_lutmem_iq(19 downto 0);

	--reg_memoryC0_uid552_invTabGen_lutmem_0_to_os_uid555_invTabGen_0(REG,934)@55
    reg_memoryC0_uid552_invTabGen_lutmem_0_to_os_uid555_invTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid552_invTabGen_lutmem_0_to_os_uid555_invTabGen_0_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid552_invTabGen_lutmem_0_to_os_uid555_invTabGen_0_q <= memoryC0_uid552_invTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid555_invTabGen(BITJOIN,554)@56
    os_uid555_invTabGen_q <= reg_memoryC0_uid554_invTabGen_lutmem_0_to_os_uid555_invTabGen_2_q & reg_memoryC0_uid553_invTabGen_lutmem_0_to_os_uid555_invTabGen_1_q & reg_memoryC0_uid552_invTabGen_lutmem_0_to_os_uid555_invTabGen_0_q;

	--cIncludingRoundingBit_uid589_invPolyEval(BITJOIN,588)@56
    cIncludingRoundingBit_uid589_invPolyEval_q <= os_uid555_invTabGen_q & tmpOne_uid244_div_uid49_fpArctan2Test_q;

	--reg_cIncludingRoundingBit_uid589_invPolyEval_0_to_ts4_uid590_invPolyEval_0(REG,976)@56
    reg_cIncludingRoundingBit_uid589_invPolyEval_0_to_ts4_uid590_invPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid589_invPolyEval_0_to_ts4_uid590_invPolyEval_0_q <= "0000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid589_invPolyEval_0_to_ts4_uid590_invPolyEval_0_q <= cIncludingRoundingBit_uid589_invPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid590_invPolyEval(ADD,589)@57
    ts4_uid590_invPolyEval_a <= STD_LOGIC_VECTOR((61 downto 61 => reg_cIncludingRoundingBit_uid589_invPolyEval_0_to_ts4_uid590_invPolyEval_0_q(60)) & reg_cIncludingRoundingBit_uid589_invPolyEval_0_to_ts4_uid590_invPolyEval_0_q);
    ts4_uid590_invPolyEval_b <= STD_LOGIC_VECTOR((61 downto 51 => reg_R_uid722_pT4_uid587_invPolyEval_0_to_ts4_uid590_invPolyEval_1_q(50)) & reg_R_uid722_pT4_uid587_invPolyEval_0_to_ts4_uid590_invPolyEval_1_q);
            ts4_uid590_invPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid590_invPolyEval_a) + SIGNED(ts4_uid590_invPolyEval_b));
    ts4_uid590_invPolyEval_q <= ts4_uid590_invPolyEval_o(61 downto 0);


	--s4_uid591_invPolyEval(BITSELECT,590)@57
    s4_uid591_invPolyEval_in <= ts4_uid590_invPolyEval_q;
    s4_uid591_invPolyEval_b <= s4_uid591_invPolyEval_in(61 downto 1);

	--fxpInverseRes_uid330_z_uid95_fpArctan2Test(BITSELECT,329)@57
    fxpInverseRes_uid330_z_uid95_fpArctan2Test_in <= s4_uid591_invPolyEval_b(57 downto 0);
    fxpInverseRes_uid330_z_uid95_fpArctan2Test_b <= fxpInverseRes_uid330_z_uid95_fpArctan2Test_in(57 downto 5);

	--fxpInverseResFrac_uid336_z_uid95_fpArctan2Test(BITSELECT,335)@57
    fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_in <= fxpInverseRes_uid330_z_uid95_fpArctan2Test_b(51 downto 0);
    fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_b <= fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_in(51 downto 0);

	--reg_fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_2(REG,979)@57
    reg_fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_2_q <= fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor(LOGICAL,3014)
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor_b <= ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_sticky_ena_q;
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor_q <= not (ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor_a or ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor_b);

	--ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_sticky_ena(REG,3015)
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_nor_q = "1") THEN
                ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_sticky_ena_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd(LOGICAL,3016)
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd_a <= ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_sticky_ena_q;
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd_b <= en;
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd_q <= ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd_a and ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd_b;

	--ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_inputreg(DELAY,3004)
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => fracXIsZero_uid324_z_uid95_fpArctan2Test_q, xout => ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem(DUALMEM,3005)
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_ia <= ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_inputreg_q;
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_aa <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg_q;
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_ab <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_q;
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_iq,
        address_a => ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_aa,
        data_a => ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_ia
    );
    ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_reset0 <= areset;
        ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_q <= ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_iq(0 downto 0);

	--reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1(REG,978)@57
    reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_q <= ld_fracXIsZero_uid324_z_uid95_fpArctan2Test_q_to_reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--fracRCalc_uid337_z_uid95_fpArctan2Test(MUX,336)@58
    fracRCalc_uid337_z_uid95_fpArctan2Test_s <= reg_fracXIsZero_uid324_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_1_q;
    fracRCalc_uid337_z_uid95_fpArctan2Test: PROCESS (fracRCalc_uid337_z_uid95_fpArctan2Test_s, en, reg_fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_2_q, cstAllZWF_uid7_fpArctan2Test_q)
    BEGIN
            CASE fracRCalc_uid337_z_uid95_fpArctan2Test_s IS
                  WHEN "0" => fracRCalc_uid337_z_uid95_fpArctan2Test_q <= reg_fxpInverseResFrac_uid336_z_uid95_fpArctan2Test_0_to_fracRCalc_uid337_z_uid95_fpArctan2Test_2_q;
                  WHEN "1" => fracRCalc_uid337_z_uid95_fpArctan2Test_q <= cstAllZWF_uid7_fpArctan2Test_q;
                  WHEN OTHERS => fracRCalc_uid337_z_uid95_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor(LOGICAL,3027)
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor_b <= ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_sticky_ena_q;
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor_q <= not (ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor_a or ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor_b);

	--ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_sticky_ena(REG,3028)
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_nor_q = "1") THEN
                ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_sticky_ena_q <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd(LOGICAL,3029)
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd_a <= ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_sticky_ena_q;
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd_b <= en;
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd_q <= ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd_a and ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd_b;

	--ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_inputreg(DELAY,3017)
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q, xout => ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem(DUALMEM,3018)
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_ia <= ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_inputreg_q;
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_aa <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdreg_q;
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_ab <= ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_rdmux_q;
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 2,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_iq,
        address_a => ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_aa,
        data_a => ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_ia
    );
    ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_reset0 <= areset;
        ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_q <= ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_iq(1 downto 0);

	--reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1(REG,980)@57
    reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_q <= ld_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_q_to_reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostExc_uid343_z_uid95_fpArctan2Test(MUX,342)@58
    fracRPostExc_uid343_z_uid95_fpArctan2Test_s <= reg_outMuxSelEnc_uid342_z_uid95_fpArctan2Test_0_to_fracRPostExc_uid343_z_uid95_fpArctan2Test_1_q;
    fracRPostExc_uid343_z_uid95_fpArctan2Test: PROCESS (fracRPostExc_uid343_z_uid95_fpArctan2Test_s, en, cstAllZWF_uid7_fpArctan2Test_q, fracRCalc_uid337_z_uid95_fpArctan2Test_q, cstAllZWF_uid7_fpArctan2Test_q, cstNaNWF_uid55_fpArctan2Test_q)
    BEGIN
            CASE fracRPostExc_uid343_z_uid95_fpArctan2Test_s IS
                  WHEN "00" => fracRPostExc_uid343_z_uid95_fpArctan2Test_q <= cstAllZWF_uid7_fpArctan2Test_q;
                  WHEN "01" => fracRPostExc_uid343_z_uid95_fpArctan2Test_q <= fracRCalc_uid337_z_uid95_fpArctan2Test_q;
                  WHEN "10" => fracRPostExc_uid343_z_uid95_fpArctan2Test_q <= cstAllZWF_uid7_fpArctan2Test_q;
                  WHEN "11" => fracRPostExc_uid343_z_uid95_fpArctan2Test_q <= cstNaNWF_uid55_fpArctan2Test_q;
                  WHEN OTHERS => fracRPostExc_uid343_z_uid95_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--R_uid347_z_uid95_fpArctan2Test(BITJOIN,346)@58
    R_uid347_z_uid95_fpArctan2Test_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_mem_q & ld_expRPostExc_uid344_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_b_replace_mem_q & fracRPostExc_uid343_z_uid95_fpArctan2Test_q;

	--ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor(LOGICAL,2279)
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor_b <= ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_sticky_ena_q;
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor_q <= not (ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor_a or ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor_b);

	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_mem_top(CONSTANT,2264)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_mem_top_q <= "010100";

	--ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp(LOGICAL,2276)
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp_a <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_mem_top_q;
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_q);
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp_q <= "1" when ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp_a = ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp_b else "0";

	--ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmpReg(REG,2277)
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmpReg_q <= ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_sticky_ena(REG,2280)
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_nor_q = "1") THEN
                ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_sticky_ena_q <= ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd(LOGICAL,2281)
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd_a <= ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_sticky_ena_q;
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd_b <= en;
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd_q <= ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd_a and ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd_b;

	--reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2(REG,983)@34
    reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q <= divR_uid295_div_uid49_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_inputreg(DELAY,2271)
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q, xout => ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg(REG,2261)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg_q <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt(COUNTER,2260)
    -- every=1, low=0, high=20, step=1, init=1
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_i = 19 THEN
                      ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_eq = '1') THEN
                        ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_i <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_i - 20;
                    ELSE
                        ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_i <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_i,5));


	--ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem(DUALMEM,2272)
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_ia <= ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_inputreg_q;
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_aa <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg_q;
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_ab <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_q;
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 64,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_ia
    );
    ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_q <= ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_iq(63 downto 0);

	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor(LOGICAL,2268)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor_b <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_sticky_ena_q;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor_q <= not (ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor_a or ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor_b);

	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp(LOGICAL,2265)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp_a <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_mem_top_q;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_q);
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp_q <= "1" when ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp_a = ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp_b else "0";

	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmpReg(REG,2266)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmpReg_q <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_sticky_ena(REG,2269)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_nor_q = "1") THEN
                ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_sticky_ena_q <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd(LOGICAL,2270)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd_a <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_sticky_ena_q;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd_b <= en;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd_q <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd_a and ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd_b;

	--path2_uid94_fpArctan2Test(COMPARE,93)@35
    path2_uid94_fpArctan2Test_cin <= GND_q;
    path2_uid94_fpArctan2Test_a <= STD_LOGIC_VECTOR("00" & reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q) & '0';
    path2_uid94_fpArctan2Test_b <= STD_LOGIC_VECTOR("00" & cstBias_uid57_fpArctan2Test_q) & path2_uid94_fpArctan2Test_cin(0);
            path2_uid94_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(path2_uid94_fpArctan2Test_a) - UNSIGNED(path2_uid94_fpArctan2Test_b));
    path2_uid94_fpArctan2Test_n(0) <= not path2_uid94_fpArctan2Test_o(13);


	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_inputreg(DELAY,2258)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => path2_uid94_fpArctan2Test_n, xout => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux(MUX,2262)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_s <= en;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux: PROCESS (ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_s, ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg_q, ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_q)
    BEGIN
            CASE ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_s IS
                  WHEN "0" => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_q <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg_q;
                  WHEN "1" => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_q <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem(DUALMEM,2259)
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_ia <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_inputreg_q;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_aa <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg_q;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_ab <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_q;
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_ia
    );
    ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_q <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_iq(0 downto 0);

	--u_uid96_fpArctan2Test(MUX,95)@58
    u_uid96_fpArctan2Test_s <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_mem_q;
    u_uid96_fpArctan2Test: PROCESS (u_uid96_fpArctan2Test_s, en, ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_q, R_uid347_z_uid95_fpArctan2Test_q)
    BEGIN
            CASE u_uid96_fpArctan2Test_s IS
                  WHEN "0" => u_uid96_fpArctan2Test_q <= ld_reg_divR_uid295_div_uid49_fpArctan2Test_0_to_u_uid96_fpArctan2Test_2_q_to_u_uid96_fpArctan2Test_c_replace_mem_q;
                  WHEN "1" => u_uid96_fpArctan2Test_q <= R_uid347_z_uid95_fpArctan2Test_q;
                  WHEN OTHERS => u_uid96_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracU_uid98_fpArctan2Test(BITSELECT,97)@58
    fracU_uid98_fpArctan2Test_in <= u_uid96_fpArctan2Test_q(51 downto 0);
    fracU_uid98_fpArctan2Test_b <= fracU_uid98_fpArctan2Test_in(51 downto 0);

	--ld_fracU_uid98_fpArctan2Test_b_to_oFracU_uid99_uid99_fpArctan2Test_a(DELAY,1143)@58
    ld_fracU_uid98_fpArctan2Test_b_to_oFracU_uid99_uid99_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracU_uid98_fpArctan2Test_b, xout => ld_fracU_uid98_fpArctan2Test_b_to_oFracU_uid99_uid99_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracU_uid99_uid99_fpArctan2Test(BITJOIN,98)@59
    oFracU_uid99_uid99_fpArctan2Test_q <= VCC_q & ld_fracU_uid98_fpArctan2Test_b_to_oFracU_uid99_uid99_fpArctan2Test_a_q;

	--oFracUExt_uid108_fpArctan2Test(BITJOIN,107)@59
    oFracUExt_uid108_fpArctan2Test_q <= cst01pWShift_uid107_fpArctan2Test_q & oFracU_uid99_uid99_fpArctan2Test_q;

	--X56dto0_uid357_fxpU_uid110_fpArctan2Test(BITSELECT,356)@59
    X56dto0_uid357_fxpU_uid110_fpArctan2Test_in <= oFracUExt_uid108_fpArctan2Test_q(56 downto 0);
    X56dto0_uid357_fxpU_uid110_fpArctan2Test_b <= X56dto0_uid357_fxpU_uid110_fpArctan2Test_in(56 downto 0);

	--leftShiftStage0Idx3Pad24_uid356_fxpU_uid110_fpArctan2Test(CONSTANT,355)
    leftShiftStage0Idx3Pad24_uid356_fxpU_uid110_fpArctan2Test_q <= "000000000000000000000000";

	--leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test(BITJOIN,357)@59
    leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_q <= X56dto0_uid357_fxpU_uid110_fpArctan2Test_b & leftShiftStage0Idx3Pad24_uid356_fxpU_uid110_fpArctan2Test_q;

	--reg_leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_5(REG,993)@59
    reg_leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_5_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_5_q <= leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--X64dto0_uid354_fxpU_uid110_fpArctan2Test(BITSELECT,353)@59
    X64dto0_uid354_fxpU_uid110_fpArctan2Test_in <= oFracUExt_uid108_fpArctan2Test_q(64 downto 0);
    X64dto0_uid354_fxpU_uid110_fpArctan2Test_b <= X64dto0_uid354_fxpU_uid110_fpArctan2Test_in(64 downto 0);

	--leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test(BITJOIN,354)@59
    leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_q <= X64dto0_uid354_fxpU_uid110_fpArctan2Test_b & leftShiftStage0Idx2Pad16_uid353_fxpU_uid110_fpArctan2Test_q;

	--reg_leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_4(REG,992)@59
    reg_leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_4_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_4_q <= leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--X72dto0_uid351_fxpU_uid110_fpArctan2Test(BITSELECT,350)@59
    X72dto0_uid351_fxpU_uid110_fpArctan2Test_in <= oFracUExt_uid108_fpArctan2Test_q(72 downto 0);
    X72dto0_uid351_fxpU_uid110_fpArctan2Test_b <= X72dto0_uid351_fxpU_uid110_fpArctan2Test_in(72 downto 0);

	--leftShiftStage0Idx1Pad8_uid350_fxpU_uid110_fpArctan2Test(CONSTANT,349)
    leftShiftStage0Idx1Pad8_uid350_fxpU_uid110_fpArctan2Test_q <= "00000000";

	--leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test(BITJOIN,351)@59
    leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_q <= X72dto0_uid351_fxpU_uid110_fpArctan2Test_b & leftShiftStage0Idx1Pad8_uid350_fxpU_uid110_fpArctan2Test_q;

	--reg_leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_3(REG,991)@59
    reg_leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_3_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_3_q <= leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_oFracUExt_uid108_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_2(REG,990)@59
    reg_oFracUExt_uid108_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_oFracUExt_uid108_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_oFracUExt_uid108_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_2_q <= oFracUExt_uid108_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--shiftBias_uid102_fpArctan2Test(CONSTANT,101)
    shiftBias_uid102_fpArctan2Test_q <= "01111100011";

	--expU_uid97_fpArctan2Test(BITSELECT,96)@58
    expU_uid97_fpArctan2Test_in <= u_uid96_fpArctan2Test_q(62 downto 0);
    expU_uid97_fpArctan2Test_b <= expU_uid97_fpArctan2Test_in(62 downto 52);

	--reg_expU_uid97_fpArctan2Test_0_to_atanUIsU_uid101_fpArctan2Test_1(REG,984)@58
    reg_expU_uid97_fpArctan2Test_0_to_atanUIsU_uid101_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expU_uid97_fpArctan2Test_0_to_atanUIsU_uid101_fpArctan2Test_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expU_uid97_fpArctan2Test_0_to_atanUIsU_uid101_fpArctan2Test_1_q <= expU_uid97_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--shiftValue_uid103_fpArctan2Test(SUB,102)@59
    shiftValue_uid103_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & reg_expU_uid97_fpArctan2Test_0_to_atanUIsU_uid101_fpArctan2Test_1_q);
    shiftValue_uid103_fpArctan2Test_b <= STD_LOGIC_VECTOR("0" & shiftBias_uid102_fpArctan2Test_q);
            shiftValue_uid103_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftValue_uid103_fpArctan2Test_a) - UNSIGNED(shiftValue_uid103_fpArctan2Test_b));
    shiftValue_uid103_fpArctan2Test_q <= shiftValue_uid103_fpArctan2Test_o(11 downto 0);


	--ShiftValue11_uid104_fpArctan2Test(BITSELECT,103)@59
    ShiftValue11_uid104_fpArctan2Test_in <= shiftValue_uid103_fpArctan2Test_q;
    ShiftValue11_uid104_fpArctan2Test_b <= ShiftValue11_uid104_fpArctan2Test_in(11 downto 11);

	--shiftValuePostNeg_uid106_fpArctan2Test(MUX,105)@59
    shiftValuePostNeg_uid106_fpArctan2Test_s <= ShiftValue11_uid104_fpArctan2Test_b;
    shiftValuePostNeg_uid106_fpArctan2Test: PROCESS (shiftValuePostNeg_uid106_fpArctan2Test_s, en, shiftValue_uid103_fpArctan2Test_q, zS_uid105_fpArctan2Test_q)
    BEGIN
            CASE shiftValuePostNeg_uid106_fpArctan2Test_s IS
                  WHEN "0" => shiftValuePostNeg_uid106_fpArctan2Test_q <= shiftValue_uid103_fpArctan2Test_q;
                  WHEN "1" => shiftValuePostNeg_uid106_fpArctan2Test_q <= zS_uid105_fpArctan2Test_q;
                  WHEN OTHERS => shiftValuePostNeg_uid106_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fxpShifterBits_uid109_fpArctan2Test(BITSELECT,108)@59
    fxpShifterBits_uid109_fpArctan2Test_in <= shiftValuePostNeg_uid106_fpArctan2Test_q(4 downto 0);
    fxpShifterBits_uid109_fpArctan2Test_b <= fxpShifterBits_uid109_fpArctan2Test_in(4 downto 0);

	--leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test(BITSELECT,358)@59
    leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_in <= fxpShifterBits_uid109_fpArctan2Test_b;
    leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_b <= leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_in(4 downto 3);

	--reg_leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_1(REG,989)@59
    reg_leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_1_q <= leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test(MUX,359)@60
    leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_s <= reg_leftShiftStageSel4Dto3_uid359_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_1_q;
    leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test: PROCESS (leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_s, en, reg_oFracUExt_uid108_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_2_q, reg_leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_3_q, reg_leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_4_q, reg_leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_5_q)
    BEGIN
            CASE leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_s IS
                  WHEN "00" => leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q <= reg_oFracUExt_uid108_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_2_q;
                  WHEN "01" => leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q <= reg_leftShiftStage0Idx1_uid352_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_3_q;
                  WHEN "10" => leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q <= reg_leftShiftStage0Idx2_uid355_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_4_q;
                  WHEN "11" => leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q <= reg_leftShiftStage0Idx3_uid358_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_5_q;
                  WHEN OTHERS => leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test(BITSELECT,367)@60
    LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_in <= leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q(74 downto 0);
    LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_b <= LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_in(74 downto 0);

	--ld_LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test_b(DELAY,1422)@60
    ld_LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test_b : dspba_delay
    GENERIC MAP ( width => 75, depth => 1 )
    PORT MAP ( xin => LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_b, xout => ld_LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx3Pad6_uid367_fxpU_uid110_fpArctan2Test(CONSTANT,366)
    leftShiftStage1Idx3Pad6_uid367_fxpU_uid110_fpArctan2Test_q <= "000000";

	--leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test(BITJOIN,368)@61
    leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test_q <= ld_LeftShiftStage074dto0_uid368_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test_b_q & leftShiftStage1Idx3Pad6_uid367_fxpU_uid110_fpArctan2Test_q;

	--LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test(BITSELECT,364)@60
    LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_in <= leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q(76 downto 0);
    LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_b <= LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_in(76 downto 0);

	--ld_LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test_b(DELAY,1420)@60
    ld_LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test_b : dspba_delay
    GENERIC MAP ( width => 77, depth => 1 )
    PORT MAP ( xin => LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_b, xout => ld_LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx2Pad4_uid364_fxpU_uid110_fpArctan2Test(CONSTANT,363)
    leftShiftStage1Idx2Pad4_uid364_fxpU_uid110_fpArctan2Test_q <= "0000";

	--leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test(BITJOIN,365)@61
    leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test_q <= ld_LeftShiftStage076dto0_uid365_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test_b_q & leftShiftStage1Idx2Pad4_uid364_fxpU_uid110_fpArctan2Test_q;

	--LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test(BITSELECT,361)@60
    LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_in <= leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q(78 downto 0);
    LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_b <= LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_in(78 downto 0);

	--ld_LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test_b(DELAY,1418)@60
    ld_LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test_b : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_b, xout => ld_LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test(BITJOIN,362)@61
    leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test_q <= ld_LeftShiftStage078dto0_uid362_fxpU_uid110_fpArctan2Test_b_to_leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test_b_q & z_uid250_div_uid49_fpArctan2Test_q;

	--reg_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_2(REG,995)@60
    reg_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_2_q <= leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test(BITSELECT,369)@59
    leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_in <= fxpShifterBits_uid109_fpArctan2Test_b(2 downto 0);
    leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_b <= leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_in(2 downto 1);

	--ld_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1_a(DELAY,2137)@59
    ld_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_b, xout => ld_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1(REG,994)@60
    reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1_q <= ld_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test(MUX,370)@61
    leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_s <= reg_leftShiftStageSel2Dto1_uid370_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_1_q;
    leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test: PROCESS (leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_s, en, reg_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_2_q, leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test_q, leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test_q, leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test_q)
    BEGIN
            CASE leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_s IS
                  WHEN "00" => leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_q <= reg_leftShiftStage0_uid360_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_2_q;
                  WHEN "01" => leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_q <= leftShiftStage1Idx1_uid363_fxpU_uid110_fpArctan2Test_q;
                  WHEN "10" => leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_q <= leftShiftStage1Idx2_uid366_fxpU_uid110_fpArctan2Test_q;
                  WHEN "11" => leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_q <= leftShiftStage1Idx3_uid369_fxpU_uid110_fpArctan2Test_q;
                  WHEN OTHERS => leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test(BITSELECT,374)@59
    leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_in <= fxpShifterBits_uid109_fpArctan2Test_b(0 downto 0);
    leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_b <= leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_in(0 downto 0);

	--ld_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1_a(DELAY,2139)@59
    ld_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_b, xout => ld_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1(REG,996)@60
    reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1_q <= ld_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_b_to_reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test(MUX,375)@61
    leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_s <= reg_leftShiftStageSel0Dto0_uid375_fxpU_uid110_fpArctan2Test_0_to_leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_1_q;
    leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test: PROCESS (leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_s, en, leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_q, leftShiftStage2Idx1_uid374_fxpU_uid110_fpArctan2Test_q)
    BEGIN
            CASE leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_s IS
                  WHEN "0" => leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_q <= leftShiftStage1_uid371_fxpU_uid110_fpArctan2Test_q;
                  WHEN "1" => leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_q <= leftShiftStage2Idx1_uid374_fxpU_uid110_fpArctan2Test_q;
                  WHEN OTHERS => leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--y_uid111_fpArctan2Test(BITSELECT,110)@61
    y_uid111_fpArctan2Test_in <= leftShiftStage2_uid376_fxpU_uid110_fpArctan2Test_q(79 downto 0);
    y_uid111_fpArctan2Test_b <= y_uid111_fpArctan2Test_in(79 downto 1);

	--yAddr_uid113_fpArctan2Test(BITSELECT,112)@61
    yAddr_uid113_fpArctan2Test_in <= y_uid111_fpArctan2Test_b;
    yAddr_uid113_fpArctan2Test_b <= yAddr_uid113_fpArctan2Test_in(78 downto 71);

	--reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0(REG,1001)@61
    reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q <= yAddr_uid113_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid391_atanXOXTabGen_lutmem(DUALMEM,805)@62
    memoryC5_uid391_atanXOXTabGen_lutmem_ia <= (others => '0');
    memoryC5_uid391_atanXOXTabGen_lutmem_aa <= (others => '0');
    memoryC5_uid391_atanXOXTabGen_lutmem_ab <= reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q;
    memoryC5_uid391_atanXOXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 17,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC5_uid391_atanXOXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid391_atanXOXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid391_atanXOXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid391_atanXOXTabGen_lutmem_iq,
        address_a => memoryC5_uid391_atanXOXTabGen_lutmem_aa,
        data_a => memoryC5_uid391_atanXOXTabGen_lutmem_ia
    );
    memoryC5_uid391_atanXOXTabGen_lutmem_reset0 <= areset;
        memoryC5_uid391_atanXOXTabGen_lutmem_q <= memoryC5_uid391_atanXOXTabGen_lutmem_iq(16 downto 0);

	--reg_memoryC5_uid391_atanXOXTabGen_lutmem_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_1(REG,1007)@64
    reg_memoryC5_uid391_atanXOXTabGen_lutmem_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid391_atanXOXTabGen_lutmem_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid391_atanXOXTabGen_lutmem_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_1_q <= memoryC5_uid391_atanXOXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a_inputreg(DELAY,2282)
    ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => y_uid111_fpArctan2Test_b, xout => ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a(DELAY,1153)@61
    ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 79, depth => 2 )
    PORT MAP ( xin => ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a_inputreg_q, xout => ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--yPPolyEval_uid114_fpArctan2Test(BITSELECT,113)@64
    yPPolyEval_uid114_fpArctan2Test_in <= ld_y_uid111_fpArctan2Test_b_to_yPPolyEval_uid114_fpArctan2Test_a_q(70 downto 0);
    yPPolyEval_uid114_fpArctan2Test_b <= yPPolyEval_uid114_fpArctan2Test_in(70 downto 24);

	--yT1_uid393_atanXOXPolyEval(BITSELECT,392)@64
    yT1_uid393_atanXOXPolyEval_in <= yPPolyEval_uid114_fpArctan2Test_b;
    yT1_uid393_atanXOXPolyEval_b <= yT1_uid393_atanXOXPolyEval_in(46 downto 30);

	--reg_yT1_uid393_atanXOXPolyEval_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_0(REG,1006)@64
    reg_yT1_uid393_atanXOXPolyEval_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid393_atanXOXPolyEval_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid393_atanXOXPolyEval_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_0_q <= yT1_uid393_atanXOXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid593_pT1_uid394_atanXOXPolyEval(MULT,592)@65
    prodXY_uid593_pT1_uid394_atanXOXPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid593_pT1_uid394_atanXOXPolyEval_a),18)) * SIGNED(prodXY_uid593_pT1_uid394_atanXOXPolyEval_b);
    prodXY_uid593_pT1_uid394_atanXOXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid593_pT1_uid394_atanXOXPolyEval_a <= (others => '0');
            prodXY_uid593_pT1_uid394_atanXOXPolyEval_b <= (others => '0');
            prodXY_uid593_pT1_uid394_atanXOXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid593_pT1_uid394_atanXOXPolyEval_a <= reg_yT1_uid393_atanXOXPolyEval_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_0_q;
                prodXY_uid593_pT1_uid394_atanXOXPolyEval_b <= reg_memoryC5_uid391_atanXOXTabGen_lutmem_0_to_prodXY_uid593_pT1_uid394_atanXOXPolyEval_1_q;
                prodXY_uid593_pT1_uid394_atanXOXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid593_pT1_uid394_atanXOXPolyEval_pr,34));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid593_pT1_uid394_atanXOXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid593_pT1_uid394_atanXOXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid593_pT1_uid394_atanXOXPolyEval_q <= prodXY_uid593_pT1_uid394_atanXOXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid594_pT1_uid394_atanXOXPolyEval(BITSELECT,593)@68
    prodXYTruncFR_uid594_pT1_uid394_atanXOXPolyEval_in <= prodXY_uid593_pT1_uid394_atanXOXPolyEval_q;
    prodXYTruncFR_uid594_pT1_uid394_atanXOXPolyEval_b <= prodXYTruncFR_uid594_pT1_uid394_atanXOXPolyEval_in(33 downto 16);

	--highBBits_uid396_atanXOXPolyEval(BITSELECT,395)@68
    highBBits_uid396_atanXOXPolyEval_in <= prodXYTruncFR_uid594_pT1_uid394_atanXOXPolyEval_b;
    highBBits_uid396_atanXOXPolyEval_b <= highBBits_uid396_atanXOXPolyEval_in(17 downto 1);

	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC4_uid389_atanXOXTabGen_lutmem_0_q_to_memoryC4_uid389_atanXOXTabGen_lutmem_a(DELAY,1922)@62
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC4_uid389_atanXOXTabGen_lutmem_0_q_to_memoryC4_uid389_atanXOXTabGen_lutmem_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q, xout => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC4_uid389_atanXOXTabGen_lutmem_0_q_to_memoryC4_uid389_atanXOXTabGen_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC4_uid389_atanXOXTabGen_lutmem(DUALMEM,804)@65
    memoryC4_uid389_atanXOXTabGen_lutmem_ia <= (others => '0');
    memoryC4_uid389_atanXOXTabGen_lutmem_aa <= (others => '0');
    memoryC4_uid389_atanXOXTabGen_lutmem_ab <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC4_uid389_atanXOXTabGen_lutmem_0_q_to_memoryC4_uid389_atanXOXTabGen_lutmem_a_q;
    memoryC4_uid389_atanXOXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 25,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 25,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC4_uid389_atanXOXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid389_atanXOXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid389_atanXOXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid389_atanXOXTabGen_lutmem_iq,
        address_a => memoryC4_uid389_atanXOXTabGen_lutmem_aa,
        data_a => memoryC4_uid389_atanXOXTabGen_lutmem_ia
    );
    memoryC4_uid389_atanXOXTabGen_lutmem_reset0 <= areset;
        memoryC4_uid389_atanXOXTabGen_lutmem_q <= memoryC4_uid389_atanXOXTabGen_lutmem_iq(24 downto 0);

	--reg_memoryC4_uid389_atanXOXTabGen_lutmem_0_to_sumAHighB_uid397_atanXOXPolyEval_0(REG,1009)@67
    reg_memoryC4_uid389_atanXOXTabGen_lutmem_0_to_sumAHighB_uid397_atanXOXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid389_atanXOXTabGen_lutmem_0_to_sumAHighB_uid397_atanXOXPolyEval_0_q <= "0000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid389_atanXOXTabGen_lutmem_0_to_sumAHighB_uid397_atanXOXPolyEval_0_q <= memoryC4_uid389_atanXOXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid397_atanXOXPolyEval(ADD,396)@68
    sumAHighB_uid397_atanXOXPolyEval_a <= STD_LOGIC_VECTOR((25 downto 25 => reg_memoryC4_uid389_atanXOXTabGen_lutmem_0_to_sumAHighB_uid397_atanXOXPolyEval_0_q(24)) & reg_memoryC4_uid389_atanXOXTabGen_lutmem_0_to_sumAHighB_uid397_atanXOXPolyEval_0_q);
    sumAHighB_uid397_atanXOXPolyEval_b <= STD_LOGIC_VECTOR((25 downto 17 => highBBits_uid396_atanXOXPolyEval_b(16)) & highBBits_uid396_atanXOXPolyEval_b);
            sumAHighB_uid397_atanXOXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid397_atanXOXPolyEval_a) + SIGNED(sumAHighB_uid397_atanXOXPolyEval_b));
    sumAHighB_uid397_atanXOXPolyEval_q <= sumAHighB_uid397_atanXOXPolyEval_o(25 downto 0);


	--lowRangeB_uid395_atanXOXPolyEval(BITSELECT,394)@68
    lowRangeB_uid395_atanXOXPolyEval_in <= prodXYTruncFR_uid594_pT1_uid394_atanXOXPolyEval_b(0 downto 0);
    lowRangeB_uid395_atanXOXPolyEval_b <= lowRangeB_uid395_atanXOXPolyEval_in(0 downto 0);

	--s1_uid395_uid398_atanXOXPolyEval(BITJOIN,397)@68
    s1_uid395_uid398_atanXOXPolyEval_q <= sumAHighB_uid397_atanXOXPolyEval_q & lowRangeB_uid395_atanXOXPolyEval_b;

	--reg_s1_uid395_uid398_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_1(REG,1011)@68
    reg_s1_uid395_uid398_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid395_uid398_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid395_uid398_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_1_q <= s1_uid395_uid398_atanXOXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor(LOGICAL,3064)
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor_b <= ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_sticky_ena_q;
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor_q <= not (ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor_a or ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor_b);

	--ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_sticky_ena(REG,3065)
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_nor_q = "1") THEN
                ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_sticky_ena_q <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd(LOGICAL,3066)
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd_a <= ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_sticky_ena_q;
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd_b <= en;
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd_q <= ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd_a and ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd_b;

	--yT2_uid399_atanXOXPolyEval(BITSELECT,398)@64
    yT2_uid399_atanXOXPolyEval_in <= yPPolyEval_uid114_fpArctan2Test_b;
    yT2_uid399_atanXOXPolyEval_b <= yT2_uid399_atanXOXPolyEval_in(46 downto 22);

	--ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_inputreg(DELAY,3056)
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 25, depth => 1 )
    PORT MAP ( xin => yT2_uid399_atanXOXPolyEval_b, xout => ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem(DUALMEM,3057)
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_ia <= ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_inputreg_q;
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_aa <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdreg_q;
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_ab <= ld_reg_xTop27Bits_uid642_pT2_uid517_invPE_0_to_topProd_uid644_pT2_uid517_invPE_0_q_to_topProd_uid644_pT2_uid517_invPE_a_replace_rdmux_q;
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 25,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 25,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_iq,
        address_a => ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_aa,
        data_a => ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_ia
    );
    ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_reset0 <= areset;
        ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_q <= ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_iq(24 downto 0);

	--reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0(REG,1010)@68
    reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_q <= "0000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_q <= ld_yT2_uid399_atanXOXPolyEval_b_to_reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid596_pT2_uid400_atanXOXPolyEval(MULT,595)@69
    prodXY_uid596_pT2_uid400_atanXOXPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid596_pT2_uid400_atanXOXPolyEval_a),26)) * SIGNED(prodXY_uid596_pT2_uid400_atanXOXPolyEval_b);
    prodXY_uid596_pT2_uid400_atanXOXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid596_pT2_uid400_atanXOXPolyEval_a <= (others => '0');
            prodXY_uid596_pT2_uid400_atanXOXPolyEval_b <= (others => '0');
            prodXY_uid596_pT2_uid400_atanXOXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid596_pT2_uid400_atanXOXPolyEval_a <= reg_yT2_uid399_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_0_q;
                prodXY_uid596_pT2_uid400_atanXOXPolyEval_b <= reg_s1_uid395_uid398_atanXOXPolyEval_0_to_prodXY_uid596_pT2_uid400_atanXOXPolyEval_1_q;
                prodXY_uid596_pT2_uid400_atanXOXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid596_pT2_uid400_atanXOXPolyEval_pr,52));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid596_pT2_uid400_atanXOXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid596_pT2_uid400_atanXOXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid596_pT2_uid400_atanXOXPolyEval_q <= prodXY_uid596_pT2_uid400_atanXOXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid597_pT2_uid400_atanXOXPolyEval(BITSELECT,596)@72
    prodXYTruncFR_uid597_pT2_uid400_atanXOXPolyEval_in <= prodXY_uid596_pT2_uid400_atanXOXPolyEval_q;
    prodXYTruncFR_uid597_pT2_uid400_atanXOXPolyEval_b <= prodXYTruncFR_uid597_pT2_uid400_atanXOXPolyEval_in(51 downto 24);

	--highBBits_uid402_atanXOXPolyEval(BITSELECT,401)@72
    highBBits_uid402_atanXOXPolyEval_in <= prodXYTruncFR_uid597_pT2_uid400_atanXOXPolyEval_b;
    highBBits_uid402_atanXOXPolyEval_b <= highBBits_uid402_atanXOXPolyEval_in(27 downto 1);

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor(LOGICAL,3077)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor_a or ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_sticky_ena(REG,3078)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_sticky_ena_q <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd(LOGICAL,3079)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_inputreg(DELAY,3043)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => yAddr_uid113_fpArctan2Test_b, xout => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem(DUALMEM,3068)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_aa <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdreg_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_ab <= ld_lOAdded_uid241_div_uid49_fpArctan2Test_q_to_oFracXExt_uid251_div_uid49_fpArctan2Test_b_replace_rdmux_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0(REG,1012)@68
    reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC3_uid387_atanXOXTabGen_lutmem(DUALMEM,803)@69
    memoryC3_uid387_atanXOXTabGen_lutmem_ia <= (others => '0');
    memoryC3_uid387_atanXOXTabGen_lutmem_aa <= (others => '0');
    memoryC3_uid387_atanXOXTabGen_lutmem_ab <= reg_yAddr_uid113_fpArctan2Test_0_to_memoryC3_uid387_atanXOXTabGen_lutmem_0_q;
    memoryC3_uid387_atanXOXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 34,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC3_uid387_atanXOXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid387_atanXOXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid387_atanXOXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid387_atanXOXTabGen_lutmem_iq,
        address_a => memoryC3_uid387_atanXOXTabGen_lutmem_aa,
        data_a => memoryC3_uid387_atanXOXTabGen_lutmem_ia
    );
    memoryC3_uid387_atanXOXTabGen_lutmem_reset0 <= areset;
        memoryC3_uid387_atanXOXTabGen_lutmem_q <= memoryC3_uid387_atanXOXTabGen_lutmem_iq(33 downto 0);

	--reg_memoryC3_uid387_atanXOXTabGen_lutmem_0_to_sumAHighB_uid403_atanXOXPolyEval_0(REG,1013)@71
    reg_memoryC3_uid387_atanXOXTabGen_lutmem_0_to_sumAHighB_uid403_atanXOXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid387_atanXOXTabGen_lutmem_0_to_sumAHighB_uid403_atanXOXPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid387_atanXOXTabGen_lutmem_0_to_sumAHighB_uid403_atanXOXPolyEval_0_q <= memoryC3_uid387_atanXOXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid403_atanXOXPolyEval(ADD,402)@72
    sumAHighB_uid403_atanXOXPolyEval_a <= STD_LOGIC_VECTOR((34 downto 34 => reg_memoryC3_uid387_atanXOXTabGen_lutmem_0_to_sumAHighB_uid403_atanXOXPolyEval_0_q(33)) & reg_memoryC3_uid387_atanXOXTabGen_lutmem_0_to_sumAHighB_uid403_atanXOXPolyEval_0_q);
    sumAHighB_uid403_atanXOXPolyEval_b <= STD_LOGIC_VECTOR((34 downto 27 => highBBits_uid402_atanXOXPolyEval_b(26)) & highBBits_uid402_atanXOXPolyEval_b);
            sumAHighB_uid403_atanXOXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid403_atanXOXPolyEval_a) + SIGNED(sumAHighB_uid403_atanXOXPolyEval_b));
    sumAHighB_uid403_atanXOXPolyEval_q <= sumAHighB_uid403_atanXOXPolyEval_o(34 downto 0);


	--lowRangeB_uid401_atanXOXPolyEval(BITSELECT,400)@72
    lowRangeB_uid401_atanXOXPolyEval_in <= prodXYTruncFR_uid597_pT2_uid400_atanXOXPolyEval_b(0 downto 0);
    lowRangeB_uid401_atanXOXPolyEval_b <= lowRangeB_uid401_atanXOXPolyEval_in(0 downto 0);

	--s2_uid401_uid404_atanXOXPolyEval(BITJOIN,403)@72
    s2_uid401_uid404_atanXOXPolyEval_q <= sumAHighB_uid403_atanXOXPolyEval_q & lowRangeB_uid401_atanXOXPolyEval_b;

	--reg_s2_uid401_uid404_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_1(REG,1015)@72
    reg_s2_uid401_uid404_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s2_uid401_uid404_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s2_uid401_uid404_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_1_q <= s2_uid401_uid404_atanXOXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor(LOGICAL,2718)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor_b <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_sticky_ena_q;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor_q <= not (ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor_a or ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor_b);

	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_mem_top(CONSTANT,2714)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_mem_top_q <= "0101";

	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp(LOGICAL,2715)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp_a <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_mem_top_q;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_q);
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp_q <= "1" when ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp_a = ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp_b else "0";

	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmpReg(REG,2716)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmpReg_q <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_sticky_ena(REG,2719)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_nor_q = "1") THEN
                ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_sticky_ena_q <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd(LOGICAL,2720)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd_a <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_sticky_ena_q;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd_b <= en;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd_q <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd_a and ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd_b;

	--yT3_uid405_atanXOXPolyEval(BITSELECT,404)@64
    yT3_uid405_atanXOXPolyEval_in <= yPPolyEval_uid114_fpArctan2Test_b;
    yT3_uid405_atanXOXPolyEval_b <= yT3_uid405_atanXOXPolyEval_in(46 downto 13);

	--reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0(REG,1014)@64
    reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q <= yT3_uid405_atanXOXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_inputreg(DELAY,2708)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 34, depth => 1 )
    PORT MAP ( xin => reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q, xout => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt(COUNTER,2710)
    -- every=1, low=0, high=5, step=1, init=1
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_i = 4 THEN
                      ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_i <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_i - 5;
                    ELSE
                        ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_i <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_i,3));


	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdreg(REG,2711)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdreg_q <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux(MUX,2712)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_s <= en;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux: PROCESS (ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_s, ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdreg_q, ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_q <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_q <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem(DUALMEM,2709)
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_ia <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_inputreg_q;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_aa <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdreg_q;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_ab <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_rdmux_q;
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 34,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_iq,
        address_a => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_aa,
        data_a => ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_ia
    );
    ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_reset0 <= areset;
        ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_q <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_iq(33 downto 0);

	--prodXY_uid599_pT3_uid406_atanXOXPolyEval(MULT,598)@73
    prodXY_uid599_pT3_uid406_atanXOXPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid599_pT3_uid406_atanXOXPolyEval_a),35)) * SIGNED(prodXY_uid599_pT3_uid406_atanXOXPolyEval_b);
    prodXY_uid599_pT3_uid406_atanXOXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid599_pT3_uid406_atanXOXPolyEval_a <= (others => '0');
            prodXY_uid599_pT3_uid406_atanXOXPolyEval_b <= (others => '0');
            prodXY_uid599_pT3_uid406_atanXOXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid599_pT3_uid406_atanXOXPolyEval_a <= ld_reg_yT3_uid405_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_0_q_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_a_replace_mem_q;
                prodXY_uid599_pT3_uid406_atanXOXPolyEval_b <= reg_s2_uid401_uid404_atanXOXPolyEval_0_to_prodXY_uid599_pT3_uid406_atanXOXPolyEval_1_q;
                prodXY_uid599_pT3_uid406_atanXOXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid599_pT3_uid406_atanXOXPolyEval_pr,70));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid599_pT3_uid406_atanXOXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid599_pT3_uid406_atanXOXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid599_pT3_uid406_atanXOXPolyEval_q <= prodXY_uid599_pT3_uid406_atanXOXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid600_pT3_uid406_atanXOXPolyEval(BITSELECT,599)@76
    prodXYTruncFR_uid600_pT3_uid406_atanXOXPolyEval_in <= prodXY_uid599_pT3_uid406_atanXOXPolyEval_q;
    prodXYTruncFR_uid600_pT3_uid406_atanXOXPolyEval_b <= prodXYTruncFR_uid600_pT3_uid406_atanXOXPolyEval_in(69 downto 35);

	--highBBits_uid408_atanXOXPolyEval(BITSELECT,407)@76
    highBBits_uid408_atanXOXPolyEval_in <= prodXYTruncFR_uid600_pT3_uid406_atanXOXPolyEval_b;
    highBBits_uid408_atanXOXPolyEval_b <= highBBits_uid408_atanXOXPolyEval_in(34 downto 1);

	--memoryC2_uid385_atanXOXTabGen_lutmem(DUALMEM,802)@62
    memoryC2_uid385_atanXOXTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid385_atanXOXTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid385_atanXOXTabGen_lutmem_ab <= reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q;
    memoryC2_uid385_atanXOXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 2,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC2_uid385_atanXOXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid385_atanXOXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid385_atanXOXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid385_atanXOXTabGen_lutmem_iq,
        address_a => memoryC2_uid385_atanXOXTabGen_lutmem_aa,
        data_a => memoryC2_uid385_atanXOXTabGen_lutmem_ia
    );
    memoryC2_uid385_atanXOXTabGen_lutmem_reset0 <= areset;
        memoryC2_uid385_atanXOXTabGen_lutmem_q <= memoryC2_uid385_atanXOXTabGen_lutmem_iq(1 downto 0);

	--ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a_inputreg(DELAY,3093)
    ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => memoryC2_uid385_atanXOXTabGen_lutmem_q, xout => ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a(DELAY,2162)@64
    ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 10 )
    PORT MAP ( xin => ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a_inputreg_q, xout => ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1(REG,1019)@75
    reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_q <= ld_memoryC2_uid385_atanXOXTabGen_lutmem_q_to_reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor(LOGICAL,3090)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor_a or ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_mem_top(CONSTANT,3086)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_mem_top_q <= "01000";

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp(LOGICAL,3087)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp_a <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_mem_top_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_q);
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp_q <= "1" when ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp_a = ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp_b else "0";

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmpReg(REG,3088)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmpReg_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_sticky_ena(REG,3091)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_sticky_ena_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd(LOGICAL,3092)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt(COUNTER,3082)
    -- every=1, low=0, high=8, step=1, init=1
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_i = 7 THEN
                      ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_eq = '1') THEN
                        ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_i <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_i - 8;
                    ELSE
                        ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_i <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_i,4));


	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdreg(REG,3083)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdreg_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux(MUX,3084)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_s <= en;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux: PROCESS (ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_s, ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdreg_q, ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdreg_q;
                  WHEN "1" => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem(DUALMEM,3081)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_aa <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdreg_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_ab <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_rdmux_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0(REG,1016)@72
    reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid384_atanXOXTabGen_lutmem(DUALMEM,801)@73
    memoryC2_uid384_atanXOXTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid384_atanXOXTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid384_atanXOXTabGen_lutmem_ab <= reg_yAddr_uid113_fpArctan2Test_0_to_memoryC2_uid384_atanXOXTabGen_lutmem_0_q;
    memoryC2_uid384_atanXOXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC2_uid384_atanXOXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid384_atanXOXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid384_atanXOXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid384_atanXOXTabGen_lutmem_iq,
        address_a => memoryC2_uid384_atanXOXTabGen_lutmem_aa,
        data_a => memoryC2_uid384_atanXOXTabGen_lutmem_ia
    );
    memoryC2_uid384_atanXOXTabGen_lutmem_reset0 <= areset;
        memoryC2_uid384_atanXOXTabGen_lutmem_q <= memoryC2_uid384_atanXOXTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid384_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_0(REG,1018)@75
    reg_memoryC2_uid384_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid384_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid384_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_0_q <= memoryC2_uid384_atanXOXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid386_atanXOXTabGen(BITJOIN,385)@76
    os_uid386_atanXOXTabGen_q <= reg_memoryC2_uid385_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_1_q & reg_memoryC2_uid384_atanXOXTabGen_lutmem_0_to_os_uid386_atanXOXTabGen_0_q;

	--sumAHighB_uid409_atanXOXPolyEval(ADD,408)@76
    sumAHighB_uid409_atanXOXPolyEval_a <= STD_LOGIC_VECTOR((42 downto 42 => os_uid386_atanXOXTabGen_q(41)) & os_uid386_atanXOXTabGen_q);
    sumAHighB_uid409_atanXOXPolyEval_b <= STD_LOGIC_VECTOR((42 downto 34 => highBBits_uid408_atanXOXPolyEval_b(33)) & highBBits_uid408_atanXOXPolyEval_b);
            sumAHighB_uid409_atanXOXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid409_atanXOXPolyEval_a) + SIGNED(sumAHighB_uid409_atanXOXPolyEval_b));
    sumAHighB_uid409_atanXOXPolyEval_q <= sumAHighB_uid409_atanXOXPolyEval_o(42 downto 0);


	--lowRangeB_uid407_atanXOXPolyEval(BITSELECT,406)@76
    lowRangeB_uid407_atanXOXPolyEval_in <= prodXYTruncFR_uid600_pT3_uid406_atanXOXPolyEval_b(0 downto 0);
    lowRangeB_uid407_atanXOXPolyEval_b <= lowRangeB_uid407_atanXOXPolyEval_in(0 downto 0);

	--s3_uid407_uid410_atanXOXPolyEval(BITJOIN,409)@76
    s3_uid407_uid410_atanXOXPolyEval_q <= sumAHighB_uid409_atanXOXPolyEval_q & lowRangeB_uid407_atanXOXPolyEval_b;

	--yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval(BITSELECT,602)@76
    yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_in <= s3_uid407_uid410_atanXOXPolyEval_q;
    yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_b <= yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_in(43 downto 17);

	--reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_9(REG,1023)@76
    reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_9_q <= yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor(LOGICAL,2679)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor_b <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor_q <= not (ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor_a or ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor_b);

	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_sticky_ena(REG,2680)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_nor_q = "1") THEN
                ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_sticky_ena_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd(LOGICAL,2681)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd_a <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd_b <= en;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd_a and ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd_b;

	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_inputreg(DELAY,2669)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 47, depth => 1 )
    PORT MAP ( xin => yPPolyEval_uid114_fpArctan2Test_b, xout => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem(DUALMEM,2670)
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_ia <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_inputreg_q;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_aa <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdreg_q;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_ab <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_rdmux_q;
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 47,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 47,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_iq,
        address_a => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_aa,
        data_a => ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_ia
    );
    ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_reset0 <= areset;
        ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_q <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_iq(46 downto 0);

	--yT4_uid411_atanXOXPolyEval(BITSELECT,410)@76
    yT4_uid411_atanXOXPolyEval_in <= ld_yPPolyEval_uid114_fpArctan2Test_b_to_yT4_uid411_atanXOXPolyEval_a_replace_mem_q;
    yT4_uid411_atanXOXPolyEval_b <= yT4_uid411_atanXOXPolyEval_in(46 downto 5);

	--xBottomBits_uid606_pT4_uid412_atanXOXPolyEval(BITSELECT,605)@76
    xBottomBits_uid606_pT4_uid412_atanXOXPolyEval_in <= yT4_uid411_atanXOXPolyEval_b(14 downto 0);
    xBottomBits_uid606_pT4_uid412_atanXOXPolyEval_b <= xBottomBits_uid606_pT4_uid412_atanXOXPolyEval_in(14 downto 0);

	--pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval(BITJOIN,607)@76
    pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval_q <= xBottomBits_uid606_pT4_uid412_atanXOXPolyEval_b & STD_LOGIC_VECTOR((10 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_7(REG,1022)@76
    reg_pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_7_q <= pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid605_pT4_uid412_atanXOXPolyEval(BITSELECT,604)@76
    yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_in <= s3_uid407_uid410_atanXOXPolyEval_q(16 downto 0);
    yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_b <= yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_in(16 downto 0);

	--ld_yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_b_to_spad_yBottomBits_uid605_uid607_pT4_uid412_atanXOXPolyEval_a(DELAY,1642)@76
    ld_yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_b_to_spad_yBottomBits_uid605_uid607_pT4_uid412_atanXOXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 17, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_b, xout => ld_yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_b_to_spad_yBottomBits_uid605_uid607_pT4_uid412_atanXOXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--spad_yBottomBits_uid605_uid607_pT4_uid412_atanXOXPolyEval(BITJOIN,606)@77
    spad_yBottomBits_uid605_uid607_pT4_uid412_atanXOXPolyEval_q <= GND_q & ld_yBottomBits_uid605_pT4_uid412_atanXOXPolyEval_b_to_spad_yBottomBits_uid605_uid607_pT4_uid412_atanXOXPolyEval_a_q;

	--pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval(BITJOIN,608)@77
    pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval_q <= spad_yBottomBits_uid605_uid607_pT4_uid412_atanXOXPolyEval_q & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_6(REG,1021)@77
    reg_pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_6_q <= pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT4_uid411_atanXOXPolyEval_b_to_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_a(DELAY,1636)@76
    ld_yT4_uid411_atanXOXPolyEval_b_to_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 42, depth => 1 )
    PORT MAP ( xin => yT4_uid411_atanXOXPolyEval_b, xout => ld_yT4_uid411_atanXOXPolyEval_b_to_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval(BITSELECT,601)@77
    xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_in <= ld_yT4_uid411_atanXOXPolyEval_b_to_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_a_q;
    xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_b <= xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_in(41 downto 15);

	--reg_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_4(REG,1020)@77
    reg_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_4_q <= xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma(CHAINMULTADD,829)@78
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_a(0),28));
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_a(1),28));
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_p(0) <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_l(0) * multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_c(0);
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_p(1) <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_l(1) * multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_c(1);
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_p(0),56);
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_p(1),56);
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_x(0) <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_w(0);
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_x(1) <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_w(1);
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_y(0) <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_s(1) + multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_x(0);
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_y(1) <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_x(1);
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_4_q),27);
            multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid606_uid608_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_7_q),27);
            multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid605_uid609_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_6_q),27);
            multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_s(0) <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_y(0);
                multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_s(1) <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval(BITSELECT,610)@81
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_in <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_q;
    multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_b <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_in(54 downto 9);

	--highBBits_uid613_pT4_uid412_atanXOXPolyEval(BITSELECT,612)@81
    highBBits_uid613_pT4_uid412_atanXOXPolyEval_in <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_b;
    highBBits_uid613_pT4_uid412_atanXOXPolyEval_b <= highBBits_uid613_pT4_uid412_atanXOXPolyEval_in(45 downto 17);

	--ld_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_b_to_reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1_a(DELAY,2168)@76
    ld_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_b_to_reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_b, xout => ld_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_b_to_reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1(REG,1025)@77
    reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1_q <= ld_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_b_to_reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid604_pT4_uid412_atanXOXPolyEval(MULT,603)@78
    topProd_uid604_pT4_uid412_atanXOXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid604_pT4_uid412_atanXOXPolyEval_a),28)) * SIGNED(topProd_uid604_pT4_uid412_atanXOXPolyEval_b);
    topProd_uid604_pT4_uid412_atanXOXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid604_pT4_uid412_atanXOXPolyEval_a <= (others => '0');
            topProd_uid604_pT4_uid412_atanXOXPolyEval_b <= (others => '0');
            topProd_uid604_pT4_uid412_atanXOXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid604_pT4_uid412_atanXOXPolyEval_a <= reg_xTop27Bits_uid602_pT4_uid412_atanXOXPolyEval_0_to_multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_cma_4_q;
                topProd_uid604_pT4_uid412_atanXOXPolyEval_b <= reg_yTop27Bits_uid603_pT4_uid412_atanXOXPolyEval_0_to_topProd_uid604_pT4_uid412_atanXOXPolyEval_1_q;
                topProd_uid604_pT4_uid412_atanXOXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid604_pT4_uid412_atanXOXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid604_pT4_uid412_atanXOXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid604_pT4_uid412_atanXOXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid604_pT4_uid412_atanXOXPolyEval_q <= topProd_uid604_pT4_uid412_atanXOXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid614_pT4_uid412_atanXOXPolyEval(ADD,613)@81
    sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid604_pT4_uid412_atanXOXPolyEval_q(53)) & topProd_uid604_pT4_uid412_atanXOXPolyEval_q);
    sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid613_pT4_uid412_atanXOXPolyEval_b(28)) & highBBits_uid613_pT4_uid412_atanXOXPolyEval_b);
            sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_a) + SIGNED(sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_b));
    sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_q <= sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_o(54 downto 0);


	--lowRangeB_uid612_pT4_uid412_atanXOXPolyEval(BITSELECT,611)@81
    lowRangeB_uid612_pT4_uid412_atanXOXPolyEval_in <= multSumOfTwo27_uid607_pT4_uid412_atanXOXPolyEval_b(16 downto 0);
    lowRangeB_uid612_pT4_uid412_atanXOXPolyEval_b <= lowRangeB_uid612_pT4_uid412_atanXOXPolyEval_in(16 downto 0);

	--add0_uid612_uid615_pT4_uid412_atanXOXPolyEval(BITJOIN,614)@81
    add0_uid612_uid615_pT4_uid412_atanXOXPolyEval_q <= sumAHighB_uid614_pT4_uid412_atanXOXPolyEval_q & lowRangeB_uid612_pT4_uid412_atanXOXPolyEval_b;

	--R_uid616_pT4_uid412_atanXOXPolyEval(BITSELECT,615)@81
    R_uid616_pT4_uid412_atanXOXPolyEval_in <= add0_uid612_uid615_pT4_uid412_atanXOXPolyEval_q(70 downto 0);
    R_uid616_pT4_uid412_atanXOXPolyEval_b <= R_uid616_pT4_uid412_atanXOXPolyEval_in(70 downto 26);

	--reg_R_uid616_pT4_uid412_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_1(REG,1027)@81
    reg_R_uid616_pT4_uid412_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid616_pT4_uid412_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_1_q <= "000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid616_pT4_uid412_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_1_q <= R_uid616_pT4_uid412_atanXOXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor(LOGICAL,2816)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor_b <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor_q <= not (ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor_a or ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor_b);

	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_mem_top(CONSTANT,2812)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_mem_top_q <= "01101";

	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp(LOGICAL,2813)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp_a <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_mem_top_q;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_q);
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp_q <= "1" when ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp_a = ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp_b else "0";

	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmpReg(REG,2814)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmpReg_q <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_sticky_ena(REG,2817)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_sticky_ena_q <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd(LOGICAL,2818)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd_a <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd_q <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd_a and ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd_b;

	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_inputreg(DELAY,2806)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q, xout => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt(COUNTER,2808)
    -- every=1, low=0, high=13, step=1, init=1
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_i = 12 THEN
                      ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_i - 13;
                    ELSE
                        ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_i,4));


	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdreg(REG,2809)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdreg_q <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux(MUX,2810)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_s, ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdreg_q, ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_q <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_q <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem(DUALMEM,2807)
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_ia <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_inputreg_q;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_aa <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_ab <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_q <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC1_uid382_atanXOXTabGen_lutmem(DUALMEM,800)@78
    memoryC1_uid382_atanXOXTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid382_atanXOXTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid382_atanXOXTabGen_lutmem_ab <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_q;
    memoryC1_uid382_atanXOXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 10,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC1_uid382_atanXOXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid382_atanXOXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid382_atanXOXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid382_atanXOXTabGen_lutmem_iq,
        address_a => memoryC1_uid382_atanXOXTabGen_lutmem_aa,
        data_a => memoryC1_uid382_atanXOXTabGen_lutmem_ia
    );
    memoryC1_uid382_atanXOXTabGen_lutmem_reset0 <= areset;
        memoryC1_uid382_atanXOXTabGen_lutmem_q <= memoryC1_uid382_atanXOXTabGen_lutmem_iq(9 downto 0);

	--reg_memoryC1_uid382_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_1(REG,1004)@80
    reg_memoryC1_uid382_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid382_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_1_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid382_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_1_q <= memoryC1_uid382_atanXOXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid381_atanXOXTabGen_lutmem(DUALMEM,799)@78
    memoryC1_uid381_atanXOXTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid381_atanXOXTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid381_atanXOXTabGen_lutmem_ab <= ld_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC1_uid381_atanXOXTabGen_lutmem_0_q_to_memoryC1_uid381_atanXOXTabGen_lutmem_a_replace_mem_q;
    memoryC1_uid381_atanXOXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC1_uid381_atanXOXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid381_atanXOXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid381_atanXOXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid381_atanXOXTabGen_lutmem_iq,
        address_a => memoryC1_uid381_atanXOXTabGen_lutmem_aa,
        data_a => memoryC1_uid381_atanXOXTabGen_lutmem_ia
    );
    memoryC1_uid381_atanXOXTabGen_lutmem_reset0 <= areset;
        memoryC1_uid381_atanXOXTabGen_lutmem_q <= memoryC1_uid381_atanXOXTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid381_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_0(REG,1003)@80
    reg_memoryC1_uid381_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid381_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid381_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_0_q <= memoryC1_uid381_atanXOXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid383_atanXOXTabGen(BITJOIN,382)@81
    os_uid383_atanXOXTabGen_q <= reg_memoryC1_uid382_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_1_q & reg_memoryC1_uid381_atanXOXTabGen_lutmem_0_to_os_uid383_atanXOXTabGen_0_q;

	--cIncludingRoundingBit_uid414_atanXOXPolyEval(BITJOIN,413)@81
    cIncludingRoundingBit_uid414_atanXOXPolyEval_q <= os_uid383_atanXOXTabGen_q & rndBit_uid413_atanXOXPolyEval_q;

	--reg_cIncludingRoundingBit_uid414_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_0(REG,1026)@81
    reg_cIncludingRoundingBit_uid414_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid414_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_0_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid414_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_0_q <= cIncludingRoundingBit_uid414_atanXOXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid415_atanXOXPolyEval(ADD,414)@82
    ts4_uid415_atanXOXPolyEval_a <= STD_LOGIC_VECTOR((52 downto 52 => reg_cIncludingRoundingBit_uid414_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_0_q(51)) & reg_cIncludingRoundingBit_uid414_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_0_q);
    ts4_uid415_atanXOXPolyEval_b <= STD_LOGIC_VECTOR((52 downto 45 => reg_R_uid616_pT4_uid412_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_1_q(44)) & reg_R_uid616_pT4_uid412_atanXOXPolyEval_0_to_ts4_uid415_atanXOXPolyEval_1_q);
            ts4_uid415_atanXOXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid415_atanXOXPolyEval_a) + SIGNED(ts4_uid415_atanXOXPolyEval_b));
    ts4_uid415_atanXOXPolyEval_q <= ts4_uid415_atanXOXPolyEval_o(52 downto 0);


	--s4_uid416_atanXOXPolyEval(BITSELECT,415)@82
    s4_uid416_atanXOXPolyEval_in <= ts4_uid415_atanXOXPolyEval_q;
    s4_uid416_atanXOXPolyEval_b <= s4_uid416_atanXOXPolyEval_in(52 downto 1);

	--yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval(BITSELECT,617)@82
    yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_in <= s4_uid416_atanXOXPolyEval_b;
    yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_b <= yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_in(51 downto 25);

	--reg_yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_9(REG,1031)@82
    reg_yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_9_q <= yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor(LOGICAL,2731)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor_b <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor_q <= not (ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor_a or ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor_b);

	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_sticky_ena(REG,2732)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd(LOGICAL,2733)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd_a <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd_a and ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd_b;

	--xBottomBits_uid621_pT5_uid418_atanXOXPolyEval(BITSELECT,620)@64
    xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_in <= yPPolyEval_uid114_fpArctan2Test_b(19 downto 0);
    xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b <= xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_in(19 downto 0);

	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_inputreg(DELAY,2721)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 20, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b, xout => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem(DUALMEM,2722)
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_ia <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_inputreg_q;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_aa <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_ab <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q;
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 20,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_iq(19 downto 0);

	--pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval(BITJOIN,624)@82
    pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((5 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_7(REG,1030)@82
    reg_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_7_q <= pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid620_pT5_uid418_atanXOXPolyEval(BITSELECT,619)@82
    yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_in <= s4_uid416_atanXOXPolyEval_b(24 downto 0);
    yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_b <= yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_in(24 downto 0);

	--ld_yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_b_to_spad_yBottomBits_uid620_uid624_pT5_uid418_atanXOXPolyEval_a(DELAY,1660)@82
    ld_yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_b_to_spad_yBottomBits_uid620_uid624_pT5_uid418_atanXOXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 25, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_b, xout => ld_yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_b_to_spad_yBottomBits_uid620_uid624_pT5_uid418_atanXOXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--spad_yBottomBits_uid620_uid624_pT5_uid418_atanXOXPolyEval(BITJOIN,623)@83
    spad_yBottomBits_uid620_uid624_pT5_uid418_atanXOXPolyEval_q <= GND_q & ld_yBottomBits_uid620_pT5_uid418_atanXOXPolyEval_b_to_spad_yBottomBits_uid620_uid624_pT5_uid418_atanXOXPolyEval_a_q;

	--pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval(BITJOIN,625)@83
    pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval_q <= spad_yBottomBits_uid620_uid624_pT5_uid418_atanXOXPolyEval_q & GND_q;

	--reg_pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_6(REG,1029)@83
    reg_pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_6_q <= pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor(LOGICAL,2744)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor_b <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor_q <= not (ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor_a or ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor_b);

	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_sticky_ena(REG,2745)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_nor_q = "1") THEN
                ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd(LOGICAL,2746)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd_a <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_sticky_ena_q;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd_b <= en;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd_a and ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd_b;

	--xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval(BITSELECT,621)@64
    xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_in <= yPPolyEval_uid114_fpArctan2Test_b;
    xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b <= xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_in(46 downto 21);

	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_inputreg(DELAY,2734)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b, xout => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem(DUALMEM,2735)
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_ia <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_inputreg_q;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_aa <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_ab <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q;
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 26,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_iq,
        address_a => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_aa,
        data_a => ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_ia
    );
    ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_reset0 <= areset;
        ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_iq(25 downto 0);

	--pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval(BITJOIN,626)@83
    pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_q <= ld_xTop26Bits_uid622_pT5_uid418_atanXOXPolyEval_b_to_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_b_replace_mem_q & GND_q;

	--reg_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_4(REG,1028)@83
    reg_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_4_q <= pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma(CHAINMULTADD,830)@84
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_a(0),28));
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_a(1),28));
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_p(0) <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_l(0) * multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_c(0);
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_p(1) <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_l(1) * multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_c(1);
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_p(0),56);
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_p(1),56);
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_x(0) <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_w(0);
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_x(1) <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_w(1);
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_y(0) <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_s(1) + multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_x(0);
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_y(1) <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_x(1);
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_pad_xTop26Bits_uid622_uid627_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_4_q),27);
            multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_7_q),27);
            multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid620_uid626_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_6_q),27);
            multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_s(0) <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_y(0);
                multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_s(1) <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval(BITSELECT,628)@87
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_in <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_q;
    multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_b <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_in(54 downto 2);

	--highBBits_uid635_pT5_uid418_atanXOXPolyEval(BITSELECT,634)@87
    highBBits_uid635_pT5_uid418_atanXOXPolyEval_in <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_b;
    highBBits_uid635_pT5_uid418_atanXOXPolyEval_b <= highBBits_uid635_pT5_uid418_atanXOXPolyEval_in(52 downto 20);

	--ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor(LOGICAL,3117)
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor_b <= ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_sticky_ena_q;
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor_q <= not (ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor_a or ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor_b);

	--ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_sticky_ena(REG,3118)
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_nor_q = "1") THEN
                ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_sticky_ena_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd(LOGICAL,3119)
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd_a <= ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_sticky_ena_q;
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd_b <= en;
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd_q <= ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd_a and ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd_b;

	--xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval(BITSELECT,616)@64
    xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_in <= yPPolyEval_uid114_fpArctan2Test_b;
    xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b <= xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_in(46 downto 20);

	--ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_inputreg(DELAY,3107)
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b, xout => ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem(DUALMEM,3108)
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_ia <= ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_inputreg_q;
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_aa <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_ab <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q;
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 27,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_iq,
        address_a => ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_aa,
        data_a => ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_ia
    );
    ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_reset0 <= areset;
        ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_q <= ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_iq(26 downto 0);

	--reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0(REG,1034)@82
    reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_q <= ld_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_b_to_reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid619_pT5_uid418_atanXOXPolyEval(MULT,618)@83
    topProd_uid619_pT5_uid418_atanXOXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid619_pT5_uid418_atanXOXPolyEval_a),28)) * SIGNED(topProd_uid619_pT5_uid418_atanXOXPolyEval_b);
    topProd_uid619_pT5_uid418_atanXOXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid619_pT5_uid418_atanXOXPolyEval_a <= (others => '0');
            topProd_uid619_pT5_uid418_atanXOXPolyEval_b <= (others => '0');
            topProd_uid619_pT5_uid418_atanXOXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid619_pT5_uid418_atanXOXPolyEval_a <= reg_xTop27Bits_uid617_pT5_uid418_atanXOXPolyEval_0_to_topProd_uid619_pT5_uid418_atanXOXPolyEval_0_q;
                topProd_uid619_pT5_uid418_atanXOXPolyEval_b <= reg_yTop27Bits_uid618_pT5_uid418_atanXOXPolyEval_0_to_multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_cma_9_q;
                topProd_uid619_pT5_uid418_atanXOXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid619_pT5_uid418_atanXOXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid619_pT5_uid418_atanXOXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid619_pT5_uid418_atanXOXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid619_pT5_uid418_atanXOXPolyEval_q <= topProd_uid619_pT5_uid418_atanXOXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor(LOGICAL,3104)
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor_b <= ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_sticky_ena_q;
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor_q <= not (ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor_a or ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor_b);

	--ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_sticky_ena(REG,3105)
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_nor_q = "1") THEN
                ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_sticky_ena_q <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd(LOGICAL,3106)
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd_a <= ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_sticky_ena_q;
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd_b <= en;
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd_q <= ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd_a and ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd_b;

	--sSM0W_uid631_pT5_uid418_atanXOXPolyEval(BITSELECT,630)@64
    sSM0W_uid631_pT5_uid418_atanXOXPolyEval_in <= yPPolyEval_uid114_fpArctan2Test_b(19 downto 0);
    sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b <= sSM0W_uid631_pT5_uid418_atanXOXPolyEval_in(19 downto 18);

	--ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_inputreg(DELAY,3094)
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b, xout => ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem(DUALMEM,3095)
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_ia <= ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_inputreg_q;
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_aa <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdreg_q;
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_ab <= ld_xBottomBits_uid621_pT5_uid418_atanXOXPolyEval_b_to_pad_xBottomBits_uid621_uid625_pT5_uid418_atanXOXPolyEval_b_replace_rdmux_q;
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 2,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_iq,
        address_a => ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_aa,
        data_a => ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_ia
    );
    ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_reset0 <= areset;
        ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_q <= ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_iq(1 downto 0);

	--reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1(REG,1033)@82
    reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_q <= ld_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_b_to_reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid630_pT5_uid418_atanXOXPolyEval(BITSELECT,629)@82
    sSM0H_uid630_pT5_uid418_atanXOXPolyEval_in <= s4_uid416_atanXOXPolyEval_b(24 downto 0);
    sSM0H_uid630_pT5_uid418_atanXOXPolyEval_b <= sSM0H_uid630_pT5_uid418_atanXOXPolyEval_in(24 downto 23);

	--reg_sSM0H_uid630_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_0(REG,1032)@82
    reg_sSM0H_uid630_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid630_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid630_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_0_q <= sSM0H_uid630_pT5_uid418_atanXOXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid632_pT5_uid418_atanXOXPolyEval(MULT,631)@83
    sm0_uid632_pT5_uid418_atanXOXPolyEval_pr <= UNSIGNED(sm0_uid632_pT5_uid418_atanXOXPolyEval_a) * UNSIGNED(sm0_uid632_pT5_uid418_atanXOXPolyEval_b);
    sm0_uid632_pT5_uid418_atanXOXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid632_pT5_uid418_atanXOXPolyEval_a <= (others => '0');
            sm0_uid632_pT5_uid418_atanXOXPolyEval_b <= (others => '0');
            sm0_uid632_pT5_uid418_atanXOXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid632_pT5_uid418_atanXOXPolyEval_a <= reg_sSM0H_uid630_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_0_q;
                sm0_uid632_pT5_uid418_atanXOXPolyEval_b <= reg_sSM0W_uid631_pT5_uid418_atanXOXPolyEval_0_to_sm0_uid632_pT5_uid418_atanXOXPolyEval_1_q;
                sm0_uid632_pT5_uid418_atanXOXPolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid632_pT5_uid418_atanXOXPolyEval_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid632_pT5_uid418_atanXOXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid632_pT5_uid418_atanXOXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid632_pT5_uid418_atanXOXPolyEval_q <= sm0_uid632_pT5_uid418_atanXOXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval(BITJOIN,632)@86
    TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval_q <= topProd_uid619_pT5_uid418_atanXOXPolyEval_q & sm0_uid632_pT5_uid418_atanXOXPolyEval_q;

	--ld_TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval_q_to_sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_a(DELAY,1673)@86
    ld_TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval_q_to_sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 58, depth => 1 )
    PORT MAP ( xin => TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval_q, xout => ld_TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval_q_to_sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--sumAHighB_uid636_pT5_uid418_atanXOXPolyEval(ADD,635)@87
    sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_a <= STD_LOGIC_VECTOR((58 downto 58 => ld_TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval_q_to_sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_a_q(57)) & ld_TtopProdConcSoftProd_uid633_pT5_uid418_atanXOXPolyEval_q_to_sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_a_q);
    sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_b <= STD_LOGIC_VECTOR((58 downto 33 => highBBits_uid635_pT5_uid418_atanXOXPolyEval_b(32)) & highBBits_uid635_pT5_uid418_atanXOXPolyEval_b);
            sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_a) + SIGNED(sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_b));
    sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_q <= sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_o(58 downto 0);


	--lowRangeB_uid634_pT5_uid418_atanXOXPolyEval(BITSELECT,633)@87
    lowRangeB_uid634_pT5_uid418_atanXOXPolyEval_in <= multSumOfTwo27_uid624_pT5_uid418_atanXOXPolyEval_b(19 downto 0);
    lowRangeB_uid634_pT5_uid418_atanXOXPolyEval_b <= lowRangeB_uid634_pT5_uid418_atanXOXPolyEval_in(19 downto 0);

	--add0_uid634_uid637_pT5_uid418_atanXOXPolyEval(BITJOIN,636)@87
    add0_uid634_uid637_pT5_uid418_atanXOXPolyEval_q <= sumAHighB_uid636_pT5_uid418_atanXOXPolyEval_q & lowRangeB_uid634_pT5_uid418_atanXOXPolyEval_b;

	--R_uid638_pT5_uid418_atanXOXPolyEval(BITSELECT,637)@87
    R_uid638_pT5_uid418_atanXOXPolyEval_in <= add0_uid634_uid637_pT5_uid418_atanXOXPolyEval_q(77 downto 0);
    R_uid638_pT5_uid418_atanXOXPolyEval_b <= R_uid638_pT5_uid418_atanXOXPolyEval_in(77 downto 24);

	--reg_R_uid638_pT5_uid418_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_1(REG,1037)@87
    reg_R_uid638_pT5_uid418_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid638_pT5_uid418_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_1_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid638_pT5_uid418_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_1_q <= R_uid638_pT5_uid418_atanXOXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor(LOGICAL,3053)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor_a or ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_sticky_ena(REG,3054)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_sticky_ena_q <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd(LOGICAL,3055)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem(DUALMEM,3044)
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_aa <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdreg_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_ab <= ld_signR_uid346_z_uid95_fpArctan2Test_q_to_R_uid347_z_uid95_fpArctan2Test_c_replace_rdmux_q;
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0(REG,997)@83
    reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_q <= ld_yAddr_uid113_fpArctan2Test_b_to_reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid379_atanXOXTabGen_lutmem(DUALMEM,798)@84
    memoryC0_uid379_atanXOXTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid379_atanXOXTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid379_atanXOXTabGen_lutmem_ab <= reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_q;
    memoryC0_uid379_atanXOXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 20,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC0_uid379_atanXOXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid379_atanXOXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid379_atanXOXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid379_atanXOXTabGen_lutmem_iq,
        address_a => memoryC0_uid379_atanXOXTabGen_lutmem_aa,
        data_a => memoryC0_uid379_atanXOXTabGen_lutmem_ia
    );
    memoryC0_uid379_atanXOXTabGen_lutmem_reset0 <= areset;
        memoryC0_uid379_atanXOXTabGen_lutmem_q <= memoryC0_uid379_atanXOXTabGen_lutmem_iq(19 downto 0);

	--reg_memoryC0_uid379_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_1(REG,1000)@86
    reg_memoryC0_uid379_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid379_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_1_q <= "00000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid379_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_1_q <= memoryC0_uid379_atanXOXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid378_atanXOXTabGen_lutmem(DUALMEM,797)@84
    memoryC0_uid378_atanXOXTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid378_atanXOXTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid378_atanXOXTabGen_lutmem_ab <= reg_yAddr_uid113_fpArctan2Test_0_to_memoryC0_uid378_atanXOXTabGen_lutmem_0_q;
    memoryC0_uid378_atanXOXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan2_double_s5_memoryC0_uid378_atanXOXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid378_atanXOXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid378_atanXOXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid378_atanXOXTabGen_lutmem_iq,
        address_a => memoryC0_uid378_atanXOXTabGen_lutmem_aa,
        data_a => memoryC0_uid378_atanXOXTabGen_lutmem_ia
    );
    memoryC0_uid378_atanXOXTabGen_lutmem_reset0 <= areset;
        memoryC0_uid378_atanXOXTabGen_lutmem_q <= memoryC0_uid378_atanXOXTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid378_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_0(REG,999)@86
    reg_memoryC0_uid378_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid378_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid378_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_0_q <= memoryC0_uid378_atanXOXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid380_atanXOXTabGen(BITJOIN,379)@87
    os_uid380_atanXOXTabGen_q <= reg_memoryC0_uid379_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_1_q & reg_memoryC0_uid378_atanXOXTabGen_lutmem_0_to_os_uid380_atanXOXTabGen_0_q;

	--cIncludingRoundingBit_uid420_atanXOXPolyEval(BITJOIN,419)@87
    cIncludingRoundingBit_uid420_atanXOXPolyEval_q <= os_uid380_atanXOXTabGen_q & tmpOne_uid244_div_uid49_fpArctan2Test_q;

	--reg_cIncludingRoundingBit_uid420_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_0(REG,1036)@87
    reg_cIncludingRoundingBit_uid420_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid420_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_0_q <= "000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid420_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_0_q <= cIncludingRoundingBit_uid420_atanXOXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid421_atanXOXPolyEval(ADD,420)@88
    ts5_uid421_atanXOXPolyEval_a <= STD_LOGIC_VECTOR((63 downto 63 => reg_cIncludingRoundingBit_uid420_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_0_q(62)) & reg_cIncludingRoundingBit_uid420_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_0_q);
    ts5_uid421_atanXOXPolyEval_b <= STD_LOGIC_VECTOR((63 downto 54 => reg_R_uid638_pT5_uid418_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_1_q(53)) & reg_R_uid638_pT5_uid418_atanXOXPolyEval_0_to_ts5_uid421_atanXOXPolyEval_1_q);
            ts5_uid421_atanXOXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid421_atanXOXPolyEval_a) + SIGNED(ts5_uid421_atanXOXPolyEval_b));
    ts5_uid421_atanXOXPolyEval_q <= ts5_uid421_atanXOXPolyEval_o(63 downto 0);


	--s5_uid422_atanXOXPolyEval(BITSELECT,421)@88
    s5_uid422_atanXOXPolyEval_in <= ts5_uid421_atanXOXPolyEval_q;
    s5_uid422_atanXOXPolyEval_b <= s5_uid422_atanXOXPolyEval_in(63 downto 1);

	--fxpAtanXOXRes_uid116_fpArctan2Test(BITSELECT,115)@88
    fxpAtanXOXRes_uid116_fpArctan2Test_in <= s5_uid422_atanXOXPolyEval_b(60 downto 0);
    fxpAtanXOXRes_uid116_fpArctan2Test_b <= fxpAtanXOXRes_uid116_fpArctan2Test_in(60 downto 5);

	--mulXAtanXOXRes_uid117_fpArctan2Test_b_2(BITSELECT,726)@88
    mulXAtanXOXRes_uid117_fpArctan2Test_b_2_in <= STD_LOGIC_VECTOR("0000000000000000000000000" & fxpAtanXOXRes_uid116_fpArctan2Test_b);
    mulXAtanXOXRes_uid117_fpArctan2Test_b_2_b <= mulXAtanXOXRes_uid117_fpArctan2Test_b_2_in(80 downto 54);

	--reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_2_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_1(REG,1045)@88
    reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_2_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_2_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_2_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_1_q <= mulXAtanXOXRes_uid117_fpArctan2Test_b_2_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor(LOGICAL,2803)
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor_b <= ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_sticky_ena_q;
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor_q <= not (ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor_a or ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor_b);

	--ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp(LOGICAL,2800)
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp_a <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_mem_top_q;
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_q);
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp_q <= "1" when ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp_a = ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp_b else "0";

	--ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmpReg(REG,2801)
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmpReg_q <= ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_sticky_ena(REG,2804)
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_nor_q = "1") THEN
                ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_sticky_ena_q <= ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd(LOGICAL,2805)
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd_a <= ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_sticky_ena_q;
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd_b <= en;
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd_q <= ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd_a and ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd_b;

	--ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_inputreg(DELAY,2795)
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => oFracU_uid99_uid99_fpArctan2Test_q, xout => ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem(DUALMEM,2796)
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_ia <= ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_inputreg_q;
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_aa <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdreg_q;
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_ab <= ld_expXmY_uid232_div_uid49_fpArctan2Test_q_to_expR_uid233_div_uid49_fpArctan2Test_a_replace_rdcnt_q;
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 53,
        widthad_a => 5,
        numwords_a => 27,
        width_b => 53,
        widthad_b => 5,
        numwords_b => 27,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_iq,
        address_a => ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_aa,
        data_a => ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_ia
    );
    ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_reset0 <= areset;
        ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_q <= ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_iq(52 downto 0);

	--mulXAtanXOXRes_uid117_fpArctan2Test_a_0(BITSELECT,722)@88
    mulXAtanXOXRes_uid117_fpArctan2Test_a_0_in <= ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_q(26 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_a_0_b <= mulXAtanXOXRes_uid117_fpArctan2Test_a_0_in(26 downto 0);

	--reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_0(REG,1038)@88
    reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_0_q <= mulXAtanXOXRes_uid117_fpArctan2Test_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2(MULT,731)@89
    mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_pr <= UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_a) * UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_b);
    mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_a <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_b <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_a <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_0_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_b <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_2_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_1_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_s1 <= STD_LOGIC_VECTOR(mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_q <= mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b2(BITSELECT,741)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b2_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_q(26 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b2_b <= mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b2_in(26 downto 0);

	--mulXAtanXOXRes_uid117_fpArctan2Test_zero_36(CONSTANT,746)
    mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q <= "000000000000000000000000000";

	--mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3(BITJOIN,751)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q & mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q & mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b2_b & mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q & mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q;

	--mulXAtanXOXRes_uid117_fpArctan2Test_a_1(BITSELECT,723)@88
    mulXAtanXOXRes_uid117_fpArctan2Test_a_1_in <= STD_LOGIC_VECTOR("0" & ld_oFracU_uid99_uid99_fpArctan2Test_q_to_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_a_replace_mem_q);
    mulXAtanXOXRes_uid117_fpArctan2Test_a_1_b <= mulXAtanXOXRes_uid117_fpArctan2Test_a_1_in(53 downto 27);

	--reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_0(REG,1040)@88
    reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_0_q <= mulXAtanXOXRes_uid117_fpArctan2Test_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2(MULT,732)@89
    mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_pr <= UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_a) * UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_b);
    mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_a <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_b <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_a <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_0_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_b <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_2_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_1_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_s1 <= STD_LOGIC_VECTOR(mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_q <= mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b2(BITSELECT,743)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b2_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_q(26 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b2_b <= mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b2_in(26 downto 0);

	--mulXAtanXOXRes_uid117_fpArctan2Test_b_1(BITSELECT,725)@88
    mulXAtanXOXRes_uid117_fpArctan2Test_b_1_in <= fxpAtanXOXRes_uid116_fpArctan2Test_b(53 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_b_1_b <= mulXAtanXOXRes_uid117_fpArctan2Test_b_1_in(53 downto 27);

	--reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_1(REG,1043)@88
    reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_1_q <= mulXAtanXOXRes_uid117_fpArctan2Test_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1(MULT,730)@89
    mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_pr <= UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_a) * UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_b);
    mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_a <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_b <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_a <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_0_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_b <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_1_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_s1 <= STD_LOGIC_VECTOR(mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_q <= mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b1(BITSELECT,739)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b1_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_q(26 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b1_b <= mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b1_in(26 downto 0);

	--mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1(MULT,729)@89
    mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_pr <= UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_a) * UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_b);
    mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_a <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_b <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_a <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_0_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_b <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_1_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_s1 <= STD_LOGIC_VECTOR(mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_q <= mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b1(BITSELECT,737)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b1_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_q(26 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b1_b <= mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b1_in(26 downto 0);

	--mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2(BITJOIN,750)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q & mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b2_b & mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b1_b & mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b1_b & mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF(LOGICAL,783)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_c <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b2(BITSELECT,742)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b2_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a0_b2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b2_b <= mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b2_in(53 downto 27);

	--mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b1(BITSELECT,738)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b1_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a0_b1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b1_b <= mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b1_in(53 downto 27);

	--mulXAtanXOXRes_uid117_fpArctan2Test_b_0(BITSELECT,724)@88
    mulXAtanXOXRes_uid117_fpArctan2Test_b_0_in <= fxpAtanXOXRes_uid116_fpArctan2Test_b(26 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_b_0_b <= mulXAtanXOXRes_uid117_fpArctan2Test_b_0_in(26 downto 0);

	--reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_1(REG,1039)@88
    reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_1_q <= mulXAtanXOXRes_uid117_fpArctan2Test_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0(MULT,728)@89
    mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_pr <= UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_a) * UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_b);
    mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_a <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_b <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_a <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_1_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_0_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_b <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_1_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_s1 <= STD_LOGIC_VECTOR(mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_q <= mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b0(BITSELECT,735)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b0_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_q(26 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b0_b <= mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b0_in(26 downto 0);

	--mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1(BITJOIN,749)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q & mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b2_b & mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b1_b & mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a1_b0_b & mulXAtanXOXRes_uid117_fpArctan2Test_zero_36_q;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF(LOGICAL,782)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_c <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF(LOGICAL,781)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_c <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE(LOGICAL,779)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_c <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b2(BITSELECT,744)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b2_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a1_b2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b2_b <= mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b2_in(53 downto 27);

	--mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b1(BITSELECT,740)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b1_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a1_b1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b1_b <= mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b1_in(53 downto 27);

	--mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b0(BITSELECT,736)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b0_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a1_b0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b0_b <= mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b0_in(53 downto 27);

	--mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0(MULT,727)@89
    mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_pr <= UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_a) * UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_b);
    mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_a <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_b <= (others => '0');
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_a <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_a_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_0_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_b <= reg_mulXAtanXOXRes_uid117_fpArctan2Test_b_0_0_to_mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_1_q;
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_s1 <= STD_LOGIC_VECTOR(mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_q <= mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b0(BITSELECT,734)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b0_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b0_b <= mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b0_in(53 downto 27);

	--mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b0(BITSELECT,733)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b0_in <= mulXAtanXOXRes_uid117_fpArctan2Test_a0_b0_q(26 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b0_b <= mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b0_in(26 downto 0);

	--mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0(BITJOIN,748)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q <= mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b2_b & mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b1_b & mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a1_b0_b & mulXAtanXOXRes_uid117_fpArctan2Test_MSB_a0_b0_b & mulXAtanXOXRes_uid117_fpArctan2Test_LSB_a0_b0_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF(LOGICAL,778)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_c <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF(LOGICAL,777)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_c <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE(LOGICAL,775)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_c <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF(LOGICAL,774)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_c <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE(LOGICAL,772)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_c <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE(LOGICAL,770)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_c <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_d <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD(LOGICAL,769)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_c <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_d <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_b and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_c and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_d;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne(LOGICAL,784)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_a <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCD_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_b <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_c <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABCE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_d <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_f <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABDE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_g <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andABEF_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_h <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_i <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACDE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_j <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andACEF_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_k <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andADEF_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_l <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_m <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCDE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_n <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBCEF_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_o <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBDEF_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_p <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCDEF_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_a or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_b or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_c or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_d or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_f or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_g or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_h or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_i or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_j or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_k or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_l or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_m or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_n or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_o or mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_p;

	--mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_lsb_BS(BITSELECT,787)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_lsb_BS_in <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_orOne_q(132 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_lsb_BS_b <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_lsb_BS_in(132 downto 0);

	--mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_BJ(BITJOIN,788)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_BJ_q <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_lsb_BS_b & GND_q & GND_q;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF(LOGICAL,767)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF_a <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF_b <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE(LOGICAL,765)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_b <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE(LOGICAL,763)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_b <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD(LOGICAL,762)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE(LOGICAL,760)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_b <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD(LOGICAL,759)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC(LOGICAL,758)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE(LOGICAL,756)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_b <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD(LOGICAL,755)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC(LOGICAL,754)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB(LOGICAL,753)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB_a and mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo(LOGICAL,768)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_a <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAB_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_b <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAC_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_c <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAD_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_d <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_f <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andAE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_g <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBC_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_h <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBD_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_i <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_j <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andBE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_k <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCD_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_l <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_m <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andCE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_n <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_o <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andDE_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_p <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_andEF_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_a xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_b xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_c xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_d xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_f xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_g xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_h xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_i xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_j xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_k xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_l xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_m xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_n xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_o xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_p;

	--mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_lsb_BS(BITSELECT,785)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_lsb_BS_in <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorTwo_q(133 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_lsb_BS_b <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_lsb_BS_in(133 downto 0);

	--mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_BJ(BITJOIN,786)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_BJ_q <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_lsb_BS_b & GND_q;

	--mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC(LOGICAL,792)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC_a <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_BJ_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC_b <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_BJ_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC_q <= mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC_a and mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne(LOGICAL,752)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_a <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_0_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_b <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_1_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_c <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_2_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_d <= mulXAtanXOXRes_uid117_fpArctan2Test_joined_BJ_3_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_f <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_g <= mulXAtanXOXRes_uid117_fpArctan2Test_zero_row_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_q <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_a xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_b xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_c xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_d xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_f xor mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_g;

	--mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC(LOGICAL,791)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC_a <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC_b <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_BJ_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC_q <= mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC_a and mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB(LOGICAL,790)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB_a <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB_b <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_BJ_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB_q <= mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB_a and mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB_b;

	--mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne(LOGICAL,793)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_a <= mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAB_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_b <= mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andAC_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_c <= mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_andBC_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_q <= mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_a or mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_b or mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_c;

	--mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS(BITSELECT,794)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_in <= mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_orOne_q(133 downto 0);
    mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_b <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_in(133 downto 0);

	--ld_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_b_to_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_BJ_b(DELAY,1912)@92
    ld_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_b_to_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_BJ_b : dspba_delay
    GENERIC MAP ( width => 134, depth => 1 )
    PORT MAP ( xin => mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_b, xout => ld_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_b_to_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_BJ_b_q, ena => en(0), clk => clk, aclr => areset );

	--mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_BJ(BITJOIN,795)@93
    mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_BJ_q <= ld_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_lsb_BS_b_to_mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_BJ_b_q & GND_q;

	--mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne(LOGICAL,789)@92
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_a <= mulXAtanXOXRes_uid117_fpArctan2Test_63COMP0_xorOne_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_b <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out1_BJ_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_c <= mulXAtanXOXRes_uid117_fpArctan2Test_comp_0_out2_BJ_q;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_q_i <= mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_a xor mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_b xor mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_c;
    mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_delay : dspba_delay
    GENERIC MAP (width => 135, depth => 1)
    PORT MAP (xout => mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_q, xin => mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_q_i, clk => clk, ena => en(0), aclr => areset);

	--mulXAtanXOXRes_uid117_fpArctan2Test_ADD(ADD,796)@93
    mulXAtanXOXRes_uid117_fpArctan2Test_ADD_a <= STD_LOGIC_VECTOR("0" & mulXAtanXOXRes_uid117_fpArctan2Test_32COMP1_xorOne_q);
    mulXAtanXOXRes_uid117_fpArctan2Test_ADD_b <= STD_LOGIC_VECTOR("0" & mulXAtanXOXRes_uid117_fpArctan2Test_comp_1_out1_BJ_q);
            mulXAtanXOXRes_uid117_fpArctan2Test_ADD_o <= STD_LOGIC_VECTOR(UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_ADD_a) + UNSIGNED(mulXAtanXOXRes_uid117_fpArctan2Test_ADD_b));
    mulXAtanXOXRes_uid117_fpArctan2Test_ADD_q <= mulXAtanXOXRes_uid117_fpArctan2Test_ADD_o(135 downto 0);


	--normBit_uid118_fpArctan2Test(BITSELECT,117)@93
    normBit_uid118_fpArctan2Test_in <= mulXAtanXOXRes_uid117_fpArctan2Test_ADD_q(107 downto 0);
    normBit_uid118_fpArctan2Test_b <= normBit_uid118_fpArctan2Test_in(107 downto 107);

	--InvNormBit_uid122_fpArctan2Test(LOGICAL,121)@93
    InvNormBit_uid122_fpArctan2Test_a <= normBit_uid118_fpArctan2Test_b;
    InvNormBit_uid122_fpArctan2Test_q_i <= not InvNormBit_uid122_fpArctan2Test_a;
    InvNormBit_uid122_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvNormBit_uid122_fpArctan2Test_q, xin => InvNormBit_uid122_fpArctan2Test_q_i, clk => clk, aclr => areset);

	--ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor(LOGICAL,2293)
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor_b <= ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_sticky_ena_q;
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor_q <= not (ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor_a or ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor_b);

	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_mem_top(CONSTANT,2251)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_mem_top_q <= "0100000";

	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp(LOGICAL,2252)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp_a <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_mem_top_q;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_q);
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp_q <= "1" when ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp_a = ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp_b else "0";

	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmpReg(REG,2253)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmpReg_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_sticky_ena(REG,2294)
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_nor_q = "1") THEN
                ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_sticky_ena_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd(LOGICAL,2295)
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd_a <= ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_sticky_ena_q;
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd_b <= en;
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd_q <= ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd_a and ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd_b;

	--ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_inputreg(DELAY,2283)
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => reg_expU_uid97_fpArctan2Test_0_to_atanUIsU_uid101_fpArctan2Test_1_q, xout => ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt(COUNTER,2247)
    -- every=1, low=0, high=32, step=1, init=1
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_i = 31 THEN
                      ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_eq = '1') THEN
                        ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_i <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_i - 32;
                    ELSE
                        ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_i <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_i,6));


	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg(REG,2248)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux(MUX,2249)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_s <= en;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux: PROCESS (ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_s, ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg_q, ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_q)
    BEGIN
            CASE ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_s IS
                  WHEN "0" => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg_q;
                  WHEN "1" => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem(DUALMEM,2284)
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_ia <= ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_inputreg_q;
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_aa <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg_q;
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_ab <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_q;
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 33,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 33,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_iq,
        address_a => ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_aa,
        data_a => ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_ia
    );
    ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_reset0 <= areset;
        ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_q <= ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_iq(10 downto 0);

	--expRPath3Ext_uid123_fpArctan2Test(SUB,122)@94
    expRPath3Ext_uid123_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & ld_reg_expU_uid97_fpArctan2Test_0_to_expRPath3Ext_uid123_fpArctan2Test_0_q_to_expRPath3Ext_uid123_fpArctan2Test_a_replace_mem_q);
    expRPath3Ext_uid123_fpArctan2Test_b <= STD_LOGIC_VECTOR("00000000000" & InvNormBit_uid122_fpArctan2Test_q);
            expRPath3Ext_uid123_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(expRPath3Ext_uid123_fpArctan2Test_a) - UNSIGNED(expRPath3Ext_uid123_fpArctan2Test_b));
    expRPath3Ext_uid123_fpArctan2Test_q <= expRPath3Ext_uid123_fpArctan2Test_o(11 downto 0);


	--expRPath3PreRnd_uid124_fpArctan2Test(BITSELECT,123)@94
    expRPath3PreRnd_uid124_fpArctan2Test_in <= expRPath3Ext_uid123_fpArctan2Test_q(10 downto 0);
    expRPath3PreRnd_uid124_fpArctan2Test_b <= expRPath3PreRnd_uid124_fpArctan2Test_in(10 downto 0);

	--fracRPath3High_uid119_fpArctan2Test(BITSELECT,118)@93
    fracRPath3High_uid119_fpArctan2Test_in <= mulXAtanXOXRes_uid117_fpArctan2Test_ADD_q(106 downto 0);
    fracRPath3High_uid119_fpArctan2Test_b <= fracRPath3High_uid119_fpArctan2Test_in(106 downto 54);

	--reg_fracRPath3High_uid119_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_3(REG,1054)@93
    reg_fracRPath3High_uid119_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath3High_uid119_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath3High_uid119_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_3_q <= fracRPath3High_uid119_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath3Low_uid120_fpArctan2Test(BITSELECT,119)@93
    fracRPath3Low_uid120_fpArctan2Test_in <= mulXAtanXOXRes_uid117_fpArctan2Test_ADD_q(105 downto 0);
    fracRPath3Low_uid120_fpArctan2Test_b <= fracRPath3Low_uid120_fpArctan2Test_in(105 downto 53);

	--reg_fracRPath3Low_uid120_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_2(REG,1053)@93
    reg_fracRPath3Low_uid120_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath3Low_uid120_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath3Low_uid120_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_2_q <= fracRPath3Low_uid120_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_normBit_uid118_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_1(REG,1052)@93
    reg_normBit_uid118_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normBit_uid118_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normBit_uid118_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_1_q <= normBit_uid118_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath3Pre_uid121_fpArctan2Test(MUX,120)@94
    fracRPath3Pre_uid121_fpArctan2Test_s <= reg_normBit_uid118_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_1_q;
    fracRPath3Pre_uid121_fpArctan2Test: PROCESS (fracRPath3Pre_uid121_fpArctan2Test_s, en, reg_fracRPath3Low_uid120_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_2_q, reg_fracRPath3High_uid119_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_3_q)
    BEGIN
            CASE fracRPath3Pre_uid121_fpArctan2Test_s IS
                  WHEN "0" => fracRPath3Pre_uid121_fpArctan2Test_q <= reg_fracRPath3Low_uid120_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_2_q;
                  WHEN "1" => fracRPath3Pre_uid121_fpArctan2Test_q <= reg_fracRPath3High_uid119_fpArctan2Test_0_to_fracRPath3Pre_uid121_fpArctan2Test_3_q;
                  WHEN OTHERS => fracRPath3Pre_uid121_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracRPath3PreRnd_uid125_uid125_fpArctan2Test(BITJOIN,124)@94
    expFracRPath3PreRnd_uid125_uid125_fpArctan2Test_q <= expRPath3PreRnd_uid124_fpArctan2Test_b & fracRPath3Pre_uid121_fpArctan2Test_q;

	--reg_expFracRPath3PreRnd_uid125_uid125_fpArctan2Test_0_to_fracRPath3PostRnd_uid126_fpArctan2Test_0(REG,1066)@94
    reg_expFracRPath3PreRnd_uid125_uid125_fpArctan2Test_0_to_fracRPath3PostRnd_uid126_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracRPath3PreRnd_uid125_uid125_fpArctan2Test_0_to_fracRPath3PostRnd_uid126_fpArctan2Test_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracRPath3PreRnd_uid125_uid125_fpArctan2Test_0_to_fracRPath3PostRnd_uid126_fpArctan2Test_0_q <= expFracRPath3PreRnd_uid125_uid125_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath3PostRnd_uid126_fpArctan2Test(ADD,125)@95
    fracRPath3PostRnd_uid126_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & reg_expFracRPath3PreRnd_uid125_uid125_fpArctan2Test_0_to_fracRPath3PostRnd_uid126_fpArctan2Test_0_q);
    fracRPath3PostRnd_uid126_fpArctan2Test_b <= STD_LOGIC_VECTOR("0000000000000000000000000000000000000000000000000000000000000000" & VCC_q);
            fracRPath3PostRnd_uid126_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(fracRPath3PostRnd_uid126_fpArctan2Test_a) + UNSIGNED(fracRPath3PostRnd_uid126_fpArctan2Test_b));
    fracRPath3PostRnd_uid126_fpArctan2Test_q <= fracRPath3PostRnd_uid126_fpArctan2Test_o(64 downto 0);


	--fracRPath3_uid127_fpArctan2Test(BITSELECT,126)@95
    fracRPath3_uid127_fpArctan2Test_in <= fracRPath3PostRnd_uid126_fpArctan2Test_q(52 downto 0);
    fracRPath3_uid127_fpArctan2Test_b <= fracRPath3_uid127_fpArctan2Test_in(52 downto 1);

	--reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4(REG,1069)@95
    reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q <= fracRPath3_uid127_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_inputreg(DELAY,2335)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q, xout => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem(DUALMEM,2336)
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_ia <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_inputreg_q;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_aa <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_ab <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q;
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 52,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_iq,
        address_a => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_aa,
        data_a => ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_ia
    );
    ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_reset0 <= areset;
        ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_iq(51 downto 0);

	--X53dto48_uid431_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,430)@96
    X53dto48_uid431_fxpOp2Path2_uid135_fpArctan2Test_in <= oFracRPath2_uid133_uid133_fpArctan2Test_q;
    X53dto48_uid431_fxpOp2Path2_uid135_fpArctan2Test_b <= X53dto48_uid431_fxpOp2Path2_uid135_fpArctan2Test_in(53 downto 48);

	--rightShiftStage0Idx3_uid433_fxpOp2Path2_uid135_fpArctan2Test(BITJOIN,432)@96
    rightShiftStage0Idx3_uid433_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage0Idx3Pad48_uid432_fxpOp2Path2_uid135_fpArctan2Test_q & X53dto48_uid431_fxpOp2Path2_uid135_fpArctan2Test_b;

	--X53dto32_uid428_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,427)@96
    X53dto32_uid428_fxpOp2Path2_uid135_fpArctan2Test_in <= oFracRPath2_uid133_uid133_fpArctan2Test_q;
    X53dto32_uid428_fxpOp2Path2_uid135_fpArctan2Test_b <= X53dto32_uid428_fxpOp2Path2_uid135_fpArctan2Test_in(53 downto 32);

	--rightShiftStage0Idx2_uid430_fxpOp2Path2_uid135_fpArctan2Test(BITJOIN,429)@96
    rightShiftStage0Idx2_uid430_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage0Idx2Pad32_uid429_fxpOp2Path2_uid135_fpArctan2Test_q & X53dto32_uid428_fxpOp2Path2_uid135_fpArctan2Test_b;

	--X53dto16_uid425_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,424)@96
    X53dto16_uid425_fxpOp2Path2_uid135_fpArctan2Test_in <= oFracRPath2_uid133_uid133_fpArctan2Test_q;
    X53dto16_uid425_fxpOp2Path2_uid135_fpArctan2Test_b <= X53dto16_uid425_fxpOp2Path2_uid135_fpArctan2Test_in(53 downto 16);

	--rightShiftStage0Idx1_uid427_fxpOp2Path2_uid135_fpArctan2Test(BITJOIN,426)@96
    rightShiftStage0Idx1_uid427_fxpOp2Path2_uid135_fpArctan2Test_q <= leftShiftStage0Idx2Pad16_uid353_fxpU_uid110_fpArctan2Test_q & X53dto16_uid425_fxpOp2Path2_uid135_fpArctan2Test_b;

	--ld_fracRPath3Pre_uid121_fpArctan2Test_q_to_oFracRPath2_uid133_uid133_fpArctan2Test_a(DELAY,1175)@94
    ld_fracRPath3Pre_uid121_fpArctan2Test_q_to_oFracRPath2_uid133_uid133_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 2 )
    PORT MAP ( xin => fracRPath3Pre_uid121_fpArctan2Test_q, xout => ld_fracRPath3Pre_uid121_fpArctan2Test_q_to_oFracRPath2_uid133_uid133_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracRPath2_uid133_uid133_fpArctan2Test(BITJOIN,132)@96
    oFracRPath2_uid133_uid133_fpArctan2Test_q <= VCC_q & ld_fracRPath3Pre_uid121_fpArctan2Test_q_to_oFracRPath2_uid133_uid133_fpArctan2Test_a_q;

	--cstWFP2_uid62_fpArctan2Test(CONSTANT,61)
    cstWFP2_uid62_fpArctan2Test_q <= "00000110110";

	--reg_expRPath3PreRnd_uid124_fpArctan2Test_0_to_shiftValPath2PreSub_uid129_fpArctan2Test_1(REG,1051)@94
    reg_expRPath3PreRnd_uid124_fpArctan2Test_0_to_shiftValPath2PreSub_uid129_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPath3PreRnd_uid124_fpArctan2Test_0_to_shiftValPath2PreSub_uid129_fpArctan2Test_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPath3PreRnd_uid124_fpArctan2Test_0_to_shiftValPath2PreSub_uid129_fpArctan2Test_1_q <= expRPath3PreRnd_uid124_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--shiftValPath2PreSub_uid129_fpArctan2Test(SUB,128)@95
    shiftValPath2PreSub_uid129_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & cstBias_uid57_fpArctan2Test_q);
    shiftValPath2PreSub_uid129_fpArctan2Test_b <= STD_LOGIC_VECTOR("0" & reg_expRPath3PreRnd_uid124_fpArctan2Test_0_to_shiftValPath2PreSub_uid129_fpArctan2Test_1_q);
            shiftValPath2PreSub_uid129_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftValPath2PreSub_uid129_fpArctan2Test_a) - UNSIGNED(shiftValPath2PreSub_uid129_fpArctan2Test_b));
    shiftValPath2PreSub_uid129_fpArctan2Test_q <= shiftValPath2PreSub_uid129_fpArctan2Test_o(11 downto 0);


	--shiftValPath2PreSubR_uid131_fpArctan2Test(BITSELECT,130)@95
    shiftValPath2PreSubR_uid131_fpArctan2Test_in <= shiftValPath2PreSub_uid129_fpArctan2Test_q(10 downto 0);
    shiftValPath2PreSubR_uid131_fpArctan2Test_b <= shiftValPath2PreSubR_uid131_fpArctan2Test_in(10 downto 0);

	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor(LOGICAL,2306)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor_b <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_sticky_ena_q;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor_q <= not (ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor_a or ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor_b);

	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_mem_top(CONSTANT,2302)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_mem_top_q <= "0100001";

	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp(LOGICAL,2303)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp_a <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_mem_top_q;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_q);
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp_q <= "1" when ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp_a = ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp_b else "0";

	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmpReg(REG,2304)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmpReg_q <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_sticky_ena(REG,2307)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_nor_q = "1") THEN
                ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_sticky_ena_q <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd(LOGICAL,2308)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd_a <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_sticky_ena_q;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd_b <= en;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd_q <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd_a and ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd_b;

	--cstBiasMWF_uid59_fpArctan2Test(CONSTANT,58)
    cstBiasMWF_uid59_fpArctan2Test_q <= "01111001011";

	--shiftOut_uid130_fpArctan2Test(COMPARE,129)@59
    shiftOut_uid130_fpArctan2Test_cin <= GND_q;
    shiftOut_uid130_fpArctan2Test_a <= STD_LOGIC_VECTOR("00" & reg_expU_uid97_fpArctan2Test_0_to_atanUIsU_uid101_fpArctan2Test_1_q) & '0';
    shiftOut_uid130_fpArctan2Test_b <= STD_LOGIC_VECTOR("00" & cstBiasMWF_uid59_fpArctan2Test_q) & shiftOut_uid130_fpArctan2Test_cin(0);
            shiftOut_uid130_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftOut_uid130_fpArctan2Test_a) - UNSIGNED(shiftOut_uid130_fpArctan2Test_b));
    shiftOut_uid130_fpArctan2Test_c(0) <= shiftOut_uid130_fpArctan2Test_o(13);


	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_inputreg(DELAY,2296)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => shiftOut_uid130_fpArctan2Test_c, xout => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt(COUNTER,2298)
    -- every=1, low=0, high=33, step=1, init=1
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_i = 32 THEN
                      ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_eq = '1') THEN
                        ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_i <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_i - 33;
                    ELSE
                        ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_i <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_i,6));


	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdreg(REG,2299)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdreg_q <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux(MUX,2300)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_s <= en;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux: PROCESS (ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_s, ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdreg_q, ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_q)
    BEGIN
            CASE ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_s IS
                  WHEN "0" => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_q <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdreg_q;
                  WHEN "1" => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_q <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem(DUALMEM,2297)
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_ia <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_inputreg_q;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_aa <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdreg_q;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_ab <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_rdmux_q;
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 34,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 34,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_ia
    );
    ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_q <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_iq(0 downto 0);

	--sValPostSOut_uid132_fpArctan2Test(MUX,131)@95
    sValPostSOut_uid132_fpArctan2Test_s <= ld_shiftOut_uid130_fpArctan2Test_c_to_sValPostSOut_uid132_fpArctan2Test_b_replace_mem_q;
    sValPostSOut_uid132_fpArctan2Test: PROCESS (sValPostSOut_uid132_fpArctan2Test_s, en, shiftValPath2PreSubR_uid131_fpArctan2Test_b, cstWFP2_uid62_fpArctan2Test_q)
    BEGIN
            CASE sValPostSOut_uid132_fpArctan2Test_s IS
                  WHEN "0" => sValPostSOut_uid132_fpArctan2Test_q <= shiftValPath2PreSubR_uid131_fpArctan2Test_b;
                  WHEN "1" => sValPostSOut_uid132_fpArctan2Test_q <= cstWFP2_uid62_fpArctan2Test_q;
                  WHEN OTHERS => sValPostSOut_uid132_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--sValPostSOutR_uid134_fpArctan2Test(BITSELECT,133)@95
    sValPostSOutR_uid134_fpArctan2Test_in <= sValPostSOut_uid132_fpArctan2Test_q(5 downto 0);
    sValPostSOutR_uid134_fpArctan2Test_b <= sValPostSOutR_uid134_fpArctan2Test_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,433)@95
    rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_in <= sValPostSOutR_uid134_fpArctan2Test_b;
    rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_b <= rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_1(REG,1055)@95
    reg_rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_1_q <= rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test(MUX,434)@96
    rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_s <= reg_rightShiftStageSel5Dto4_uid434_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_1_q;
    rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test: PROCESS (rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_s, en, oFracRPath2_uid133_uid133_fpArctan2Test_q, rightShiftStage0Idx1_uid427_fxpOp2Path2_uid135_fpArctan2Test_q, rightShiftStage0Idx2_uid430_fxpOp2Path2_uid135_fpArctan2Test_q, rightShiftStage0Idx3_uid433_fxpOp2Path2_uid135_fpArctan2Test_q)
    BEGIN
            CASE rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_s IS
                  WHEN "00" => rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q <= oFracRPath2_uid133_uid133_fpArctan2Test_q;
                  WHEN "01" => rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage0Idx1_uid427_fxpOp2Path2_uid135_fpArctan2Test_q;
                  WHEN "10" => rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage0Idx2_uid430_fxpOp2Path2_uid135_fpArctan2Test_q;
                  WHEN "11" => rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage0Idx3_uid433_fxpOp2Path2_uid135_fpArctan2Test_q;
                  WHEN OTHERS => rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,441)@96
    RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_in <= rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q;
    RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_b <= RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_in(53 downto 12);

	--ld_RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test_a(DELAY,1488)@96
    ld_RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 42, depth => 1 )
    PORT MAP ( xin => RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_b, xout => ld_RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test(BITJOIN,443)@97
    rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test_q <= zS_uid105_fpArctan2Test_q & ld_RightShiftStage053dto12_uid442_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test_a_q;

	--RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,438)@96
    RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_in <= rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q;
    RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_b <= RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_in(53 downto 8);

	--ld_RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test_a(DELAY,1486)@96
    ld_RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 46, depth => 1 )
    PORT MAP ( xin => RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_b, xout => ld_RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test(BITJOIN,440)@97
    rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test_q <= leftShiftStage0Idx1Pad8_uid350_fxpU_uid110_fpArctan2Test_q & ld_RightShiftStage053dto8_uid439_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test_a_q;

	--RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,435)@96
    RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_in <= rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q;
    RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_b <= RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_in(53 downto 4);

	--ld_RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test_a(DELAY,1484)@96
    ld_RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 50, depth => 1 )
    PORT MAP ( xin => RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_b, xout => ld_RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test(BITJOIN,437)@97
    rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test_q <= leftShiftStage1Idx2Pad4_uid364_fxpU_uid110_fpArctan2Test_q & ld_RightShiftStage053dto4_uid436_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test_a_q;

	--reg_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_2(REG,1057)@96
    reg_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_2_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_2_q <= rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,444)@95
    rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_in <= sValPostSOutR_uid134_fpArctan2Test_b(3 downto 0);
    rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_b <= rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_in(3 downto 2);

	--reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1(REG,1056)@95
    reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1_q <= rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_b(DELAY,1490)@96
    ld_reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1_q, xout => ld_reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test(MUX,445)@97
    rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_s <= ld_reg_rightShiftStageSel3Dto2_uid445_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_b_q;
    rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test: PROCESS (rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_s, en, reg_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_2_q, rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test_q, rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test_q, rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test_q)
    BEGIN
            CASE rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_s IS
                  WHEN "00" => rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q <= reg_rightShiftStage0_uid435_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_2_q;
                  WHEN "01" => rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage1Idx1_uid438_fxpOp2Path2_uid135_fpArctan2Test_q;
                  WHEN "10" => rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage1Idx2_uid441_fxpOp2Path2_uid135_fpArctan2Test_q;
                  WHEN "11" => rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage1Idx3_uid444_fxpOp2Path2_uid135_fpArctan2Test_q;
                  WHEN OTHERS => rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,452)@97
    RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_in <= rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q;
    RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_b <= RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_in(53 downto 3);

	--ld_RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test_a(DELAY,1500)@97
    ld_RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 51, depth => 1 )
    PORT MAP ( xin => RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_b, xout => ld_RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test(BITJOIN,454)@98
    rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage2Idx3Pad3_uid454_fxpOp2Path2_uid135_fpArctan2Test_q & ld_RightShiftStage153dto3_uid453_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test_a_q;

	--RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,449)@97
    RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_in <= rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q;
    RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_b <= RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_in(53 downto 2);

	--ld_RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test_a(DELAY,1498)@97
    ld_RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_b, xout => ld_RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test(BITJOIN,451)@98
    rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test_q <= z_uid250_div_uid49_fpArctan2Test_q & ld_RightShiftStage153dto2_uid450_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test_a_q;

	--RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,446)@97
    RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_in <= rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q;
    RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_b <= RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_in(53 downto 1);

	--ld_RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test_a(DELAY,1496)@97
    ld_RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_b, xout => ld_RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test(BITJOIN,448)@98
    rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test_q <= GND_q & ld_RightShiftStage153dto1_uid447_fxpOp2Path2_uid135_fpArctan2Test_b_to_rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test_a_q;

	--reg_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_2(REG,1059)@97
    reg_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_2_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_2_q <= rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test(BITSELECT,455)@95
    rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_in <= sValPostSOutR_uid134_fpArctan2Test_b(1 downto 0);
    rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_b <= rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_in(1 downto 0);

	--reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1(REG,1058)@95
    reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1_q <= rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_b(DELAY,1502)@96
    ld_reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1_q, xout => ld_reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test(MUX,456)@98
    rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_s <= ld_reg_rightShiftStageSel1Dto0_uid456_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_1_q_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_b_q;
    rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test: PROCESS (rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_s, en, reg_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_2_q, rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test_q, rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test_q, rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test_q)
    BEGIN
            CASE rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_s IS
                  WHEN "00" => rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_q <= reg_rightShiftStage1_uid446_fxpOp2Path2_uid135_fpArctan2Test_0_to_rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_2_q;
                  WHEN "01" => rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage2Idx1_uid449_fxpOp2Path2_uid135_fpArctan2Test_q;
                  WHEN "10" => rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage2Idx2_uid452_fxpOp2Path2_uid135_fpArctan2Test_q;
                  WHEN "11" => rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_q <= rightShiftStage2Idx3_uid455_fxpOp2Path2_uid135_fpArctan2Test_q;
                  WHEN OTHERS => rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--pad_fxpOp2Path2_uid135_uid136_fpArctan2Test(BITJOIN,135)@98
    pad_fxpOp2Path2_uid135_uid136_fpArctan2Test_q <= rightShiftStage2_uid457_fxpOp2Path2_uid135_fpArctan2Test_q & GND_q;

	--reg_pad_fxpOp2Path2_uid135_uid136_fpArctan2Test_0_to_path2Diff_uid136_fpArctan2Test_1(REG,1060)@98
    reg_pad_fxpOp2Path2_uid135_uid136_fpArctan2Test_0_to_path2Diff_uid136_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_fxpOp2Path2_uid135_uid136_fpArctan2Test_0_to_path2Diff_uid136_fpArctan2Test_1_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_fxpOp2Path2_uid135_uid136_fpArctan2Test_0_to_path2Diff_uid136_fpArctan2Test_1_q <= pad_fxpOp2Path2_uid135_uid136_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--path2Diff_uid136_fpArctan2Test(SUB,136)@99
    path2Diff_uid136_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & piO2_uid83_fpArctan2Test_q);
    path2Diff_uid136_fpArctan2Test_b <= STD_LOGIC_VECTOR("0" & reg_pad_fxpOp2Path2_uid135_uid136_fpArctan2Test_0_to_path2Diff_uid136_fpArctan2Test_1_q);
            path2Diff_uid136_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(path2Diff_uid136_fpArctan2Test_a) - UNSIGNED(path2Diff_uid136_fpArctan2Test_b));
    path2Diff_uid136_fpArctan2Test_q <= path2Diff_uid136_fpArctan2Test_o(55 downto 0);


	--normBitPath2Diff_uid138_fpArctan2Test(BITSELECT,137)@99
    normBitPath2Diff_uid138_fpArctan2Test_in <= path2Diff_uid136_fpArctan2Test_q(54 downto 0);
    normBitPath2Diff_uid138_fpArctan2Test_b <= normBitPath2Diff_uid138_fpArctan2Test_in(54 downto 54);

	--reg_normBitPath2Diff_uid138_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_1(REG,1061)@99
    reg_normBitPath2Diff_uid138_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normBitPath2Diff_uid138_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normBitPath2Diff_uid138_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_1_q <= normBitPath2Diff_uid138_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--expRPath2_uid142_fpArctan2Test(MUX,141)@100
    expRPath2_uid142_fpArctan2Test_s <= reg_normBitPath2Diff_uid138_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_1_q;
    expRPath2_uid142_fpArctan2Test: PROCESS (expRPath2_uid142_fpArctan2Test_s, en, cstBiasM1_uid58_fpArctan2Test_q, cstBias_uid57_fpArctan2Test_q)
    BEGIN
            CASE expRPath2_uid142_fpArctan2Test_s IS
                  WHEN "0" => expRPath2_uid142_fpArctan2Test_q <= cstBiasM1_uid58_fpArctan2Test_q;
                  WHEN "1" => expRPath2_uid142_fpArctan2Test_q <= cstBias_uid57_fpArctan2Test_q;
                  WHEN OTHERS => expRPath2_uid142_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--path2DiffHigh_uid139_fpArctan2Test(BITSELECT,138)@99
    path2DiffHigh_uid139_fpArctan2Test_in <= path2Diff_uid136_fpArctan2Test_q(53 downto 0);
    path2DiffHigh_uid139_fpArctan2Test_b <= path2DiffHigh_uid139_fpArctan2Test_in(53 downto 1);

	--reg_path2DiffHigh_uid139_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_3(REG,1063)@99
    reg_path2DiffHigh_uid139_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2DiffHigh_uid139_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2DiffHigh_uid139_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_3_q <= path2DiffHigh_uid139_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--path2DiffLow_uid140_fpArctan2Test(BITSELECT,139)@99
    path2DiffLow_uid140_fpArctan2Test_in <= path2Diff_uid136_fpArctan2Test_q(52 downto 0);
    path2DiffLow_uid140_fpArctan2Test_b <= path2DiffLow_uid140_fpArctan2Test_in(52 downto 0);

	--reg_path2DiffLow_uid140_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_2(REG,1062)@99
    reg_path2DiffLow_uid140_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2DiffLow_uid140_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2DiffLow_uid140_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_2_q <= path2DiffLow_uid140_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath2_uid141_fpArctan2Test(MUX,140)@100
    fracRPath2_uid141_fpArctan2Test_s <= reg_normBitPath2Diff_uid138_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_1_q;
    fracRPath2_uid141_fpArctan2Test: PROCESS (fracRPath2_uid141_fpArctan2Test_s, en, reg_path2DiffLow_uid140_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_2_q, reg_path2DiffHigh_uid139_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_3_q)
    BEGIN
            CASE fracRPath2_uid141_fpArctan2Test_s IS
                  WHEN "0" => fracRPath2_uid141_fpArctan2Test_q <= reg_path2DiffLow_uid140_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_2_q;
                  WHEN "1" => fracRPath2_uid141_fpArctan2Test_q <= reg_path2DiffHigh_uid139_fpArctan2Test_0_to_fracRPath2_uid141_fpArctan2Test_3_q;
                  WHEN OTHERS => fracRPath2_uid141_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracConc_uid143_uid143_fpArctan2Test(BITJOIN,142)@100
    expFracConc_uid143_uid143_fpArctan2Test_q <= expRPath2_uid142_fpArctan2Test_q & fracRPath2_uid141_fpArctan2Test_q;

	--reg_expFracConc_uid143_uid143_fpArctan2Test_0_to_expFracRPath2PostRnd_uid144_fpArctan2Test_0(REG,1065)@100
    reg_expFracConc_uid143_uid143_fpArctan2Test_0_to_expFracRPath2PostRnd_uid144_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracConc_uid143_uid143_fpArctan2Test_0_to_expFracRPath2PostRnd_uid144_fpArctan2Test_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracConc_uid143_uid143_fpArctan2Test_0_to_expFracRPath2PostRnd_uid144_fpArctan2Test_0_q <= expFracConc_uid143_uid143_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--expFracRPath2PostRnd_uid144_fpArctan2Test(ADD,143)@101
    expFracRPath2PostRnd_uid144_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & reg_expFracConc_uid143_uid143_fpArctan2Test_0_to_expFracRPath2PostRnd_uid144_fpArctan2Test_0_q);
    expFracRPath2PostRnd_uid144_fpArctan2Test_b <= STD_LOGIC_VECTOR("0000000000000000000000000000000000000000000000000000000000000000" & VCC_q);
            expFracRPath2PostRnd_uid144_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRPath2PostRnd_uid144_fpArctan2Test_a) + UNSIGNED(expFracRPath2PostRnd_uid144_fpArctan2Test_b));
    expFracRPath2PostRnd_uid144_fpArctan2Test_q <= expFracRPath2PostRnd_uid144_fpArctan2Test_o(64 downto 0);


	--fracRPath2_uid145_fpArctan2Test(BITSELECT,144)@101
    fracRPath2_uid145_fpArctan2Test_in <= expFracRPath2PostRnd_uid144_fpArctan2Test_q(52 downto 0);
    fracRPath2_uid145_fpArctan2Test_b <= fracRPath2_uid145_fpArctan2Test_in(52 downto 1);

	--reg_fracRPath2_uid145_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_3(REG,1068)@101
    reg_fracRPath2_uid145_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath2_uid145_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath2_uid145_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_3_q <= fracRPath2_uid145_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor(LOGICAL,3128)
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor_b <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_sticky_ena_q;
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor_q <= not (ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor_a or ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor_b);

	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_mem_top(CONSTANT,3124)
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_mem_top_q <= "01000000";

	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp(LOGICAL,3125)
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp_a <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_mem_top_q;
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_q);
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp_q <= "1" when ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp_a = ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp_b else "0";

	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmpReg(REG,3126)
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmpReg_q <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_sticky_ena(REG,3129)
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_nor_q = "1") THEN
                ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_sticky_ena_q <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd(LOGICAL,3130)
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd_a <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_sticky_ena_q;
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd_b <= en;
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd_q <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd_a and ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd_b;

	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_inputreg(DELAY,3120)
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid51_fpArctan2Test_b, xout => ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_wrreg(REG,3123)
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_wrreg_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_wrreg_q <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt(COUNTER,3122)
    -- every=1, low=0, high=64, step=1, init=1
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_i <= TO_UNSIGNED(1,7);
            ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_i = 63 THEN
                      ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_eq = '1') THEN
                        ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_i <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_i - 64;
                    ELSE
                        ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_i <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_i,7));


	--ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem(DUALMEM,3121)
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_ia <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_inputreg_q;
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_aa <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_wrreg_q;
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_ab <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_rdcnt_q;
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 7,
        numwords_a => 65,
        width_b => 52,
        widthad_b => 7,
        numwords_b => 65,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_iq,
        address_a => ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_aa,
        data_a => ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_ia
    );
    ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_reset0 <= areset;
        ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_q <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_iq(51 downto 0);

	--reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2(REG,1067)@101
    reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_q <= ld_fracX_uid51_fpArctan2Test_b_to_reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor(LOGICAL,3040)
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor_b <= ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_sticky_ena_q;
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor_q <= not (ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor_a or ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor_b);

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_mem_top(CONSTANT,2944)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_mem_top_q <= "0100110";

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp(LOGICAL,2945)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp_a <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_mem_top_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_q);
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp_q <= "1" when ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp_a = ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp_b else "0";

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmpReg(REG,2946)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmpReg_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_sticky_ena(REG,3041)
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_nor_q = "1") THEN
                ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_sticky_ena_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd(LOGICAL,3042)
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd_a <= ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_sticky_ena_q;
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd_b <= en;
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd_q <= ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd_a and ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd_b;

	--ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor(LOGICAL,2332)
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor_b <= ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_sticky_ena_q;
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor_q <= not (ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor_a or ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor_b);

	--ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_sticky_ena(REG,2333)
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_nor_q = "1") THEN
                ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_sticky_ena_q <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd(LOGICAL,2334)
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd_a <= ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_sticky_ena_q;
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd_b <= en;
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd_q <= ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd_a and ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd_b;

	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor(LOGICAL,2255)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor_b <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_sticky_ena_q;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor_q <= not (ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor_a or ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor_b);

	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_sticky_ena(REG,2256)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_nor_q = "1") THEN
                ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_sticky_ena_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd(LOGICAL,2257)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd_a <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_sticky_ena_q;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd_b <= en;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd_a and ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd_b;

	--xyInInf_uid92_fpArctan2Test(LOGICAL,91)@0
    xyInInf_uid92_fpArctan2Test_a <= exc_I_uid15_fpArctan2Test_q;
    xyInInf_uid92_fpArctan2Test_b <= exc_I_uid31_fpArctan2Test_q;
    xyInInf_uid92_fpArctan2Test_q <= xyInInf_uid92_fpArctan2Test_a and xyInInf_uid92_fpArctan2Test_b;

	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_inputreg(DELAY,2245)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => xyInInf_uid92_fpArctan2Test_q, xout => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem(DUALMEM,2246)
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_ia <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_inputreg_q;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_aa <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg_q;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_ab <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_q;
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 33,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 33,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_ia
    );
    ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_iq(0 downto 0);

	--expXIsBias_uid81_fpArctan2Test(LOGICAL,80)@35
    expXIsBias_uid81_fpArctan2Test_a <= reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q;
    expXIsBias_uid81_fpArctan2Test_b <= cstBias_uid57_fpArctan2Test_q;
    expXIsBias_uid81_fpArctan2Test_q <= "1" when expXIsBias_uid81_fpArctan2Test_a = expXIsBias_uid81_fpArctan2Test_b else "0";

	--inIsOne_uid82_fpArctan2Test(LOGICAL,81)@35
    inIsOne_uid82_fpArctan2Test_a <= fracXIsZero_uid72_fpArctan2Test_q;
    inIsOne_uid82_fpArctan2Test_b <= expXIsBias_uid81_fpArctan2Test_q;
    inIsOne_uid82_fpArctan2Test_q <= inIsOne_uid82_fpArctan2Test_a and inIsOne_uid82_fpArctan2Test_b;

	--arctanIsConst_uid93_fpArctan2Test(LOGICAL,92)@35
    arctanIsConst_uid93_fpArctan2Test_a <= exc_I_uid73_fpArctan2Test_q;
    arctanIsConst_uid93_fpArctan2Test_b <= inIsOne_uid82_fpArctan2Test_q;
    arctanIsConst_uid93_fpArctan2Test_c <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_mem_q;
    arctanIsConst_uid93_fpArctan2Test_q_i <= arctanIsConst_uid93_fpArctan2Test_a or arctanIsConst_uid93_fpArctan2Test_b or arctanIsConst_uid93_fpArctan2Test_c;
    arctanIsConst_uid93_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => arctanIsConst_uid93_fpArctan2Test_q, xin => arctanIsConst_uid93_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_inputreg(DELAY,2322)
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => arctanIsConst_uid93_fpArctan2Test_q, xout => ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem(DUALMEM,2323)
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_ia <= ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_inputreg_q;
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_aa <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdreg_q;
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_ab <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_replace_rdmux_q;
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_ia
    );
    ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_q <= ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_iq(0 downto 0);

	--biasMwShift_uid100_fpArctan2Test(CONSTANT,99)
    biasMwShift_uid100_fpArctan2Test_q <= "01111100100";

	--atanUIsU_uid101_fpArctan2Test(COMPARE,100)@59
    atanUIsU_uid101_fpArctan2Test_cin <= GND_q;
    atanUIsU_uid101_fpArctan2Test_a <= STD_LOGIC_VECTOR("00" & biasMwShift_uid100_fpArctan2Test_q) & '0';
    atanUIsU_uid101_fpArctan2Test_b <= STD_LOGIC_VECTOR("00" & reg_expU_uid97_fpArctan2Test_0_to_atanUIsU_uid101_fpArctan2Test_1_q) & atanUIsU_uid101_fpArctan2Test_cin(0);
            atanUIsU_uid101_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(atanUIsU_uid101_fpArctan2Test_a) - UNSIGNED(atanUIsU_uid101_fpArctan2Test_b));
    atanUIsU_uid101_fpArctan2Test_n(0) <= not atanUIsU_uid101_fpArctan2Test_o(13);


	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor(LOGICAL,2319)
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor_b <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_sticky_ena_q;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor_q <= not (ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor_a or ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor_b);

	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_sticky_ena(REG,2320)
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_nor_q = "1") THEN
                ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_sticky_ena_q <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd(LOGICAL,2321)
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd_a <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_sticky_ena_q;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd_b <= en;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd_q <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd_a and ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd_b;

	--ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem(DUALMEM,2310)
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_ia <= ld_path2_uid94_fpArctan2Test_n_to_u_uid96_fpArctan2Test_b_inputreg_q;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_aa <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdreg_q;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_ab <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_rdmux_q;
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_iq,
        address_a => ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_aa,
        data_a => ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_ia
    );
    ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_reset0 <= areset;
        ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_q <= ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_iq(0 downto 0);

	--pathSelBits_uid147_fpArctan2Test(BITJOIN,146)@59
    pathSelBits_uid147_fpArctan2Test_q <= ld_arctanIsConst_uid93_fpArctan2Test_q_to_pathSelBits_uid147_fpArctan2Test_c_replace_mem_q & atanUIsU_uid101_fpArctan2Test_n & ld_path2_uid94_fpArctan2Test_n_to_pathSelBits_uid147_fpArctan2Test_a_replace_mem_q;

	--ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_inputreg(DELAY,3030)
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => pathSelBits_uid147_fpArctan2Test_q, xout => ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt(COUNTER,2940)
    -- every=1, low=0, high=38, step=1, init=1
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_i = 37 THEN
                      ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_eq = '1') THEN
                        ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_i <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_i - 38;
                    ELSE
                        ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_i <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_i,6));


	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdreg(REG,2941)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdreg_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux(MUX,2942)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_s <= en;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux: PROCESS (ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_s, ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdreg_q, ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_q)
    BEGIN
            CASE ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_s IS
                  WHEN "0" => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdreg_q;
                  WHEN "1" => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem(DUALMEM,3031)
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_ia <= ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_inputreg_q;
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_aa <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdreg_q;
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_ab <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_q;
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 6,
        numwords_a => 39,
        width_b => 3,
        widthad_b => 6,
        numwords_b => 39,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_iq,
        address_a => ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_aa,
        data_a => ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_ia
    );
    ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_reset0 <= areset;
        ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_q <= ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_iq(2 downto 0);

	--reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0(REG,986)@100
    reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_q <= ld_pathSelBits_uid147_fpArctan2Test_q_to_reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--fracOutMuxSelEnc_uid148_fpArctan2Test(LOOKUP,147)@101
    fracOutMuxSelEnc_uid148_fpArctan2Test: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracOutMuxSelEnc_uid148_fpArctan2Test_q <= "10";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (reg_pathSelBits_uid147_fpArctan2Test_0_to_fracOutMuxSelEnc_uid148_fpArctan2Test_0_q) IS
                WHEN "000" =>  fracOutMuxSelEnc_uid148_fpArctan2Test_q <= "10";
                WHEN "001" =>  fracOutMuxSelEnc_uid148_fpArctan2Test_q <= "01";
                WHEN "010" =>  fracOutMuxSelEnc_uid148_fpArctan2Test_q <= "00";
                WHEN "011" =>  fracOutMuxSelEnc_uid148_fpArctan2Test_q <= "01";
                WHEN "100" =>  fracOutMuxSelEnc_uid148_fpArctan2Test_q <= "11";
                WHEN "101" =>  fracOutMuxSelEnc_uid148_fpArctan2Test_q <= "11";
                WHEN "110" =>  fracOutMuxSelEnc_uid148_fpArctan2Test_q <= "11";
                WHEN "111" =>  fracOutMuxSelEnc_uid148_fpArctan2Test_q <= "11";
                WHEN OTHERS =>
                    fracOutMuxSelEnc_uid148_fpArctan2Test_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--fracRCalc_uid150_fpArctan2Test(MUX,149)@102
    fracRCalc_uid150_fpArctan2Test_s <= fracOutMuxSelEnc_uid148_fpArctan2Test_q;
    fracRCalc_uid150_fpArctan2Test: PROCESS (fracRCalc_uid150_fpArctan2Test_s, en, reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_q, reg_fracRPath2_uid145_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_3_q, ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_q, reg_fracOutCst_uid149_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_5_q)
    BEGIN
            CASE fracRCalc_uid150_fpArctan2Test_s IS
                  WHEN "00" => fracRCalc_uid150_fpArctan2Test_q <= reg_fracX_uid51_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_2_q;
                  WHEN "01" => fracRCalc_uid150_fpArctan2Test_q <= reg_fracRPath2_uid145_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_3_q;
                  WHEN "10" => fracRCalc_uid150_fpArctan2Test_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_mem_q;
                  WHEN "11" => fracRCalc_uid150_fpArctan2Test_q <= reg_fracOutCst_uid149_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_5_q;
                  WHEN OTHERS => fracRCalc_uid150_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fracRCalc_uid150_fpArctan2Test_q_to_oFracRCalc_uid160_uid160_fpArctan2Test_a(DELAY,1215)@102
    ld_fracRCalc_uid150_fpArctan2Test_q_to_oFracRCalc_uid160_uid160_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 2 )
    PORT MAP ( xin => fracRCalc_uid150_fpArctan2Test_q, xout => ld_fracRCalc_uid150_fpArctan2Test_q_to_oFracRCalc_uid160_uid160_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracRCalc_uid160_uid160_fpArctan2Test(BITJOIN,159)@104
    oFracRCalc_uid160_uid160_fpArctan2Test_q <= VCC_q & ld_fracRCalc_uid150_fpArctan2Test_q_to_oFracRCalc_uid160_uid160_fpArctan2Test_a_q;

	--padConst_uid161_fpArctan2Test(CONSTANT,160)
    padConst_uid161_fpArctan2Test_q <= "00000000000000000000000000000000000000000000000000000";

	--rightPaddedIn_uid162_fpArctan2Test(BITJOIN,161)@104
    rightPaddedIn_uid162_fpArctan2Test_q <= oFracRCalc_uid160_uid160_fpArctan2Test_q & padConst_uid161_fpArctan2Test_q;

	--cstWFP1_uid61_fpArctan2Test(CONSTANT,60)
    cstWFP1_uid61_fpArctan2Test_q <= "00000110101";

	--expOutCst_uid151_fpArctan2Test(BITSELECT,150)@101
    expOutCst_uid151_fpArctan2Test_in <= constOut_uid91_fpArctan2Test_q(62 downto 0);
    expOutCst_uid151_fpArctan2Test_b <= expOutCst_uid151_fpArctan2Test_in(62 downto 52);

	--reg_expOutCst_uid151_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_5(REG,1074)@101
    reg_expOutCst_uid151_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expOutCst_uid151_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_5_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expOutCst_uid151_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_5_q <= expOutCst_uid151_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor(LOGICAL,2360)
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor_b <= ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_sticky_ena_q;
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor_q <= not (ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor_a or ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor_b);

	--ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_sticky_ena(REG,2361)
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_nor_q = "1") THEN
                ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_sticky_ena_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd(LOGICAL,2362)
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd_a <= ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_sticky_ena_q;
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd_b <= en;
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd_q <= ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd_a and ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd_b;

	--expRPath3_uid128_fpArctan2Test(BITSELECT,127)@95
    expRPath3_uid128_fpArctan2Test_in <= fracRPath3PostRnd_uid126_fpArctan2Test_q(63 downto 0);
    expRPath3_uid128_fpArctan2Test_b <= expRPath3_uid128_fpArctan2Test_in(63 downto 53);

	--reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4(REG,1073)@95
    reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q <= expRPath3_uid128_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_inputreg(DELAY,2350)
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q, xout => ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem(DUALMEM,2351)
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_ia <= ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_inputreg_q;
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_aa <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q;
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_ab <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q;
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 11,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_iq,
        address_a => ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_aa,
        data_a => ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_ia
    );
    ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_reset0 <= areset;
        ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_q <= ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_iq(10 downto 0);

	--expRPath2_uid146_fpArctan2Test(BITSELECT,145)@101
    expRPath2_uid146_fpArctan2Test_in <= expFracRPath2PostRnd_uid144_fpArctan2Test_q(63 downto 0);
    expRPath2_uid146_fpArctan2Test_b <= expRPath2_uid146_fpArctan2Test_in(63 downto 53);

	--reg_expRPath2_uid146_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_3(REG,1072)@101
    reg_expRPath2_uid146_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPath2_uid146_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPath2_uid146_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_3_q <= expRPath2_uid146_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor(LOGICAL,3152)
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor_b <= ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_sticky_ena_q;
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor_q <= not (ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor_a or ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor_b);

	--ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_sticky_ena(REG,3153)
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_nor_q = "1") THEN
                ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_sticky_ena_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd(LOGICAL,3154)
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd_a <= ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_sticky_ena_q;
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd_b <= en;
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd_q <= ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd_a and ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd_b;

	--ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_inputreg(DELAY,2348)
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => reg_expX_uid50_fpArctan2Test_0_to_expXIsZero_uid68_fpArctan2Test_1_q, xout => ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem(DUALMEM,3143)
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_ia <= ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_inputreg_q;
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_aa <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q;
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_ab <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q;
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_iq,
        address_a => ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_aa,
        data_a => ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_ia
    );
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_reset0 <= areset;
        ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_q <= ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_iq(10 downto 0);

	--ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c(DELAY,1203)@35
    ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_split_0_replace_mem_q, xout => ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_q, ena => en(0), clk => clk, aclr => areset );

	--expRCalc_uid152_fpArctan2Test(MUX,151)@102
    expRCalc_uid152_fpArctan2Test_s <= fracOutMuxSelEnc_uid148_fpArctan2Test_q;
    expRCalc_uid152_fpArctan2Test: PROCESS (expRCalc_uid152_fpArctan2Test_s, en, ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_q, reg_expRPath2_uid146_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_3_q, ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_q, reg_expOutCst_uid151_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_5_q)
    BEGIN
            CASE expRCalc_uid152_fpArctan2Test_s IS
                  WHEN "00" => expRCalc_uid152_fpArctan2Test_q <= ld_reg_expX_uid50_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_2_q_to_expRCalc_uid152_fpArctan2Test_c_q;
                  WHEN "01" => expRCalc_uid152_fpArctan2Test_q <= reg_expRPath2_uid146_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_3_q;
                  WHEN "10" => expRCalc_uid152_fpArctan2Test_q <= ld_reg_expRPath3_uid128_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_4_q_to_expRCalc_uid152_fpArctan2Test_e_replace_mem_q;
                  WHEN "11" => expRCalc_uid152_fpArctan2Test_q <= reg_expOutCst_uid151_fpArctan2Test_0_to_expRCalc_uid152_fpArctan2Test_5_q;
                  WHEN OTHERS => expRCalc_uid152_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_expRCalc_uid152_fpArctan2Test_0_to_sOutAlignRes_uid155_fpArctan2Test_0(REG,1075)@102
    reg_expRCalc_uid152_fpArctan2Test_0_to_sOutAlignRes_uid155_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRCalc_uid152_fpArctan2Test_0_to_sOutAlignRes_uid155_fpArctan2Test_0_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRCalc_uid152_fpArctan2Test_0_to_sOutAlignRes_uid155_fpArctan2Test_0_q <= expRCalc_uid152_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--sValAlignRes_uid154_fpArctan2Test(SUB,153)@103
    sValAlignRes_uid154_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & cstBias_uid57_fpArctan2Test_q);
    sValAlignRes_uid154_fpArctan2Test_b <= STD_LOGIC_VECTOR("0" & reg_expRCalc_uid152_fpArctan2Test_0_to_sOutAlignRes_uid155_fpArctan2Test_0_q);
            sValAlignRes_uid154_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(sValAlignRes_uid154_fpArctan2Test_a) - UNSIGNED(sValAlignRes_uid154_fpArctan2Test_b));
    sValAlignRes_uid154_fpArctan2Test_q <= sValAlignRes_uid154_fpArctan2Test_o(11 downto 0);


	--sValAlignResRange_uid157_fpArctan2Test(BITSELECT,156)@103
    sValAlignResRange_uid157_fpArctan2Test_in <= sValAlignRes_uid154_fpArctan2Test_q(10 downto 0);
    sValAlignResRange_uid157_fpArctan2Test_b <= sValAlignResRange_uid157_fpArctan2Test_in(10 downto 0);

	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor(LOGICAL,2374)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor_b <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_sticky_ena_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor_q <= not (ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor_a or ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor_b);

	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_mem_top(CONSTANT,2370)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_mem_top_q <= "0100011";

	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp(LOGICAL,2371)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp_a <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_mem_top_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_q);
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp_q <= "1" when ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp_a = ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp_b else "0";

	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmpReg(REG,2372)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmpReg_q <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_sticky_ena(REG,2375)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_nor_q = "1") THEN
                ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_sticky_ena_q <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd(LOGICAL,2376)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd_a <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_sticky_ena_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd_b <= en;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd_q <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd_a and ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd_b;

	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor(LOGICAL,3164)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor_b <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_sticky_ena_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor_q <= not (ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor_a or ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor_b);

	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_sticky_ena(REG,3165)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_nor_q = "1") THEN
                ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_sticky_ena_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd(LOGICAL,3166)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd_a <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_sticky_ena_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd_b <= en;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd_q <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd_a and ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd_b;

	--zwEwF_uid40_fpArctan2Test(CONSTANT,39)
    zwEwF_uid40_fpArctan2Test_q <= "000000000000000000000000000000000000000000000000000000000000000";

	--join_uid43_fpArctan2Test(BITJOIN,42)@0
    join_uid43_fpArctan2Test_q <= exp_uid27_fpArctan2Test_b & frac_uid29_fpArctan2Test_b;

	--yInZero_uid44_fpArctan2Test(LOGICAL,43)@0
    yInZero_uid44_fpArctan2Test_a <= join_uid43_fpArctan2Test_q;
    yInZero_uid44_fpArctan2Test_b <= zwEwF_uid40_fpArctan2Test_q;
    yInZero_uid44_fpArctan2Test_q <= "1" when yInZero_uid44_fpArctan2Test_a = yInZero_uid44_fpArctan2Test_b else "0";

	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_inputreg(DELAY,2363)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => yInZero_uid44_fpArctan2Test_q, xout => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem(DUALMEM,3155)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_ia <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_inputreg_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_aa <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_ab <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_iq,
        address_a => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_aa,
        data_a => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_ia
    );
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_reset0 <= areset;
        ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_q <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_iq(0 downto 0);

	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt(COUNTER,2366)
    -- every=1, low=0, high=35, step=1, init=1
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_i = 34 THEN
                      ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_eq = '1') THEN
                        ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_i <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_i - 35;
                    ELSE
                        ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_i <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_i,6));


	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdreg(REG,2367)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdreg_q <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux(MUX,2368)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_s <= en;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux: PROCESS (ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_s, ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdreg_q, ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_q)
    BEGIN
            CASE ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_s IS
                  WHEN "0" => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_q <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdreg_q;
                  WHEN "1" => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_q <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem(DUALMEM,2365)
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_ia <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_split_0_replace_mem_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_aa <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdreg_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_ab <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_rdmux_q;
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 36,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 36,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_ia
    );
    ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_q <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_iq(0 downto 0);

	--sOutAlignRes_uid155_fpArctan2Test(COMPARE,154)@103
    sOutAlignRes_uid155_fpArctan2Test_cin <= GND_q;
    sOutAlignRes_uid155_fpArctan2Test_a <= STD_LOGIC_VECTOR("00" & reg_expRCalc_uid152_fpArctan2Test_0_to_sOutAlignRes_uid155_fpArctan2Test_0_q) & '0';
    sOutAlignRes_uid155_fpArctan2Test_b <= STD_LOGIC_VECTOR("00" & cstBiasMWF_uid59_fpArctan2Test_q) & sOutAlignRes_uid155_fpArctan2Test_cin(0);
            sOutAlignRes_uid155_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(sOutAlignRes_uid155_fpArctan2Test_a) - UNSIGNED(sOutAlignRes_uid155_fpArctan2Test_b));
    sOutAlignRes_uid155_fpArctan2Test_c(0) <= sOutAlignRes_uid155_fpArctan2Test_o(13);


	--yInZOrsOutAlignRes_uid156_fpArctan2Test(LOGICAL,155)@103
    yInZOrsOutAlignRes_uid156_fpArctan2Test_a <= sOutAlignRes_uid155_fpArctan2Test_c;
    yInZOrsOutAlignRes_uid156_fpArctan2Test_b <= ld_yInZero_uid44_fpArctan2Test_q_to_yInZOrsOutAlignRes_uid156_fpArctan2Test_b_replace_mem_q;
    yInZOrsOutAlignRes_uid156_fpArctan2Test_q <= yInZOrsOutAlignRes_uid156_fpArctan2Test_a or yInZOrsOutAlignRes_uid156_fpArctan2Test_b;

	--sValPostSAlignOut_uid158_fpArctan2Test(MUX,157)@103
    sValPostSAlignOut_uid158_fpArctan2Test_s <= yInZOrsOutAlignRes_uid156_fpArctan2Test_q;
    sValPostSAlignOut_uid158_fpArctan2Test: PROCESS (sValPostSAlignOut_uid158_fpArctan2Test_s, en, sValAlignResRange_uid157_fpArctan2Test_b, cstWFP1_uid61_fpArctan2Test_q)
    BEGIN
            CASE sValPostSAlignOut_uid158_fpArctan2Test_s IS
                  WHEN "0" => sValPostSAlignOut_uid158_fpArctan2Test_q <= sValAlignResRange_uid157_fpArctan2Test_b;
                  WHEN "1" => sValPostSAlignOut_uid158_fpArctan2Test_q <= cstWFP1_uid61_fpArctan2Test_q;
                  WHEN OTHERS => sValPostSAlignOut_uid158_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--sValPostSOutRange_uid159_fpArctan2Test(BITSELECT,158)@103
    sValPostSOutRange_uid159_fpArctan2Test_in <= sValPostSAlignOut_uid158_fpArctan2Test_q(5 downto 0);
    sValPostSOutRange_uid159_fpArctan2Test_b <= sValPostSOutRange_uid159_fpArctan2Test_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,468)@103
    rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_in <= sValPostSOutRange_uid159_fpArctan2Test_b;
    rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_b <= rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_1(REG,1077)@103
    reg_rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_1_q <= rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test(MUX,469)@104
    rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_s <= reg_rightShiftStageSel5Dto4_uid469_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_1_q;
    rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test: PROCESS (rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_s, en, rightPaddedIn_uid162_fpArctan2Test_q, rightShiftStage0Idx1_uid462_fxpAlignedRes_uid161_fpArctan2Test_q, rightShiftStage0Idx2_uid465_fxpAlignedRes_uid161_fpArctan2Test_q, rightShiftStage0Idx3_uid468_fxpAlignedRes_uid161_fpArctan2Test_q)
    BEGIN
            CASE rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_s IS
                  WHEN "00" => rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q <= rightPaddedIn_uid162_fpArctan2Test_q;
                  WHEN "01" => rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage0Idx1_uid462_fxpAlignedRes_uid161_fpArctan2Test_q;
                  WHEN "10" => rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage0Idx2_uid465_fxpAlignedRes_uid161_fpArctan2Test_q;
                  WHEN "11" => rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage0Idx3_uid468_fxpAlignedRes_uid161_fpArctan2Test_q;
                  WHEN OTHERS => rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,476)@104
    RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_in <= rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q;
    RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_b <= RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_in(105 downto 12);

	--ld_RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test_a(DELAY,1524)@104
    ld_RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 94, depth => 1 )
    PORT MAP ( xin => RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_b, xout => ld_RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test(BITJOIN,478)@105
    rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test_q <= zS_uid105_fpArctan2Test_q & ld_RightShiftStage0105dto12_uid477_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test_a_q;

	--RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,473)@104
    RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_in <= rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q;
    RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_b <= RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_in(105 downto 8);

	--ld_RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test_a(DELAY,1522)@104
    ld_RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 98, depth => 1 )
    PORT MAP ( xin => RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_b, xout => ld_RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test(BITJOIN,475)@105
    rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test_q <= leftShiftStage0Idx1Pad8_uid350_fxpU_uid110_fpArctan2Test_q & ld_RightShiftStage0105dto8_uid474_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test_a_q;

	--RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,470)@104
    RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_in <= rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q;
    RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_b <= RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_in(105 downto 4);

	--ld_RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test_a(DELAY,1520)@104
    ld_RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 102, depth => 1 )
    PORT MAP ( xin => RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_b, xout => ld_RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test(BITJOIN,472)@105
    rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test_q <= leftShiftStage1Idx2Pad4_uid364_fxpU_uid110_fpArctan2Test_q & ld_RightShiftStage0105dto4_uid471_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test_a_q;

	--reg_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_2(REG,1079)@104
    reg_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_2_q <= rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,479)@103
    rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_in <= sValPostSOutRange_uid159_fpArctan2Test_b(3 downto 0);
    rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_b <= rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_in(3 downto 2);

	--reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1(REG,1078)@103
    reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1_q <= rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_b(DELAY,1526)@104
    ld_reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1_q, xout => ld_reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test(MUX,480)@105
    rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_s <= ld_reg_rightShiftStageSel3Dto2_uid480_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_b_q;
    rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test: PROCESS (rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_s, en, reg_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_2_q, rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test_q, rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test_q, rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test_q)
    BEGIN
            CASE rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_s IS
                  WHEN "00" => rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q <= reg_rightShiftStage0_uid470_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_2_q;
                  WHEN "01" => rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage1Idx1_uid473_fxpAlignedRes_uid161_fpArctan2Test_q;
                  WHEN "10" => rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage1Idx2_uid476_fxpAlignedRes_uid161_fpArctan2Test_q;
                  WHEN "11" => rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage1Idx3_uid479_fxpAlignedRes_uid161_fpArctan2Test_q;
                  WHEN OTHERS => rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,487)@105
    RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_in <= rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q;
    RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_b <= RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_in(105 downto 3);

	--ld_RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx3_uid490_fxpAlignedRes_uid161_fpArctan2Test_a(DELAY,1536)@105
    ld_RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx3_uid490_fxpAlignedRes_uid161_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 103, depth => 1 )
    PORT MAP ( xin => RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_b, xout => ld_RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx3_uid490_fxpAlignedRes_uid161_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid490_fxpAlignedRes_uid161_fpArctan2Test(BITJOIN,489)@106
    rightShiftStage2Idx3_uid490_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage2Idx3Pad3_uid454_fxpOp2Path2_uid135_fpArctan2Test_q & ld_RightShiftStage1105dto3_uid488_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx3_uid490_fxpAlignedRes_uid161_fpArctan2Test_a_q;

	--RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,484)@105
    RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_in <= rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q;
    RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_b <= RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_in(105 downto 2);

	--ld_RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx2_uid487_fxpAlignedRes_uid161_fpArctan2Test_a(DELAY,1534)@105
    ld_RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx2_uid487_fxpAlignedRes_uid161_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 104, depth => 1 )
    PORT MAP ( xin => RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_b, xout => ld_RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx2_uid487_fxpAlignedRes_uid161_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid487_fxpAlignedRes_uid161_fpArctan2Test(BITJOIN,486)@106
    rightShiftStage2Idx2_uid487_fxpAlignedRes_uid161_fpArctan2Test_q <= z_uid250_div_uid49_fpArctan2Test_q & ld_RightShiftStage1105dto2_uid485_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx2_uid487_fxpAlignedRes_uid161_fpArctan2Test_a_q;

	--RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,481)@105
    RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_in <= rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q;
    RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_b <= RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_in(105 downto 1);

	--ld_RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx1_uid484_fxpAlignedRes_uid161_fpArctan2Test_a(DELAY,1532)@105
    ld_RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx1_uid484_fxpAlignedRes_uid161_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 105, depth => 1 )
    PORT MAP ( xin => RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_b, xout => ld_RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx1_uid484_fxpAlignedRes_uid161_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid484_fxpAlignedRes_uid161_fpArctan2Test(BITJOIN,483)@106
    rightShiftStage2Idx1_uid484_fxpAlignedRes_uid161_fpArctan2Test_q <= GND_q & ld_RightShiftStage1105dto1_uid482_fxpAlignedRes_uid161_fpArctan2Test_b_to_rightShiftStage2Idx1_uid484_fxpAlignedRes_uid161_fpArctan2Test_a_q;

	--reg_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_2(REG,1081)@105
    reg_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_2_q <= rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test(BITSELECT,490)@103
    rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_in <= sValPostSOutRange_uid159_fpArctan2Test_b(1 downto 0);
    rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_b <= rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_in(1 downto 0);

	--reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1(REG,1080)@103
    reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1_q <= rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_b(DELAY,1538)@104
    ld_reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1_q, xout => ld_reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test(MUX,491)@106
    rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_s <= ld_reg_rightShiftStageSel1Dto0_uid491_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_1_q_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_b_q;
    rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_s IS
                      WHEN "00" => rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_q <= reg_rightShiftStage1_uid481_fxpAlignedRes_uid161_fpArctan2Test_0_to_rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_2_q;
                      WHEN "01" => rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage2Idx1_uid484_fxpAlignedRes_uid161_fpArctan2Test_q;
                      WHEN "10" => rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage2Idx2_uid487_fxpAlignedRes_uid161_fpArctan2Test_q;
                      WHEN "11" => rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_q <= rightShiftStage2Idx3_uid490_fxpAlignedRes_uid161_fpArctan2Test_q;
                      WHEN OTHERS => rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--cstPi_uid153_fpArctan2Test(CONSTANT,152)
    cstPi_uid153_fpArctan2Test_q <= "110010010000111111011010101000100010000101101000110000100011010011000100110001100110001010001011100000010";

	--pad_cstPi_uid153_uid164_fpArctan2Test(BITJOIN,163)@106
    pad_cstPi_uid153_uid164_fpArctan2Test_q <= cstPi_uid153_fpArctan2Test_q & STD_LOGIC_VECTOR((1 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_cstPi_uid153_uid164_fpArctan2Test_0_to_subRes_uid164_fpArctan2Test_0(REG,1082)@106
    reg_pad_cstPi_uid153_uid164_fpArctan2Test_0_to_subRes_uid164_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_cstPi_uid153_uid164_fpArctan2Test_0_to_subRes_uid164_fpArctan2Test_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_cstPi_uid153_uid164_fpArctan2Test_0_to_subRes_uid164_fpArctan2Test_0_q <= pad_cstPi_uid153_uid164_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--subRes_uid164_fpArctan2Test(SUB,164)@107
    subRes_uid164_fpArctan2Test_a <= STD_LOGIC_VECTOR("0" & reg_pad_cstPi_uid153_uid164_fpArctan2Test_0_to_subRes_uid164_fpArctan2Test_0_q);
    subRes_uid164_fpArctan2Test_b <= STD_LOGIC_VECTOR("00" & rightShiftStage2_uid492_fxpAlignedRes_uid161_fpArctan2Test_q);
            subRes_uid164_fpArctan2Test_o <= STD_LOGIC_VECTOR(UNSIGNED(subRes_uid164_fpArctan2Test_a) - UNSIGNED(subRes_uid164_fpArctan2Test_b));
    subRes_uid164_fpArctan2Test_q <= subRes_uid164_fpArctan2Test_o(107 downto 0);


	--subResNormBit_uid166_fpArctan2Test(BITSELECT,165)@107
    subResNormBit_uid166_fpArctan2Test_in <= subRes_uid164_fpArctan2Test_q(106 downto 0);
    subResNormBit_uid166_fpArctan2Test_b <= subResNormBit_uid166_fpArctan2Test_in(106 downto 106);

	--reg_subResNormBit_uid166_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_1(REG,1083)@107
    reg_subResNormBit_uid166_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_subResNormBit_uid166_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_subResNormBit_uid166_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_1_q <= subResNormBit_uid166_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--expRSub_uid170_fpArctan2Test(MUX,169)@108
    expRSub_uid170_fpArctan2Test_s <= reg_subResNormBit_uid166_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_1_q;
    expRSub_uid170_fpArctan2Test: PROCESS (expRSub_uid170_fpArctan2Test_s, en, cstBias_uid57_fpArctan2Test_q, cstBiasP1_uid60_fpArctan2Test_q)
    BEGIN
            CASE expRSub_uid170_fpArctan2Test_s IS
                  WHEN "0" => expRSub_uid170_fpArctan2Test_q <= cstBias_uid57_fpArctan2Test_q;
                  WHEN "1" => expRSub_uid170_fpArctan2Test_q <= cstBiasP1_uid60_fpArctan2Test_q;
                  WHEN OTHERS => expRSub_uid170_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor(LOGICAL,2414)
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor_b <= ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_sticky_ena_q;
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor_q <= not (ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor_a or ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor_b);

	--ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_sticky_ena(REG,2415)
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_nor_q = "1") THEN
                ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_sticky_ena_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd(LOGICAL,2416)
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd_a <= ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_sticky_ena_q;
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd_b <= en;
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd_q <= ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd_a and ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd_b;

	--ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_inputreg(DELAY,2404)
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRCalc_uid152_fpArctan2Test_q, xout => ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem(DUALMEM,2405)
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_ia <= ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_inputreg_q;
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_aa <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q;
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_ab <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q;
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 11,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_ia
    );
    ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_q <= ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_iq(10 downto 0);

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor(LOGICAL,2388)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor_b <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_sticky_ena_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor_q <= not (ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor_a or ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor_b);

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_sticky_ena(REG,2389)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_nor_q = "1") THEN
                ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_sticky_ena_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd(LOGICAL,2390)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd_a <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_sticky_ena_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd_b <= en;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd_a and ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd_b;

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor(LOGICAL,3176)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor_b <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_sticky_ena_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor_q <= not (ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor_a or ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor_b);

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_sticky_ena(REG,3177)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_nor_q = "1") THEN
                ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_sticky_ena_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd(LOGICAL,3178)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd_a <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_sticky_ena_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd_b <= en;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd_a and ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd_b;

	--join_uid47_fpArctan2Test(BITJOIN,46)@0
    join_uid47_fpArctan2Test_q <= exp_uid11_fpArctan2Test_b & frac_uid13_fpArctan2Test_b;

	--xInZero_uid48_fpArctan2Test(LOGICAL,47)@0
    xInZero_uid48_fpArctan2Test_a <= join_uid47_fpArctan2Test_q;
    xInZero_uid48_fpArctan2Test_b <= zwEwF_uid40_fpArctan2Test_q;
    xInZero_uid48_fpArctan2Test_q <= "1" when xInZero_uid48_fpArctan2Test_a = xInZero_uid48_fpArctan2Test_b else "0";

	--xInIsLTEZero_uid171_fpArctan2Test(LOGICAL,170)@0
    xInIsLTEZero_uid171_fpArctan2Test_a <= xInSign_uid39_fpArctan2Test_b;
    xInIsLTEZero_uid171_fpArctan2Test_b <= xInZero_uid48_fpArctan2Test_q;
    xInIsLTEZero_uid171_fpArctan2Test_q_i <= xInIsLTEZero_uid171_fpArctan2Test_a or xInIsLTEZero_uid171_fpArctan2Test_b;
    xInIsLTEZero_uid171_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => xInIsLTEZero_uid171_fpArctan2Test_q, xin => xInIsLTEZero_uid171_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_inputreg(DELAY,2377)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => xInIsLTEZero_uid171_fpArctan2Test_q, xout => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem(DUALMEM,3167)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_ia <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_inputreg_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_aa <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_ab <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_iq,
        address_a => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_aa,
        data_a => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_ia
    );
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_reset0 <= areset;
        ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_iq(0 downto 0);

	--ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem(DUALMEM,2379)
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_ia <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_split_0_replace_mem_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_aa <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdreg_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_ab <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_rdmux_q;
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_ia
    );
    ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_q <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_iq(0 downto 0);

	--expRFinal_uid173_fpArctan2Test(MUX,172)@108
    expRFinal_uid173_fpArctan2Test_s <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_q;
    expRFinal_uid173_fpArctan2Test: PROCESS (expRFinal_uid173_fpArctan2Test_s, en, ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_q, expRSub_uid170_fpArctan2Test_q)
    BEGIN
            CASE expRFinal_uid173_fpArctan2Test_s IS
                  WHEN "0" => expRFinal_uid173_fpArctan2Test_q <= ld_expRCalc_uid152_fpArctan2Test_q_to_expRFinal_uid173_fpArctan2Test_c_replace_mem_q;
                  WHEN "1" => expRFinal_uid173_fpArctan2Test_q <= expRSub_uid170_fpArctan2Test_q;
                  WHEN OTHERS => expRFinal_uid173_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstAllZWE_uid56_fpArctan2Test(CONSTANT,55)
    cstAllZWE_uid56_fpArctan2Test_q <= "00000000000";

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor(LOGICAL,2948)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor_b <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_sticky_ena_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor_q <= not (ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor_a or ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor_b);

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_sticky_ena(REG,2949)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_nor_q = "1") THEN
                ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_sticky_ena_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd(LOGICAL,2950)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd_a <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_sticky_ena_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd_b <= en;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd_a and ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd_b;

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor(LOGICAL,3212)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor_b <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_sticky_ena_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor_q <= not (ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor_a or ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor_b);

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_sticky_ena(REG,3213)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_nor_q = "1") THEN
                ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_sticky_ena_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd(LOGICAL,3214)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd_a <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_sticky_ena_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd_b <= en;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd_a and ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd_b;

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_inputreg(DELAY,2937)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excRNaN_uid180_fpArctan2Test_q, xout => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem(DUALMEM,3203)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_ia <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_inputreg_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_aa <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_ab <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_iq,
        address_a => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_aa,
        data_a => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_ia
    );
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_reset0 <= areset;
        ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_iq(0 downto 0);

	--ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem(DUALMEM,2939)
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_ia <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_split_0_replace_mem_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_aa <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdreg_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_ab <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_rdmux_q;
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 39,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 39,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_iq,
        address_a => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_aa,
        data_a => ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_ia
    );
    ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_reset0 <= areset;
        ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_iq(0 downto 0);

	--reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2(REG,921)@106
    reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_q <= ld_excRNaN_uid180_fpArctan2Test_q_to_reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor(LOGICAL,3188)
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor_b <= ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_sticky_ena_q;
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor_q <= not (ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor_a or ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor_b);

	--ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_sticky_ena(REG,3189)
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_nor_q = "1") THEN
                ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_sticky_ena_q <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd(LOGICAL,3190)
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd_a <= ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_sticky_ena_q;
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd_b <= en;
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd_q <= ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd_a and ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd_b;

	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor(LOGICAL,2453)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor_b <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_sticky_ena_q;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor_q <= not (ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor_a or ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor_b);

	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_mem_top(CONSTANT,2449)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_mem_top_q <= "011111";

	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp(LOGICAL,2450)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp_a <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_mem_top_q;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_q);
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp_q <= "1" when ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp_a = ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp_b else "0";

	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmpReg(REG,2451)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmpReg_q <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_sticky_ena(REG,2454)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_nor_q = "1") THEN
                ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_sticky_ena_q <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd(LOGICAL,2455)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd_a <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_sticky_ena_q;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd_b <= en;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd_q <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd_a and ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd_b;

	--InvXInSign_uid174_fpArctan2Test(LOGICAL,173)@0
    InvXInSign_uid174_fpArctan2Test_a <= xInSign_uid39_fpArctan2Test_b;
    InvXInSign_uid174_fpArctan2Test_q <= not InvXInSign_uid174_fpArctan2Test_a;

	--excRZero2_uid175_fpArctan2Test(LOGICAL,174)@0
    excRZero2_uid175_fpArctan2Test_a <= xInZero_uid48_fpArctan2Test_q;
    excRZero2_uid175_fpArctan2Test_b <= yInZero_uid44_fpArctan2Test_q;
    excRZero2_uid175_fpArctan2Test_c <= InvXInSign_uid174_fpArctan2Test_q;
    excRZero2_uid175_fpArctan2Test_q_i <= excRZero2_uid175_fpArctan2Test_a and excRZero2_uid175_fpArctan2Test_b and excRZero2_uid175_fpArctan2Test_c;
    excRZero2_uid175_fpArctan2Test_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => excRZero2_uid175_fpArctan2Test_q, xin => excRZero2_uid175_fpArctan2Test_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_inputreg(DELAY,2443)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excRZero2_uid175_fpArctan2Test_q, xout => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt(COUNTER,2445)
    -- every=1, low=0, high=31, step=1, init=1
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_i <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_i,5));


	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdreg(REG,2446)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdreg_q <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux(MUX,2447)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_s <= en;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux: PROCESS (ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_s, ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdreg_q, ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_q)
    BEGIN
            CASE ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_s IS
                  WHEN "0" => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_q <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdreg_q;
                  WHEN "1" => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_q <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem(DUALMEM,2444)
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_ia <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_inputreg_q;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_aa <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdreg_q;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_ab <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_rdmux_q;
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 32,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 32,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_iq,
        address_a => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_aa,
        data_a => ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_ia
    );
    ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_reset0 <= areset;
        ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_q <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_iq(0 downto 0);

	--ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor(LOGICAL,2440)
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor_b <= ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_sticky_ena_q;
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor_q <= not (ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor_a or ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor_b);

	--ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_sticky_ena(REG,2441)
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_nor_q = "1") THEN
                ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_sticky_ena_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd(LOGICAL,2442)
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd_a <= ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_sticky_ena_q;
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd_b <= en;
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd_q <= ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd_a and ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd_b;

	--ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_inputreg(DELAY,2430)
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvXInSign_uid174_fpArctan2Test_q, xout => ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem(DUALMEM,2431)
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_ia <= ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_inputreg_q;
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_aa <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg_q;
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_ab <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_q;
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 33,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 33,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_ia
    );
    ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_q <= ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_iq(0 downto 0);

	--ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor(LOGICAL,2427)
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor_b <= ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_sticky_ena_q;
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor_q <= not (ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor_a or ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor_b);

	--ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_sticky_ena(REG,2428)
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_nor_q = "1") THEN
                ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_sticky_ena_q <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd(LOGICAL,2429)
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd_a <= ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_sticky_ena_q;
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd_b <= en;
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd_q <= ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd_a and ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd_b;

	--ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_inputreg(DELAY,2417)
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => yInSign_uid38_fpArctan2Test_b, xout => ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem(DUALMEM,2418)
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_ia <= ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_inputreg_q;
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_aa <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdreg_q;
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_ab <= ld_xyInInf_uid92_fpArctan2Test_q_to_arctanIsConst_uid93_fpArctan2Test_c_replace_rdmux_q;
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 33,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 33,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_iq,
        address_a => ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_aa,
        data_a => ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_ia
    );
    ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_reset0 <= areset;
        ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_q <= ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_iq(0 downto 0);

	--InvYInSign_uid177_fpArctan2Test(LOGICAL,176)@35
    InvYInSign_uid177_fpArctan2Test_a <= ld_yInSign_uid38_fpArctan2Test_b_to_InvYInSign_uid177_fpArctan2Test_a_replace_mem_q;
    InvYInSign_uid177_fpArctan2Test_q <= not InvYInSign_uid177_fpArctan2Test_a;

	--excRZero1_uid178_fpArctan2Test(LOGICAL,177)@35
    excRZero1_uid178_fpArctan2Test_a <= expXIsZero_uid68_fpArctan2Test_q;
    excRZero1_uid178_fpArctan2Test_b <= InvYInSign_uid177_fpArctan2Test_q;
    excRZero1_uid178_fpArctan2Test_c <= ld_InvXInSign_uid174_fpArctan2Test_q_to_excRZero1_uid178_fpArctan2Test_c_replace_mem_q;
    excRZero1_uid178_fpArctan2Test_q <= excRZero1_uid178_fpArctan2Test_a and excRZero1_uid178_fpArctan2Test_b and excRZero1_uid178_fpArctan2Test_c;

	--excRZero_uid179_fpArctan2Test(LOGICAL,178)@35
    excRZero_uid179_fpArctan2Test_a <= excRZero1_uid178_fpArctan2Test_q;
    excRZero_uid179_fpArctan2Test_b <= ld_excRZero2_uid175_fpArctan2Test_q_to_excRZero_uid179_fpArctan2Test_b_replace_mem_q;
    excRZero_uid179_fpArctan2Test_q <= excRZero_uid179_fpArctan2Test_a or excRZero_uid179_fpArctan2Test_b;

	--ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_inputreg(DELAY,2456)
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excRZero_uid179_fpArctan2Test_q, xout => ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem(DUALMEM,3179)
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_ia <= ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_inputreg_q;
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_aa <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdreg_q;
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_ab <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_replace_rdmux_q;
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_iq,
        address_a => ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_aa,
        data_a => ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_ia
    );
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_reset0 <= areset;
        ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_q <= ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_iq(0 downto 0);

	--ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a(DELAY,1246)@35
    ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_split_0_replace_mem_q, xout => ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_q, ena => en(0), clk => clk, aclr => areset );

	--excSelBits_uid181_fpArctan2Test(BITJOIN,180)@107
    excSelBits_uid181_fpArctan2Test_q <= reg_excRNaN_uid180_fpArctan2Test_0_to_excSelBits_uid181_fpArctan2Test_2_q & GND_q & ld_excRZero_uid179_fpArctan2Test_q_to_excSelBits_uid181_fpArctan2Test_a_q;

	--reg_excSelBits_uid181_fpArctan2Test_0_to_outMuxSelEnc_uid182_fpArctan2Test_0(REG,922)@107
    reg_excSelBits_uid181_fpArctan2Test_0_to_outMuxSelEnc_uid182_fpArctan2Test_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_excSelBits_uid181_fpArctan2Test_0_to_outMuxSelEnc_uid182_fpArctan2Test_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_excSelBits_uid181_fpArctan2Test_0_to_outMuxSelEnc_uid182_fpArctan2Test_0_q <= excSelBits_uid181_fpArctan2Test_q;
            END IF;
        END IF;
    END PROCESS;


	--outMuxSelEnc_uid182_fpArctan2Test(LOOKUP,181)@108
    outMuxSelEnc_uid182_fpArctan2Test: PROCESS (reg_excSelBits_uid181_fpArctan2Test_0_to_outMuxSelEnc_uid182_fpArctan2Test_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_excSelBits_uid181_fpArctan2Test_0_to_outMuxSelEnc_uid182_fpArctan2Test_0_q) IS
                WHEN "000" =>  outMuxSelEnc_uid182_fpArctan2Test_q <= "01";
                WHEN "001" =>  outMuxSelEnc_uid182_fpArctan2Test_q <= "00";
                WHEN "010" =>  outMuxSelEnc_uid182_fpArctan2Test_q <= "10";
                WHEN "011" =>  outMuxSelEnc_uid182_fpArctan2Test_q <= "01";
                WHEN "100" =>  outMuxSelEnc_uid182_fpArctan2Test_q <= "11";
                WHEN "101" =>  outMuxSelEnc_uid182_fpArctan2Test_q <= "01";
                WHEN "110" =>  outMuxSelEnc_uid182_fpArctan2Test_q <= "01";
                WHEN "111" =>  outMuxSelEnc_uid182_fpArctan2Test_q <= "01";
                WHEN OTHERS =>
                    outMuxSelEnc_uid182_fpArctan2Test_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid184_fpArctan2Test(MUX,183)@108
    expRPostExc_uid184_fpArctan2Test_s <= outMuxSelEnc_uid182_fpArctan2Test_q;
    expRPostExc_uid184_fpArctan2Test: PROCESS (expRPostExc_uid184_fpArctan2Test_s, en, cstAllZWE_uid56_fpArctan2Test_q, expRFinal_uid173_fpArctan2Test_q, cstAllOWE_uid6_fpArctan2Test_q, cstAllOWE_uid6_fpArctan2Test_q)
    BEGIN
            CASE expRPostExc_uid184_fpArctan2Test_s IS
                  WHEN "00" => expRPostExc_uid184_fpArctan2Test_q <= cstAllZWE_uid56_fpArctan2Test_q;
                  WHEN "01" => expRPostExc_uid184_fpArctan2Test_q <= expRFinal_uid173_fpArctan2Test_q;
                  WHEN "10" => expRPostExc_uid184_fpArctan2Test_q <= cstAllOWE_uid6_fpArctan2Test_q;
                  WHEN "11" => expRPostExc_uid184_fpArctan2Test_q <= cstAllOWE_uid6_fpArctan2Test_q;
                  WHEN OTHERS => expRPostExc_uid184_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--subResHigh_uid167_fpArctan2Test(BITSELECT,166)@107
    subResHigh_uid167_fpArctan2Test_in <= subRes_uid164_fpArctan2Test_q(105 downto 0);
    subResHigh_uid167_fpArctan2Test_b <= subResHigh_uid167_fpArctan2Test_in(105 downto 54);

	--reg_subResHigh_uid167_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_3(REG,1085)@107
    reg_subResHigh_uid167_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_subResHigh_uid167_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_subResHigh_uid167_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_3_q <= subResHigh_uid167_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--subResLow_uid168_fpArctan2Test(BITSELECT,167)@107
    subResLow_uid168_fpArctan2Test_in <= subRes_uid164_fpArctan2Test_q(104 downto 0);
    subResLow_uid168_fpArctan2Test_b <= subResLow_uid168_fpArctan2Test_in(104 downto 53);

	--reg_subResLow_uid168_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_2(REG,1084)@107
    reg_subResLow_uid168_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_subResLow_uid168_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_subResLow_uid168_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_2_q <= subResLow_uid168_fpArctan2Test_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRSub_uid169_fpArctan2Test(MUX,168)@108
    fracRSub_uid169_fpArctan2Test_s <= reg_subResNormBit_uid166_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_1_q;
    fracRSub_uid169_fpArctan2Test: PROCESS (fracRSub_uid169_fpArctan2Test_s, en, reg_subResLow_uid168_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_2_q, reg_subResHigh_uid167_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_3_q)
    BEGIN
            CASE fracRSub_uid169_fpArctan2Test_s IS
                  WHEN "0" => fracRSub_uid169_fpArctan2Test_q <= reg_subResLow_uid168_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_2_q;
                  WHEN "1" => fracRSub_uid169_fpArctan2Test_q <= reg_subResHigh_uid167_fpArctan2Test_0_to_fracRSub_uid169_fpArctan2Test_3_q;
                  WHEN OTHERS => fracRSub_uid169_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor(LOGICAL,2401)
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor_a <= ld_exc_I_uid73_fpArctan2Test_q_to_constOut_uid91_fpArctan2Test_b_notEnable_q;
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor_b <= ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_sticky_ena_q;
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor_q <= not (ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor_a or ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor_b);

	--ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_sticky_ena(REG,2402)
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_nor_q = "1") THEN
                ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_sticky_ena_q <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd(LOGICAL,2403)
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd_a <= ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_sticky_ena_q;
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd_b <= en;
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd_q <= ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd_a and ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd_b;

	--ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_inputreg(DELAY,2391)
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracRCalc_uid150_fpArctan2Test_q, xout => ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem(DUALMEM,2392)
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_ia <= ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_inputreg_q;
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_aa <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdreg_q;
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_ab <= ld_reg_fracRPath3_uid127_fpArctan2Test_0_to_fracRCalc_uid150_fpArctan2Test_4_q_to_fracRCalc_uid150_fpArctan2Test_e_replace_rdmux_q;
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 52,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_iq,
        address_a => ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_aa,
        data_a => ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_ia
    );
    ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_reset0 <= areset;
        ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_q <= ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_iq(51 downto 0);

	--fracRFinal_uid172_fpArctan2Test(MUX,171)@108
    fracRFinal_uid172_fpArctan2Test_s <= ld_xInIsLTEZero_uid171_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_b_replace_mem_q;
    fracRFinal_uid172_fpArctan2Test: PROCESS (fracRFinal_uid172_fpArctan2Test_s, en, ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_q, fracRSub_uid169_fpArctan2Test_q)
    BEGIN
            CASE fracRFinal_uid172_fpArctan2Test_s IS
                  WHEN "0" => fracRFinal_uid172_fpArctan2Test_q <= ld_fracRCalc_uid150_fpArctan2Test_q_to_fracRFinal_uid172_fpArctan2Test_c_replace_mem_q;
                  WHEN "1" => fracRFinal_uid172_fpArctan2Test_q <= fracRSub_uid169_fpArctan2Test_q;
                  WHEN OTHERS => fracRFinal_uid172_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracRPostExc_uid183_fpArctan2Test(MUX,182)@108
    fracRPostExc_uid183_fpArctan2Test_s <= outMuxSelEnc_uid182_fpArctan2Test_q;
    fracRPostExc_uid183_fpArctan2Test: PROCESS (fracRPostExc_uid183_fpArctan2Test_s, en, cstAllZWF_uid7_fpArctan2Test_q, fracRFinal_uid172_fpArctan2Test_q, cstAllZWF_uid7_fpArctan2Test_q, cstNaNWF_uid55_fpArctan2Test_q)
    BEGIN
            CASE fracRPostExc_uid183_fpArctan2Test_s IS
                  WHEN "00" => fracRPostExc_uid183_fpArctan2Test_q <= cstAllZWF_uid7_fpArctan2Test_q;
                  WHEN "01" => fracRPostExc_uid183_fpArctan2Test_q <= fracRFinal_uid172_fpArctan2Test_q;
                  WHEN "10" => fracRPostExc_uid183_fpArctan2Test_q <= cstAllZWF_uid7_fpArctan2Test_q;
                  WHEN "11" => fracRPostExc_uid183_fpArctan2Test_q <= cstNaNWF_uid55_fpArctan2Test_q;
                  WHEN OTHERS => fracRPostExc_uid183_fpArctan2Test_q <= (others => '0');
            END CASE;
    END PROCESS;


	--R_uid187_fpArctan2Test(BITJOIN,186)@108
    R_uid187_fpArctan2Test_q <= ld_signR_uid186_fpArctan2Test_q_to_R_uid187_fpArctan2Test_c_replace_mem_q & expRPostExc_uid184_fpArctan2Test_q & fracRPostExc_uid183_fpArctan2Test_q;

	--xOut(GPOUT,4)@108
    q <= R_uid187_fpArctan2Test_q;


end normal;
