+incdir+$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim
+incdir+$WORKDIR/ipss/n6000/qsfp/qip
+incdir+$WORKDIR/ipss/qsfp/rtl
+incdir+$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_onchip_memory2_0/altera_avalon_onchip_memory2_1920/synth/
+incdir+$OFS_ROOTDIR/src/includes

$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altr_i2c_condt_det.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altr_i2c_databuffer.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altr_i2c_rxshifter.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altr_i2c_slvfsm.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altr_i2c_spksupp.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altr_i2c_txout.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altr_i2c_txshifter.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altr_i2c_clk_cnt.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altr_i2c_avl_mst_intf_gen.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/altera_i2cslave_to_avlmm_bridge_1910/sim/altera_i2cslave_to_avlmm_bridge.v
$WORKDIR/verification/unit_tb/qsfp_controller/i2c_bfm/sim/i2c_bfm.v

## compile free till this line
$QUARTUS_HOME/eda/sim_lib/altera_mf.v
$WORKDIR/ipss/qsfp/rtl/poller_fsm.sv
$WORKDIR/ipss/qsfp/rtl/csr_wr_logic.sv


$WORKDIR/ofs-common/src/common/lib/fifo/quartus_bfifo.sv
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl/altera_reset_controller_1922/sim/altera_reset_controller.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl/altera_reset_controller_1922/sim/altera_reset_synchronizer.v
#$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_onchip_memory2_0/altera_avalon_onchip_memory2_1921/sim/qsfp_ctrl_onchip_memory2_0_altera_avalon_onchip_memory2_1921_v3lbr7i.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_onchip_memory2_0/altera_avalon_onchip_memory2_1938/sim/qsfp_ctrl_onchip_memory2_0_altera_avalon_onchip_memory2_1938_6pv3dca.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_onchip_memory2_0/sim/qsfp_ctrl_onchip_memory2_0.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/sim/qsfp_ctrl_i2c_0.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_csr.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_clk_cnt.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_condt_det.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_condt_gen.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_fifo.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_mstfsm.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_rxshifter.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_txshifter.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_spksupp.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c_txout.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_reset_in/sim/qsfp_ctrl_reset_in.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_clock_in/sim/qsfp_ctrl_clock_in.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl_i2c_0/altera_avalon_i2c_1925/sim/altera_avalon_i2c.v
$WORKDIR/sim/scripts/qip_gen/ipss/qsfp/ip/qsfp_ctrl/sim/qsfp_ctrl.v
$WORKDIR/ofs-common/src/common/includes/ofs_fim_axi_lite_if.sv
$WORKDIR/src/includes/ofs_fim_cfg_pkg.sv
$WORKDIR/ofs-common/src/common/includes/ofs_fim_axi_mmio_if.sv
$WORKDIR/ofs-common/src/common/lib/bridges/axi_lite2mmio.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/ofs_fim_pcie_hdr_def.sv
$OFS_ROOTDIR/ofs-common/src/common/lib/mux/pf_vf_mux_pkg.sv
$OFS_ROOTDIR/src/afu_top/mux/top_cfg_pkg.sv
$OFS_ROOTDIR/ipss/pcie/rtl/ofs_fim_pcie_pkg.sv
$WORKDIR/ofs-common/src/common/includes/ofs_fim_if_pkg.sv
$WORKDIR/ofs-common/src/common/includes/ofs_csr_pkg.sv
$WORKDIR/ofs-common/src/common/lib/csr/ofs_fim_axi_csr_slave.sv
$WORKDIR/ipss/qsfp/rtl/qsfp_com.sv
$WORKDIR/ipss/qsfp/rtl/qsfp_top.sv
-F $OFS_ROOTDIR/sim/scripts/generated_rtl_flist_incdirs.f


