Simulator report for muxcontrol
Wed Jan 17 16:13:05 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 169 nodes    ;
; Simulation Coverage         ;      52.66 % ;
; Total Number of Transitions ; 520          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                              ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                            ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                         ; Timing        ;
; Start time                                                                                 ; 0 ns                                               ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                ;               ;
; Vector input source                                                                        ; E:/FPGA Praktikum/Filter/Mux_control/Waveform2.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                 ; On            ;
; Check outputs                                                                              ; Off                                                ; Off           ;
; Report simulation coverage                                                                 ; On                                                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                ; Off           ;
; Detect glitches                                                                            ; Off                                                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                               ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      52.66 % ;
; Total nodes checked                                 ; 169          ;
; Total output ports checked                          ; 169          ;
; Total output ports with complete 1/0-value coverage ; 89           ;
; Total output ports with no 1/0-value coverage       ; 35           ;
; Total output ports with no 1-value coverage         ; 53           ;
; Total output ports with no 0-value coverage         ; 62           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                            ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |muxcontrol|current_state[0]                                     ; |muxcontrol|current_state[0]                                     ; regout           ;
; |muxcontrol|next_state~0                                         ; |muxcontrol|next_state~0                                         ; out              ;
; |muxcontrol|next_state~1                                         ; |muxcontrol|next_state~1                                         ; out              ;
; |muxcontrol|next_state~2                                         ; |muxcontrol|next_state~2                                         ; out              ;
; |muxcontrol|next_state~3                                         ; |muxcontrol|next_state~3                                         ; out              ;
; |muxcontrol|next_state~4                                         ; |muxcontrol|next_state~4                                         ; out              ;
; |muxcontrol|next_state~5                                         ; |muxcontrol|next_state~5                                         ; out              ;
; |muxcontrol|next_state~6                                         ; |muxcontrol|next_state~6                                         ; out              ;
; |muxcontrol|next_state~7                                         ; |muxcontrol|next_state~7                                         ; out              ;
; |muxcontrol|next_state~8                                         ; |muxcontrol|next_state~8                                         ; out              ;
; |muxcontrol|next_state~9                                         ; |muxcontrol|next_state~9                                         ; out              ;
; |muxcontrol|next_state~10                                        ; |muxcontrol|next_state~10                                        ; out              ;
; |muxcontrol|next_state~11                                        ; |muxcontrol|next_state~11                                        ; out              ;
; |muxcontrol|next_state~12                                        ; |muxcontrol|next_state~12                                        ; out              ;
; |muxcontrol|next_state~13                                        ; |muxcontrol|next_state~13                                        ; out              ;
; |muxcontrol|next_state~14                                        ; |muxcontrol|next_state~14                                        ; out              ;
; |muxcontrol|next_state~15                                        ; |muxcontrol|next_state~15                                        ; out              ;
; |muxcontrol|next_state~16                                        ; |muxcontrol|next_state~16                                        ; out              ;
; |muxcontrol|clk                                                  ; |muxcontrol|clk                                                  ; out              ;
; |muxcontrol|sw0                                                  ; |muxcontrol|sw0                                                  ; out              ;
; |muxcontrol|sw1                                                  ; |muxcontrol|sw1                                                  ; out              ;
; |muxcontrol|sw2                                                  ; |muxcontrol|sw2                                                  ; out              ;
; |muxcontrol|sw3                                                  ; |muxcontrol|sw3                                                  ; out              ;
; |muxcontrol|u33[2]                                               ; |muxcontrol|u33[2]                                               ; pin_out          ;
; |muxcontrol|u33[3]                                               ; |muxcontrol|u33[3]                                               ; pin_out          ;
; |muxcontrol|u33[4]                                               ; |muxcontrol|u33[4]                                               ; pin_out          ;
; |muxcontrol|u33[5]                                               ; |muxcontrol|u33[5]                                               ; pin_out          ;
; |muxcontrol|u33[7]                                               ; |muxcontrol|u33[7]                                               ; pin_out          ;
; |muxcontrol|muxchannel[0]                                        ; |muxcontrol|muxchannel[0]                                        ; pin_out          ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |muxcontrol|u33[0]                                               ; |muxcontrol|u33[0]                                               ; pin_out          ;
; |muxcontrol|u33[1]                                               ; |muxcontrol|u33[1]                                               ; pin_out          ;
; |muxcontrol|u33[6]                                               ; |muxcontrol|u33[6]                                               ; pin_out          ;
; |muxcontrol|u32[0]                                               ; |muxcontrol|u32[0]                                               ; pin_out          ;
; |muxcontrol|u32[1]                                               ; |muxcontrol|u32[1]                                               ; pin_out          ;
; |muxcontrol|u32[2]                                               ; |muxcontrol|u32[2]                                               ; pin_out          ;
; |muxcontrol|u32[3]                                               ; |muxcontrol|u32[3]                                               ; pin_out          ;
; |muxcontrol|u32[4]                                               ; |muxcontrol|u32[4]                                               ; pin_out          ;
; |muxcontrol|u32[5]                                               ; |muxcontrol|u32[5]                                               ; pin_out          ;
; |muxcontrol|u32[6]                                               ; |muxcontrol|u32[6]                                               ; pin_out          ;
; |muxcontrol|u32[7]                                               ; |muxcontrol|u32[7]                                               ; pin_out          ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |muxcontrol|current_state[1]                                     ; |muxcontrol|current_state[1]                                     ; regout           ;
; |muxcontrol|reset                                                ; |muxcontrol|reset                                                ; out              ;
; |muxcontrol|u33[0]                                               ; |muxcontrol|u33[0]                                               ; pin_out          ;
; |muxcontrol|u33[6]                                               ; |muxcontrol|u33[6]                                               ; pin_out          ;
; |muxcontrol|u32[0]                                               ; |muxcontrol|u32[0]                                               ; pin_out          ;
; |muxcontrol|u32[1]                                               ; |muxcontrol|u32[1]                                               ; pin_out          ;
; |muxcontrol|u32[2]                                               ; |muxcontrol|u32[2]                                               ; pin_out          ;
; |muxcontrol|u32[3]                                               ; |muxcontrol|u32[3]                                               ; pin_out          ;
; |muxcontrol|u32[4]                                               ; |muxcontrol|u32[4]                                               ; pin_out          ;
; |muxcontrol|u32[5]                                               ; |muxcontrol|u32[5]                                               ; pin_out          ;
; |muxcontrol|u32[6]                                               ; |muxcontrol|u32[6]                                               ; pin_out          ;
; |muxcontrol|u32[7]                                               ; |muxcontrol|u32[7]                                               ; pin_out          ;
; |muxcontrol|muxchannel[1]                                        ; |muxcontrol|muxchannel[1]                                        ; pin_out          ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; out0             ;
; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; |muxcontrol|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; out0             ;
; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; |muxcontrol|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; out0             ;
; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; |muxcontrol|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; out0             ;
; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |muxcontrol|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; out0             ;
; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; |muxcontrol|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; out0             ;
; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; |muxcontrol|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jan 17 16:13:04 2018
Info: Command: quartus_sim --simulation_results_format=VWF muxcontrol -c muxcontrol
Info (324025): Using vector source file "E:/FPGA Praktikum/Filter/Mux_control/Waveform2.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      52.66 %
Info (328052): Number of transitions in simulation is 520
Info (324045): Vector file muxcontrol.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 341 megabytes
    Info: Processing ended: Wed Jan 17 16:13:05 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


