
*** Running vivado
    with args -log design_1_fir_wrap_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_wrap_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_fir_wrap_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/impl/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vitis_HLS/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_fir_wrap_0_0
Command: synth_design -top design_1_fir_wrap_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1316.629 ; gain = 410.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_wrap_0_0' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_fir_wrap_0_0/synth/design_1_fir_wrap_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_flow_control_loop_pipe_sequential_init' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_flow_control_loop_pipe_sequential_init' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_mul_32s_32s_32_2_1' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_mul_32s_32s_32_2_1' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_CTRL_s_axi' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_CTRL_s_axi.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_CTRL_s_axi' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_control_s_axi' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_control_s_axi.v:187]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_control_s_axi' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_store' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_srl' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_srl' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized0' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_mem' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_mem' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized0' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized1' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized0' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized0' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized1' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized2' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized1' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized1' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized2' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_store' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_load' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized3' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_mem__parameterized0' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_mem__parameterized0' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized3' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_load' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_write' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_burst_converter' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_reg_slice' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_reg_slice' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_burst_converter' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized4' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized2' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized2' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized4' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_throttle' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_reg_slice__parameterized0' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_reg_slice__parameterized0' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized5' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized3' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized3' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized5' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized6' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized4' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_srl__parameterized4' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_fifo__parameterized6' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_throttle' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_reg_slice__parameterized1' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_reg_slice__parameterized1' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_write' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_read' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'fir_wrap_gmem_m_axi_reg_slice__parameterized2' [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_reg_slice__parameterized2' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi_read' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap_gmem_m_axi' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrap' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_wrap_0_0' (0#1) [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_fir_wrap_0_0/synth/design_1_fir_wrap_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_CTRL_s_axi.v:263]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module fir_wrap_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module fir_wrap_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module fir_wrap_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module fir_wrap_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module fir_wrap_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module fir_wrap_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module fir_wrap_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module fir_wrap_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fir_wrap_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module fir_wrap_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_wrap_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[61] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[60] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[59] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[58] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[57] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[56] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[55] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[54] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[53] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[52] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[51] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[50] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[49] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[48] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[47] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[46] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[45] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[44] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[43] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[42] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[41] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[40] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[39] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[38] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[37] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[36] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[35] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[34] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[33] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[32] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[31] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[30] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[29] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[28] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[27] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[26] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[25] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[24] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[23] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[22] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[21] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[20] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[19] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[18] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[17] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[16] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[15] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[14] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[13] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[12] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[11] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[10] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[9] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[8] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[7] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[6] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[5] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[4] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[3] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[2] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[1] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47_1[0] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[61] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[60] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[59] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[58] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[57] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[56] in module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.930 ; gain = 555.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.930 ; gain = 555.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.930 ; gain = 555.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1461.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_fir_wrap_0_0/constraints/fir_wrap_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_fir_wrap_0_0/constraints/fir_wrap_ooc.xdc] for cell 'inst'
Parsing XDC File [G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1574.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1581.879 ; gain = 7.387
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1581.879 ; gain = 675.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1581.879 ; gain = 675.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1581.879 ; gain = 675.598
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_wrap_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_wrap_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_wrap_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_wrap_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_wrap_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_wrap_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_wrap_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_wrap_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_wrap_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_wrap_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_wrap_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_wrap_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_wrap_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_wrap_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_wrap_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_wrap_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.879 ; gain = 675.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 37    
	   4 Input   32 Bit       Adders := 5     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 10    
	               62 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 480   
	               31 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 108   
+---Multipliers : 
	              32x32  Multipliers := 99    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 12    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   26 Bit        Muxes := 1     
	  27 Input   26 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 20    
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 63    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 103   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_97_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U196/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_97_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U196/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_95_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_95_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U184/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U184/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U184/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U184/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register gmem_addr_1_read_reg_2950_pp0_iter2_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U195/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register gmem_addr_1_read_reg_2950_pp0_iter2_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U195/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U191/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U191/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U191/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U191/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_94_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_95_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_94_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_95_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U183/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U183/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U183/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U183/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_94_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_93_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_94_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U188/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U188/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U188/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U188/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_92_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U185/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U185/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U185/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U185/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U180/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U180/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U180/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U180/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_90_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_91_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U193/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U193/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U193/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U193/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U190/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U190/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U190/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U190/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_89_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U182/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U182/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U182/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U182/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_87_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_88_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U199/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U199/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U199/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U199/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U192/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U192/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U192/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U192/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_86_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U181/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U181/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U181/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U181/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_84_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_85_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U186/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U186/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U186/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U186/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U179/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U179/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U179/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U179/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_83_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U197/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U197/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U197/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U197/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_81_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_82_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U178/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U178/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U178/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U178/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_78_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_78_load_reg_3361_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_78_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_78_load_reg_3361_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U187/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U187/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U187/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U187/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_80_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U200/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U200/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U200/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U200/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_78_load_reg_3361_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_78_load_reg_3361_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_79_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U194/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U194/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U194/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U194/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U118/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U118/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U118/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U118/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_76_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_77_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_76_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_77_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U115/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U115/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U115/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U115/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_76_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_75_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_76_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: register fir_int_int_shift_reg_29_reg_3382_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_74_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register fir_int_int_shift_reg_29_reg_3382_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U189/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U189/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U189/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U189/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_72_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_72_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U128/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U128/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U128/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U128/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_72_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_73_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_72_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_73_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_71_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U141/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U141/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U141/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U141/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_69_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_70_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U152/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U152/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U152/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U152/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_68_load_reg_3412_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_68_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_68_load_reg_3412_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U198/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U198/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U198/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U198/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U112/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U112/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U112/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U112/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_67_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_67_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U175/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U175/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U175/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U175/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U172/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U172/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U172/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U172/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U114/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U114/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U114/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U114/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U110/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U110/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U110/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U110/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U135/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U135/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U135/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U135/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_62_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_60_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_61_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U149/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U149/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U149/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U149/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U133/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U133/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U133/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U133/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U108/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U108/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U108/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U108/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_57_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_56_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_54_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_55_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U138/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U138/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U138/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U138/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U148/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U148/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U148/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U148/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_52_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_53_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_50_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_51_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U120/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U120/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U120/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U120/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U144/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U144/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U144/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U144/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_49_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_47_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_48_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U122/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U122/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U122/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U122/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U126/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U126/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U126/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U126/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_46_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_44_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_45_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U176/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U176/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U176/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U176/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_43_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U139/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U139/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U139/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U139/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_41_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_42_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U111/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U111/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U111/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U111/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_40_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_39_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U174/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U174/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U174/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U174/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U127/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U127/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U127/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U127/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U116/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U116/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U116/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U116/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_35_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_36_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U121/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U121/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U121/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U121/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_34_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U130/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U130/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U130/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U130/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_32_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_33_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U131/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U131/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U131/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U131/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U125/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U125/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U125/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U125/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U109/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U109/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U109/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U109/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U117/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U117/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U117/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U117/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U132/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U132/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U132/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U132/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U170/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U170/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U170/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U170/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U147/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U147/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U147/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U147/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U113/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U113/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U113/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U113/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_22_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_22_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U145/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U145/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U145/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U145/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_22_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_22_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U146/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U146/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U146/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U146/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U123/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U123/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U123/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U123/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U119/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U119/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U119/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U119/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U134/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U134/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U134/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U134/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U177/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U177/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U177/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U177/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U171/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U171/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U171/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U171/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U140/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U140/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U140/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U140/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/tmp_product, operation Mode is: A*B''.
DSP Report: register fir_int_int_shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register fir_int_int_shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U142/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U142/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U142/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U142/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U143/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U143/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U143/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U143/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/tmp_product, operation Mode is: A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U107/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U107/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U107/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U107/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/tmp_product, operation Mode is: A*B''.
DSP Report: register fir_int_int_shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: register fir_int_int_shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register fir_int_int_shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register fir_int_int_shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/tmp_product, operation Mode is: A*B''.
DSP Report: register fir_int_int_shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: register fir_int_int_shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register fir_int_int_shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: register fir_int_int_shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U173/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U173/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U173/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U173/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/tmp_product, operation Mode is: A*B''.
DSP Report: register fir_int_int_shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: register fir_int_int_shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register fir_int_int_shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: register fir_int_int_shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U136/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U136/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U136/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U136/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/tmp_product, operation Mode is: A*B''.
DSP Report: register fir_int_int_shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: register fir_int_int_shift_reg_4_load_reg_2975_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register fir_int_int_shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: register fir_int_int_shift_reg_4_load_reg_2975_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/tmp_product, operation Mode is: A*B''.
DSP Report: register fir_int_int_shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: register fir_int_int_shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register fir_int_int_shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: register fir_int_int_shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U124/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U124/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U124/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U124/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/tmp_product, operation Mode is: A*B''.
DSP Report: register fir_int_int_shift_reg_4_load_reg_2975_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: register fir_int_int_shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register fir_int_int_shift_reg_4_load_reg_2975_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register fir_int_int_shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/tmp_product, operation Mode is: A*B''.
DSP Report: register fir_int_int_shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: register fir_int_int_shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register fir_int_int_shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: register fir_int_int_shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U104/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U104/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U104/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/tmp_product, operation Mode is: A*B''.
DSP Report: register fir_int_int_shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: register fir_int_int_shift_reg_3_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register fir_int_int_shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: register fir_int_int_shift_reg_3_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U103/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U103/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U103/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U103/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/tmp_product, operation Mode is: A*B2.
DSP Report: register fir_int_int_shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register fir_int_int_shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U102/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U102/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U102/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U102/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[47]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[46]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[45]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[44]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[43]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[42]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[41]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[40]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[39]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[38]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[37]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[36]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[35]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[34]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[33]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[32]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[31]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[30]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[29]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[28]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[27]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[26]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[25]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[24]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[23]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[22]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[21]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[20]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[19]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[18]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[17]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[16]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[15]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[47]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[46]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[45]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[44]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[43]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[42]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[41]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[40]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[39]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[38]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[37]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[36]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[35]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[34]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[33]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[32]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[31]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[30]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[29]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[28]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[27]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[26]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[25]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[24]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[23]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[22]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[21]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[20]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[19]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[18]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U196/buff0_reg[17]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[47]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[46]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[45]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[44]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[43]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[42]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[41]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[40]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[39]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[38]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[37]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[36]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[35]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[34]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[33]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[32]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[31]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[30]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[29]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[28]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[27]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[26]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[25]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[24]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[23]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[22]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[21]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[20]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[19]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[18]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[17]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[16]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[15]) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[47]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[46]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U184/buff0_reg[45]__0) is unused and will be removed from module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1581.879 ; gain = 675.598
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 396, Available = 220. Use report_utilization command for details.
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U196/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U184/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U195/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U104/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U102/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U191/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U183/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U188/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U185/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U180/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U193/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U190/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U182/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U199/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U192/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U181/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U186/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U179/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U197/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U178/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U187/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U200/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U194/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U118/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U189/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U115/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U153/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U128/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U165/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U155/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U198/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U141/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U152/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U112/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U175/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U172/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U114/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U110/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U135/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U158/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U149/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U133/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U108/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U154/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U164/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U167/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U138/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U161/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U148/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U137/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U120/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U144/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U168/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U122/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U126/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U159/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U176/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U139/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U157/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U150/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U111/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U166/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U174/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U127/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U116/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U121/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U129/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U130/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U131/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U125/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U109/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U117/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U156/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U132/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U170/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U147/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U113/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U145/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U162/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U146/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U123/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U169/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U119/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U134/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U160/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U177/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U171/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U140/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U142/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U143/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U107/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U163/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U173/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U136/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U106/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U124/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U151/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U105/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U103/buff0_reg' and it is trimmed from '48' to '15' bits. [g:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.gen/sources_1/bd/design_1/ipshared/2b8e/hdl/verilog/fir_wrap_mul_32s_32s_32_2_1.v:46]
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register p_ZZ3firPiiE9shift_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register p_ZZ3firPiiE9shift_reg_97_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U196/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U184/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register gmem_addr_1_read_reg_2950_pp0_iter2_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U195/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U191/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U183/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U188/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U185/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U180/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U193/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U190/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U182/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U199/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U192/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U181/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U186/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U179/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U197/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U178/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U187/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U200/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U194/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U118/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U115/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U189/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U128/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U141/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U152/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U198/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_65_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_66_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U112/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U175/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U172/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U114/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_63_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_64_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U110/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U135/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U149/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U133/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_58_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_59_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U108/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U138/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U148/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U120/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U144/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U122/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U126/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U176/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U139/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_37_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_38_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U111/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U174/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U127/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U116/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U121/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U130/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U131/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U125/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U109/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U117/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U132/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U170/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U147/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U113/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U145/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U146/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U123/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U119/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U134/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U177/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U171/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U140/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U142/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U143/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register p_ZZ3firPiiE9shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: register p_ZZ3firPiiE9shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U107/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U173/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U136/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register fir_int_int_shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: register fir_int_int_shift_reg_4_load_reg_2975_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U124/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register fir_int_int_shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: register fir_int_int_shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/tmp_product, operation Mode is (post resource management): A2*B.
DSP Report: register mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U104/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register fir_int_int_shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: register fir_int_int_shift_reg_3_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U103/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/tmp_product, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U102/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1584.832 ; gain = 678.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:22 . Memory (MB): peak = 1743.059 ; gain = 836.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 2375.762 ; gain = 1469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2375.762 ; gain = 1469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2375.762 ; gain = 1469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:02:04 . Memory (MB): peak = 2375.762 ; gain = 1469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:02:05 . Memory (MB): peak = 2375.762 ; gain = 1469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:02:06 . Memory (MB): peak = 2375.762 ; gain = 1469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:02:06 . Memory (MB): peak = 2375.762 ; gain = 1469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir_wrap    | grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717/ap_loop_exit_ready_pp0_iter8_reg_reg | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A'*B')'  | 15     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A''*B')'          | 30     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 | (PCIN>>17+A''*B')' | 15     | 18     | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  3762|
|2     |DSP48E1  |   209|
|8     |LUT1     |   103|
|9     |LUT2     |  7228|
|10    |LUT3     |  3291|
|11    |LUT4     |  2687|
|12    |LUT5     |  1715|
|13    |LUT6     |  8327|
|14    |RAMB18E1 |     2|
|16    |SRL16E   |   297|
|17    |FDRE     | 17876|
|18    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:02:06 . Memory (MB): peak = 2375.762 ; gain = 1469.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6678 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:02:02 . Memory (MB): peak = 2375.762 ; gain = 1349.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 2375.762 ; gain = 1469.480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2375.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3973 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2375.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e5f64e5c
INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 306 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:02:24 . Memory (MB): peak = 2375.762 ; gain = 1878.195
INFO: [Common 17-1381] The checkpoint 'G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/design_1_fir_wrap_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2375.762 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2375.762 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fir_wrap_0_0, cache-ID = 0a1886cd8cc4de36
INFO: [Coretcl 2-1174] Renamed 141 cell refs.
INFO: [Common 17-1381] The checkpoint 'G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_vivado_prj/fir_vivado_prj.runs/design_1_fir_wrap_0_0_synth_1/design_1_fir_wrap_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2375.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_fir_wrap_0_0_utilization_synth.rpt -pb design_1_fir_wrap_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 13 00:42:28 2023...
