- ğŸ‘‹ Hi, Iâ€™m Rohit Kankal
- ğŸ‘€ Iâ€™m interested in RTL,FPGA Design, Computer Architecture,5G PHY,RISC-V,Neuromorphic Computing,AI/ML,Flexible Electronics,etc
- ğŸŒ± Iâ€™m currently learning Digital and Analog ASIC Design.
- ğŸ’ï¸ Iâ€™m looking to collaborate on RTL Design,Verification, and FPGA projects.
- ğŸ“« How to reach me : rohitkankal.vlsi@gmail.com

<!---
iamrk-vlsi/iamrk-vlsi is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
