CC 1:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		4
Instruction	00100000010001010000000000000110

ID/EX :
ReadData1	0
ReadData2	0
sign_ext	0
Rs		0
Rt		0
Rd		0
Control signals 000000000

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
CC 2:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		8
Instruction	00000000101001110011000000100010

ID/EX :
ReadData1	7
ReadData2	9
sign_ext	6
Rs		2
Rt		5
Rd		0
Control signals 000100010

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
CC 3:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		12
Instruction	00000000110001010010000000100100

ID/EX :
ReadData1	9
ReadData2	2
sign_ext	0
Rs		5
Rt		7
Rd		6
Control signals 110000010

EX/MEM :
ALUout		13
WriteData	9
Rt		5
Control signals	00010

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
CC 4:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		16
Instruction	00000000010001010001100000100101

ID/EX :
ReadData1	5
ReadData2	9
sign_ext	0
Rs		6
Rt		5
Rd		4
Control signals 110000010

EX/MEM :
ALUout		11
WriteData	2
Rd		6
Control signals	00010

MEM/WB :
ReadData	0
ALUout		13
Control signals	10
=================================================================
CC 5:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 13
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		20
Instruction	00000000000000000000000000000000

ID/EX :
ReadData1	7
ReadData2	13
sign_ext	0
Rs		2
Rt		5
Rd		3
Control signals 110000010

EX/MEM :
ALUout		9
WriteData	9
Rd		4
Control signals	00010

MEM/WB :
ReadData	0
ALUout		11
Control signals	10
=================================================================
CC 6:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 13
$6: 11	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		24
Instruction	00000000000000000000000000000000

ID/EX :
ReadData1	0
ReadData2	0
sign_ext	0
Rs		0
Rt		0
Rd		0
Control signals 000000000

EX/MEM :
ALUout		15
WriteData	13
Rd		3
Control signals	00010

MEM/WB :
ReadData	0
ALUout		9
Control signals	10
=================================================================
CC 7:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 9	$5: 13
$6: 11	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		28
Instruction	00000000000000000000000000000000

ID/EX :
ReadData1	0
ReadData2	0
sign_ext	0
Rs		0
Rt		0
Rd		0
Control signals 000000000

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		15
Control signals	10
=================================================================
CC 8:

Register:
$0: 0	$1: 8	$2: 7
$3: 15	$4: 9	$5: 13
$6: 11	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		32
Instruction	00000000000000000000000000000000

ID/EX :
ReadData1	0
ReadData2	0
sign_ext	0
Rs		0
Rt		0
Rd		0
Control signals 000000000

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
