
MIBattController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .user_data    00018000  08020000  08020000  00040000  2**2
                  ALLOC, READONLY
  1 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00011e1c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000b10  08011fb0  08011fb0  00021fb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08012ac0  08012ac0  00030218  2**0
                  CONTENTS
  5 .ARM          00000008  08012ac0  08012ac0  00022ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08012ac8  08012ac8  00030218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08012ac8  08012ac8  00022ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08012acc  08012acc  00022acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000218  20000000  08012ad0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000060c0  20000218  08012ce8  00030218  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200062d8  08012ce8  000362d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002836f  00000000  00000000  00030248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004949  00000000  00000000  000585b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c70  00000000  00000000  0005cf00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001ac8  00000000  00000000  0005eb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000275b4  00000000  00000000  00060638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fc10  00000000  00000000  00087bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee1d1  00000000  00000000  000a77fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001959cd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008f70  00000000  00000000  00195a20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000218 	.word	0x20000218
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011f94 	.word	0x08011f94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000021c 	.word	0x2000021c
 80001cc:	08011f94 	.word	0x08011f94

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <configureTimerForRunTimeStats>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0

}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	af00      	add	r7, sp, #0
return 0;
 8000ffe:	2300      	movs	r3, #0
}
 8001000:	4618      	mov	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <vApplicationStackOverflowHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800100a:	b480      	push	{r7}
 800100c:	b083      	sub	sp, #12
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
 8001012:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <DelayedInvMosOn>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*function switches on inverter mosfet, according to actual config in an instant or with delay*/
void DelayedInvMosOn(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	switch (ConfigReg)
 8001024:	4b76      	ldr	r3, [pc, #472]	; (8001200 <DelayedInvMosOn+0x1e0>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b0d      	cmp	r3, #13
 800102a:	f200 80e3 	bhi.w	80011f4 <DelayedInvMosOn+0x1d4>
 800102e:	a201      	add	r2, pc, #4	; (adr r2, 8001034 <DelayedInvMosOn+0x14>)
 8001030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001034:	0800106d 	.word	0x0800106d
 8001038:	08001077 	.word	0x08001077
 800103c:	08001095 	.word	0x08001095
 8001040:	080010b3 	.word	0x080010b3
 8001044:	080010d3 	.word	0x080010d3
 8001048:	080010f1 	.word	0x080010f1
 800104c:	08001111 	.word	0x08001111
 8001050:	08001131 	.word	0x08001131
 8001054:	0800113b 	.word	0x0800113b
 8001058:	08001159 	.word	0x08001159
 800105c:	08001177 	.word	0x08001177
 8001060:	08001197 	.word	0x08001197
 8001064:	080011b5 	.word	0x080011b5
 8001068:	080011d5 	.word	0x080011d5
	{
	case CONFIG_MAINS_0DELAY:
		InverterMOS_ON();
 800106c:	f000 fef6 	bl	8001e5c <InverterMOS_ON>
		BatteryMOS_ON();
 8001070:	f000 fe84 	bl	8001d7c <BatteryMOS_ON>
		break;
 8001074:	e0c1      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_MAINS_1DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME1)
 8001076:	4b63      	ldr	r3, [pc, #396]	; (8001204 <DelayedInvMosOn+0x1e4>)
 8001078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800107a:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 800107e:	d904      	bls.n	800108a <DelayedInvMosOn+0x6a>
		{
			InverterMOS_ON();
 8001080:	f000 feec 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 8001084:	f000 fe7a 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 8001088:	e0b7      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 800108a:	f000 feff 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 800108e:	f000 fe75 	bl	8001d7c <BatteryMOS_ON>
		break;
 8001092:	e0b2      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_MAINS_2DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME2)
 8001094:	4b5b      	ldr	r3, [pc, #364]	; (8001204 <DelayedInvMosOn+0x1e4>)
 8001096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001098:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 800109c:	d904      	bls.n	80010a8 <DelayedInvMosOn+0x88>
		{
			InverterMOS_ON();
 800109e:	f000 fedd 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 80010a2:	f000 fe6b 	bl	8001d7c <BatteryMOS_ON>
#else
				InverterMOS_OFF();
				BatteryMOS_ON();
#endif
		}
		break;
 80010a6:	e0a8      	b.n	80011fa <DelayedInvMosOn+0x1da>
				InverterMOS_OFF();
 80010a8:	f000 fef0 	bl	8001e8c <InverterMOS_OFF>
				BatteryMOS_ON();
 80010ac:	f000 fe66 	bl	8001d7c <BatteryMOS_ON>
		break;
 80010b0:	e0a3      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_MAINS_3DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME3)
 80010b2:	4b54      	ldr	r3, [pc, #336]	; (8001204 <DelayedInvMosOn+0x1e4>)
 80010b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010b6:	f642 2230 	movw	r2, #10800	; 0x2a30
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d904      	bls.n	80010c8 <DelayedInvMosOn+0xa8>
		{
			InverterMOS_ON();
 80010be:	f000 fecd 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 80010c2:	f000 fe5b 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 80010c6:	e098      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 80010c8:	f000 fee0 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 80010cc:	f000 fe56 	bl	8001d7c <BatteryMOS_ON>
		break;
 80010d0:	e093      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_MAINS_4DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME4)
 80010d2:	4b4c      	ldr	r3, [pc, #304]	; (8001204 <DelayedInvMosOn+0x1e4>)
 80010d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d6:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
 80010da:	d904      	bls.n	80010e6 <DelayedInvMosOn+0xc6>
		{
			InverterMOS_ON();
 80010dc:	f000 febe 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 80010e0:	f000 fe4c 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 80010e4:	e089      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 80010e6:	f000 fed1 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 80010ea:	f000 fe47 	bl	8001d7c <BatteryMOS_ON>
		break;
 80010ee:	e084      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_MAINS_5DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME5)
 80010f0:	4b44      	ldr	r3, [pc, #272]	; (8001204 <DelayedInvMosOn+0x1e4>)
 80010f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010f4:	f244 6250 	movw	r2, #18000	; 0x4650
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d904      	bls.n	8001106 <DelayedInvMosOn+0xe6>
		{
			InverterMOS_ON();
 80010fc:	f000 feae 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 8001100:	f000 fe3c 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 8001104:	e079      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 8001106:	f000 fec1 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 800110a:	f000 fe37 	bl	8001d7c <BatteryMOS_ON>
		break;
 800110e:	e074      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_MAINS_6DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME6)
 8001110:	4b3c      	ldr	r3, [pc, #240]	; (8001204 <DelayedInvMosOn+0x1e4>)
 8001112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001114:	f245 4260 	movw	r2, #21600	; 0x5460
 8001118:	4293      	cmp	r3, r2
 800111a:	d904      	bls.n	8001126 <DelayedInvMosOn+0x106>
		{
			InverterMOS_ON();
 800111c:	f000 fe9e 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 8001120:	f000 fe2c 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 8001124:	e069      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 8001126:	f000 feb1 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 800112a:	f000 fe27 	bl	8001d7c <BatteryMOS_ON>
		break;
 800112e:	e064      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_BATT_0DELAY:
		InverterMOS_ON();
 8001130:	f000 fe94 	bl	8001e5c <InverterMOS_ON>
		BatteryMOS_ON();
 8001134:	f000 fe22 	bl	8001d7c <BatteryMOS_ON>
		break;
 8001138:	e05f      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_BATT_1DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME1)
 800113a:	4b32      	ldr	r3, [pc, #200]	; (8001204 <DelayedInvMosOn+0x1e4>)
 800113c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800113e:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8001142:	d904      	bls.n	800114e <DelayedInvMosOn+0x12e>
		{
			InverterMOS_ON();
 8001144:	f000 fe8a 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 8001148:	f000 fe18 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 800114c:	e055      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 800114e:	f000 fe9d 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 8001152:	f000 fe13 	bl	8001d7c <BatteryMOS_ON>
		break;
 8001156:	e050      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_BATT_2DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME2)
 8001158:	4b2a      	ldr	r3, [pc, #168]	; (8001204 <DelayedInvMosOn+0x1e4>)
 800115a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800115c:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8001160:	d904      	bls.n	800116c <DelayedInvMosOn+0x14c>
		{
			InverterMOS_ON();
 8001162:	f000 fe7b 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 8001166:	f000 fe09 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 800116a:	e046      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 800116c:	f000 fe8e 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 8001170:	f000 fe04 	bl	8001d7c <BatteryMOS_ON>
		break;
 8001174:	e041      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_BATT_3DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME3)
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <DelayedInvMosOn+0x1e4>)
 8001178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800117a:	f642 2230 	movw	r2, #10800	; 0x2a30
 800117e:	4293      	cmp	r3, r2
 8001180:	d904      	bls.n	800118c <DelayedInvMosOn+0x16c>
		{
			InverterMOS_ON();
 8001182:	f000 fe6b 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 8001186:	f000 fdf9 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 800118a:	e036      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 800118c:	f000 fe7e 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 8001190:	f000 fdf4 	bl	8001d7c <BatteryMOS_ON>
		break;
 8001194:	e031      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_BATT_4DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME4)
 8001196:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <DelayedInvMosOn+0x1e4>)
 8001198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800119a:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
 800119e:	d904      	bls.n	80011aa <DelayedInvMosOn+0x18a>
		{
			InverterMOS_ON();
 80011a0:	f000 fe5c 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 80011a4:	f000 fdea 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 80011a8:	e027      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 80011aa:	f000 fe6f 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 80011ae:	f000 fde5 	bl	8001d7c <BatteryMOS_ON>
		break;
 80011b2:	e022      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_BATT_5DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME5)
 80011b4:	4b13      	ldr	r3, [pc, #76]	; (8001204 <DelayedInvMosOn+0x1e4>)
 80011b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011b8:	f244 6250 	movw	r2, #18000	; 0x4650
 80011bc:	4293      	cmp	r3, r2
 80011be:	d904      	bls.n	80011ca <DelayedInvMosOn+0x1aa>
		{
			InverterMOS_ON();
 80011c0:	f000 fe4c 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 80011c4:	f000 fdda 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 80011c8:	e017      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 80011ca:	f000 fe5f 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 80011ce:	f000 fdd5 	bl	8001d7c <BatteryMOS_ON>
		break;
 80011d2:	e012      	b.n	80011fa <DelayedInvMosOn+0x1da>
	case CONFIG_BATT_6DELAY:
		if (StatCurrentWs.Time_DuskTime > DUSK_TIME6)
 80011d4:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <DelayedInvMosOn+0x1e4>)
 80011d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011d8:	f245 4260 	movw	r2, #21600	; 0x5460
 80011dc:	4293      	cmp	r3, r2
 80011de:	d904      	bls.n	80011ea <DelayedInvMosOn+0x1ca>
		{
			InverterMOS_ON();
 80011e0:	f000 fe3c 	bl	8001e5c <InverterMOS_ON>
			BatteryMOS_ON();
 80011e4:	f000 fdca 	bl	8001d7c <BatteryMOS_ON>
#else
			InverterMOS_OFF();
			BatteryMOS_ON();
#endif
		}
		break;
 80011e8:	e007      	b.n	80011fa <DelayedInvMosOn+0x1da>
			InverterMOS_OFF();
 80011ea:	f000 fe4f 	bl	8001e8c <InverterMOS_OFF>
			BatteryMOS_ON();
 80011ee:	f000 fdc5 	bl	8001d7c <BatteryMOS_ON>
		break;
 80011f2:	e002      	b.n	80011fa <DelayedInvMosOn+0x1da>
	default:
		InverterMOS_ON();
 80011f4:	f000 fe32 	bl	8001e5c <InverterMOS_ON>
		break;
 80011f8:	bf00      	nop
	}
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20005994 	.word	0x20005994
 8001204:	20005bf8 	.word	0x20005bf8

08001208 <ResetInverterDay>:
 * reset is needed due to issue with starting Inverter from low voltage at dawn (e.g. when battery is charging)
 * to reset MPPT algorithm at least few second long voltage spike (OCV) is needed
 * to do that procedure will disconnect INV, Battery, wait few seconds and start Inverter again
 */
void ResetInverterDay(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	switch (StateResetInv)
 800120c:	4b48      	ldr	r3, [pc, #288]	; (8001330 <ResetInverterDay+0x128>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b1b      	cmp	r3, #27
 8001212:	f200 8082 	bhi.w	800131a <ResetInverterDay+0x112>
 8001216:	a201      	add	r2, pc, #4	; (adr r2, 800121c <ResetInverterDay+0x14>)
 8001218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121c:	0800128d 	.word	0x0800128d
 8001220:	080012c1 	.word	0x080012c1
 8001224:	080012e5 	.word	0x080012e5
 8001228:	080012e5 	.word	0x080012e5
 800122c:	080012e5 	.word	0x080012e5
 8001230:	080012e5 	.word	0x080012e5
 8001234:	080012e5 	.word	0x080012e5
 8001238:	080012e5 	.word	0x080012e5
 800123c:	080012e5 	.word	0x080012e5
 8001240:	080012e5 	.word	0x080012e5
 8001244:	080012e5 	.word	0x080012e5
 8001248:	080012e5 	.word	0x080012e5
 800124c:	080012e5 	.word	0x080012e5
 8001250:	080012e5 	.word	0x080012e5
 8001254:	080012e5 	.word	0x080012e5
 8001258:	080012e5 	.word	0x080012e5
 800125c:	080012e5 	.word	0x080012e5
 8001260:	080012f1 	.word	0x080012f1
 8001264:	080012f1 	.word	0x080012f1
 8001268:	080012f1 	.word	0x080012f1
 800126c:	080012f1 	.word	0x080012f1
 8001270:	080012f1 	.word	0x080012f1
 8001274:	080012f1 	.word	0x080012f1
 8001278:	080012f1 	.word	0x080012f1
 800127c:	080012f1 	.word	0x080012f1
 8001280:	080012f1 	.word	0x080012f1
 8001284:	080012f1 	.word	0x080012f1
 8001288:	08001305 	.word	0x08001305
	{
	case 0:
#if HW_VER > 01
		if (Adc1Measurements.Inv_current > INV_CURRENT_MIN && FlagExt_I == 0)
#else
		if (Adc1Measurements.Inv_current > INV_CURRENT_MIN )
 800128c:	4b29      	ldr	r3, [pc, #164]	; (8001334 <ResetInverterDay+0x12c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001294:	d903      	bls.n	800129e <ResetInverterDay+0x96>
#endif
		{
			TimeToResetInv = TIME2RESET_INV;	//reset time to 30 minutes if inv is working
 8001296:	4b28      	ldr	r3, [pc, #160]	; (8001338 <ResetInverterDay+0x130>)
 8001298:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800129c:	601a      	str	r2, [r3, #0]
		{
			TimeToResetInv = 1;
			StatCurrentWh.InvExtResetCnt++;
		}
#endif
		if (TimeToResetInv)	TimeToResetInv--;
 800129e:	4b26      	ldr	r3, [pc, #152]	; (8001338 <ResetInverterDay+0x130>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d004      	beq.n	80012b0 <ResetInverterDay+0xa8>
 80012a6:	4b24      	ldr	r3, [pc, #144]	; (8001338 <ResetInverterDay+0x130>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	4a22      	ldr	r2, [pc, #136]	; (8001338 <ResetInverterDay+0x130>)
 80012ae:	6013      	str	r3, [r2, #0]
		if (!TimeToResetInv) StateResetInv=1;	//start Inv Reset procedure
 80012b0:	4b21      	ldr	r3, [pc, #132]	; (8001338 <ResetInverterDay+0x130>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d137      	bne.n	8001328 <ResetInverterDay+0x120>
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <ResetInverterDay+0x128>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	601a      	str	r2, [r3, #0]
		break;
 80012be:	e033      	b.n	8001328 <ResetInverterDay+0x120>
	case 1:	//30 minutes without inv currrent. set flag that procedure is ON,
		FlagResetInverter = 1;	//procedure is on
 80012c0:	4b1e      	ldr	r3, [pc, #120]	; (800133c <ResetInverterDay+0x134>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	601a      	str	r2, [r3, #0]
		BatteryMOS_OFF();		//switch off all loads causing OCV
 80012c6:	f000 fd99 	bl	8001dfc <BatteryMOS_OFF>
		InverterMOS_OFF();
 80012ca:	f000 fddf 	bl	8001e8c <InverterMOS_OFF>
		StateResetInv = 2;
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <ResetInverterDay+0x128>)
 80012d0:	2202      	movs	r2, #2
 80012d2:	601a      	str	r2, [r3, #0]
		StatCurrentWh.InvResetCntr++;
 80012d4:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <ResetInverterDay+0x138>)
 80012d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012d8:	3301      	adds	r3, #1
 80012da:	4a19      	ldr	r2, [pc, #100]	; (8001340 <ResetInverterDay+0x138>)
 80012dc:	62d3      	str	r3, [r2, #44]	; 0x2c
		ExtOut_InvResetStart();
 80012de:	f000 fcdd 	bl	8001c9c <ExtOut_InvResetStart>
		break;
 80012e2:	e022      	b.n	800132a <ResetInverterDay+0x122>
	case 2: case 3: case 4: case 5: case 6: case 7: case 8: case 9: case 10:
	case 11: case 12: case 13: case 14: case 15: case 16:
		//wait 15 seconds
		StateResetInv++;
 80012e4:	4b12      	ldr	r3, [pc, #72]	; (8001330 <ResetInverterDay+0x128>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	3301      	adds	r3, #1
 80012ea:	4a11      	ldr	r2, [pc, #68]	; (8001330 <ResetInverterDay+0x128>)
 80012ec:	6013      	str	r3, [r2, #0]
		break;
 80012ee:	e01c      	b.n	800132a <ResetInverterDay+0x122>
	case 17: case 18: case 19: case 20: case 21: case 22: case 23: case 24: case 25: case 26:
		//ON inverter MOS and wait 10 seconds
		InverterMOS_ON();
 80012f0:	f000 fdb4 	bl	8001e5c <InverterMOS_ON>
		StateResetInv++;
 80012f4:	4b0e      	ldr	r3, [pc, #56]	; (8001330 <ResetInverterDay+0x128>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	3301      	adds	r3, #1
 80012fa:	4a0d      	ldr	r2, [pc, #52]	; (8001330 <ResetInverterDay+0x128>)
 80012fc:	6013      	str	r3, [r2, #0]
		ExtOut_InvResetStop();
 80012fe:	f000 fd05 	bl	8001d0c <ExtOut_InvResetStop>
		break;
 8001302:	e012      	b.n	800132a <ResetInverterDay+0x122>
	case 27:	//now return to regular operation of controller
		StateResetInv=0;
 8001304:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <ResetInverterDay+0x128>)
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
		FlagResetInverter = 0;	//procedure is off
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <ResetInverterDay+0x134>)
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
		TimeToResetInv = TIME2RESET_INV;	//reset timer for 30 minutes
 8001310:	4b09      	ldr	r3, [pc, #36]	; (8001338 <ResetInverterDay+0x130>)
 8001312:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001316:	601a      	str	r2, [r3, #0]
		break;
 8001318:	e007      	b.n	800132a <ResetInverterDay+0x122>
	default:
		StateResetInv=0;
 800131a:	4b05      	ldr	r3, [pc, #20]	; (8001330 <ResetInverterDay+0x128>)
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
		FlagResetInverter = 0;	//procedure is off
 8001320:	4b06      	ldr	r3, [pc, #24]	; (800133c <ResetInverterDay+0x134>)
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
		break;
 8001326:	e000      	b.n	800132a <ResetInverterDay+0x122>
		break;
 8001328:	bf00      	nop
	}
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20006234 	.word	0x20006234
 8001334:	20005998 	.word	0x20005998
 8001338:	2000000c 	.word	0x2000000c
 800133c:	2000610c 	.word	0x2000610c
 8001340:	20005a0c 	.word	0x20005a0c

08001344 <ResetInverterNight>:
 * reset is needed due to excessive current consumption (when batt voltage < MPP but battery can supply higher current than PV)
 * its due to mppt alg in inverter. Not needed when battery has operating voltage higher than MPP of inverter or PV panel
 * procedure will disconnect INV, wait few seconds and start Inverter again
 */
void ResetInverterNight(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	switch (StateResetInv)
 8001348:	4b4c      	ldr	r3, [pc, #304]	; (800147c <ResetInverterNight+0x138>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b1b      	cmp	r3, #27
 800134e:	f200 808b 	bhi.w	8001468 <ResetInverterNight+0x124>
 8001352:	a201      	add	r2, pc, #4	; (adr r2, 8001358 <ResetInverterNight+0x14>)
 8001354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001358:	080013c9 	.word	0x080013c9
 800135c:	08001411 	.word	0x08001411
 8001360:	08001431 	.word	0x08001431
 8001364:	08001431 	.word	0x08001431
 8001368:	08001431 	.word	0x08001431
 800136c:	08001431 	.word	0x08001431
 8001370:	08001431 	.word	0x08001431
 8001374:	08001431 	.word	0x08001431
 8001378:	08001431 	.word	0x08001431
 800137c:	08001431 	.word	0x08001431
 8001380:	08001431 	.word	0x08001431
 8001384:	08001431 	.word	0x08001431
 8001388:	08001431 	.word	0x08001431
 800138c:	08001431 	.word	0x08001431
 8001390:	08001431 	.word	0x08001431
 8001394:	08001431 	.word	0x08001431
 8001398:	08001431 	.word	0x08001431
 800139c:	0800143d 	.word	0x0800143d
 80013a0:	0800143d 	.word	0x0800143d
 80013a4:	0800143d 	.word	0x0800143d
 80013a8:	0800143d 	.word	0x0800143d
 80013ac:	0800143d 	.word	0x0800143d
 80013b0:	0800143d 	.word	0x0800143d
 80013b4:	0800143d 	.word	0x0800143d
 80013b8:	0800143d 	.word	0x0800143d
 80013bc:	0800143d 	.word	0x0800143d
 80013c0:	0800143d 	.word	0x0800143d
 80013c4:	08001455 	.word	0x08001455
	{
	case 0:
		//if (Adc1Measurements.Inv_current > INV_CURRENT_MIN &&
		if ( Adc1Measurements.Inv_current < INV_CURRENT_MAX)
 80013c8:	4b2d      	ldr	r3, [pc, #180]	; (8001480 <ResetInverterNight+0x13c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f243 22c7 	movw	r2, #12999	; 0x32c7
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d803      	bhi.n	80013dc <ResetInverterNight+0x98>
		{
			TimeToResetInv = TIME2OVLD_INV;	//set overload timer for x seconds
 80013d4:	4b2b      	ldr	r3, [pc, #172]	; (8001484 <ResetInverterNight+0x140>)
 80013d6:	222d      	movs	r2, #45	; 0x2d
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	e008      	b.n	80013ee <ResetInverterNight+0xaa>
		}
		else if (Adc1Measurements.Inv_current > INV_CURR_SC)	//considered as short-circuit
 80013dc:	4b28      	ldr	r3, [pc, #160]	; (8001480 <ResetInverterNight+0x13c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f244 6250 	movw	r2, #18000	; 0x4650
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d902      	bls.n	80013ee <ResetInverterNight+0xaa>
		{
			TimeToResetInv = 0;
 80013e8:	4b26      	ldr	r3, [pc, #152]	; (8001484 <ResetInverterNight+0x140>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
		{
			TimeToResetInv = 1;
			StatCurrentWh.InvExtResetCnt++;
		}
#endif
		if (TimeToResetInv)	TimeToResetInv--;
 80013ee:	4b25      	ldr	r3, [pc, #148]	; (8001484 <ResetInverterNight+0x140>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d004      	beq.n	8001400 <ResetInverterNight+0xbc>
 80013f6:	4b23      	ldr	r3, [pc, #140]	; (8001484 <ResetInverterNight+0x140>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	4a21      	ldr	r2, [pc, #132]	; (8001484 <ResetInverterNight+0x140>)
 80013fe:	6013      	str	r3, [r2, #0]
		if (!TimeToResetInv) StateResetInv=1;	//start Inv Reset procedure
 8001400:	4b20      	ldr	r3, [pc, #128]	; (8001484 <ResetInverterNight+0x140>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d136      	bne.n	8001476 <ResetInverterNight+0x132>
 8001408:	4b1c      	ldr	r3, [pc, #112]	; (800147c <ResetInverterNight+0x138>)
 800140a:	2201      	movs	r2, #1
 800140c:	601a      	str	r2, [r3, #0]
		break;
 800140e:	e032      	b.n	8001476 <ResetInverterNight+0x132>
	case 1:	//10 sec ovld (or no current) inv currrent. set flag that procedure is ON,
		FlagResetInverter = 1;	//procedure is on
 8001410:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <ResetInverterNight+0x144>)
 8001412:	2201      	movs	r2, #1
 8001414:	601a      	str	r2, [r3, #0]

#if HW_VER > 01
		BatteryMOS_OFF();			//disconnect load (HW02>)and..
#endif
		InverterMOS_OFF();			//disconnect load
 8001416:	f000 fd39 	bl	8001e8c <InverterMOS_OFF>
		StateResetInv = 2;
 800141a:	4b18      	ldr	r3, [pc, #96]	; (800147c <ResetInverterNight+0x138>)
 800141c:	2202      	movs	r2, #2
 800141e:	601a      	str	r2, [r3, #0]
		//StatCurrentWh.InvResetCntr++;
		StatCurrentWh.InvOvcCounter++;
 8001420:	4b1a      	ldr	r3, [pc, #104]	; (800148c <ResetInverterNight+0x148>)
 8001422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001424:	3301      	adds	r3, #1
 8001426:	4a19      	ldr	r2, [pc, #100]	; (800148c <ResetInverterNight+0x148>)
 8001428:	64d3      	str	r3, [r2, #76]	; 0x4c
		ExtOut_InvResetStart();
 800142a:	f000 fc37 	bl	8001c9c <ExtOut_InvResetStart>
		break;
 800142e:	e023      	b.n	8001478 <ResetInverterNight+0x134>
	case 2: case 3: case 4: case 5: case 6: case 7: case 8: case 9: case 10:
	case 11: case 12: case 13: case 14: case 15: case 16:
		//wait 15 seconds
		StateResetInv++;
 8001430:	4b12      	ldr	r3, [pc, #72]	; (800147c <ResetInverterNight+0x138>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	3301      	adds	r3, #1
 8001436:	4a11      	ldr	r2, [pc, #68]	; (800147c <ResetInverterNight+0x138>)
 8001438:	6013      	str	r3, [r2, #0]
		break;
 800143a:	e01d      	b.n	8001478 <ResetInverterNight+0x134>
	case 17: case 18: case 19: case 20: case 21: case 22: case 23: case 24: case 25: case 26:
		//ON inverter MOS and wait 10 seconds
		InverterMOS_ON();
 800143c:	f000 fd0e 	bl	8001e5c <InverterMOS_ON>
		BatteryMOS_ON();
 8001440:	f000 fc9c 	bl	8001d7c <BatteryMOS_ON>
		StateResetInv++;
 8001444:	4b0d      	ldr	r3, [pc, #52]	; (800147c <ResetInverterNight+0x138>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	3301      	adds	r3, #1
 800144a:	4a0c      	ldr	r2, [pc, #48]	; (800147c <ResetInverterNight+0x138>)
 800144c:	6013      	str	r3, [r2, #0]
		ExtOut_InvResetStop();
 800144e:	f000 fc5d 	bl	8001d0c <ExtOut_InvResetStop>
		break;
 8001452:	e011      	b.n	8001478 <ResetInverterNight+0x134>
	case 27:	//now return to regular operation of controller
		StateResetInv=0;
 8001454:	4b09      	ldr	r3, [pc, #36]	; (800147c <ResetInverterNight+0x138>)
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
		FlagResetInverter = 0;	//procedure is off
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <ResetInverterNight+0x144>)
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
		TimeToResetInv = TIME2OVLD_INV;	//reset timer for 30 minutes
 8001460:	4b08      	ldr	r3, [pc, #32]	; (8001484 <ResetInverterNight+0x140>)
 8001462:	222d      	movs	r2, #45	; 0x2d
 8001464:	601a      	str	r2, [r3, #0]
		break;
 8001466:	e007      	b.n	8001478 <ResetInverterNight+0x134>
	default:
		StateResetInv=0;
 8001468:	4b04      	ldr	r3, [pc, #16]	; (800147c <ResetInverterNight+0x138>)
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
		FlagResetInverter = 0;	//procedure is off
 800146e:	4b06      	ldr	r3, [pc, #24]	; (8001488 <ResetInverterNight+0x144>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
		break;
 8001474:	e000      	b.n	8001478 <ResetInverterNight+0x134>
		break;
 8001476:	bf00      	nop
	}
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20006234 	.word	0x20006234
 8001480:	20005998 	.word	0x20005998
 8001484:	2000000c 	.word	0x2000000c
 8001488:	2000610c 	.word	0x2000610c
 800148c:	20005a0c 	.word	0x20005a0c

08001490 <setPWM_TIM2>:

void setPWM_TIM2(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period, uint16_t pulse)
{
 8001490:	b084      	sub	sp, #16
 8001492:	b580      	push	{r7, lr}
 8001494:	b088      	sub	sp, #32
 8001496:	af00      	add	r7, sp, #0
 8001498:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 800149c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 //HAL_TIM_PWM_Stop(&timer, channel); // stop generation of pwm
 TIM_OC_InitTypeDef sConfigOC;
 //timer.Init.Period = period; // set the period duration
 //HAL_TIM_PWM_Init(&timer); // re-inititialise with new period value
 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014a0:	2360      	movs	r3, #96	; 0x60
 80014a2:	607b      	str	r3, [r7, #4]
 sConfigOC.Pulse = pulse; // set the pulse duration
 80014a4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80014a8:	60bb      	str	r3, [r7, #8]
 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
 sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80014ae:	2308      	movs	r3, #8
 80014b0:	613b      	str	r3, [r7, #16]
 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014b2:	2300      	movs	r3, #0
 80014b4:	617b      	str	r3, [r7, #20]
 HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80014ba:	4619      	mov	r1, r3
 80014bc:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80014c0:	f006 f90a 	bl	80076d8 <HAL_TIM_PWM_ConfigChannel>
 HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 80014c4:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80014c6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80014ca:	f005 fe7f 	bl	80071cc <HAL_TIM_PWM_Start>
}
 80014ce:	bf00      	nop
 80014d0:	3720      	adds	r7, #32
 80014d2:	46bd      	mov	sp, r7
 80014d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80014d8:	b004      	add	sp, #16
 80014da:	4770      	bx	lr

080014dc <setPWM_TIM16>:

void setPWM_TIM16(TIM_HandleTypeDef timer, uint32_t channel, uint16_t pulse)
{
 80014dc:	b084      	sub	sp, #16
 80014de:	b580      	push	{r7, lr}
 80014e0:	b088      	sub	sp, #32
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80014e8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 TIM_OC_InitTypeDef sConfigOC;
 sConfigOC.Pulse = pulse; // set the pulse duration
 80014ec:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80014f0:	60bb      	str	r3, [r7, #8]
 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014f2:	2360      	movs	r3, #96	; 0x60
 80014f4:	607b      	str	r3, [r7, #4]
 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014f6:	2300      	movs	r3, #0
 80014f8:	60fb      	str	r3, [r7, #12]
 sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014fa:	2300      	movs	r3, #0
 80014fc:	613b      	str	r3, [r7, #16]
 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014fe:	2300      	movs	r3, #0
 8001500:	617b      	str	r3, [r7, #20]
 sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001502:	2300      	movs	r3, #0
 8001504:	61bb      	str	r3, [r7, #24]
 sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001506:	2300      	movs	r3, #0
 8001508:	61fb      	str	r3, [r7, #28]
 HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800150e:	4619      	mov	r1, r3
 8001510:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001514:	f006 f8e0 	bl	80076d8 <HAL_TIM_PWM_ConfigChannel>
 /* Set the Capture Compare Register value */
 //*timer->CCR1 = pulse;
 HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 8001518:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800151a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800151e:	f005 fe55 	bl	80071cc <HAL_TIM_PWM_Start>
}
 8001522:	bf00      	nop
 8001524:	3720      	adds	r7, #32
 8001526:	46bd      	mov	sp, r7
 8001528:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800152c:	b004      	add	sp, #16
 800152e:	4770      	bx	lr

08001530 <LedStatusShow>:

/*function called once a 1 second to show mashine-state status thru LEDs*/
void LedStatusShow(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	if (LedStatusTimer)
 8001534:	4b61      	ldr	r3, [pc, #388]	; (80016bc <LedStatusShow+0x18c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d01d      	beq.n	8001578 <LedStatusShow+0x48>
	{
		LedStatusTimer--;
 800153c:	4b5f      	ldr	r3, [pc, #380]	; (80016bc <LedStatusShow+0x18c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	3b01      	subs	r3, #1
 8001542:	4a5e      	ldr	r2, [pc, #376]	; (80016bc <LedStatusShow+0x18c>)
 8001544:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800154c:	485c      	ldr	r0, [pc, #368]	; (80016c0 <LedStatusShow+0x190>)
 800154e:	f004 fb31 	bl	8005bb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001558:	4859      	ldr	r0, [pc, #356]	; (80016c0 <LedStatusShow+0x190>)
 800155a:	f004 fb2b 	bl	8005bb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001564:	4856      	ldr	r0, [pc, #344]	; (80016c0 <LedStatusShow+0x190>)
 8001566:	f004 fb25 	bl	8005bb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001570:	4853      	ldr	r0, [pc, #332]	; (80016c0 <LedStatusShow+0x190>)
 8001572:	f004 fb1f 	bl	8005bb4 <HAL_GPIO_WritePin>
		{//lowest priority to show
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
			LedStatusTimer = LEDSTATUS_TIMER_LONG;
		}
	}
}
 8001576:	e09f      	b.n	80016b8 <LedStatusShow+0x188>
		if (Adc1Measurements.NTC3_Battery_mos>MOSFET_MAX_TEMP || Adc1Measurements.NTC2_Inverter_mos>MOSFET_MAX_TEMP)	//powerMOSFET OVT 0
 8001578:	4b52      	ldr	r3, [pc, #328]	; (80016c4 <LedStatusShow+0x194>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	2b50      	cmp	r3, #80	; 0x50
 800157e:	d803      	bhi.n	8001588 <LedStatusShow+0x58>
 8001580:	4b50      	ldr	r3, [pc, #320]	; (80016c4 <LedStatusShow+0x194>)
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	2b50      	cmp	r3, #80	; 0x50
 8001586:	d91d      	bls.n	80015c4 <LedStatusShow+0x94>
			if (Adc1Measurements.NTC3_Battery_mos>MOSFET_MAX_TEMP) HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8001588:	4b4e      	ldr	r3, [pc, #312]	; (80016c4 <LedStatusShow+0x194>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	2b50      	cmp	r3, #80	; 0x50
 800158e:	d905      	bls.n	800159c <LedStatusShow+0x6c>
 8001590:	2201      	movs	r2, #1
 8001592:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001596:	484a      	ldr	r0, [pc, #296]	; (80016c0 <LedStatusShow+0x190>)
 8001598:	f004 fb0c 	bl	8005bb4 <HAL_GPIO_WritePin>
			if (Adc1Measurements.NTC2_Inverter_mos>MOSFET_MAX_TEMP) HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 800159c:	4b49      	ldr	r3, [pc, #292]	; (80016c4 <LedStatusShow+0x194>)
 800159e:	695b      	ldr	r3, [r3, #20]
 80015a0:	2b50      	cmp	r3, #80	; 0x50
 80015a2:	d905      	bls.n	80015b0 <LedStatusShow+0x80>
 80015a4:	2201      	movs	r2, #1
 80015a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015aa:	4845      	ldr	r0, [pc, #276]	; (80016c0 <LedStatusShow+0x190>)
 80015ac:	f004 fb02 	bl	8005bb4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
 80015b0:	2201      	movs	r2, #1
 80015b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015b6:	4842      	ldr	r0, [pc, #264]	; (80016c0 <LedStatusShow+0x190>)
 80015b8:	f004 fafc 	bl	8005bb4 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 80015bc:	4b3f      	ldr	r3, [pc, #252]	; (80016bc <LedStatusShow+0x18c>)
 80015be:	2201      	movs	r2, #1
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	e079      	b.n	80016b8 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Time_NoBattery2Chg)	//cant charge battery (its full) 1 high priority
 80015c4:	4b40      	ldr	r3, [pc, #256]	; (80016c8 <LedStatusShow+0x198>)
 80015c6:	6a1b      	ldr	r3, [r3, #32]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d00f      	beq.n	80015ec <LedStatusShow+0xbc>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80015cc:	2201      	movs	r2, #1
 80015ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015d2:	483b      	ldr	r0, [pc, #236]	; (80016c0 <LedStatusShow+0x190>)
 80015d4:	f004 faee 	bl	8005bb4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80015d8:	2201      	movs	r2, #1
 80015da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015de:	4838      	ldr	r0, [pc, #224]	; (80016c0 <LedStatusShow+0x190>)
 80015e0:	f004 fae8 	bl	8005bb4 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 80015e4:	4b35      	ldr	r3, [pc, #212]	; (80016bc <LedStatusShow+0x18c>)
 80015e6:	2201      	movs	r2, #1
 80015e8:	601a      	str	r2, [r3, #0]
}
 80015ea:	e065      	b.n	80016b8 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_BattRecharge)	//battery charging (mains mode) 2
 80015ec:	4b36      	ldr	r3, [pc, #216]	; (80016c8 <LedStatusShow+0x198>)
 80015ee:	691b      	ldr	r3, [r3, #16]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d009      	beq.n	8001608 <LedStatusShow+0xd8>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80015f4:	2201      	movs	r2, #1
 80015f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015fa:	4831      	ldr	r0, [pc, #196]	; (80016c0 <LedStatusShow+0x190>)
 80015fc:	f004 fada 	bl	8005bb4 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 8001600:	4b2e      	ldr	r3, [pc, #184]	; (80016bc <LedStatusShow+0x18c>)
 8001602:	2201      	movs	r2, #1
 8001604:	601a      	str	r2, [r3, #0]
}
 8001606:	e057      	b.n	80016b8 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_BattOut)	//battery discharging 3
 8001608:	4b2f      	ldr	r3, [pc, #188]	; (80016c8 <LedStatusShow+0x198>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d01b      	beq.n	8001648 <LedStatusShow+0x118>
			if (FlagInverterMOS && FlagBatteryMOS)
 8001610:	4b2e      	ldr	r3, [pc, #184]	; (80016cc <LedStatusShow+0x19c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d00d      	beq.n	8001634 <LedStatusShow+0x104>
 8001618:	4b2d      	ldr	r3, [pc, #180]	; (80016d0 <LedStatusShow+0x1a0>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d009      	beq.n	8001634 <LedStatusShow+0x104>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8001620:	2201      	movs	r2, #1
 8001622:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001626:	4826      	ldr	r0, [pc, #152]	; (80016c0 <LedStatusShow+0x190>)
 8001628:	f004 fac4 	bl	8005bb4 <HAL_GPIO_WritePin>
				LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 800162c:	4b23      	ldr	r3, [pc, #140]	; (80016bc <LedStatusShow+0x18c>)
 800162e:	2201      	movs	r2, #1
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	e041      	b.n	80016b8 <LedStatusShow+0x188>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8001634:	2201      	movs	r2, #1
 8001636:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800163a:	4821      	ldr	r0, [pc, #132]	; (80016c0 <LedStatusShow+0x190>)
 800163c:	f004 faba 	bl	8005bb4 <HAL_GPIO_WritePin>
				LedStatusTimer = LEDSTATUS_TIMER_MED;
 8001640:	4b1e      	ldr	r3, [pc, #120]	; (80016bc <LedStatusShow+0x18c>)
 8001642:	2203      	movs	r2, #3
 8001644:	601a      	str	r2, [r3, #0]
}
 8001646:	e037      	b.n	80016b8 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_Inverter)	//inverter operational (mains mode) 3
 8001648:	4b1f      	ldr	r3, [pc, #124]	; (80016c8 <LedStatusShow+0x198>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d009      	beq.n	8001664 <LedStatusShow+0x134>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8001650:	2201      	movs	r2, #1
 8001652:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001656:	481a      	ldr	r0, [pc, #104]	; (80016c0 <LedStatusShow+0x190>)
 8001658:	f004 faac 	bl	8005bb4 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_LONG;
 800165c:	4b17      	ldr	r3, [pc, #92]	; (80016bc <LedStatusShow+0x18c>)
 800165e:	2209      	movs	r2, #9
 8001660:	601a      	str	r2, [r3, #0]
}
 8001662:	e029      	b.n	80016b8 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_BattNoInv)	//battery charging, no inverter (mains mode) 4
 8001664:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <LedStatusShow+0x198>)
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d009      	beq.n	8001680 <LedStatusShow+0x150>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 800166c:	2201      	movs	r2, #1
 800166e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001672:	4813      	ldr	r0, [pc, #76]	; (80016c0 <LedStatusShow+0x190>)
 8001674:	f004 fa9e 	bl	8005bb4 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 8001678:	4b10      	ldr	r3, [pc, #64]	; (80016bc <LedStatusShow+0x18c>)
 800167a:	2201      	movs	r2, #1
 800167c:	601a      	str	r2, [r3, #0]
}
 800167e:	e01b      	b.n	80016b8 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Ws_BattIn)	//battery charging (battery mode) 5
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <LedStatusShow+0x198>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d009      	beq.n	800169c <LedStatusShow+0x16c>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8001688:	2201      	movs	r2, #1
 800168a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800168e:	480c      	ldr	r0, [pc, #48]	; (80016c0 <LedStatusShow+0x190>)
 8001690:	f004 fa90 	bl	8005bb4 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_SHORT;
 8001694:	4b09      	ldr	r3, [pc, #36]	; (80016bc <LedStatusShow+0x18c>)
 8001696:	2201      	movs	r2, #1
 8001698:	601a      	str	r2, [r3, #0]
}
 800169a:	e00d      	b.n	80016b8 <LedStatusShow+0x188>
		else if (StatCountFlagsWs.Time_NightTime)	//night time, lowest priority to show 6
 800169c:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <LedStatusShow+0x198>)
 800169e:	69db      	ldr	r3, [r3, #28]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d009      	beq.n	80016b8 <LedStatusShow+0x188>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80016a4:	2201      	movs	r2, #1
 80016a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016aa:	4805      	ldr	r0, [pc, #20]	; (80016c0 <LedStatusShow+0x190>)
 80016ac:	f004 fa82 	bl	8005bb4 <HAL_GPIO_WritePin>
			LedStatusTimer = LEDSTATUS_TIMER_LONG;
 80016b0:	4b02      	ldr	r3, [pc, #8]	; (80016bc <LedStatusShow+0x18c>)
 80016b2:	2209      	movs	r2, #9
 80016b4:	601a      	str	r2, [r3, #0]
}
 80016b6:	e7ff      	b.n	80016b8 <LedStatusShow+0x188>
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200059b4 	.word	0x200059b4
 80016c0:	48000400 	.word	0x48000400
 80016c4:	20005998 	.word	0x20005998
 80016c8:	200059b8 	.word	0x200059b8
 80016cc:	20000244 	.word	0x20000244
 80016d0:	20000240 	.word	0x20000240

080016d4 <RestoreStatisticsFromFLASH>:

/*Function restoring last saved statistics from FLASH memory */
void RestoreStatisticsFromFLASH(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
	uint32_t i, curr_val=0, Highest_val=0;
 80016da:	2300      	movs	r3, #0
 80016dc:	60bb      	str	r3, [r7, #8]
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
	//Stats_savedInFLASH[NO_FLASH_PAGES][FLASH_PAGE_SIZE]
	RecentPage_pointer = 0;
 80016e2:	4b3f      	ldr	r3, [pc, #252]	; (80017e0 <RestoreStatisticsFromFLASH+0x10c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
	for (i = 0; i < (NO_FLASH_PAGES); i++)
 80016e8:	2300      	movs	r3, #0
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	e02f      	b.n	800174e <RestoreStatisticsFromFLASH+0x7a>
		{
			for(uint32_t j=4;j>0;)
 80016ee:	2304      	movs	r3, #4
 80016f0:	603b      	str	r3, [r7, #0]
 80016f2:	e00d      	b.n	8001710 <RestoreStatisticsFromFLASH+0x3c>
			{
				j--;
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	603b      	str	r3, [r7, #0]
				curr_val = (curr_val<<8) | Stats_savedInFLASH[i][j];
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	021b      	lsls	r3, r3, #8
 80016fe:	4939      	ldr	r1, [pc, #228]	; (80017e4 <RestoreStatisticsFromFLASH+0x110>)
 8001700:	68fa      	ldr	r2, [r7, #12]
 8001702:	02d2      	lsls	r2, r2, #11
 8001704:	4411      	add	r1, r2
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	440a      	add	r2, r1
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	4313      	orrs	r3, r2
 800170e:	60bb      	str	r3, [r7, #8]
			for(uint32_t j=4;j>0;)
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1ee      	bne.n	80016f4 <RestoreStatisticsFromFLASH+0x20>
			}
			if (curr_val == 0xffffffff)
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800171c:	d101      	bne.n	8001722 <RestoreStatisticsFromFLASH+0x4e>
			{
				curr_val = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
			}
			if (curr_val > Highest_val)
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	429a      	cmp	r2, r3
 8001728:	d909      	bls.n	800173e <RestoreStatisticsFromFLASH+0x6a>
			{
				RecentPage_pointer = i;
 800172a:	4a2d      	ldr	r2, [pc, #180]	; (80017e0 <RestoreStatisticsFromFLASH+0x10c>)
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6013      	str	r3, [r2, #0]
				Highest_val = curr_val;
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	607b      	str	r3, [r7, #4]
				HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001734:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001738:	482b      	ldr	r0, [pc, #172]	; (80017e8 <RestoreStatisticsFromFLASH+0x114>)
 800173a:	f004 fa53 	bl	8005be4 <HAL_GPIO_TogglePin>
			}
			HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800173e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001742:	4829      	ldr	r0, [pc, #164]	; (80017e8 <RestoreStatisticsFromFLASH+0x114>)
 8001744:	f004 fa4e 	bl	8005be4 <HAL_GPIO_TogglePin>
	for (i = 0; i < (NO_FLASH_PAGES); i++)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	3301      	adds	r3, #1
 800174c:	60fb      	str	r3, [r7, #12]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2b2f      	cmp	r3, #47	; 0x2f
 8001752:	d9cc      	bls.n	80016ee <RestoreStatisticsFromFLASH+0x1a>
		}

	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8001754:	2200      	movs	r2, #0
 8001756:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800175a:	4823      	ldr	r0, [pc, #140]	; (80017e8 <RestoreStatisticsFromFLASH+0x114>)
 800175c:	f004 fa2a 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 8001760:	2200      	movs	r2, #0
 8001762:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001766:	4820      	ldr	r0, [pc, #128]	; (80017e8 <RestoreStatisticsFromFLASH+0x114>)
 8001768:	f004 fa24 	bl	8005bb4 <HAL_GPIO_WritePin>

	for(i = 0; i < sizeof(Stat_Flash); i++)
 800176c:	2300      	movs	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	e00e      	b.n	8001790 <RestoreStatisticsFromFLASH+0xbc>
	{
		((uint8_t *) &Stat_Flash)[i] = Stats_savedInFLASH[RecentPage_pointer][i];
 8001772:	4b1b      	ldr	r3, [pc, #108]	; (80017e0 <RestoreStatisticsFromFLASH+0x10c>)
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	491c      	ldr	r1, [pc, #112]	; (80017ec <RestoreStatisticsFromFLASH+0x118>)
 800177a:	440b      	add	r3, r1
 800177c:	4919      	ldr	r1, [pc, #100]	; (80017e4 <RestoreStatisticsFromFLASH+0x110>)
 800177e:	02d2      	lsls	r2, r2, #11
 8001780:	4411      	add	r1, r2
 8001782:	68fa      	ldr	r2, [r7, #12]
 8001784:	440a      	add	r2, r1
 8001786:	7812      	ldrb	r2, [r2, #0]
 8001788:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(Stat_Flash); i++)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	3301      	adds	r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2b6f      	cmp	r3, #111	; 0x6f
 8001794:	d9ed      	bls.n	8001772 <RestoreStatisticsFromFLASH+0x9e>
	}
	if (Stat_Flash.Time_NightTime == 0xffffffff)
 8001796:	4b15      	ldr	r3, [pc, #84]	; (80017ec <RestoreStatisticsFromFLASH+0x118>)
 8001798:	69db      	ldr	r3, [r3, #28]
 800179a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800179e:	d113      	bne.n	80017c8 <RestoreStatisticsFromFLASH+0xf4>
	{
		for(i = 0; i < sizeof(Stat_Flash); i++) {
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	e00c      	b.n	80017c0 <RestoreStatisticsFromFLASH+0xec>
			    ((uint8_t *) &StatCurrentWh)[i] = 0;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	4a11      	ldr	r2, [pc, #68]	; (80017f0 <RestoreStatisticsFromFLASH+0x11c>)
 80017aa:	4413      	add	r3, r2
 80017ac:	2200      	movs	r2, #0
 80017ae:	701a      	strb	r2, [r3, #0]
			    ((uint8_t *) &Stat_Flash)[i] = 0;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	4a0e      	ldr	r2, [pc, #56]	; (80017ec <RestoreStatisticsFromFLASH+0x118>)
 80017b4:	4413      	add	r3, r2
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < sizeof(Stat_Flash); i++) {
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	3301      	adds	r3, #1
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2b6f      	cmp	r3, #111	; 0x6f
 80017c4:	d9ef      	bls.n	80017a6 <RestoreStatisticsFromFLASH+0xd2>
			}
	}
	else StatCurrentWh = Stat_Flash;
}
 80017c6:	e007      	b.n	80017d8 <RestoreStatisticsFromFLASH+0x104>
	else StatCurrentWh = Stat_Flash;
 80017c8:	4a09      	ldr	r2, [pc, #36]	; (80017f0 <RestoreStatisticsFromFLASH+0x11c>)
 80017ca:	4b08      	ldr	r3, [pc, #32]	; (80017ec <RestoreStatisticsFromFLASH+0x118>)
 80017cc:	4610      	mov	r0, r2
 80017ce:	4619      	mov	r1, r3
 80017d0:	2370      	movs	r3, #112	; 0x70
 80017d2:	461a      	mov	r2, r3
 80017d4:	f00b f895 	bl	800c902 <memcpy>
}
 80017d8:	bf00      	nop
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20006108 	.word	0x20006108
 80017e4:	08020000 	.word	0x08020000
 80017e8:	48000400 	.word	0x48000400
 80017ec:	20006178 	.word	0x20006178
 80017f0:	20005a0c 	.word	0x20005a0c

080017f4 <StoreStatistics2FLASH>:

/*Function storing last  statistics to FLASH memory */
void StoreStatistics2FLASH(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af00      	add	r7, sp, #0
	uint32_t temp, sofar=0, StartPageAddress=0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]
 80017fe:	2300      	movs	r3, #0
 8001800:	61bb      	str	r3, [r7, #24]
	FLASH_EraseInitTypeDef flash_conf;

	osTimerStop(myTimer01Handle);
 8001802:	4b37      	ldr	r3, [pc, #220]	; (80018e0 <StoreStatistics2FLASH+0xec>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4618      	mov	r0, r3
 8001808:	f008 f986 	bl	8009b18 <osTimerStop>
	Stat_Flash = StatCurrentWh;
 800180c:	4a35      	ldr	r2, [pc, #212]	; (80018e4 <StoreStatistics2FLASH+0xf0>)
 800180e:	4b36      	ldr	r3, [pc, #216]	; (80018e8 <StoreStatistics2FLASH+0xf4>)
 8001810:	4610      	mov	r0, r2
 8001812:	4619      	mov	r1, r3
 8001814:	2370      	movs	r3, #112	; 0x70
 8001816:	461a      	mov	r2, r3
 8001818:	f00b f873 	bl	800c902 <memcpy>
	if (RecentPage_pointer < NO_FLASH_PAGES-1) RecentPage_pointer++;
 800181c:	4b33      	ldr	r3, [pc, #204]	; (80018ec <StoreStatistics2FLASH+0xf8>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b2e      	cmp	r3, #46	; 0x2e
 8001822:	d805      	bhi.n	8001830 <StoreStatistics2FLASH+0x3c>
 8001824:	4b31      	ldr	r3, [pc, #196]	; (80018ec <StoreStatistics2FLASH+0xf8>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	3301      	adds	r3, #1
 800182a:	4a30      	ldr	r2, [pc, #192]	; (80018ec <StoreStatistics2FLASH+0xf8>)
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	e002      	b.n	8001836 <StoreStatistics2FLASH+0x42>
	else RecentPage_pointer = 0;
 8001830:	4b2e      	ldr	r3, [pc, #184]	; (80018ec <StoreStatistics2FLASH+0xf8>)
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
	StatCurrentWh.FlashPageCounter++;
 8001836:	4b2c      	ldr	r3, [pc, #176]	; (80018e8 <StoreStatistics2FLASH+0xf4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	3301      	adds	r3, #1
 800183c:	4a2a      	ldr	r2, [pc, #168]	; (80018e8 <StoreStatistics2FLASH+0xf4>)
 800183e:	6013      	str	r3, [r2, #0]
//	return;
	flash_conf.TypeErase = FLASH_TYPEERASE_PAGES;
 8001840:	2300      	movs	r3, #0
 8001842:	607b      	str	r3, [r7, #4]
	flash_conf.NbPages = 1;
 8001844:	2301      	movs	r3, #1
 8001846:	613b      	str	r3, [r7, #16]
	flash_conf.Page = RecentPage_pointer + 64;
 8001848:	4b28      	ldr	r3, [pc, #160]	; (80018ec <StoreStatistics2FLASH+0xf8>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	3340      	adds	r3, #64	; 0x40
 800184e:	60fb      	str	r3, [r7, #12]
	//flash_conf.Page = (uint32_t)&Stats_savedInFLASH[RecentPage_pointer][0];
	flash_conf.Banks = FLASH_BANK_1;
 8001850:	2301      	movs	r3, #1
 8001852:	60bb      	str	r3, [r7, #8]
#ifndef DEBUG_EN
	HAL_FLASH_Unlock();
 8001854:	f003 fe04 	bl	8005460 <HAL_FLASH_Unlock>
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR );
 8001858:	4b25      	ldr	r3, [pc, #148]	; (80018f0 <StoreStatistics2FLASH+0xfc>)
 800185a:	22b3      	movs	r2, #179	; 0xb3
 800185c:	611a      	str	r2, [r3, #16]
	HAL_FLASHEx_Erase(&flash_conf, &temp);// FLASH_Erase_Sector(&Stats_savedInFLASH+RecentPage_pointer, VOLTAGE_RANGE_3);
 800185e:	f107 0214 	add.w	r2, r7, #20
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	4611      	mov	r1, r2
 8001866:	4618      	mov	r0, r3
 8001868:	f003 feec 	bl	8005644 <HAL_FLASHEx_Erase>
	//HAL_FLASH_Program(FLASH_TYPEPROGRAM_FAST, (uint32_t)&Stats_savedInFLASH[RecentPage_pointer][0], ((uint8_t *) &Stat_Flash)[i]);
	HAL_FLASH_Lock();
 800186c:	f003 fe1a 	bl	80054a4 <HAL_FLASH_Lock>
	HAL_FLASH_Unlock();
 8001870:	f003 fdf6 	bl	8005460 <HAL_FLASH_Unlock>
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR );
 8001874:	4b1e      	ldr	r3, [pc, #120]	; (80018f0 <StoreStatistics2FLASH+0xfc>)
 8001876:	22b3      	movs	r2, #179	; 0xb3
 8001878:	611a      	str	r2, [r3, #16]

	 while (sofar<((sizeof(Stat_Flash)/(4*2))))	//should divided by number of bytes@word wrote at once
 800187a:	e023      	b.n	80018c4 <StoreStatistics2FLASH+0xd0>
		   {
	if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)&Stats_savedInFLASH[RecentPage_pointer][StartPageAddress], ((uint64_t *) &Stat_Flash)[sofar]) == HAL_OK)
 800187c:	4b1b      	ldr	r3, [pc, #108]	; (80018ec <StoreStatistics2FLASH+0xf8>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	02da      	lsls	r2, r3, #11
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	4413      	add	r3, r2
 8001886:	4a1b      	ldr	r2, [pc, #108]	; (80018f4 <StoreStatistics2FLASH+0x100>)
 8001888:	4413      	add	r3, r2
 800188a:	4619      	mov	r1, r3
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	4a14      	ldr	r2, [pc, #80]	; (80018e4 <StoreStatistics2FLASH+0xf0>)
 8001892:	4413      	add	r3, r2
 8001894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001898:	2000      	movs	r0, #0
 800189a:	f003 fd75 	bl	8005388 <HAL_FLASH_Program>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d106      	bne.n	80018b2 <StoreStatistics2FLASH+0xbe>
		     {
		    	 StartPageAddress += 8;  // use StartPageAddress += 2 for half word and 8 for double word
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	3308      	adds	r3, #8
 80018a8:	61bb      	str	r3, [r7, #24]
		    	 sofar++;
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	3301      	adds	r3, #1
 80018ae:	61fb      	str	r3, [r7, #28]
 80018b0:	e008      	b.n	80018c4 <StoreStatistics2FLASH+0xd0>
		     }
		     else
		     {
		       /* Error occurred while writing data in Flash memory*/
		    	 osTimerStart(myTimer01Handle, 100);
 80018b2:	4b0b      	ldr	r3, [pc, #44]	; (80018e0 <StoreStatistics2FLASH+0xec>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2164      	movs	r1, #100	; 0x64
 80018b8:	4618      	mov	r0, r3
 80018ba:	f008 f8ff 	bl	8009abc <osTimerStart>
		    	 return HAL_FLASH_GetError ();
 80018be:	f003 fe01 	bl	80054c4 <HAL_FLASH_GetError>
 80018c2:	e00a      	b.n	80018da <StoreStatistics2FLASH+0xe6>
	 while (sofar<((sizeof(Stat_Flash)/(4*2))))	//should divided by number of bytes@word wrote at once
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	2b0d      	cmp	r3, #13
 80018c8:	d9d8      	bls.n	800187c <StoreStatistics2FLASH+0x88>
		     }
		   }
#endif
	HAL_FLASH_Lock();
 80018ca:	f003 fdeb 	bl	80054a4 <HAL_FLASH_Lock>
	osTimerStart(myTimer01Handle, 100);
 80018ce:	4b04      	ldr	r3, [pc, #16]	; (80018e0 <StoreStatistics2FLASH+0xec>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2164      	movs	r1, #100	; 0x64
 80018d4:	4618      	mov	r0, r3
 80018d6:	f008 f8f1 	bl	8009abc <osTimerStart>
}
 80018da:	3720      	adds	r7, #32
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20005d04 	.word	0x20005d04
 80018e4:	20006178 	.word	0x20006178
 80018e8:	20005a0c 	.word	0x20005a0c
 80018ec:	20006108 	.word	0x20006108
 80018f0:	40022000 	.word	0x40022000
 80018f4:	08020000 	.word	0x08020000

080018f8 <Calculate_WattSeconds>:
/*function launched every second to calculate Watt-seconds for given machine state on basis of flags */
void Calculate_WattSeconds(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
#ifndef TESTING_VALUES
	if (StatCountFlagsWs.Ws_BattIn)		//Watt-seconds when battery is charging
 80018fc:	4b83      	ldr	r3, [pc, #524]	; (8001b0c <Calculate_WattSeconds+0x214>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d011      	beq.n	8001928 <Calculate_WattSeconds+0x30>
	{
		StatCountFlagsWs.Ws_BattIn = 0;
 8001904:	4b81      	ldr	r3, [pc, #516]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
		StatCurrentWs.Ws_BattIn += (Adc1Measurements.Batt_voltage*Adc1Measurements.PV_current)/10000;
 800190a:	4b81      	ldr	r3, [pc, #516]	; (8001b10 <Calculate_WattSeconds+0x218>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	4b81      	ldr	r3, [pc, #516]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	4980      	ldr	r1, [pc, #512]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001914:	6849      	ldr	r1, [r1, #4]
 8001916:	fb01 f303 	mul.w	r3, r1, r3
 800191a:	497f      	ldr	r1, [pc, #508]	; (8001b18 <Calculate_WattSeconds+0x220>)
 800191c:	fba1 1303 	umull	r1, r3, r1, r3
 8001920:	0b5b      	lsrs	r3, r3, #13
 8001922:	4413      	add	r3, r2
 8001924:	4a7a      	ldr	r2, [pc, #488]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001926:	6013      	str	r3, [r2, #0]
	}
	if (StatCountFlagsWs.Ws_BattNoInv)		//Watt-seconds when battery is charging but energy should go into mains (but cant)
 8001928:	4b78      	ldr	r3, [pc, #480]	; (8001b0c <Calculate_WattSeconds+0x214>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d011      	beq.n	8001954 <Calculate_WattSeconds+0x5c>
	{
		StatCountFlagsWs.Ws_BattNoInv = 0;
 8001930:	4b76      	ldr	r3, [pc, #472]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001932:	2200      	movs	r2, #0
 8001934:	605a      	str	r2, [r3, #4]
		StatCurrentWs.Ws_BattNoInv += (Adc1Measurements.Batt_voltage*Adc1Measurements.PV_current)/10000;
 8001936:	4b76      	ldr	r3, [pc, #472]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001938:	685a      	ldr	r2, [r3, #4]
 800193a:	4b76      	ldr	r3, [pc, #472]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	4975      	ldr	r1, [pc, #468]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001940:	6849      	ldr	r1, [r1, #4]
 8001942:	fb01 f303 	mul.w	r3, r1, r3
 8001946:	4974      	ldr	r1, [pc, #464]	; (8001b18 <Calculate_WattSeconds+0x220>)
 8001948:	fba1 1303 	umull	r1, r3, r1, r3
 800194c:	0b5b      	lsrs	r3, r3, #13
 800194e:	4413      	add	r3, r2
 8001950:	4a6f      	ldr	r2, [pc, #444]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001952:	6053      	str	r3, [r2, #4]
		//StatCurrentWs.Time_NoInv++;	//double count
	}
	if (StatCountFlagsWs.Ws_Inverter)		//Watt-seconds for inverter
 8001954:	4b6d      	ldr	r3, [pc, #436]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d011      	beq.n	8001980 <Calculate_WattSeconds+0x88>
	{
		StatCountFlagsWs.Ws_Inverter = 0;
 800195c:	4b6b      	ldr	r3, [pc, #428]	; (8001b0c <Calculate_WattSeconds+0x214>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
		StatCurrentWs.Ws_Inverter += (Adc1Measurements.PV_voltage*Adc1Measurements.Inv_current)/10000;
 8001962:	4b6b      	ldr	r3, [pc, #428]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001964:	689a      	ldr	r2, [r3, #8]
 8001966:	4b6b      	ldr	r3, [pc, #428]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	496a      	ldr	r1, [pc, #424]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 800196c:	6809      	ldr	r1, [r1, #0]
 800196e:	fb01 f303 	mul.w	r3, r1, r3
 8001972:	4969      	ldr	r1, [pc, #420]	; (8001b18 <Calculate_WattSeconds+0x220>)
 8001974:	fba1 1303 	umull	r1, r3, r1, r3
 8001978:	0b5b      	lsrs	r3, r3, #13
 800197a:	4413      	add	r3, r2
 800197c:	4a64      	ldr	r2, [pc, #400]	; (8001b10 <Calculate_WattSeconds+0x218>)
 800197e:	6093      	str	r3, [r2, #8]
	}
	if (StatCountFlagsWs.Ws_BattOut)		//Watt-seconds when battery is discharging
 8001980:	4b62      	ldr	r3, [pc, #392]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d011      	beq.n	80019ac <Calculate_WattSeconds+0xb4>
	{
		StatCountFlagsWs.Ws_BattOut = 0;
 8001988:	4b60      	ldr	r3, [pc, #384]	; (8001b0c <Calculate_WattSeconds+0x214>)
 800198a:	2200      	movs	r2, #0
 800198c:	60da      	str	r2, [r3, #12]
		StatCurrentWs.Ws_BattOut += (Adc1Measurements.Batt_voltage*Adc1Measurements.Inv_current)/10000;
 800198e:	4b60      	ldr	r3, [pc, #384]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001990:	68da      	ldr	r2, [r3, #12]
 8001992:	4b60      	ldr	r3, [pc, #384]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	495f      	ldr	r1, [pc, #380]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001998:	6809      	ldr	r1, [r1, #0]
 800199a:	fb01 f303 	mul.w	r3, r1, r3
 800199e:	495e      	ldr	r1, [pc, #376]	; (8001b18 <Calculate_WattSeconds+0x220>)
 80019a0:	fba1 1303 	umull	r1, r3, r1, r3
 80019a4:	0b5b      	lsrs	r3, r3, #13
 80019a6:	4413      	add	r3, r2
 80019a8:	4a59      	ldr	r2, [pc, #356]	; (8001b10 <Calculate_WattSeconds+0x218>)
 80019aa:	60d3      	str	r3, [r2, #12]
	}
	if (StatCountFlagsWs.Ws_BattRecharge)		//Watt-seconds when battery is recharging
 80019ac:	4b57      	ldr	r3, [pc, #348]	; (8001b0c <Calculate_WattSeconds+0x214>)
 80019ae:	691b      	ldr	r3, [r3, #16]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d011      	beq.n	80019d8 <Calculate_WattSeconds+0xe0>
	{
		StatCountFlagsWs.Ws_BattRecharge = 0;
 80019b4:	4b55      	ldr	r3, [pc, #340]	; (8001b0c <Calculate_WattSeconds+0x214>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	611a      	str	r2, [r3, #16]
		StatCurrentWs.Ws_BattRecharge += (Adc1Measurements.Batt_voltage*Adc1Measurements.PV_current)/10000;
 80019ba:	4b55      	ldr	r3, [pc, #340]	; (8001b10 <Calculate_WattSeconds+0x218>)
 80019bc:	691a      	ldr	r2, [r3, #16]
 80019be:	4b55      	ldr	r3, [pc, #340]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	4954      	ldr	r1, [pc, #336]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 80019c4:	6849      	ldr	r1, [r1, #4]
 80019c6:	fb01 f303 	mul.w	r3, r1, r3
 80019ca:	4953      	ldr	r1, [pc, #332]	; (8001b18 <Calculate_WattSeconds+0x220>)
 80019cc:	fba1 1303 	umull	r1, r3, r1, r3
 80019d0:	0b5b      	lsrs	r3, r3, #13
 80019d2:	4413      	add	r3, r2
 80019d4:	4a4e      	ldr	r2, [pc, #312]	; (8001b10 <Calculate_WattSeconds+0x218>)
 80019d6:	6113      	str	r3, [r2, #16]
	}
	if (StatCountFlagsWs.Time_NightTime)		//darkness time
 80019d8:	4b4c      	ldr	r3, [pc, #304]	; (8001b0c <Calculate_WattSeconds+0x214>)
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d007      	beq.n	80019f0 <Calculate_WattSeconds+0xf8>
	{
		StatCountFlagsWs.Time_NightTime = 0;
 80019e0:	4b4a      	ldr	r3, [pc, #296]	; (8001b0c <Calculate_WattSeconds+0x214>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	61da      	str	r2, [r3, #28]
		StatCurrentWs.Time_NightTime++;
 80019e6:	4b4a      	ldr	r3, [pc, #296]	; (8001b10 <Calculate_WattSeconds+0x218>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	3301      	adds	r3, #1
 80019ec:	4a48      	ldr	r2, [pc, #288]	; (8001b10 <Calculate_WattSeconds+0x218>)
 80019ee:	61d3      	str	r3, [r2, #28]
	}
	if (StatCountFlagsWs.Time_NoBattery2Chg)		//time when battery is not ready to be charged
 80019f0:	4b46      	ldr	r3, [pc, #280]	; (8001b0c <Calculate_WattSeconds+0x214>)
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d007      	beq.n	8001a08 <Calculate_WattSeconds+0x110>
	{
		StatCountFlagsWs.Time_NoBattery2Chg = 0;
 80019f8:	4b44      	ldr	r3, [pc, #272]	; (8001b0c <Calculate_WattSeconds+0x214>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	621a      	str	r2, [r3, #32]
		StatCurrentWs.Time_NoBattery2Chg++;
 80019fe:	4b44      	ldr	r3, [pc, #272]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	3301      	adds	r3, #1
 8001a04:	4a42      	ldr	r2, [pc, #264]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a06:	6213      	str	r3, [r2, #32]
	}
	if (StatCountFlagsWs.Time_NoInv)		//time when INV is not working
 8001a08:	4b40      	ldr	r3, [pc, #256]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d007      	beq.n	8001a20 <Calculate_WattSeconds+0x128>
	{
		StatCountFlagsWs.Time_NoInv = 0;
 8001a10:	4b3e      	ldr	r3, [pc, #248]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	619a      	str	r2, [r3, #24]
		StatCurrentWs.Time_NoInv++;
 8001a16:	4b3e      	ldr	r3, [pc, #248]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a18:	699b      	ldr	r3, [r3, #24]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	4a3c      	ldr	r2, [pc, #240]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a1e:	6193      	str	r3, [r2, #24]
	}
	if (StatCountFlagsWs.Time_DuskTime)		//time after dusk
 8001a20:	4b3a      	ldr	r3, [pc, #232]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d007      	beq.n	8001a38 <Calculate_WattSeconds+0x140>
	{
		StatCountFlagsWs.Time_DuskTime = 0;
 8001a28:	4b38      	ldr	r3, [pc, #224]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	639a      	str	r2, [r3, #56]	; 0x38
		StatCurrentWs.Time_DuskTime++;
 8001a2e:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a32:	3301      	adds	r3, #1
 8001a34:	4a36      	ldr	r2, [pc, #216]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a36:	6393      	str	r3, [r2, #56]	; 0x38
	}
	if (StatCountFlagsWs.ChgAs)		//count mAs
 8001a38:	4b34      	ldr	r3, [pc, #208]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d009      	beq.n	8001a54 <Calculate_WattSeconds+0x15c>
	{
		StatCountFlagsWs.ChgAs = 0;
 8001a40:	4b32      	ldr	r3, [pc, #200]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	63da      	str	r2, [r3, #60]	; 0x3c
		StatCurrentWs.ChgAs += (Adc1Measurements.PV_current);
 8001a46:	4b32      	ldr	r3, [pc, #200]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a4a:	4b32      	ldr	r3, [pc, #200]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	4413      	add	r3, r2
 8001a50:	4a2f      	ldr	r2, [pc, #188]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a52:	63d3      	str	r3, [r2, #60]	; 0x3c
	}
	if (StatCountFlagsWs.DschgAs)		//count mAs
 8001a54:	4b2d      	ldr	r3, [pc, #180]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d009      	beq.n	8001a70 <Calculate_WattSeconds+0x178>
	{
		StatCountFlagsWs.DschgAs = 0;
 8001a5c:	4b2b      	ldr	r3, [pc, #172]	; (8001b0c <Calculate_WattSeconds+0x214>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	641a      	str	r2, [r3, #64]	; 0x40
		StatCurrentWs.DschgAs += (Adc1Measurements.Inv_current);
 8001a62:	4b2b      	ldr	r3, [pc, #172]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a66:	4b2b      	ldr	r3, [pc, #172]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	4a28      	ldr	r2, [pc, #160]	; (8001b10 <Calculate_WattSeconds+0x218>)
 8001a6e:	6413      	str	r3, [r2, #64]	; 0x40
	{
		StatCountFlagsWs.DschgAs = 0;
		StatCurrentWs.DschgAs += (Adc1Measurements.PV_current)
	}
#endif
	if (Adc1Measurements.NTC2_Inverter_mos > StatCurrentWh.MaxTempInvMos) StatCurrentWh.MaxTempInvMos = Adc1Measurements.NTC2_Inverter_mos;
 8001a70:	4b28      	ldr	r3, [pc, #160]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001a72:	695a      	ldr	r2, [r3, #20]
 8001a74:	4b29      	ldr	r3, [pc, #164]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d903      	bls.n	8001a84 <Calculate_WattSeconds+0x18c>
 8001a7c:	4b25      	ldr	r3, [pc, #148]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001a7e:	695b      	ldr	r3, [r3, #20]
 8001a80:	4a26      	ldr	r2, [pc, #152]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001a82:	6353      	str	r3, [r2, #52]	; 0x34
	if (Adc1Measurements.NTC3_Battery_mos > StatCurrentWh.MaxTempBatMos) StatCurrentWh.MaxTempBatMos = Adc1Measurements.NTC3_Battery_mos;
 8001a84:	4b23      	ldr	r3, [pc, #140]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001a86:	699a      	ldr	r2, [r3, #24]
 8001a88:	4b24      	ldr	r3, [pc, #144]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d903      	bls.n	8001a98 <Calculate_WattSeconds+0x1a0>
 8001a90:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	4a21      	ldr	r2, [pc, #132]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001a96:	6393      	str	r3, [r2, #56]	; 0x38
	if (Adc1Measurements.Inv_current > StatCurrentWh.MaxInvCurrent) StatCurrentWh.MaxInvCurrent = Adc1Measurements.Inv_current;
 8001a98:	4b1e      	ldr	r3, [pc, #120]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001a9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d903      	bls.n	8001aac <Calculate_WattSeconds+0x1b4>
 8001aa4:	4b1b      	ldr	r3, [pc, #108]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a1c      	ldr	r2, [pc, #112]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001aaa:	63d3      	str	r3, [r2, #60]	; 0x3c
	if (Adc1Measurements.PV_current > StatCurrentWh.MaxPVCurrent) StatCurrentWh.MaxPVCurrent = Adc1Measurements.PV_current;
 8001aac:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001aae:	685a      	ldr	r2, [r3, #4]
 8001ab0:	4b1a      	ldr	r3, [pc, #104]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d903      	bls.n	8001ac0 <Calculate_WattSeconds+0x1c8>
 8001ab8:	4b16      	ldr	r3, [pc, #88]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	4a17      	ldr	r2, [pc, #92]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001abe:	6413      	str	r3, [r2, #64]	; 0x40
	if (Adc1Measurements.Batt_voltage > StatCurrentWh.MaxBatVoltage) StatCurrentWh.MaxBatVoltage = Adc1Measurements.Batt_voltage;
 8001ac0:	4b14      	ldr	r3, [pc, #80]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001ac2:	68da      	ldr	r2, [r3, #12]
 8001ac4:	4b15      	ldr	r3, [pc, #84]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d903      	bls.n	8001ad4 <Calculate_WattSeconds+0x1dc>
 8001acc:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	4a12      	ldr	r2, [pc, #72]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001ad2:	6453      	str	r3, [r2, #68]	; 0x44
	if (Adc1Measurements.Batt_voltage > BATT_CRITICAL_MIN_VOLTAGE)
 8001ad4:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	2bf0      	cmp	r3, #240	; 0xf0
 8001ada:	d912      	bls.n	8001b02 <Calculate_WattSeconds+0x20a>
		{
		if (StatCurrentWh.MinBatVoltage < BATT_CRITICAL_MIN_VOLTAGE) StatCurrentWh.MinBatVoltage = Adc1Measurements.Batt_voltage;
 8001adc:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001ade:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ae0:	2bef      	cmp	r3, #239	; 0xef
 8001ae2:	d804      	bhi.n	8001aee <Calculate_WattSeconds+0x1f6>
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	4a0c      	ldr	r2, [pc, #48]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001aea:	6493      	str	r3, [r2, #72]	; 0x48
		else if (Adc1Measurements.Batt_voltage < StatCurrentWh.MinBatVoltage) StatCurrentWh.MinBatVoltage = Adc1Measurements.Batt_voltage;
		}
}
 8001aec:	e009      	b.n	8001b02 <Calculate_WattSeconds+0x20a>
		else if (Adc1Measurements.Batt_voltage < StatCurrentWh.MinBatVoltage) StatCurrentWh.MinBatVoltage = Adc1Measurements.Batt_voltage;
 8001aee:	4b09      	ldr	r3, [pc, #36]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001af0:	68da      	ldr	r2, [r3, #12]
 8001af2:	4b0a      	ldr	r3, [pc, #40]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d203      	bcs.n	8001b02 <Calculate_WattSeconds+0x20a>
 8001afa:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <Calculate_WattSeconds+0x21c>)
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	4a07      	ldr	r2, [pc, #28]	; (8001b1c <Calculate_WattSeconds+0x224>)
 8001b00:	6493      	str	r3, [r2, #72]	; 0x48
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	200059b8 	.word	0x200059b8
 8001b10:	20005bf8 	.word	0x20005bf8
 8001b14:	20005998 	.word	0x20005998
 8001b18:	d1b71759 	.word	0xd1b71759
 8001b1c:	20005a0c 	.word	0x20005a0c

08001b20 <Calculate_WattHours>:

/*function launched every hour to calculate Watt-hours watt-seconds hourly statistics */
void Calculate_WattHours(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
	StatCurrentWh.Wh_BattIn=+StatCurrentWs.Ws_BattIn/SECONDS_HOUR;
 8001b24:	4b3d      	ldr	r3, [pc, #244]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a3d      	ldr	r2, [pc, #244]	; (8001c20 <Calculate_WattHours+0x100>)
 8001b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2e:	0adb      	lsrs	r3, r3, #11
 8001b30:	4a3c      	ldr	r2, [pc, #240]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b32:	6053      	str	r3, [r2, #4]
	StatCurrentWh.Wh_BattNoInv+=StatCurrentWs.Ws_BattNoInv/SECONDS_HOUR;
 8001b34:	4b3b      	ldr	r3, [pc, #236]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	4b38      	ldr	r3, [pc, #224]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	4938      	ldr	r1, [pc, #224]	; (8001c20 <Calculate_WattHours+0x100>)
 8001b3e:	fba1 1303 	umull	r1, r3, r1, r3
 8001b42:	0adb      	lsrs	r3, r3, #11
 8001b44:	4413      	add	r3, r2
 8001b46:	4a37      	ldr	r2, [pc, #220]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b48:	6093      	str	r3, [r2, #8]
	StatCurrentWh.Time_NoInv+=StatCurrentWs.Time_NoInv;
 8001b4a:	4b36      	ldr	r3, [pc, #216]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b4c:	699a      	ldr	r2, [r3, #24]
 8001b4e:	4b33      	ldr	r3, [pc, #204]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	4413      	add	r3, r2
 8001b54:	4a33      	ldr	r2, [pc, #204]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b56:	6193      	str	r3, [r2, #24]
	StatCurrentWh.Wh_Inverter+=StatCurrentWs.Ws_Inverter/SECONDS_HOUR;
 8001b58:	4b32      	ldr	r3, [pc, #200]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	4b2f      	ldr	r3, [pc, #188]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	492f      	ldr	r1, [pc, #188]	; (8001c20 <Calculate_WattHours+0x100>)
 8001b62:	fba1 1303 	umull	r1, r3, r1, r3
 8001b66:	0adb      	lsrs	r3, r3, #11
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a2e      	ldr	r2, [pc, #184]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b6c:	60d3      	str	r3, [r2, #12]
	StatCurrentWh.Wh_BattOut+=StatCurrentWs.Ws_BattOut/SECONDS_HOUR;
 8001b6e:	4b2d      	ldr	r3, [pc, #180]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b70:	691a      	ldr	r2, [r3, #16]
 8001b72:	4b2a      	ldr	r3, [pc, #168]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	492a      	ldr	r1, [pc, #168]	; (8001c20 <Calculate_WattHours+0x100>)
 8001b78:	fba1 1303 	umull	r1, r3, r1, r3
 8001b7c:	0adb      	lsrs	r3, r3, #11
 8001b7e:	4413      	add	r3, r2
 8001b80:	4a28      	ldr	r2, [pc, #160]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b82:	6113      	str	r3, [r2, #16]
	StatCurrentWh.Wh_BattRecharge+=StatCurrentWs.Ws_BattRecharge/SECONDS_HOUR;
 8001b84:	4b27      	ldr	r3, [pc, #156]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b86:	695a      	ldr	r2, [r3, #20]
 8001b88:	4b24      	ldr	r3, [pc, #144]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	4924      	ldr	r1, [pc, #144]	; (8001c20 <Calculate_WattHours+0x100>)
 8001b8e:	fba1 1303 	umull	r1, r3, r1, r3
 8001b92:	0adb      	lsrs	r3, r3, #11
 8001b94:	4413      	add	r3, r2
 8001b96:	4a23      	ldr	r2, [pc, #140]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b98:	6153      	str	r3, [r2, #20]
	StatCurrentWh.Chg_Ah_current+=StatCurrentWs.ChgAs/SECONDS_HOUR;
 8001b9a:	4b22      	ldr	r3, [pc, #136]	; (8001c24 <Calculate_WattHours+0x104>)
 8001b9c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b9e:	4b1f      	ldr	r3, [pc, #124]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba2:	491f      	ldr	r1, [pc, #124]	; (8001c20 <Calculate_WattHours+0x100>)
 8001ba4:	fba1 1303 	umull	r1, r3, r1, r3
 8001ba8:	0adb      	lsrs	r3, r3, #11
 8001baa:	4413      	add	r3, r2
 8001bac:	4a1d      	ldr	r2, [pc, #116]	; (8001c24 <Calculate_WattHours+0x104>)
 8001bae:	6613      	str	r3, [r2, #96]	; 0x60
	//StatCurrentWh.Chg_Ah_current=StatCurrentWh.Chg_Ah_current/1000;	//because current is stored in 0,001A
	StatCurrentWh.Dschg_Ah_current+=StatCurrentWs.DschgAs/SECONDS_HOUR;
 8001bb0:	4b1c      	ldr	r3, [pc, #112]	; (8001c24 <Calculate_WattHours+0x104>)
 8001bb2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bb4:	4b19      	ldr	r3, [pc, #100]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb8:	4919      	ldr	r1, [pc, #100]	; (8001c20 <Calculate_WattHours+0x100>)
 8001bba:	fba1 1303 	umull	r1, r3, r1, r3
 8001bbe:	0adb      	lsrs	r3, r3, #11
 8001bc0:	4413      	add	r3, r2
 8001bc2:	4a18      	ldr	r2, [pc, #96]	; (8001c24 <Calculate_WattHours+0x104>)
 8001bc4:	6593      	str	r3, [r2, #88]	; 0x58
	//StatCurrentWh.Dschg_Ah_current=StatCurrentWh.Dschg_Ah_current/1000;	//because current is stored in 0,001A
	StatCurrentWh.Time_NightTime+=StatCurrentWs.Time_NightTime;
 8001bc6:	4b17      	ldr	r3, [pc, #92]	; (8001c24 <Calculate_WattHours+0x104>)
 8001bc8:	69da      	ldr	r2, [r3, #28]
 8001bca:	4b14      	ldr	r3, [pc, #80]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	4413      	add	r3, r2
 8001bd0:	4a14      	ldr	r2, [pc, #80]	; (8001c24 <Calculate_WattHours+0x104>)
 8001bd2:	61d3      	str	r3, [r2, #28]
	StatCurrentWh.Time_NoBattery2Chg+=StatCurrentWs.Time_NoBattery2Chg;
 8001bd4:	4b13      	ldr	r3, [pc, #76]	; (8001c24 <Calculate_WattHours+0x104>)
 8001bd6:	6a1a      	ldr	r2, [r3, #32]
 8001bd8:	4b10      	ldr	r3, [pc, #64]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a11      	ldr	r2, [pc, #68]	; (8001c24 <Calculate_WattHours+0x104>)
 8001be0:	6213      	str	r3, [r2, #32]
	StatCurrentWs.Ws_BattIn=0;
 8001be2:	4b0e      	ldr	r3, [pc, #56]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
	StatCurrentWs.Ws_BattNoInv=0;
 8001be8:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	605a      	str	r2, [r3, #4]
	StatCurrentWs.Time_NoInv=0;
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	619a      	str	r2, [r3, #24]
	StatCurrentWs.Ws_Inverter=0;
 8001bf4:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
	StatCurrentWs.Ws_BattOut=0;
 8001bfa:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	60da      	str	r2, [r3, #12]
	StatCurrentWs.Ws_BattRecharge=0;
 8001c00:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]
	StatCurrentWs.Time_NightTime=0;
 8001c06:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	61da      	str	r2, [r3, #28]
	StatCurrentWs.Time_NoBattery2Chg=0;
 8001c0c:	4b03      	ldr	r3, [pc, #12]	; (8001c1c <Calculate_WattHours+0xfc>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	621a      	str	r2, [r3, #32]
}
 8001c12:	bf00      	nop
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	20005bf8 	.word	0x20005bf8
 8001c20:	91a2b3c5 	.word	0x91a2b3c5
 8001c24:	20005a0c 	.word	0x20005a0c

08001c28 <ReadConfig>:
void ReadConfig(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
	ConfigReg += HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)<<2;
	ConfigReg += HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)<<3;	//MSB
	ConfigReg = ~ConfigReg;
	ConfigReg = ConfigReg &0x0f;
#else
	ConfigReg = HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)<<0;	//LSB, config for EECO 330041GS
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	4818      	ldr	r0, [pc, #96]	; (8001c90 <ReadConfig+0x68>)
 8001c30:	f003 ffa8 	bl	8005b84 <HAL_GPIO_ReadPin>
 8001c34:	4603      	mov	r3, r0
 8001c36:	461a      	mov	r2, r3
 8001c38:	4b16      	ldr	r3, [pc, #88]	; (8001c94 <ReadConfig+0x6c>)
 8001c3a:	701a      	strb	r2, [r3, #0]
	ConfigReg += HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)<<1;
 8001c3c:	2110      	movs	r1, #16
 8001c3e:	4816      	ldr	r0, [pc, #88]	; (8001c98 <ReadConfig+0x70>)
 8001c40:	f003 ffa0 	bl	8005b84 <HAL_GPIO_ReadPin>
 8001c44:	4603      	mov	r3, r0
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	4b12      	ldr	r3, [pc, #72]	; (8001c94 <ReadConfig+0x6c>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <ReadConfig+0x6c>)
 8001c54:	701a      	strb	r2, [r3, #0]
	ConfigReg += HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)<<2;
 8001c56:	2102      	movs	r1, #2
 8001c58:	480d      	ldr	r0, [pc, #52]	; (8001c90 <ReadConfig+0x68>)
 8001c5a:	f003 ff93 	bl	8005b84 <HAL_GPIO_ReadPin>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <ReadConfig+0x6c>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	4413      	add	r3, r2
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <ReadConfig+0x6c>)
 8001c6e:	701a      	strb	r2, [r3, #0]
	ConfigReg += HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)<<3;	//MSB
 8001c70:	2120      	movs	r1, #32
 8001c72:	4809      	ldr	r0, [pc, #36]	; (8001c98 <ReadConfig+0x70>)
 8001c74:	f003 ff86 	bl	8005b84 <HAL_GPIO_ReadPin>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	4b05      	ldr	r3, [pc, #20]	; (8001c94 <ReadConfig+0x6c>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	4413      	add	r3, r2
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <ReadConfig+0x6c>)
 8001c88:	701a      	strb	r2, [r3, #0]
#endif
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	48000400 	.word	0x48000400
 8001c94:	20005994 	.word	0x20005994
 8001c98:	48000800 	.word	0x48000800

08001c9c <ExtOut_InvResetStart>:
	osDelay(100);
}
#endif
//generate signal to inform other controllers: "INV reset procedure is in progress"
void ExtOut_InvResetStart(void)
{
 8001c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c9e:	b099      	sub	sp, #100	; 0x64
 8001ca0:	af12      	add	r7, sp, #72	; 0x48
	setPWM_TIM16(htim16, TIM_CHANNEL_1, 200);		//500 ->50% @ 4kHz, 50 @ 33khz, 100 @ 16khz, 200 @ 8khz
 8001ca2:	4e18      	ldr	r6, [pc, #96]	; (8001d04 <ExtOut_InvResetStart+0x68>)
 8001ca4:	23c8      	movs	r3, #200	; 0xc8
 8001ca6:	9310      	str	r3, [sp, #64]	; 0x40
 8001ca8:	2300      	movs	r3, #0
 8001caa:	930f      	str	r3, [sp, #60]	; 0x3c
 8001cac:	466d      	mov	r5, sp
 8001cae:	f106 0410 	add.w	r4, r6, #16
 8001cb2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cb4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cbe:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001cc2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001cc6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001cca:	f7ff fc07 	bl	80014dc <setPWM_TIM16>
	HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8001cce:	2100      	movs	r1, #0
 8001cd0:	480c      	ldr	r0, [pc, #48]	; (8001d04 <ExtOut_InvResetStart+0x68>)
 8001cd2:	f005 fa7b 	bl	80071cc <HAL_TIM_PWM_Start>
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd6:	1d3b      	adds	r3, r7, #4
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = EXT_I_Pin;
 8001ce4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ce8:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cea:	2300      	movs	r3, #0
 8001cec:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_PULLDOWN;			//prevent excessive voltage on EXT_I byt pulldown
 8001cee:	2302      	movs	r3, #2
 8001cf0:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(EXT_I_GPIO_Port, &GPIO_InitStruct);
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4804      	ldr	r0, [pc, #16]	; (8001d08 <ExtOut_InvResetStart+0x6c>)
 8001cf8:	f003 fdca 	bl	8005890 <HAL_GPIO_Init>
}
 8001cfc:	bf00      	nop
 8001cfe:	371c      	adds	r7, #28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d04:	200061e8 	.word	0x200061e8
 8001d08:	48000400 	.word	0x48000400

08001d0c <ExtOut_InvResetStop>:

void ExtOut_InvResetStop(void)
{
 8001d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d0e:	b099      	sub	sp, #100	; 0x64
 8001d10:	af12      	add	r7, sp, #72	; 0x48
	setPWM_TIM16(htim16, TIM_CHANNEL_1, 0);		//0% @ 4kHz
 8001d12:	4e18      	ldr	r6, [pc, #96]	; (8001d74 <ExtOut_InvResetStop+0x68>)
 8001d14:	2300      	movs	r3, #0
 8001d16:	9310      	str	r3, [sp, #64]	; 0x40
 8001d18:	2300      	movs	r3, #0
 8001d1a:	930f      	str	r3, [sp, #60]	; 0x3c
 8001d1c:	466d      	mov	r5, sp
 8001d1e:	f106 0410 	add.w	r4, r6, #16
 8001d22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d2e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001d32:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001d36:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001d3a:	f7ff fbcf 	bl	80014dc <setPWM_TIM16>
	HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 8001d3e:	2100      	movs	r1, #0
 8001d40:	480c      	ldr	r0, [pc, #48]	; (8001d74 <ExtOut_InvResetStop+0x68>)
 8001d42:	f005 fb21 	bl	8007388 <HAL_TIM_PWM_Stop>
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = EXT_I_Pin;
 8001d54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d58:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60bb      	str	r3, [r7, #8]
#if HW_VER > 01
	  GPIO_InitStruct.Pull = GPIO_NOPULL;			//disable pulldown
#else
	  GPIO_InitStruct.Pull = GPIO_PULLDOWN;			//prevent excessive voltage on EXT_I byt pulldown
 8001d5e:	2302      	movs	r3, #2
 8001d60:	60fb      	str	r3, [r7, #12]
#endif
	  HAL_GPIO_Init(EXT_I_GPIO_Port, &GPIO_InitStruct);
 8001d62:	1d3b      	adds	r3, r7, #4
 8001d64:	4619      	mov	r1, r3
 8001d66:	4804      	ldr	r0, [pc, #16]	; (8001d78 <ExtOut_InvResetStop+0x6c>)
 8001d68:	f003 fd92 	bl	8005890 <HAL_GPIO_Init>
}
 8001d6c:	bf00      	nop
 8001d6e:	371c      	adds	r7, #28
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d74:	200061e8 	.word	0x200061e8
 8001d78:	48000400 	.word	0x48000400

08001d7c <BatteryMOS_ON>:

void BatteryMOS_ON(void)
{
 8001d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d7e:	b093      	sub	sp, #76	; 0x4c
 8001d80:	af12      	add	r7, sp, #72	; 0x48

	if (Adc1Measurements.NTC3_Battery_mos>MOSFET_MAX_TEMP)
 8001d82:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <BatteryMOS_ON+0x74>)
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	2b50      	cmp	r3, #80	; 0x50
 8001d88:	d902      	bls.n	8001d90 <BatteryMOS_ON+0x14>
	{
		BatteryMOS_OFF();
 8001d8a:	f000 f837 	bl	8001dfc <BatteryMOS_OFF>
 8001d8e:	e02b      	b.n	8001de8 <BatteryMOS_ON+0x6c>
	}
	else
	{
		if (FlagBatteryMOS) return;
 8001d90:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <BatteryMOS_ON+0x78>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d126      	bne.n	8001de6 <BatteryMOS_ON+0x6a>
		HAL_GPIO_WritePin(BAT_SWITCH_OFF_GPIO_Port, BAT_SWITCH_OFF_Pin, 0);	//disable powerMosfet pulldown
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2140      	movs	r1, #64	; 0x40
 8001d9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da0:	f003 ff08 	bl	8005bb4 <HAL_GPIO_WritePin>
		setPWM_TIM2(htim2, TIM_CHANNEL_1, 254, 500);		//500->50% @ 4kHz
 8001da4:	4e14      	ldr	r6, [pc, #80]	; (8001df8 <BatteryMOS_ON+0x7c>)
 8001da6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001daa:	9311      	str	r3, [sp, #68]	; 0x44
 8001dac:	23fe      	movs	r3, #254	; 0xfe
 8001dae:	9310      	str	r3, [sp, #64]	; 0x40
 8001db0:	2300      	movs	r3, #0
 8001db2:	930f      	str	r3, [sp, #60]	; 0x3c
 8001db4:	466d      	mov	r5, sp
 8001db6:	f106 0410 	add.w	r4, r6, #16
 8001dba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dc6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001dca:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001dce:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001dd2:	f7ff fb5d 	bl	8001490 <setPWM_TIM2>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4807      	ldr	r0, [pc, #28]	; (8001df8 <BatteryMOS_ON+0x7c>)
 8001dda:	f005 f9f7 	bl	80071cc <HAL_TIM_PWM_Start>
		FlagBatteryMOS = 1;
 8001dde:	4b05      	ldr	r3, [pc, #20]	; (8001df4 <BatteryMOS_ON+0x78>)
 8001de0:	2201      	movs	r2, #1
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	e000      	b.n	8001de8 <BatteryMOS_ON+0x6c>
		if (FlagBatteryMOS) return;
 8001de6:	bf00      	nop
	}
}
 8001de8:	3704      	adds	r7, #4
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20005998 	.word	0x20005998
 8001df4:	20000240 	.word	0x20000240
 8001df8:	2000612c 	.word	0x2000612c

08001dfc <BatteryMOS_OFF>:

void BatteryMOS_OFF(void)
{
 8001dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dfe:	b093      	sub	sp, #76	; 0x4c
 8001e00:	af12      	add	r7, sp, #72	; 0x48
	setPWM_TIM2(htim2, TIM_CHANNEL_1, 254, 0);
 8001e02:	4e14      	ldr	r6, [pc, #80]	; (8001e54 <BatteryMOS_OFF+0x58>)
 8001e04:	2300      	movs	r3, #0
 8001e06:	9311      	str	r3, [sp, #68]	; 0x44
 8001e08:	23fe      	movs	r3, #254	; 0xfe
 8001e0a:	9310      	str	r3, [sp, #64]	; 0x40
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8001e10:	466d      	mov	r5, sp
 8001e12:	f106 0410 	add.w	r4, r6, #16
 8001e16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e22:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001e26:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001e2a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001e2e:	f7ff fb2f 	bl	8001490 <setPWM_TIM2>
	HAL_GPIO_WritePin(BAT_SWITCH_OFF_GPIO_Port, BAT_SWITCH_OFF_Pin, 1);	//enable powerMosfet pulldown
 8001e32:	2201      	movs	r2, #1
 8001e34:	2140      	movs	r1, #64	; 0x40
 8001e36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e3a:	f003 febb 	bl	8005bb4 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001e3e:	2100      	movs	r1, #0
 8001e40:	4804      	ldr	r0, [pc, #16]	; (8001e54 <BatteryMOS_OFF+0x58>)
 8001e42:	f005 faa1 	bl	8007388 <HAL_TIM_PWM_Stop>
	FlagBatteryMOS = 0;
 8001e46:	4b04      	ldr	r3, [pc, #16]	; (8001e58 <BatteryMOS_OFF+0x5c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
}
 8001e4c:	bf00      	nop
 8001e4e:	3704      	adds	r7, #4
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e54:	2000612c 	.word	0x2000612c
 8001e58:	20000240 	.word	0x20000240

08001e5c <InverterMOS_ON>:

void InverterMOS_ON(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	if (Adc1Measurements.NTC2_Inverter_mos > MOSFET_MAX_TEMP)
 8001e60:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <InverterMOS_ON+0x28>)
 8001e62:	695b      	ldr	r3, [r3, #20]
 8001e64:	2b50      	cmp	r3, #80	; 0x50
 8001e66:	d902      	bls.n	8001e6e <InverterMOS_ON+0x12>
	{
		InverterMOS_OFF();
 8001e68:	f000 f810 	bl	8001e8c <InverterMOS_OFF>
	else
	{
		HAL_GPIO_WritePin(INV_SWITCH_DRV_GPIO_Port, INV_SWITCH_DRV_Pin, 0);	//disable powerMosfet pulldown
		FlagInverterMOS = 1;
	}
}
 8001e6c:	e008      	b.n	8001e80 <InverterMOS_ON+0x24>
		HAL_GPIO_WritePin(INV_SWITCH_DRV_GPIO_Port, INV_SWITCH_DRV_Pin, 0);	//disable powerMosfet pulldown
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2180      	movs	r1, #128	; 0x80
 8001e72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e76:	f003 fe9d 	bl	8005bb4 <HAL_GPIO_WritePin>
		FlagInverterMOS = 1;
 8001e7a:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <InverterMOS_ON+0x2c>)
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]
}
 8001e80:	bf00      	nop
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20005998 	.word	0x20005998
 8001e88:	20000244 	.word	0x20000244

08001e8c <InverterMOS_OFF>:

void InverterMOS_OFF(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(INV_SWITCH_DRV_GPIO_Port, INV_SWITCH_DRV_Pin, 1);	//enable powerMosfet pulldown
 8001e90:	2201      	movs	r2, #1
 8001e92:	2180      	movs	r1, #128	; 0x80
 8001e94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e98:	f003 fe8c 	bl	8005bb4 <HAL_GPIO_WritePin>
	FlagInverterMOS = 0;
 8001e9c:	4b02      	ldr	r3, [pc, #8]	; (8001ea8 <InverterMOS_OFF+0x1c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000244 	.word	0x20000244
 8001eac:	00000000 	.word	0x00000000

08001eb0 <ConvertNTCvalue>:

uint32_t ConvertNTCvalue(uint32_t RawReading)
{
 8001eb0:	b5b0      	push	{r4, r5, r7, lr}
 8001eb2:	b088      	sub	sp, #32
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
double i, y;
uint32_t t;
	      i = (double) RawReading;	//
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7fe fb23 	bl	8000504 <__aeabi_ui2d>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	      //y = -3*pow(10,-15)*pow(i,5) + 3*pow(10,-11)*pow(i,4)-pow(10,-7)*pow(i,3)+0.0002*pow(i,2)-0.2204*i+138.71;
	      y = -7*pow(10,-9)*pow(i,3) + 5*pow(10,-5)*pow(i,2)-0.1154*i+123.68;
 8001ec6:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8001f68 <ConvertNTCvalue+0xb8>
 8001eca:	ed97 0b06 	vldr	d0, [r7, #24]
 8001ece:	f00f f8b7 	bl	8011040 <pow>
 8001ed2:	ec51 0b10 	vmov	r0, r1, d0
 8001ed6:	a328      	add	r3, pc, #160	; (adr r3, 8001f78 <ConvertNTCvalue+0xc8>)
 8001ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001edc:	f7fe fb8c 	bl	80005f8 <__aeabi_dmul>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4614      	mov	r4, r2
 8001ee6:	461d      	mov	r5, r3
 8001ee8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8001f70 <ConvertNTCvalue+0xc0>
 8001eec:	ed97 0b06 	vldr	d0, [r7, #24]
 8001ef0:	f00f f8a6 	bl	8011040 <pow>
 8001ef4:	ec51 0b10 	vmov	r0, r1, d0
 8001ef8:	a321      	add	r3, pc, #132	; (adr r3, 8001f80 <ConvertNTCvalue+0xd0>)
 8001efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efe:	f7fe fb7b 	bl	80005f8 <__aeabi_dmul>
 8001f02:	4602      	mov	r2, r0
 8001f04:	460b      	mov	r3, r1
 8001f06:	4620      	mov	r0, r4
 8001f08:	4629      	mov	r1, r5
 8001f0a:	f7fe f9bf 	bl	800028c <__adddf3>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	4614      	mov	r4, r2
 8001f14:	461d      	mov	r5, r3
 8001f16:	a31c      	add	r3, pc, #112	; (adr r3, 8001f88 <ConvertNTCvalue+0xd8>)
 8001f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f20:	f7fe fb6a 	bl	80005f8 <__aeabi_dmul>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4620      	mov	r0, r4
 8001f2a:	4629      	mov	r1, r5
 8001f2c:	f7fe f9ac 	bl	8000288 <__aeabi_dsub>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4610      	mov	r0, r2
 8001f36:	4619      	mov	r1, r3
 8001f38:	a315      	add	r3, pc, #84	; (adr r3, 8001f90 <ConvertNTCvalue+0xe0>)
 8001f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3e:	f7fe f9a5 	bl	800028c <__adddf3>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	e9c7 2304 	strd	r2, r3, [r7, #16]
	      t = (uint32_t) y;
 8001f4a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f4e:	f7fe fe2b 	bl	8000ba8 <__aeabi_d2uiz>
 8001f52:	4603      	mov	r3, r0
 8001f54:	60fb      	str	r3, [r7, #12]
	      t = (t - 13);				// some offset removal
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	3b0d      	subs	r3, #13
 8001f5a:	60fb      	str	r3, [r7, #12]
	      return t;	//result in *C
 8001f5c:	68fb      	ldr	r3, [r7, #12]
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3720      	adds	r7, #32
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bdb0      	pop	{r4, r5, r7, pc}
 8001f66:	bf00      	nop
 8001f68:	00000000 	.word	0x00000000
 8001f6c:	40080000 	.word	0x40080000
 8001f70:	00000000 	.word	0x00000000
 8001f74:	40000000 	.word	0x40000000
 8001f78:	d643f785 	.word	0xd643f785
 8001f7c:	be3e1094 	.word	0xbe3e1094
 8001f80:	eb1c432d 	.word	0xeb1c432d
 8001f84:	3f0a36e2 	.word	0x3f0a36e2
 8001f88:	b9f559b4 	.word	0xb9f559b4
 8001f8c:	3fbd8ada 	.word	0x3fbd8ada
 8001f90:	1eb851ec 	.word	0x1eb851ec
 8001f94:	405eeb85 	.word	0x405eeb85

08001f98 <ConvertVValue>:

uint32_t ConvertVValue(uint32_t RawReading)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
    double i;
    i = (((float)RawReading))*100/4095;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	ee07 3a90 	vmov	s15, r3
 8001fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001faa:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002048 <ConvertVValue+0xb0>
 8001fae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fb2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800204c <ConvertVValue+0xb4>
 8001fb6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001fba:	ee16 0a90 	vmov	r0, s13
 8001fbe:	f7fe fac3 	bl	8000548 <__aeabi_f2d>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    i = i*(float)3.29;					//ref voltage value
 8001fca:	a319      	add	r3, pc, #100	; (adr r3, 8002030 <ConvertVValue+0x98>)
 8001fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fd4:	f7fe fb10 	bl	80005f8 <__aeabi_dmul>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    i = i*(float)(470+16)/(float)16; //resistor divider R1+R2/R1
 8001fe0:	a315      	add	r3, pc, #84	; (adr r3, 8002038 <ConvertVValue+0xa0>)
 8001fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fea:	f7fe fb05 	bl	80005f8 <__aeabi_dmul>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4610      	mov	r0, r2
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	4b15      	ldr	r3, [pc, #84]	; (8002050 <ConvertVValue+0xb8>)
 8001ffc:	f7fe fc26 	bl	800084c <__aeabi_ddiv>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	e9c7 2302 	strd	r2, r3, [r7, #8]
    i *= (10.5/10.0)/10;					//coefficient due to tolerances
 8002008:	a30d      	add	r3, pc, #52	; (adr r3, 8002040 <ConvertVValue+0xa8>)
 800200a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002012:	f7fe faf1 	bl	80005f8 <__aeabi_dmul>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return (uint32_t) i;			//result in 100mV
 800201e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002022:	f7fe fdc1 	bl	8000ba8 <__aeabi_d2uiz>
 8002026:	4603      	mov	r3, r0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	80000000 	.word	0x80000000
 8002034:	400a51eb 	.word	0x400a51eb
 8002038:	00000000 	.word	0x00000000
 800203c:	407e6000 	.word	0x407e6000
 8002040:	ae147ae2 	.word	0xae147ae2
 8002044:	3fbae147 	.word	0x3fbae147
 8002048:	42c80000 	.word	0x42c80000
 800204c:	457ff000 	.word	0x457ff000
 8002050:	40300000 	.word	0x40300000
 8002054:	00000000 	.word	0x00000000

08002058 <ConvertIValue>:

uint32_t ConvertIValue(uint32_t RawReading)
{	//xls equation from 120 gain and 2mR shunt: y = 0,2954x - 36,931 -> x=10000/2954*y + 36.931
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
    //from test, 2,6A over ADC reading
    i = ((2650/654)*(float)RawReading);
    i = i + 50.1;
#else
    //from XLS trendline
    i = ((10000/2510)*(float)RawReading);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	ee07 3a90 	vmov	s15, r3
 8002066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800206a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800206e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002072:	ee17 0a90 	vmov	r0, s15
 8002076:	f7fe fa67 	bl	8000548 <__aeabi_f2d>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    i = i + 38.1;
 8002082:	a313      	add	r3, pc, #76	; (adr r3, 80020d0 <ConvertIValue+0x78>)
 8002084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002088:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800208c:	f7fe f8fe 	bl	800028c <__adddf3>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	e9c7 2302 	strd	r2, r3, [r7, #8]
#endif
    if (i<0) i=0;
 8002098:	f04f 0200 	mov.w	r2, #0
 800209c:	f04f 0300 	mov.w	r3, #0
 80020a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80020a4:	f7fe fd1a 	bl	8000adc <__aeabi_dcmplt>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d005      	beq.n	80020ba <ConvertIValue+0x62>
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	f04f 0300 	mov.w	r3, #0
 80020b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return (uint32_t) i;	//result in 100mA
 80020ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80020be:	f7fe fd73 	bl	8000ba8 <__aeabi_d2uiz>
 80020c2:	4603      	mov	r3, r0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	f3af 8000 	nop.w
 80020d0:	cccccccd 	.word	0xcccccccd
 80020d4:	40430ccc 	.word	0x40430ccc

080020d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020dc:	f001 fcb3 	bl	8003a46 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020e0:	f000 f82e 	bl	8002140 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020e4:	f000 fa76 	bl	80025d4 <MX_GPIO_Init>
  MX_DMA_Init();
 80020e8:	f000 fa3a 	bl	8002560 <MX_DMA_Init>
  MX_ADC1_Init();
 80020ec:	f000 f86c 	bl	80021c8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80020f0:	f000 fa06 	bl	8002500 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80020f4:	f000 f932 	bl	800235c <MX_TIM2_Init>
  MX_TIM16_Init();
 80020f8:	f000 f98a 	bl	8002410 <MX_TIM16_Init>
  HAL_GPIO_Init(EXT_I_GPIO_Port, &GPIO_InitStruct);
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80020fc:	f007 fb54 	bl	80097a8 <osKernelInitialize>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of myTimer01 */
  myTimer01Handle = osTimerNew(Callback01, osTimerPeriodic, NULL, &myTimer01_attributes);
 8002100:	4b09      	ldr	r3, [pc, #36]	; (8002128 <main+0x50>)
 8002102:	2200      	movs	r2, #0
 8002104:	2101      	movs	r1, #1
 8002106:	4809      	ldr	r0, [pc, #36]	; (800212c <main+0x54>)
 8002108:	f007 fc5c 	bl	80099c4 <osTimerNew>
 800210c:	4603      	mov	r3, r0
 800210e:	4a08      	ldr	r2, [pc, #32]	; (8002130 <main+0x58>)
 8002110:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002112:	4a08      	ldr	r2, [pc, #32]	; (8002134 <main+0x5c>)
 8002114:	2100      	movs	r1, #0
 8002116:	4808      	ldr	r0, [pc, #32]	; (8002138 <main+0x60>)
 8002118:	f007 fb90 	bl	800983c <osThreadNew>
 800211c:	4603      	mov	r3, r0
 800211e:	4a07      	ldr	r2, [pc, #28]	; (800213c <main+0x64>)
 8002120:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002122:	f007 fb65 	bl	80097f0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002126:	e7fe      	b.n	8002126 <main+0x4e>
 8002128:	08012570 	.word	0x08012570
 800212c:	080030f5 	.word	0x080030f5
 8002130:	20005d04 	.word	0x20005d04
 8002134:	0801254c 	.word	0x0801254c
 8002138:	08002a65 	.word	0x08002a65
 800213c:	20005990 	.word	0x20005990

08002140 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b096      	sub	sp, #88	; 0x58
 8002144:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002146:	f107 0314 	add.w	r3, r7, #20
 800214a:	2244      	movs	r2, #68	; 0x44
 800214c:	2100      	movs	r1, #0
 800214e:	4618      	mov	r0, r3
 8002150:	f00a fbe5 	bl	800c91e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002154:	463b      	mov	r3, r7
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	605a      	str	r2, [r3, #4]
 800215c:	609a      	str	r2, [r3, #8]
 800215e:	60da      	str	r2, [r3, #12]
 8002160:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002162:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002166:	f003 fd65 	bl	8005c34 <HAL_PWREx_ControlVoltageScaling>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002170:	f001 f89e 	bl	80032b0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002174:	2301      	movs	r3, #1
 8002176:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002178:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800217c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800217e:	2300      	movs	r3, #0
 8002180:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002182:	f107 0314 	add.w	r3, r7, #20
 8002186:	4618      	mov	r0, r3
 8002188:	f003 fdaa 	bl	8005ce0 <HAL_RCC_OscConfig>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <SystemClock_Config+0x56>
  {
    Error_Handler();
 8002192:	f001 f88d 	bl	80032b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002196:	230f      	movs	r3, #15
 8002198:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800219a:	2302      	movs	r3, #2
 800219c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800219e:	2300      	movs	r3, #0
 80021a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80021aa:	463b      	mov	r3, r7
 80021ac:	2100      	movs	r1, #0
 80021ae:	4618      	mov	r0, r3
 80021b0:	f004 f9a8 	bl	8006504 <HAL_RCC_ClockConfig>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80021ba:	f001 f879 	bl	80032b0 <Error_Handler>
  }
}
 80021be:	bf00      	nop
 80021c0:	3758      	adds	r7, #88	; 0x58
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
	...

080021c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80021ce:	463b      	mov	r3, r7
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
 80021dc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80021de:	4b56      	ldr	r3, [pc, #344]	; (8002338 <MX_ADC1_Init+0x170>)
 80021e0:	4a56      	ldr	r2, [pc, #344]	; (800233c <MX_ADC1_Init+0x174>)
 80021e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80021e4:	4b54      	ldr	r3, [pc, #336]	; (8002338 <MX_ADC1_Init+0x170>)
 80021e6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80021ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80021ec:	4b52      	ldr	r3, [pc, #328]	; (8002338 <MX_ADC1_Init+0x170>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021f2:	4b51      	ldr	r3, [pc, #324]	; (8002338 <MX_ADC1_Init+0x170>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80021f8:	4b4f      	ldr	r3, [pc, #316]	; (8002338 <MX_ADC1_Init+0x170>)
 80021fa:	2201      	movs	r2, #1
 80021fc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021fe:	4b4e      	ldr	r3, [pc, #312]	; (8002338 <MX_ADC1_Init+0x170>)
 8002200:	2204      	movs	r2, #4
 8002202:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002204:	4b4c      	ldr	r3, [pc, #304]	; (8002338 <MX_ADC1_Init+0x170>)
 8002206:	2200      	movs	r2, #0
 8002208:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800220a:	4b4b      	ldr	r3, [pc, #300]	; (8002338 <MX_ADC1_Init+0x170>)
 800220c:	2200      	movs	r2, #0
 800220e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 7;
 8002210:	4b49      	ldr	r3, [pc, #292]	; (8002338 <MX_ADC1_Init+0x170>)
 8002212:	2207      	movs	r2, #7
 8002214:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002216:	4b48      	ldr	r3, [pc, #288]	; (8002338 <MX_ADC1_Init+0x170>)
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800221e:	4b46      	ldr	r3, [pc, #280]	; (8002338 <MX_ADC1_Init+0x170>)
 8002220:	2200      	movs	r2, #0
 8002222:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002224:	4b44      	ldr	r3, [pc, #272]	; (8002338 <MX_ADC1_Init+0x170>)
 8002226:	2200      	movs	r2, #0
 8002228:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800222a:	4b43      	ldr	r3, [pc, #268]	; (8002338 <MX_ADC1_Init+0x170>)
 800222c:	2201      	movs	r2, #1
 800222e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002232:	4b41      	ldr	r3, [pc, #260]	; (8002338 <MX_ADC1_Init+0x170>)
 8002234:	2200      	movs	r2, #0
 8002236:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002238:	4b3f      	ldr	r3, [pc, #252]	; (8002338 <MX_ADC1_Init+0x170>)
 800223a:	2200      	movs	r2, #0
 800223c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002240:	483d      	ldr	r0, [pc, #244]	; (8002338 <MX_ADC1_Init+0x170>)
 8002242:	f001 fe01 	bl	8003e48 <HAL_ADC_Init>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 800224c:	f001 f830 	bl	80032b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002250:	4b3b      	ldr	r3, [pc, #236]	; (8002340 <MX_ADC1_Init+0x178>)
 8002252:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002254:	2306      	movs	r3, #6
 8002256:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8002258:	2301      	movs	r3, #1
 800225a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800225c:	237f      	movs	r3, #127	; 0x7f
 800225e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002260:	2304      	movs	r3, #4
 8002262:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002268:	463b      	mov	r3, r7
 800226a:	4619      	mov	r1, r3
 800226c:	4832      	ldr	r0, [pc, #200]	; (8002338 <MX_ADC1_Init+0x170>)
 800226e:	f002 f839 	bl	80042e4 <HAL_ADC_ConfigChannel>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8002278:	f001 f81a 	bl	80032b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800227c:	4b31      	ldr	r3, [pc, #196]	; (8002344 <MX_ADC1_Init+0x17c>)
 800227e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002280:	230c      	movs	r3, #12
 8002282:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002284:	463b      	mov	r3, r7
 8002286:	4619      	mov	r1, r3
 8002288:	482b      	ldr	r0, [pc, #172]	; (8002338 <MX_ADC1_Init+0x170>)
 800228a:	f002 f82b 	bl	80042e4 <HAL_ADC_ConfigChannel>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8002294:	f001 f80c 	bl	80032b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002298:	4b2b      	ldr	r3, [pc, #172]	; (8002348 <MX_ADC1_Init+0x180>)
 800229a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800229c:	2312      	movs	r3, #18
 800229e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80022a0:	2300      	movs	r3, #0
 80022a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022a4:	463b      	mov	r3, r7
 80022a6:	4619      	mov	r1, r3
 80022a8:	4823      	ldr	r0, [pc, #140]	; (8002338 <MX_ADC1_Init+0x170>)
 80022aa:	f002 f81b 	bl	80042e4 <HAL_ADC_ConfigChannel>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 80022b4:	f000 fffc 	bl	80032b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80022b8:	4b24      	ldr	r3, [pc, #144]	; (800234c <MX_ADC1_Init+0x184>)
 80022ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80022bc:	2318      	movs	r3, #24
 80022be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022c0:	463b      	mov	r3, r7
 80022c2:	4619      	mov	r1, r3
 80022c4:	481c      	ldr	r0, [pc, #112]	; (8002338 <MX_ADC1_Init+0x170>)
 80022c6:	f002 f80d 	bl	80042e4 <HAL_ADC_ConfigChannel>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 80022d0:	f000 ffee 	bl	80032b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80022d4:	4b1e      	ldr	r3, [pc, #120]	; (8002350 <MX_ADC1_Init+0x188>)
 80022d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80022d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022dc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022de:	463b      	mov	r3, r7
 80022e0:	4619      	mov	r1, r3
 80022e2:	4815      	ldr	r0, [pc, #84]	; (8002338 <MX_ADC1_Init+0x170>)
 80022e4:	f001 fffe 	bl	80042e4 <HAL_ADC_ConfigChannel>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_ADC1_Init+0x12a>
  {
    Error_Handler();
 80022ee:	f000 ffdf 	bl	80032b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80022f2:	4b18      	ldr	r3, [pc, #96]	; (8002354 <MX_ADC1_Init+0x18c>)
 80022f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80022f6:	f44f 7383 	mov.w	r3, #262	; 0x106
 80022fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022fc:	463b      	mov	r3, r7
 80022fe:	4619      	mov	r1, r3
 8002300:	480d      	ldr	r0, [pc, #52]	; (8002338 <MX_ADC1_Init+0x170>)
 8002302:	f001 ffef 	bl	80042e4 <HAL_ADC_ConfigChannel>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_ADC1_Init+0x148>
  {
    Error_Handler();
 800230c:	f000 ffd0 	bl	80032b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002310:	4b11      	ldr	r3, [pc, #68]	; (8002358 <MX_ADC1_Init+0x190>)
 8002312:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8002314:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8002318:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800231a:	463b      	mov	r3, r7
 800231c:	4619      	mov	r1, r3
 800231e:	4806      	ldr	r0, [pc, #24]	; (8002338 <MX_ADC1_Init+0x170>)
 8002320:	f001 ffe0 	bl	80042e4 <HAL_ADC_ConfigChannel>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <MX_ADC1_Init+0x166>
  {
    Error_Handler();
 800232a:	f000 ffc1 	bl	80032b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800232e:	bf00      	nop
 8002330:	3718      	adds	r7, #24
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20005ac8 	.word	0x20005ac8
 800233c:	50040000 	.word	0x50040000
 8002340:	04300002 	.word	0x04300002
 8002344:	08600004 	.word	0x08600004
 8002348:	0c900008 	.word	0x0c900008
 800234c:	10c00010 	.word	0x10c00010
 8002350:	14f00020 	.word	0x14f00020
 8002354:	19200040 	.word	0x19200040
 8002358:	1d500080 	.word	0x1d500080

0800235c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08a      	sub	sp, #40	; 0x28
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002362:	f107 031c 	add.w	r3, r7, #28
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	605a      	str	r2, [r3, #4]
 800236c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800236e:	463b      	mov	r3, r7
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	60da      	str	r2, [r3, #12]
 800237a:	611a      	str	r2, [r3, #16]
 800237c:	615a      	str	r2, [r3, #20]
 800237e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002380:	4b22      	ldr	r3, [pc, #136]	; (800240c <MX_TIM2_Init+0xb0>)
 8002382:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002386:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8002388:	4b20      	ldr	r3, [pc, #128]	; (800240c <MX_TIM2_Init+0xb0>)
 800238a:	2201      	movs	r2, #1
 800238c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800238e:	4b1f      	ldr	r3, [pc, #124]	; (800240c <MX_TIM2_Init+0xb0>)
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002394:	4b1d      	ldr	r3, [pc, #116]	; (800240c <MX_TIM2_Init+0xb0>)
 8002396:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800239a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800239c:	4b1b      	ldr	r3, [pc, #108]	; (800240c <MX_TIM2_Init+0xb0>)
 800239e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023a4:	4b19      	ldr	r3, [pc, #100]	; (800240c <MX_TIM2_Init+0xb0>)
 80023a6:	2280      	movs	r2, #128	; 0x80
 80023a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80023aa:	4818      	ldr	r0, [pc, #96]	; (800240c <MX_TIM2_Init+0xb0>)
 80023ac:	f004 feb6 	bl	800711c <HAL_TIM_PWM_Init>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 80023b6:	f000 ff7b 	bl	80032b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ba:	2300      	movs	r3, #0
 80023bc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023be:	2300      	movs	r3, #0
 80023c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023c2:	f107 031c 	add.w	r3, r7, #28
 80023c6:	4619      	mov	r1, r3
 80023c8:	4810      	ldr	r0, [pc, #64]	; (800240c <MX_TIM2_Init+0xb0>)
 80023ca:	f005 fdc9 	bl	8007f60 <HAL_TIMEx_MasterConfigSynchronization>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80023d4:	f000 ff6c 	bl	80032b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023d8:	2360      	movs	r3, #96	; 0x60
 80023da:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80023dc:	2300      	movs	r3, #0
 80023de:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023e0:	2300      	movs	r3, #0
 80023e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023e4:	2300      	movs	r3, #0
 80023e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023e8:	463b      	mov	r3, r7
 80023ea:	2200      	movs	r2, #0
 80023ec:	4619      	mov	r1, r3
 80023ee:	4807      	ldr	r0, [pc, #28]	; (800240c <MX_TIM2_Init+0xb0>)
 80023f0:	f005 f972 	bl	80076d8 <HAL_TIM_PWM_ConfigChannel>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80023fa:	f000 ff59 	bl	80032b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80023fe:	4803      	ldr	r0, [pc, #12]	; (800240c <MX_TIM2_Init+0xb0>)
 8002400:	f001 f860 	bl	80034c4 <HAL_TIM_MspPostInit>

}
 8002404:	bf00      	nop
 8002406:	3728      	adds	r7, #40	; 0x28
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	2000612c 	.word	0x2000612c

08002410 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b092      	sub	sp, #72	; 0x48
 8002414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002416:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]
 8002420:	609a      	str	r2, [r3, #8]
 8002422:	60da      	str	r2, [r3, #12]
 8002424:	611a      	str	r2, [r3, #16]
 8002426:	615a      	str	r2, [r3, #20]
 8002428:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800242a:	463b      	mov	r3, r7
 800242c:	222c      	movs	r2, #44	; 0x2c
 800242e:	2100      	movs	r1, #0
 8002430:	4618      	mov	r0, r3
 8002432:	f00a fa74 	bl	800c91e <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002436:	4b30      	ldr	r3, [pc, #192]	; (80024f8 <MX_TIM16_Init+0xe8>)
 8002438:	4a30      	ldr	r2, [pc, #192]	; (80024fc <MX_TIM16_Init+0xec>)
 800243a:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1;
 800243c:	4b2e      	ldr	r3, [pc, #184]	; (80024f8 <MX_TIM16_Init+0xe8>)
 800243e:	2201      	movs	r2, #1
 8002440:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002442:	4b2d      	ldr	r3, [pc, #180]	; (80024f8 <MX_TIM16_Init+0xe8>)
 8002444:	2200      	movs	r2, #0
 8002446:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 500;
 8002448:	4b2b      	ldr	r3, [pc, #172]	; (80024f8 <MX_TIM16_Init+0xe8>)
 800244a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800244e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002450:	4b29      	ldr	r3, [pc, #164]	; (80024f8 <MX_TIM16_Init+0xe8>)
 8002452:	2200      	movs	r2, #0
 8002454:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002456:	4b28      	ldr	r3, [pc, #160]	; (80024f8 <MX_TIM16_Init+0xe8>)
 8002458:	2200      	movs	r2, #0
 800245a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800245c:	4b26      	ldr	r3, [pc, #152]	; (80024f8 <MX_TIM16_Init+0xe8>)
 800245e:	2280      	movs	r2, #128	; 0x80
 8002460:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002462:	4825      	ldr	r0, [pc, #148]	; (80024f8 <MX_TIM16_Init+0xe8>)
 8002464:	f004 fdae 	bl	8006fc4 <HAL_TIM_Base_Init>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 800246e:	f000 ff1f 	bl	80032b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8002472:	4821      	ldr	r0, [pc, #132]	; (80024f8 <MX_TIM16_Init+0xe8>)
 8002474:	f004 fe52 	bl	800711c <HAL_TIM_PWM_Init>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 800247e:	f000 ff17 	bl	80032b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002482:	2360      	movs	r3, #96	; 0x60
 8002484:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 254;
 8002486:	23fe      	movs	r3, #254	; 0xfe
 8002488:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800248a:	2300      	movs	r3, #0
 800248c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800248e:	2300      	movs	r3, #0
 8002490:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002492:	2300      	movs	r3, #0
 8002494:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002496:	2300      	movs	r3, #0
 8002498:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800249a:	2300      	movs	r3, #0
 800249c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800249e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024a2:	2200      	movs	r2, #0
 80024a4:	4619      	mov	r1, r3
 80024a6:	4814      	ldr	r0, [pc, #80]	; (80024f8 <MX_TIM16_Init+0xe8>)
 80024a8:	f005 f916 	bl	80076d8 <HAL_TIM_PWM_ConfigChannel>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 80024b2:	f000 fefd 	bl	80032b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024b6:	2300      	movs	r3, #0
 80024b8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024ba:	2300      	movs	r3, #0
 80024bc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024c6:	2300      	movs	r3, #0
 80024c8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80024ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024d0:	2300      	movs	r3, #0
 80024d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80024d4:	463b      	mov	r3, r7
 80024d6:	4619      	mov	r1, r3
 80024d8:	4807      	ldr	r0, [pc, #28]	; (80024f8 <MX_TIM16_Init+0xe8>)
 80024da:	f005 fda7 	bl	800802c <HAL_TIMEx_ConfigBreakDeadTime>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <MX_TIM16_Init+0xd8>
  {
    Error_Handler();
 80024e4:	f000 fee4 	bl	80032b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 80024e8:	4803      	ldr	r0, [pc, #12]	; (80024f8 <MX_TIM16_Init+0xe8>)
 80024ea:	f000 ffeb 	bl	80034c4 <HAL_TIM_MspPostInit>

}
 80024ee:	bf00      	nop
 80024f0:	3748      	adds	r7, #72	; 0x48
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	200061e8 	.word	0x200061e8
 80024fc:	40014400 	.word	0x40014400

08002500 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002504:	4b14      	ldr	r3, [pc, #80]	; (8002558 <MX_USART1_UART_Init+0x58>)
 8002506:	4a15      	ldr	r2, [pc, #84]	; (800255c <MX_USART1_UART_Init+0x5c>)
 8002508:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800250a:	4b13      	ldr	r3, [pc, #76]	; (8002558 <MX_USART1_UART_Init+0x58>)
 800250c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002510:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002512:	4b11      	ldr	r3, [pc, #68]	; (8002558 <MX_USART1_UART_Init+0x58>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002518:	4b0f      	ldr	r3, [pc, #60]	; (8002558 <MX_USART1_UART_Init+0x58>)
 800251a:	2200      	movs	r2, #0
 800251c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800251e:	4b0e      	ldr	r3, [pc, #56]	; (8002558 <MX_USART1_UART_Init+0x58>)
 8002520:	2200      	movs	r2, #0
 8002522:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002524:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <MX_USART1_UART_Init+0x58>)
 8002526:	220c      	movs	r2, #12
 8002528:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800252a:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <MX_USART1_UART_Init+0x58>)
 800252c:	2200      	movs	r2, #0
 800252e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002530:	4b09      	ldr	r3, [pc, #36]	; (8002558 <MX_USART1_UART_Init+0x58>)
 8002532:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002536:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002538:	4b07      	ldr	r3, [pc, #28]	; (8002558 <MX_USART1_UART_Init+0x58>)
 800253a:	2200      	movs	r2, #0
 800253c:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800253e:	4b06      	ldr	r3, [pc, #24]	; (8002558 <MX_USART1_UART_Init+0x58>)
 8002540:	2200      	movs	r2, #0
 8002542:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002544:	4804      	ldr	r0, [pc, #16]	; (8002558 <MX_USART1_UART_Init+0x58>)
 8002546:	f005 fe07 	bl	8008158 <HAL_UART_Init>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8002550:	f000 feae 	bl	80032b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002554:	bf00      	nop
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20005b74 	.word	0x20005b74
 800255c:	40013800 	.word	0x40013800

08002560 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002566:	4b1a      	ldr	r3, [pc, #104]	; (80025d0 <MX_DMA_Init+0x70>)
 8002568:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800256a:	4a19      	ldr	r2, [pc, #100]	; (80025d0 <MX_DMA_Init+0x70>)
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	6493      	str	r3, [r2, #72]	; 0x48
 8002572:	4b17      	ldr	r3, [pc, #92]	; (80025d0 <MX_DMA_Init+0x70>)
 8002574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	607b      	str	r3, [r7, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800257e:	4b14      	ldr	r3, [pc, #80]	; (80025d0 <MX_DMA_Init+0x70>)
 8002580:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002582:	4a13      	ldr	r2, [pc, #76]	; (80025d0 <MX_DMA_Init+0x70>)
 8002584:	f043 0302 	orr.w	r3, r3, #2
 8002588:	6493      	str	r3, [r2, #72]	; 0x48
 800258a:	4b11      	ldr	r3, [pc, #68]	; (80025d0 <MX_DMA_Init+0x70>)
 800258c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	603b      	str	r3, [r7, #0]
 8002594:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002596:	2200      	movs	r2, #0
 8002598:	2105      	movs	r1, #5
 800259a:	200b      	movs	r0, #11
 800259c:	f002 fc54 	bl	8004e48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80025a0:	200b      	movs	r0, #11
 80025a2:	f002 fc6d 	bl	8004e80 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 5, 0);
 80025a6:	2200      	movs	r2, #0
 80025a8:	2105      	movs	r1, #5
 80025aa:	2044      	movs	r0, #68	; 0x44
 80025ac:	f002 fc4c 	bl	8004e48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 80025b0:	2044      	movs	r0, #68	; 0x44
 80025b2:	f002 fc65 	bl	8004e80 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 5, 0);
 80025b6:	2200      	movs	r2, #0
 80025b8:	2105      	movs	r1, #5
 80025ba:	2045      	movs	r0, #69	; 0x45
 80025bc:	f002 fc44 	bl	8004e48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80025c0:	2045      	movs	r0, #69	; 0x45
 80025c2:	f002 fc5d 	bl	8004e80 <HAL_NVIC_EnableIRQ>

}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40021000 	.word	0x40021000

080025d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08a      	sub	sp, #40	; 0x28
 80025d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025da:	f107 0314 	add.w	r3, r7, #20
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	609a      	str	r2, [r3, #8]
 80025e6:	60da      	str	r2, [r3, #12]
 80025e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025ea:	4b42      	ldr	r3, [pc, #264]	; (80026f4 <MX_GPIO_Init+0x120>)
 80025ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ee:	4a41      	ldr	r2, [pc, #260]	; (80026f4 <MX_GPIO_Init+0x120>)
 80025f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025f6:	4b3f      	ldr	r3, [pc, #252]	; (80026f4 <MX_GPIO_Init+0x120>)
 80025f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025fe:	613b      	str	r3, [r7, #16]
 8002600:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002602:	4b3c      	ldr	r3, [pc, #240]	; (80026f4 <MX_GPIO_Init+0x120>)
 8002604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002606:	4a3b      	ldr	r2, [pc, #236]	; (80026f4 <MX_GPIO_Init+0x120>)
 8002608:	f043 0304 	orr.w	r3, r3, #4
 800260c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800260e:	4b39      	ldr	r3, [pc, #228]	; (80026f4 <MX_GPIO_Init+0x120>)
 8002610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002612:	f003 0304 	and.w	r3, r3, #4
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800261a:	4b36      	ldr	r3, [pc, #216]	; (80026f4 <MX_GPIO_Init+0x120>)
 800261c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800261e:	4a35      	ldr	r2, [pc, #212]	; (80026f4 <MX_GPIO_Init+0x120>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002626:	4b33      	ldr	r3, [pc, #204]	; (80026f4 <MX_GPIO_Init+0x120>)
 8002628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	60bb      	str	r3, [r7, #8]
 8002630:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002632:	4b30      	ldr	r3, [pc, #192]	; (80026f4 <MX_GPIO_Init+0x120>)
 8002634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002636:	4a2f      	ldr	r2, [pc, #188]	; (80026f4 <MX_GPIO_Init+0x120>)
 8002638:	f043 0302 	orr.w	r3, r3, #2
 800263c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800263e:	4b2d      	ldr	r3, [pc, #180]	; (80026f4 <MX_GPIO_Init+0x120>)
 8002640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	607b      	str	r3, [r7, #4]
 8002648:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BATT_BCKP_DRV_Pin|BAT_SWITCH_OFF_Pin|INV_SWITCH_DRV_Pin|MEAS_PWR_Pin, GPIO_PIN_RESET);
 800264a:	2200      	movs	r2, #0
 800264c:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8002650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002654:	f003 faae 	bl	8005bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED4_Pin|LED3_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8002658:	2200      	movs	r2, #0
 800265a:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800265e:	4826      	ldr	r0, [pc, #152]	; (80026f8 <MX_GPIO_Init+0x124>)
 8002660:	f003 faa8 	bl	8005bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BATT_BCKP_DRV_Pin BAT_SWITCH_OFF_Pin INV_SWITCH_DRV_Pin MEAS_PWR_Pin */
  GPIO_InitStruct.Pin = BATT_BCKP_DRV_Pin|BAT_SWITCH_OFF_Pin|INV_SWITCH_DRV_Pin|MEAS_PWR_Pin;
 8002664:	f44f 73e8 	mov.w	r3, #464	; 0x1d0
 8002668:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800266a:	2301      	movs	r3, #1
 800266c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002672:	2300      	movs	r3, #0
 8002674:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002676:	f107 0314 	add.w	r3, r7, #20
 800267a:	4619      	mov	r1, r3
 800267c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002680:	f003 f906 	bl	8005890 <HAL_GPIO_Init>

  /*Configure GPIO pins : C3_Pin C1_Pin */
  GPIO_InitStruct.Pin = C3_Pin|C1_Pin;
 8002684:	2330      	movs	r3, #48	; 0x30
 8002686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002688:	2300      	movs	r3, #0
 800268a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002690:	f107 0314 	add.w	r3, r7, #20
 8002694:	4619      	mov	r1, r3
 8002696:	4819      	ldr	r0, [pc, #100]	; (80026fc <MX_GPIO_Init+0x128>)
 8002698:	f003 f8fa 	bl	8005890 <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_Pin C2_Pin CD_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C2_Pin|CD_Pin;
 800269c:	2307      	movs	r3, #7
 800269e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026a0:	2300      	movs	r3, #0
 80026a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a8:	f107 0314 	add.w	r3, r7, #20
 80026ac:	4619      	mov	r1, r3
 80026ae:	4812      	ldr	r0, [pc, #72]	; (80026f8 <MX_GPIO_Init+0x124>)
 80026b0:	f003 f8ee 	bl	8005890 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED3_Pin LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED3_Pin|LED2_Pin|LED1_Pin;
 80026b4:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80026b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ba:	2301      	movs	r3, #1
 80026bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c2:	2300      	movs	r3, #0
 80026c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c6:	f107 0314 	add.w	r3, r7, #20
 80026ca:	4619      	mov	r1, r3
 80026cc:	480a      	ldr	r0, [pc, #40]	; (80026f8 <MX_GPIO_Init+0x124>)
 80026ce:	f003 f8df 	bl	8005890 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_I_Pin */
  GPIO_InitStruct.Pin = EXT_I_Pin;
 80026d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026d8:	2300      	movs	r3, #0
 80026da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026dc:	2302      	movs	r3, #2
 80026de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EXT_I_GPIO_Port, &GPIO_InitStruct);
 80026e0:	f107 0314 	add.w	r3, r7, #20
 80026e4:	4619      	mov	r1, r3
 80026e6:	4804      	ldr	r0, [pc, #16]	; (80026f8 <MX_GPIO_Init+0x124>)
 80026e8:	f003 f8d2 	bl	8005890 <HAL_GPIO_Init>

}
 80026ec:	bf00      	nop
 80026ee:	3728      	adds	r7, #40	; 0x28
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40021000 	.word	0x40021000
 80026f8:	48000400 	.word	0x48000400
 80026fc:	48000800 	.word	0x48000800

08002700 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	// idle detection needs at least one UART clock to detect the bus is idle. So
	// in the case, that the transmission length is one full buffer length
	// and the start buffer pointer is at 0, it will be also 0 at the end of the
	// transmission. In this case the DMA rollover will increment the RxRollover
	// variable first and len will not be zero.
	if(__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE)) {									// Check if it is an "Idle Interrupt"
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f003 0310 	and.w	r3, r3, #16
 8002712:	2b10      	cmp	r3, #16
 8002714:	d13c      	bne.n	8002790 <HAL_UART_RxCpltCallback+0x90>
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);												// clear the interrupt
 8002716:	4b24      	ldr	r3, [pc, #144]	; (80027a8 <HAL_UART_RxCpltCallback+0xa8>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2210      	movs	r2, #16
 800271c:	621a      	str	r2, [r3, #32]
		RxCounter++;																	// increment the Rx Counter
 800271e:	4b23      	ldr	r3, [pc, #140]	; (80027ac <HAL_UART_RxCpltCallback+0xac>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	3301      	adds	r3, #1
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4b21      	ldr	r3, [pc, #132]	; (80027ac <HAL_UART_RxCpltCallback+0xac>)
 8002728:	701a      	strb	r2, [r3, #0]

		//uint8_t TxSize = 0;
		uint16_t start = RxBfrPos;														// Rx bytes start position (=last buffer position)
 800272a:	4b21      	ldr	r3, [pc, #132]	; (80027b0 <HAL_UART_RxCpltCallback+0xb0>)
 800272c:	881b      	ldrh	r3, [r3, #0]
 800272e:	81fb      	strh	r3, [r7, #14]
		RxBfrPos = RX_BFR_SIZE - (uint16_t)huart->hdmarx->Instance->CNDTR;				// determine actual buffer position
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	b29b      	uxth	r3, r3
 800273a:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800273e:	b29a      	uxth	r2, r3
 8002740:	4b1b      	ldr	r3, [pc, #108]	; (80027b0 <HAL_UART_RxCpltCallback+0xb0>)
 8002742:	801a      	strh	r2, [r3, #0]
		uint16_t len = RX_BFR_SIZE;														// init len with max. size
 8002744:	237f      	movs	r3, #127	; 0x7f
 8002746:	81bb      	strh	r3, [r7, #12]

		if(RxRollover < 2)  {
 8002748:	4b1a      	ldr	r3, [pc, #104]	; (80027b4 <HAL_UART_RxCpltCallback+0xb4>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d819      	bhi.n	8002784 <HAL_UART_RxCpltCallback+0x84>
			if(RxRollover) {															// rolled over once
 8002750:	4b18      	ldr	r3, [pc, #96]	; (80027b4 <HAL_UART_RxCpltCallback+0xb4>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00f      	beq.n	8002778 <HAL_UART_RxCpltCallback+0x78>
				if(RxBfrPos <= start) len = RxBfrPos + RX_BFR_SIZE - start;				// no bytes overwritten
 8002758:	4b15      	ldr	r3, [pc, #84]	; (80027b0 <HAL_UART_RxCpltCallback+0xb0>)
 800275a:	881b      	ldrh	r3, [r3, #0]
 800275c:	89fa      	ldrh	r2, [r7, #14]
 800275e:	429a      	cmp	r2, r3
 8002760:	d307      	bcc.n	8002772 <HAL_UART_RxCpltCallback+0x72>
 8002762:	4b13      	ldr	r3, [pc, #76]	; (80027b0 <HAL_UART_RxCpltCallback+0xb0>)
 8002764:	881a      	ldrh	r2, [r3, #0]
 8002766:	89fb      	ldrh	r3, [r7, #14]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	b29b      	uxth	r3, r3
 800276c:	337f      	adds	r3, #127	; 0x7f
 800276e:	81bb      	strh	r3, [r7, #12]
 8002770:	e00a      	b.n	8002788 <HAL_UART_RxCpltCallback+0x88>
				else len = RX_BFR_SIZE + 1;												// bytes overwritten error
 8002772:	2380      	movs	r3, #128	; 0x80
 8002774:	81bb      	strh	r3, [r7, #12]
 8002776:	e007      	b.n	8002788 <HAL_UART_RxCpltCallback+0x88>
			} else {
				len = RxBfrPos - start;													// no bytes overwritten
 8002778:	4b0d      	ldr	r3, [pc, #52]	; (80027b0 <HAL_UART_RxCpltCallback+0xb0>)
 800277a:	881a      	ldrh	r2, [r3, #0]
 800277c:	89fb      	ldrh	r3, [r7, #14]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	81bb      	strh	r3, [r7, #12]
 8002782:	e001      	b.n	8002788 <HAL_UART_RxCpltCallback+0x88>
			}
		} else {
			len = RX_BFR_SIZE + 2;														// dual rollover error
 8002784:	2381      	movs	r3, #129	; 0x81
 8002786:	81bb      	strh	r3, [r7, #12]
		}
		RxRollover = 0;																	// reset the Rollover variable
 8002788:	4b0a      	ldr	r3, [pc, #40]	; (80027b4 <HAL_UART_RxCpltCallback+0xb4>)
 800278a:	2200      	movs	r2, #0
 800278c:	701a      	strb	r2, [r3, #0]
	} else {
		// no idle flag? --> DMA rollover occurred
		RxRollover++;		// increment Rollover Counter
	}
}
 800278e:	e005      	b.n	800279c <HAL_UART_RxCpltCallback+0x9c>
		RxRollover++;		// increment Rollover Counter
 8002790:	4b08      	ldr	r3, [pc, #32]	; (80027b4 <HAL_UART_RxCpltCallback+0xb4>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	3301      	adds	r3, #1
 8002796:	b2da      	uxtb	r2, r3
 8002798:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <HAL_UART_RxCpltCallback+0xb4>)
 800279a:	701a      	strb	r2, [r3, #0]
}
 800279c:	bf00      	nop
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	20005b74 	.word	0x20005b74
 80027ac:	20000235 	.word	0x20000235
 80027b0:	20000236 	.word	0x20000236
 80027b4:	20000234 	.word	0x20000234

080027b8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
	// UART Tx Complete Callback;
	TxCounter++;
 80027c0:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <HAL_UART_TxCpltCallback+0x20>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	3301      	adds	r3, #1
 80027c6:	b2da      	uxtb	r2, r3
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_UART_TxCpltCallback+0x20>)
 80027ca:	701a      	strb	r2, [r3, #0]
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	20000238 	.word	0x20000238

080027dc <InverterOn_batteryAsBackup>:

void InverterOn_batteryAsBackup(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
	StatCurrentWs.Time_DuskTime = 0;		//clear "after dusk timer" - it's day
 80027e0:	4b53      	ldr	r3, [pc, #332]	; (8002930 <InverterOn_batteryAsBackup+0x154>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	639a      	str	r2, [r3, #56]	; 0x38
					//charge battery slightly?
					if (((Adc1Measurements.Batt_voltage) < (BATT_MIN_VOLTAGE+VoltHysteresisDsChg))  &&
 80027e6:	4b53      	ldr	r3, [pc, #332]	; (8002934 <InverterOn_batteryAsBackup+0x158>)
 80027e8:	68da      	ldr	r2, [r3, #12]
 80027ea:	4b53      	ldr	r3, [pc, #332]	; (8002938 <InverterOn_batteryAsBackup+0x15c>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f203 1359 	addw	r3, r3, #345	; 0x159
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d219      	bcs.n	800282a <InverterOn_batteryAsBackup+0x4e>
							((Adc1Measurements.Batt_voltage) > BATT_CRITICAL_MIN_VOLTAGE) &&
 80027f6:	4b4f      	ldr	r3, [pc, #316]	; (8002934 <InverterOn_batteryAsBackup+0x158>)
 80027f8:	68db      	ldr	r3, [r3, #12]
					if (((Adc1Measurements.Batt_voltage) < (BATT_MIN_VOLTAGE+VoltHysteresisDsChg))  &&
 80027fa:	2bf0      	cmp	r3, #240	; 0xf0
 80027fc:	d915      	bls.n	800282a <InverterOn_batteryAsBackup+0x4e>
							StatCurrentWs.Ws_BattRecharge < TOUT_BATTRECHARGE)	//prevent too long recharging (be carefoul, cleared every hour)
 80027fe:	4b4c      	ldr	r3, [pc, #304]	; (8002930 <InverterOn_batteryAsBackup+0x154>)
 8002800:	691b      	ldr	r3, [r3, #16]
							((Adc1Measurements.Batt_voltage) > BATT_CRITICAL_MIN_VOLTAGE) &&
 8002802:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002806:	d210      	bcs.n	800282a <InverterOn_batteryAsBackup+0x4e>
					{//yes, re-charge battery
						BatteryMOS_ON();
 8002808:	f7ff fab8 	bl	8001d7c <BatteryMOS_ON>
						VoltHysteresisDsChg = BATT_VOLTAGE_MINHYSTERESIS;	//hysteresis for min operation batery voltage
 800280c:	4b4a      	ldr	r3, [pc, #296]	; (8002938 <InverterOn_batteryAsBackup+0x15c>)
 800280e:	2210      	movs	r2, #16
 8002810:	601a      	str	r2, [r3, #0]
						InverterMOS_OFF();	//tbd
 8002812:	f7ff fb3b 	bl	8001e8c <InverterMOS_OFF>
						StatCountFlagsWs.Ws_BattRecharge=1;	//enable to count energy supplied for recharging, in 1Sectimer; will be cleared automatically
 8002816:	4b49      	ldr	r3, [pc, #292]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 8002818:	2201      	movs	r2, #1
 800281a:	611a      	str	r2, [r3, #16]
						StatCountFlagsWs.Time_BattRecharge=1;	//set flag to prevent INV mos ON
 800281c:	4b47      	ldr	r3, [pc, #284]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 800281e:	2201      	movs	r2, #1
 8002820:	615a      	str	r2, [r3, #20]
						StatCountFlagsWs.ChgAs=1;		//enable counting ampere-seconds
 8002822:	4b46      	ldr	r3, [pc, #280]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 8002824:	2201      	movs	r2, #1
 8002826:	63da      	str	r2, [r3, #60]	; 0x3c
 8002828:	e07f      	b.n	800292a <InverterOn_batteryAsBackup+0x14e>
					}
					else
					{//no need to recharge battery, check what else you can do
						//prevent BatMosOff when no inv operation; MosOff only once when exiting from batt recharge
						if (StatCountFlagsWs.Time_BattRecharge) BatteryMOS_OFF();
 800282a:	4b44      	ldr	r3, [pc, #272]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <InverterOn_batteryAsBackup+0x5a>
 8002832:	f7ff fae3 	bl	8001dfc <BatteryMOS_OFF>
						VoltHysteresisDsChg = 0;
 8002836:	4b40      	ldr	r3, [pc, #256]	; (8002938 <InverterOn_batteryAsBackup+0x15c>)
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
						StatCountFlagsWs.Time_BattRecharge=0;	//reset flag to enable INV mos ON and disable counting time recharge
 800283c:	4b3f      	ldr	r3, [pc, #252]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 800283e:	2200      	movs	r2, #0
 8002840:	615a      	str	r2, [r3, #20]

						//switch INV ON only if not battery recharge AND Inverter reset procedure isnt in progress
						//if (!StatCountFlagsWs.Time_BattRecharge
						//		&& !FlagResetInverter) InverterMOS_ON();
						InverterMOS_ON();
 8002842:	f7ff fb0b 	bl	8001e5c <InverterMOS_ON>
						//is inverter working?
						if (Adc1Measurements.Inv_current > INV_CURRENT_MIN)
 8002846:	4b3b      	ldr	r3, [pc, #236]	; (8002934 <InverterOn_batteryAsBackup+0x158>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800284e:	d908      	bls.n	8002862 <InverterOn_batteryAsBackup+0x86>
						{//yes, inverter working
							StatCountFlagsWs.Ws_Inverter=1;	//inverter working, enable to count energy, in 1Sectimer
 8002850:	4b3a      	ldr	r3, [pc, #232]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 8002852:	2201      	movs	r2, #1
 8002854:	609a      	str	r2, [r3, #8]
							BatteryMOS_OFF();		//it's day, inv working-> switch off battery mos
 8002856:	f7ff fad1 	bl	8001dfc <BatteryMOS_OFF>
							StatCountFlagsWs.InvFault = 0;	//flag to clear invfault occurence
 800285a:	4b38      	ldr	r3, [pc, #224]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 800285c:	2200      	movs	r2, #0
 800285e:	635a      	str	r2, [r3, #52]	; 0x34
									}//end of battery fully charged
								}//end of batt not OK to charge
							}//end of inv reset  procedure not launched
						}//end of its day, inv not working
					}//end of no need to recharge battery
}
 8002860:	e063      	b.n	800292a <InverterOn_batteryAsBackup+0x14e>
							if (!StatCountFlagsWs.InvFault)
 8002862:	4b36      	ldr	r3, [pc, #216]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 8002864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002866:	2b00      	cmp	r3, #0
 8002868:	d107      	bne.n	800287a <InverterOn_batteryAsBackup+0x9e>
									StatCurrentWh.InvFaultCntr++;
 800286a:	4b35      	ldr	r3, [pc, #212]	; (8002940 <InverterOn_batteryAsBackup+0x164>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	3301      	adds	r3, #1
 8002870:	4a33      	ldr	r2, [pc, #204]	; (8002940 <InverterOn_batteryAsBackup+0x164>)
 8002872:	6313      	str	r3, [r2, #48]	; 0x30
									StatCountFlagsWs.InvFault = 1;
 8002874:	4b31      	ldr	r3, [pc, #196]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 8002876:	2201      	movs	r2, #1
 8002878:	635a      	str	r2, [r3, #52]	; 0x34
							StatCountFlagsWs.Time_NoInv=1;	//enable to count time when inv is not working, in 1Sectimer
 800287a:	4b30      	ldr	r3, [pc, #192]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 800287c:	2201      	movs	r2, #1
 800287e:	619a      	str	r2, [r3, #24]
							ResetInverterDay();	//try reset inv
 8002880:	f7fe fcc2 	bl	8001208 <ResetInverterDay>
							if (!FlagResetInverter ) 			//if INV Reset procedure is not launched
 8002884:	4b2f      	ldr	r3, [pc, #188]	; (8002944 <InverterOn_batteryAsBackup+0x168>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d14e      	bne.n	800292a <InverterOn_batteryAsBackup+0x14e>
								if ((Adc1Measurements.Batt_voltage) < (BATT_MAX_VOLTAGE+VoltHysteresisChg)
 800288c:	4b29      	ldr	r3, [pc, #164]	; (8002934 <InverterOn_batteryAsBackup+0x158>)
 800288e:	68da      	ldr	r2, [r3, #12]
 8002890:	4b2d      	ldr	r3, [pc, #180]	; (8002948 <InverterOn_batteryAsBackup+0x16c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f203 1391 	addw	r3, r3, #401	; 0x191
 8002898:	429a      	cmp	r2, r3
 800289a:	d212      	bcs.n	80028c2 <InverterOn_batteryAsBackup+0xe6>
										&& Adc1Measurements.Batt_voltage > BATT_CRITICAL_MIN_VOLTAGE)
 800289c:	4b25      	ldr	r3, [pc, #148]	; (8002934 <InverterOn_batteryAsBackup+0x158>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	2bf0      	cmp	r3, #240	; 0xf0
 80028a2:	d90e      	bls.n	80028c2 <InverterOn_batteryAsBackup+0xe6>
									BatteryMOS_ON();
 80028a4:	f7ff fa6a 	bl	8001d7c <BatteryMOS_ON>
									StatCountFlagsWs.Ws_BattNoInv=1;	//enable to count energy to battery when INV isnt working, in 1Sectimer
 80028a8:	4b24      	ldr	r3, [pc, #144]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	605a      	str	r2, [r3, #4]
									StatCountFlagsWs.ChgAs=1;		//enable counting ampere-seconds
 80028ae:	4b23      	ldr	r3, [pc, #140]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 80028b0:	2201      	movs	r2, #1
 80028b2:	63da      	str	r2, [r3, #60]	; 0x3c
									VoltHysteresisChg = BATT_VOLTAGE_MAXHYSTERESIS;
 80028b4:	4b24      	ldr	r3, [pc, #144]	; (8002948 <InverterOn_batteryAsBackup+0x16c>)
 80028b6:	2213      	movs	r2, #19
 80028b8:	601a      	str	r2, [r3, #0]
									StatCountFlagsWs.Chg_cycle_count = 0;	//when battery charging unlock flag enabling counting dschg cycles
 80028ba:	4b20      	ldr	r3, [pc, #128]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 80028bc:	2200      	movs	r2, #0
 80028be:	629a      	str	r2, [r3, #40]	; 0x28
 80028c0:	e033      	b.n	800292a <InverterOn_batteryAsBackup+0x14e>
									BatteryMOS_OFF();
 80028c2:	f7ff fa9b 	bl	8001dfc <BatteryMOS_OFF>
									StatCountFlagsWs.Time_NoBattery2Chg=1;	//enable to count time without possibility to charge battery, in 1Sectimer
 80028c6:	4b1d      	ldr	r3, [pc, #116]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 80028c8:	2201      	movs	r2, #1
 80028ca:	621a      	str	r2, [r3, #32]
									VoltHysteresisChg = 0;
 80028cc:	4b1e      	ldr	r3, [pc, #120]	; (8002948 <InverterOn_batteryAsBackup+0x16c>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
									if ((Adc1Measurements.Batt_voltage) > (BATT_MAX_VOLTAGE+VoltHysteresisChg))
 80028d2:	4b18      	ldr	r3, [pc, #96]	; (8002934 <InverterOn_batteryAsBackup+0x158>)
 80028d4:	68da      	ldr	r2, [r3, #12]
 80028d6:	4b1c      	ldr	r3, [pc, #112]	; (8002948 <InverterOn_batteryAsBackup+0x16c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f203 1391 	addw	r3, r3, #401	; 0x191
 80028de:	429a      	cmp	r2, r3
 80028e0:	d923      	bls.n	800292a <InverterOn_batteryAsBackup+0x14e>
										StatCurrentWh.Chg_Ah_lastFull=StatCurrentWh.Chg_Ah_current;	//store fully chg Ah
 80028e2:	4b17      	ldr	r3, [pc, #92]	; (8002940 <InverterOn_batteryAsBackup+0x164>)
 80028e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028e6:	4a16      	ldr	r2, [pc, #88]	; (8002940 <InverterOn_batteryAsBackup+0x164>)
 80028e8:	65d3      	str	r3, [r2, #92]	; 0x5c
										if (!StatCountFlagsWs.Chg_cycle_c2 && StatCountFlagsWs.Chg_cycle_count)
 80028ea:	4b14      	ldr	r3, [pc, #80]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10d      	bne.n	800290e <InverterOn_batteryAsBackup+0x132>
 80028f2:	4b12      	ldr	r3, [pc, #72]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 80028f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d009      	beq.n	800290e <InverterOn_batteryAsBackup+0x132>
											StatCurrentWh.Chg_Volt_lastFull = Adc1Measurements.Batt_voltage;	//store lastvoltage
 80028fa:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <InverterOn_batteryAsBackup+0x158>)
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	4a10      	ldr	r2, [pc, #64]	; (8002940 <InverterOn_batteryAsBackup+0x164>)
 8002900:	6693      	str	r3, [r2, #104]	; 0x68
											StatCountFlagsWs.Chg_cycle_c2 = 1;
 8002902:	4b0e      	ldr	r3, [pc, #56]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 8002904:	2201      	movs	r2, #1
 8002906:	631a      	str	r2, [r3, #48]	; 0x30
											StatCountFlagsWs.Dschg_cycle_c2 = 0;
 8002908:	4b0c      	ldr	r3, [pc, #48]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 800290a:	2200      	movs	r2, #0
 800290c:	62da      	str	r2, [r3, #44]	; 0x2c
										if (!StatCountFlagsWs.Chg_cycle_count)
 800290e:	4b0b      	ldr	r3, [pc, #44]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 8002910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002912:	2b00      	cmp	r3, #0
 8002914:	d109      	bne.n	800292a <InverterOn_batteryAsBackup+0x14e>
											StatCountFlagsWs.Chg_cycle_count = 1; //if not, set flag 'fully charged' to count/set only once
 8002916:	4b09      	ldr	r3, [pc, #36]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 8002918:	2201      	movs	r2, #1
 800291a:	629a      	str	r2, [r3, #40]	; 0x28
											StatCountFlagsWs.Dschg_cycle_count = 0;	//clear flag to enable dschg counter when batt empty
 800291c:	4b07      	ldr	r3, [pc, #28]	; (800293c <InverterOn_batteryAsBackup+0x160>)
 800291e:	2200      	movs	r2, #0
 8002920:	625a      	str	r2, [r3, #36]	; 0x24
											StatCurrentWh.Dschg_Ah_current=0;	//clear discharge Ah
 8002922:	4b07      	ldr	r3, [pc, #28]	; (8002940 <InverterOn_batteryAsBackup+0x164>)
 8002924:	2200      	movs	r2, #0
 8002926:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002928:	e7ff      	b.n	800292a <InverterOn_batteryAsBackup+0x14e>
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	20005bf8 	.word	0x20005bf8
 8002934:	20005998 	.word	0x20005998
 8002938:	20000254 	.word	0x20000254
 800293c:	200059b8 	.word	0x200059b8
 8002940:	20005a0c 	.word	0x20005a0c
 8002944:	2000610c 	.word	0x2000610c
 8002948:	20000250 	.word	0x20000250

0800294c <DischargeProcedure>:

void DischargeProcedure(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
	//VoltHysteresisChg = 0;		//leave Chg hysteresis elevated for transition period during dusk
	StatCountFlagsWs.Time_BattRecharge=0;	//you cant recharge during night, reset procedure
 8002950:	4b3c      	ldr	r3, [pc, #240]	; (8002a44 <DischargeProcedure+0xf8>)
 8002952:	2200      	movs	r2, #0
 8002954:	615a      	str	r2, [r3, #20]
	StatCountFlagsWs.Time_NightTime=1;	//its nighttime, enable to count nightime in 1Sectimer
 8002956:	4b3b      	ldr	r3, [pc, #236]	; (8002a44 <DischargeProcedure+0xf8>)
 8002958:	2201      	movs	r2, #1
 800295a:	61da      	str	r2, [r3, #28]
	StatCountFlagsWs.Time_DuskTime=1;	//its nightitme, enable flag to count time passed from recent dusk;
 800295c:	4b39      	ldr	r3, [pc, #228]	; (8002a44 <DischargeProcedure+0xf8>)
 800295e:	2201      	movs	r2, #1
 8002960:	639a      	str	r2, [r3, #56]	; 0x38
	//batt OK to discharge?
	if (Adc1Measurements.Batt_voltage > (BATT_MIN_VOLTAGE-VoltHysteresisDsChg))
 8002962:	4b39      	ldr	r3, [pc, #228]	; (8002a48 <DischargeProcedure+0xfc>)
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	4b39      	ldr	r3, [pc, #228]	; (8002a4c <DischargeProcedure+0x100>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f5c3 73ac 	rsb	r3, r3, #344	; 0x158
 800296e:	3301      	adds	r3, #1
 8002970:	429a      	cmp	r2, r3
 8002972:	d929      	bls.n	80029c8 <DischargeProcedure+0x7c>
	{//yes, OK to discharge
		if (!FlagResetInverter)
 8002974:	4b36      	ldr	r3, [pc, #216]	; (8002a50 <DischargeProcedure+0x104>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <DischargeProcedure+0x34>
		{//if reset procedure isn't in progress, turn on batt mos and inv mos
			//BatteryMOS_ON();
			DelayedInvMosOn();
 800297c:	f7fe fb50 	bl	8001020 <DelayedInvMosOn>
		}
		ResetInverterNight();
 8002980:	f7fe fce0 	bl	8001344 <ResetInverterNight>
		VoltHysteresisDsChg = BATT_VOLTAGE_MINHYSTERESIS;	//hysteresis for discharge
 8002984:	4b31      	ldr	r3, [pc, #196]	; (8002a4c <DischargeProcedure+0x100>)
 8002986:	2210      	movs	r2, #16
 8002988:	601a      	str	r2, [r3, #0]
		if (FlagInverterMOS)
 800298a:	4b32      	ldr	r3, [pc, #200]	; (8002a54 <DischargeProcedure+0x108>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d005      	beq.n	800299e <DischargeProcedure+0x52>
		{
			StatCountFlagsWs.Ws_BattOut=1;	//enable to count energy taken from battery in 1Sectimer
 8002992:	4b2c      	ldr	r3, [pc, #176]	; (8002a44 <DischargeProcedure+0xf8>)
 8002994:	2201      	movs	r2, #1
 8002996:	60da      	str	r2, [r3, #12]
			StatCountFlagsWs.DschgAs=1;		//enable counting ampere-seconds
 8002998:	4b2a      	ldr	r3, [pc, #168]	; (8002a44 <DischargeProcedure+0xf8>)
 800299a:	2201      	movs	r2, #1
 800299c:	641a      	str	r2, [r3, #64]	; 0x40
		}
		if (Adc1Measurements.Inv_current > INV_CURRENT_MIN)
 800299e:	4b2a      	ldr	r3, [pc, #168]	; (8002a48 <DischargeProcedure+0xfc>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80029a6:	d94b      	bls.n	8002a40 <DischargeProcedure+0xf4>
			if (StatCountFlagsWs.Chg_cycle_count)
 80029a8:	4b26      	ldr	r3, [pc, #152]	; (8002a44 <DischargeProcedure+0xf8>)
 80029aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d047      	beq.n	8002a40 <DischargeProcedure+0xf4>
			{	//if battery was fully charged before night, increment counter of charge cycles as night starts
				StatCountFlagsWs.Chg_cycle_count=0;
 80029b0:	4b24      	ldr	r3, [pc, #144]	; (8002a44 <DischargeProcedure+0xf8>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	629a      	str	r2, [r3, #40]	; 0x28
				StatCountFlagsWs.Chg_cycle_c2=0;
 80029b6:	4b23      	ldr	r3, [pc, #140]	; (8002a44 <DischargeProcedure+0xf8>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	631a      	str	r2, [r3, #48]	; 0x30
				StatCurrentWh.Chg_cycle_count++;
 80029bc:	4b26      	ldr	r3, [pc, #152]	; (8002a58 <DischargeProcedure+0x10c>)
 80029be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c0:	3301      	adds	r3, #1
 80029c2:	4a25      	ldr	r2, [pc, #148]	; (8002a58 <DischargeProcedure+0x10c>)
 80029c4:	6293      	str	r3, [r2, #40]	; 0x28
#endif
		InverterMOS_ON();		//can be left on, just in any case
		BatteryMOS_OFF();		//shut off controller completely
		}
	}
}
 80029c6:	e03b      	b.n	8002a40 <DischargeProcedure+0xf4>
		VoltHysteresisDsChg = 0;
 80029c8:	4b20      	ldr	r3, [pc, #128]	; (8002a4c <DischargeProcedure+0x100>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
		VoltHysteresisChg = 0;		//most likely will be cleared by uP reset anyway
 80029ce:	4b23      	ldr	r3, [pc, #140]	; (8002a5c <DischargeProcedure+0x110>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
		StatCurrentWh.Dschg_Ah_lastFull=StatCurrentWh.Dschg_Ah_current;	//store fully dschg Ah
 80029d4:	4b20      	ldr	r3, [pc, #128]	; (8002a58 <DischargeProcedure+0x10c>)
 80029d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029d8:	4a1f      	ldr	r2, [pc, #124]	; (8002a58 <DischargeProcedure+0x10c>)
 80029da:	6553      	str	r3, [r2, #84]	; 0x54
		if (!StatCountFlagsWs.Dschg_cycle_c2 && StatCountFlagsWs.Dschg_cycle_count)
 80029dc:	4b19      	ldr	r3, [pc, #100]	; (8002a44 <DischargeProcedure+0xf8>)
 80029de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d10d      	bne.n	8002a00 <DischargeProcedure+0xb4>
 80029e4:	4b17      	ldr	r3, [pc, #92]	; (8002a44 <DischargeProcedure+0xf8>)
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d009      	beq.n	8002a00 <DischargeProcedure+0xb4>
			StatCurrentWh.Dschg_Volt_lastFull = Adc1Measurements.Batt_voltage;
 80029ec:	4b16      	ldr	r3, [pc, #88]	; (8002a48 <DischargeProcedure+0xfc>)
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	4a19      	ldr	r2, [pc, #100]	; (8002a58 <DischargeProcedure+0x10c>)
 80029f2:	6653      	str	r3, [r2, #100]	; 0x64
			StatCountFlagsWs.Dschg_cycle_c2 = 1;
 80029f4:	4b13      	ldr	r3, [pc, #76]	; (8002a44 <DischargeProcedure+0xf8>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	62da      	str	r2, [r3, #44]	; 0x2c
			StatCountFlagsWs.Chg_cycle_c2 = 0;
 80029fa:	4b12      	ldr	r3, [pc, #72]	; (8002a44 <DischargeProcedure+0xf8>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	631a      	str	r2, [r3, #48]	; 0x30
		if (!StatCountFlagsWs.Dschg_cycle_count)	//if battery wasn't fully discharged before, but now it is
 8002a00:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <DischargeProcedure+0xf8>)
 8002a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d10d      	bne.n	8002a24 <DischargeProcedure+0xd8>
			StatCountFlagsWs.Dschg_cycle_count = 1;	//to count only once
 8002a08:	4b0e      	ldr	r3, [pc, #56]	; (8002a44 <DischargeProcedure+0xf8>)
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	625a      	str	r2, [r3, #36]	; 0x24
			StatCurrentWh.Dschg_cycle_count++;	//count only once
 8002a0e:	4b12      	ldr	r3, [pc, #72]	; (8002a58 <DischargeProcedure+0x10c>)
 8002a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a12:	3301      	adds	r3, #1
 8002a14:	4a10      	ldr	r2, [pc, #64]	; (8002a58 <DischargeProcedure+0x10c>)
 8002a16:	6253      	str	r3, [r2, #36]	; 0x24
			StatCountFlagsWs.Chg_cycle_count = 0;	//most likely will be cleared by system reset
 8002a18:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <DischargeProcedure+0xf8>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	629a      	str	r2, [r3, #40]	; 0x28
			StatCurrentWh.Chg_Ah_current=0;	//clear charge Ah, likely ill be cleared by reset
 8002a1e:	4b0e      	ldr	r3, [pc, #56]	; (8002a58 <DischargeProcedure+0x10c>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	661a      	str	r2, [r3, #96]	; 0x60
		InverterMOS_OFF();		//disconnect load (HW 01)and..
 8002a24:	f7ff fa32 	bl	8001e8c <InverterMOS_OFF>
		if (Uptime.minutes > 1	//and wait for statistics to be saved and then...
 8002a28:	4b0d      	ldr	r3, [pc, #52]	; (8002a60 <DischargeProcedure+0x114>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d907      	bls.n	8002a40 <DischargeProcedure+0xf4>
				&& Uptime.minutes < 10)
 8002a30:	4b0b      	ldr	r3, [pc, #44]	; (8002a60 <DischargeProcedure+0x114>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b09      	cmp	r3, #9
 8002a36:	d803      	bhi.n	8002a40 <DischargeProcedure+0xf4>
		InverterMOS_ON();		//can be left on, just in any case
 8002a38:	f7ff fa10 	bl	8001e5c <InverterMOS_ON>
		BatteryMOS_OFF();		//shut off controller completely
 8002a3c:	f7ff f9de 	bl	8001dfc <BatteryMOS_OFF>
}
 8002a40:	bf00      	nop
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	200059b8 	.word	0x200059b8
 8002a48:	20005998 	.word	0x20005998
 8002a4c:	20000254 	.word	0x20000254
 8002a50:	2000610c 	.word	0x2000610c
 8002a54:	20000244 	.word	0x20000244
 8002a58:	20005a0c 	.word	0x20005a0c
 8002a5c:	20000250 	.word	0x20000250
 8002a60:	200059fc 	.word	0x200059fc

08002a64 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a66:	b0af      	sub	sp, #188	; 0xbc
 8002a68:	af18      	add	r7, sp, #96	; 0x60
 8002a6a:	64f8      	str	r0, [r7, #76]	; 0x4c
  /* USER CODE BEGIN 5 */
	uint16_t TxSize = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

	InverterMOS_ON();
 8002a72:	f7ff f9f3 	bl	8001e5c <InverterMOS_ON>
	HAL_GPIO_WritePin(MEAS_PWR_GPIO_Port, MEAS_PWR_Pin, 0);		//turn ON power for op amp and other stuff
 8002a76:	2200      	movs	r2, #0
 8002a78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a80:	f003 f898 	bl	8005bb4 <HAL_GPIO_WritePin>
	RestoreStatisticsFromFLASH();
 8002a84:	f7fe fe26 	bl	80016d4 <RestoreStatisticsFromFLASH>
	HAL_UART_MspInit(&huart1);
 8002a88:	48a7      	ldr	r0, [pc, #668]	; (8002d28 <StartDefaultTask+0x2c4>)
 8002a8a:	f000 fd77 	bl	800357c <HAL_UART_MspInit>
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8002a8e:	4ba6      	ldr	r3, [pc, #664]	; (8002d28 <StartDefaultTask+0x2c4>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	4ba4      	ldr	r3, [pc, #656]	; (8002d28 <StartDefaultTask+0x2c4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f042 0210 	orr.w	r2, r2, #16
 8002a9c:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart1, RxBuffer, RX_BFR_SIZE);
 8002a9e:	227f      	movs	r2, #127	; 0x7f
 8002aa0:	49a2      	ldr	r1, [pc, #648]	; (8002d2c <StartDefaultTask+0x2c8>)
 8002aa2:	48a1      	ldr	r0, [pc, #644]	; (8002d28 <StartDefaultTask+0x2c4>)
 8002aa4:	f005 fc36 	bl	8008314 <HAL_UART_Receive_DMA>
	  //HAL_UART_MspDeInit();
#if HW_VER > 01
	BackupPowerON();
#endif
	if (HAL_ADC_Start_DMA(&hadc1, &Adc1RawReadings.Inv_current , sizeof(Adc1RawReadings)/sizeof(uint32_t)) != HAL_OK) return 0;
 8002aa8:	2207      	movs	r2, #7
 8002aaa:	49a1      	ldr	r1, [pc, #644]	; (8002d30 <StartDefaultTask+0x2cc>)
 8002aac:	48a1      	ldr	r0, [pc, #644]	; (8002d34 <StartDefaultTask+0x2d0>)
 8002aae:	f001 fb77 	bl	80041a0 <HAL_ADC_Start_DMA>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f040 830f 	bne.w	80030d8 <StartDefaultTask+0x674>

	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8002aba:	2201      	movs	r2, #1
 8002abc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ac0:	489d      	ldr	r0, [pc, #628]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002ac2:	f003 f877 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002acc:	489a      	ldr	r0, [pc, #616]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002ace:	f003 f871 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ad8:	4897      	ldr	r0, [pc, #604]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002ada:	f003 f86b 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 1);
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ae4:	4894      	ldr	r0, [pc, #592]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002ae6:	f003 f865 	bl	8005bb4 <HAL_GPIO_WritePin>
	sprintf(TxBuffer,  "\r\nBattery controller for On-Grid PV microinverter\r\n"
 8002aea:	f244 6350 	movw	r3, #18000	; 0x4650
 8002aee:	930c      	str	r3, [sp, #48]	; 0x30
 8002af0:	f243 23c8 	movw	r3, #13000	; 0x32c8
 8002af4:	930b      	str	r3, [sp, #44]	; 0x2c
 8002af6:	232d      	movs	r3, #45	; 0x2d
 8002af8:	930a      	str	r3, [sp, #40]	; 0x28
 8002afa:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8002afe:	9309      	str	r3, [sp, #36]	; 0x24
 8002b00:	2310      	movs	r3, #16
 8002b02:	9308      	str	r3, [sp, #32]
 8002b04:	2313      	movs	r3, #19
 8002b06:	9307      	str	r3, [sp, #28]
 8002b08:	f240 1391 	movw	r3, #401	; 0x191
 8002b0c:	9306      	str	r3, [sp, #24]
 8002b0e:	23f0      	movs	r3, #240	; 0xf0
 8002b10:	9305      	str	r3, [sp, #20]
 8002b12:	f240 1359 	movw	r3, #345	; 0x159
 8002b16:	9304      	str	r3, [sp, #16]
 8002b18:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
 8002b1c:	9303      	str	r3, [sp, #12]
 8002b1e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002b22:	9302      	str	r3, [sp, #8]
 8002b24:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002b28:	9301      	str	r3, [sp, #4]
 8002b2a:	2350      	movs	r3, #80	; 0x50
 8002b2c:	9300      	str	r3, [sp, #0]
 8002b2e:	2330      	movs	r3, #48	; 0x30
 8002b30:	2201      	movs	r2, #1
 8002b32:	4982      	ldr	r1, [pc, #520]	; (8002d3c <StartDefaultTask+0x2d8>)
 8002b34:	4882      	ldr	r0, [pc, #520]	; (8002d40 <StartDefaultTask+0x2dc>)
 8002b36:	f00a fe4f 	bl	800d7d8 <siprintf>
			"\r\nStart\n\r"
			,HW_VER,NO_FLASH_PAGES,MOSFET_MAX_TEMP,PV_CURRENT_MIN,INV_CURRENT_MIN,PV_OCV_VOLGATE
			,BATT_MIN_VOLTAGE,BATT_CRITICAL_MIN_VOLTAGE,BATT_MAX_VOLTAGE,BATT_VOLTAGE_MAXHYSTERESIS
			,BATT_VOLTAGE_MINHYSTERESIS,TIME2RESET_INV, TIME2OVLD_INV, INV_CURRENT_MAX, INV_CURR_SC
			);
	TxSize = strlen(TxBuffer);
 8002b3a:	4881      	ldr	r0, [pc, #516]	; (8002d40 <StartDefaultTask+0x2dc>)
 8002b3c:	f7fd fb48 	bl	80001d0 <strlen>
 8002b40:	4603      	mov	r3, r0
 8002b42:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
 8002b46:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	497c      	ldr	r1, [pc, #496]	; (8002d40 <StartDefaultTask+0x2dc>)
 8002b4e:	4876      	ldr	r0, [pc, #472]	; (8002d28 <StartDefaultTask+0x2c4>)
 8002b50:	f005 fb50 	bl	80081f4 <HAL_UART_Transmit_DMA>
	//BatteryMOS_ON();
	//BatteryMOS_OFF();
	//InverterMOS_OFF();
    //InverterMOS_ON();
	osDelay(5);
 8002b54:	2005      	movs	r0, #5
 8002b56:	f006 ff04 	bl	8009962 <osDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b60:	4875      	ldr	r0, [pc, #468]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002b62:	f003 f827 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8002b66:	2200      	movs	r2, #0
 8002b68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b6c:	4872      	ldr	r0, [pc, #456]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002b6e:	f003 f821 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 8002b72:	2200      	movs	r2, #0
 8002b74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b78:	486f      	ldr	r0, [pc, #444]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002b7a:	f003 f81b 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b84:	486c      	ldr	r0, [pc, #432]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002b86:	f003 f815 	bl	8005bb4 <HAL_GPIO_WritePin>
	ReadConfig();
 8002b8a:	f7ff f84d 	bl	8001c28 <ReadConfig>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, ConfigReg & 0b00000001);
 8002b8e:	4b6d      	ldr	r3, [pc, #436]	; (8002d44 <StartDefaultTask+0x2e0>)
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	461a      	mov	r2, r3
 8002b9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b9e:	4866      	ldr	r0, [pc, #408]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002ba0:	f003 f808 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, ConfigReg & 0b00000010);
 8002ba4:	4b67      	ldr	r3, [pc, #412]	; (8002d44 <StartDefaultTask+0x2e0>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	461a      	mov	r2, r3
 8002bb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002bb4:	4860      	ldr	r0, [pc, #384]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002bb6:	f002 fffd 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, ConfigReg & 0b00000100);
 8002bba:	4b62      	ldr	r3, [pc, #392]	; (8002d44 <StartDefaultTask+0x2e0>)
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	f003 0304 	and.w	r3, r3, #4
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bca:	485b      	ldr	r0, [pc, #364]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002bcc:	f002 fff2 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, ConfigReg & 0b00001000);
 8002bd0:	4b5c      	ldr	r3, [pc, #368]	; (8002d44 <StartDefaultTask+0x2e0>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	f003 0308 	and.w	r3, r3, #8
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	461a      	mov	r2, r3
 8002bdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002be0:	4855      	ldr	r0, [pc, #340]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002be2:	f002 ffe7 	bl	8005bb4 <HAL_GPIO_WritePin>
	osDelay(50);
 8002be6:	2032      	movs	r0, #50	; 0x32
 8002be8:	f006 febb 	bl	8009962 <osDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8002bec:	2200      	movs	r2, #0
 8002bee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bf2:	4851      	ldr	r0, [pc, #324]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002bf4:	f002 ffde 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002bfe:	484e      	ldr	r0, [pc, #312]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002c00:	f002 ffd8 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 8002c04:	2200      	movs	r2, #0
 8002c06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c0a:	484b      	ldr	r0, [pc, #300]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002c0c:	f002 ffd2 	bl	8005bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 8002c10:	2200      	movs	r2, #0
 8002c12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c16:	4848      	ldr	r0, [pc, #288]	; (8002d38 <StartDefaultTask+0x2d4>)
 8002c18:	f002 ffcc 	bl	8005bb4 <HAL_GPIO_WritePin>
    		"MaxBatVolt %u, MinBatVolt %u, "
    		"InvOvcCntr %u, InvExtRstCnt %u, "
    		"ChmAhLastF %u, DchmAhLastF %u, "
    		"DschVlastF %u, ChVlastF %u, "
    		"\r\n"
    ,(unsigned int)StatCurrentWh.FlashPageCounter, (unsigned int )StatCurrentWh.Time_NightTime, (unsigned int )StatCurrentWh.Time_NoBattery2Chg, (unsigned int )StatCurrentWh.Time_NoInv
 8002c1c:	4b4a      	ldr	r3, [pc, #296]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c22:	4b49      	ldr	r3, [pc, #292]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c24:	69d9      	ldr	r1, [r3, #28]
 8002c26:	6479      	str	r1, [r7, #68]	; 0x44
 8002c28:	4b47      	ldr	r3, [pc, #284]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c2a:	6a18      	ldr	r0, [r3, #32]
 8002c2c:	6438      	str	r0, [r7, #64]	; 0x40
 8002c2e:	4b46      	ldr	r3, [pc, #280]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c30:	699c      	ldr	r4, [r3, #24]
 8002c32:	63fc      	str	r4, [r7, #60]	; 0x3c
	,(unsigned int)StatCurrentWh.Wh_BattIn
 8002c34:	4b44      	ldr	r3, [pc, #272]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c36:	685d      	ldr	r5, [r3, #4]
 8002c38:	63bd      	str	r5, [r7, #56]	; 0x38
    ,(unsigned int)StatCurrentWh.Wh_BattNoInv, (unsigned int )StatCurrentWh.Wh_BattOut
 8002c3a:	4b43      	ldr	r3, [pc, #268]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c3c:	689e      	ldr	r6, [r3, #8]
 8002c3e:	637e      	str	r6, [r7, #52]	; 0x34
 8002c40:	4b41      	ldr	r3, [pc, #260]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	633a      	str	r2, [r7, #48]	; 0x30
	,(unsigned int)StatCurrentWh.Wh_BattRecharge, (unsigned int )StatCurrentWh.Wh_Inverter
 8002c46:	4b40      	ldr	r3, [pc, #256]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c48:	6959      	ldr	r1, [r3, #20]
 8002c4a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002c4c:	4b3e      	ldr	r3, [pc, #248]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	62bb      	str	r3, [r7, #40]	; 0x28
	,(unsigned int)StatCurrentWh.Dschg_cycle_count, (unsigned int )StatCurrentWh.Chg_cycle_count
 8002c52:	4b3d      	ldr	r3, [pc, #244]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c54:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002c56:	6278      	str	r0, [r7, #36]	; 0x24
 8002c58:	4b3b      	ldr	r3, [pc, #236]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c5a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8002c5c:	623c      	str	r4, [r7, #32]
	,(unsigned int)StatCurrentWh.InvFaultCntr, (unsigned int)StatCurrentWh.InvResetCntr
 8002c5e:	4b3a      	ldr	r3, [pc, #232]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c60:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 8002c62:	61fd      	str	r5, [r7, #28]
 8002c64:	4b38      	ldr	r3, [pc, #224]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c66:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8002c68:	61be      	str	r6, [r7, #24]
	,(unsigned int)StatCurrentWh.MaxTempBatMos, (unsigned int)StatCurrentWh.MaxTempInvMos
 8002c6a:	4b37      	ldr	r3, [pc, #220]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c6e:	617a      	str	r2, [r7, #20]
 8002c70:	4b35      	ldr	r3, [pc, #212]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c72:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c74:	6139      	str	r1, [r7, #16]
	,(unsigned int)StatCurrentWh.MaxInvCurrent, (unsigned int)StatCurrentWh.MaxPVCurrent
 8002c76:	4b34      	ldr	r3, [pc, #208]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	4b32      	ldr	r3, [pc, #200]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c7e:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8002c80:	60b8      	str	r0, [r7, #8]
	,(unsigned int)StatCurrentWh.MaxBatVoltage, (unsigned int)StatCurrentWh.MinBatVoltage
 8002c82:	4b31      	ldr	r3, [pc, #196]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c84:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8002c86:	607c      	str	r4, [r7, #4]
 8002c88:	4b2f      	ldr	r3, [pc, #188]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c8a:	6c9e      	ldr	r6, [r3, #72]	; 0x48
	,(unsigned int)StatCurrentWh.InvOvcCounter, (unsigned int)StatCurrentWh.InvExtResetCnt
 8002c8c:	4b2e      	ldr	r3, [pc, #184]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c8e:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
 8002c90:	4b2d      	ldr	r3, [pc, #180]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c92:	6d1c      	ldr	r4, [r3, #80]	; 0x50
	,(unsigned int)StatCurrentWh.Chg_Ah_lastFull, (unsigned int)StatCurrentWh.Dschg_Ah_lastFull
 8002c94:	4b2c      	ldr	r3, [pc, #176]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c96:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8002c98:	4b2b      	ldr	r3, [pc, #172]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c9a:	6d59      	ldr	r1, [r3, #84]	; 0x54
	,(unsigned int)StatCurrentWh.Dschg_Volt_lastFull, (unsigned int)StatCurrentWh.Chg_Volt_lastFull
 8002c9c:	4b2a      	ldr	r3, [pc, #168]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002c9e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002ca0:	4b29      	ldr	r3, [pc, #164]	; (8002d48 <StartDefaultTask+0x2e4>)
 8002ca2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    sprintf(TxBuffer, "Stat_Flash:FlashPCount %u, TNightTime %u,TNoBat2Chg %u,TNoInv %u, "
 8002ca4:	9316      	str	r3, [sp, #88]	; 0x58
 8002ca6:	9215      	str	r2, [sp, #84]	; 0x54
 8002ca8:	9114      	str	r1, [sp, #80]	; 0x50
 8002caa:	9013      	str	r0, [sp, #76]	; 0x4c
 8002cac:	9412      	str	r4, [sp, #72]	; 0x48
 8002cae:	9511      	str	r5, [sp, #68]	; 0x44
 8002cb0:	9610      	str	r6, [sp, #64]	; 0x40
 8002cb2:	687c      	ldr	r4, [r7, #4]
 8002cb4:	940f      	str	r4, [sp, #60]	; 0x3c
 8002cb6:	68b8      	ldr	r0, [r7, #8]
 8002cb8:	900e      	str	r0, [sp, #56]	; 0x38
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	930d      	str	r3, [sp, #52]	; 0x34
 8002cbe:	6939      	ldr	r1, [r7, #16]
 8002cc0:	910c      	str	r1, [sp, #48]	; 0x30
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	920b      	str	r2, [sp, #44]	; 0x2c
 8002cc6:	69be      	ldr	r6, [r7, #24]
 8002cc8:	960a      	str	r6, [sp, #40]	; 0x28
 8002cca:	69fd      	ldr	r5, [r7, #28]
 8002ccc:	9509      	str	r5, [sp, #36]	; 0x24
 8002cce:	6a3c      	ldr	r4, [r7, #32]
 8002cd0:	9408      	str	r4, [sp, #32]
 8002cd2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002cd4:	9007      	str	r0, [sp, #28]
 8002cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd8:	9306      	str	r3, [sp, #24]
 8002cda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002cdc:	9105      	str	r1, [sp, #20]
 8002cde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ce0:	9204      	str	r2, [sp, #16]
 8002ce2:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 8002ce4:	9603      	str	r6, [sp, #12]
 8002ce6:	6bbd      	ldr	r5, [r7, #56]	; 0x38
 8002ce8:	9502      	str	r5, [sp, #8]
 8002cea:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8002cec:	9401      	str	r4, [sp, #4]
 8002cee:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002cf0:	9000      	str	r0, [sp, #0]
 8002cf2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002cf6:	4915      	ldr	r1, [pc, #84]	; (8002d4c <StartDefaultTask+0x2e8>)
 8002cf8:	4811      	ldr	r0, [pc, #68]	; (8002d40 <StartDefaultTask+0x2dc>)
 8002cfa:	f00a fd6d 	bl	800d7d8 <siprintf>
    );
    TxSize = strlen(TxBuffer);
 8002cfe:	4810      	ldr	r0, [pc, #64]	; (8002d40 <StartDefaultTask+0x2dc>)
 8002d00:	f7fd fa66 	bl	80001d0 <strlen>
 8002d04:	4603      	mov	r3, r0
 8002d06:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
 8002d0a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002d0e:	461a      	mov	r2, r3
 8002d10:	490b      	ldr	r1, [pc, #44]	; (8002d40 <StartDefaultTask+0x2dc>)
 8002d12:	4805      	ldr	r0, [pc, #20]	; (8002d28 <StartDefaultTask+0x2c4>)
 8002d14:	f005 fa6e 	bl	80081f4 <HAL_UART_Transmit_DMA>
    osTimerStart(myTimer01Handle, 100);		//start timer
 8002d18:	4b0d      	ldr	r3, [pc, #52]	; (8002d50 <StartDefaultTask+0x2ec>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2164      	movs	r1, #100	; 0x64
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f006 fecc 	bl	8009abc <osTimerStart>
 8002d24:	e016      	b.n	8002d54 <StartDefaultTask+0x2f0>
 8002d26:	bf00      	nop
 8002d28:	20005b74 	.word	0x20005b74
 8002d2c:	20005c84 	.word	0x20005c84
 8002d30:	20006110 	.word	0x20006110
 8002d34:	20005ac8 	.word	0x20005ac8
 8002d38:	48000400 	.word	0x48000400
 8002d3c:	08011fc8 	.word	0x08011fc8
 8002d40:	20005d08 	.word	0x20005d08
 8002d44:	20005994 	.word	0x20005994
 8002d48:	20005a0c 	.word	0x20005a0c
 8002d4c:	080121a0 	.word	0x080121a0
 8002d50:	20005d04 	.word	0x20005d04
    StatCurrentWh.Chg_Ah_current=0;
 8002d54:	4b8d      	ldr	r3, [pc, #564]	; (8002f8c <StartDefaultTask+0x528>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	661a      	str	r2, [r3, #96]	; 0x60
    StatCurrentWh.Dschg_Ah_current=0;
 8002d5a:	4b8c      	ldr	r3, [pc, #560]	; (8002f8c <StartDefaultTask+0x528>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	659a      	str	r2, [r3, #88]	; 0x58
  /* Infinite loop */
  for(;;)
  {

	osDelay(90);		//one second delay
 8002d60:	205a      	movs	r0, #90	; 0x5a
 8002d62:	f006 fdfe 	bl	8009962 <osDelay>
    HAL_GPIO_WritePin(MEAS_PWR_GPIO_Port, MEAS_PWR_Pin, 0);		//turn ON power for op amp and other stuff; just before soft timer starts
 8002d66:	2200      	movs	r2, #0
 8002d68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d70:	f002 ff20 	bl	8005bb4 <HAL_GPIO_WritePin>
    while (!FlagRunMainLoop) {osDelay(2);};		//synchronizing timer with main loop
 8002d74:	e002      	b.n	8002d7c <StartDefaultTask+0x318>
 8002d76:	2002      	movs	r0, #2
 8002d78:	f006 fdf3 	bl	8009962 <osDelay>
 8002d7c:	4b84      	ldr	r3, [pc, #528]	; (8002f90 <StartDefaultTask+0x52c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0f8      	beq.n	8002d76 <StartDefaultTask+0x312>
    //diabling pwr for op amp must be synchronized with ADC. for now permanently ON.
    //HAL_GPIO_WritePin(MEAS_PWR_GPIO_Port, MEAS_PWR_Pin, 1);		//turn OFF power for op amp and other stuff; when procedure is complete
    if (Flag_ShowStats == 3)
 8002d84:	4b83      	ldr	r3, [pc, #524]	; (8002f94 <StartDefaultTask+0x530>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	d147      	bne.n	8002e1c <StartDefaultTask+0x3b8>
    {
        Flag_ShowStats = 2;
 8002d8c:	4b81      	ldr	r3, [pc, #516]	; (8002f94 <StartDefaultTask+0x530>)
 8002d8e:	2202      	movs	r2, #2
 8002d90:	601a      	str	r2, [r3, #0]
    			"DschgC %u; ChgC %u, "
    			"InvResetCntr %u, "
    			"ChmAhcur %u, DchmAhCur %u, "
    			"ChmAhLF %u, DchmAhLF %u, "
        		"\r\n"
        ,(unsigned int )StatCurrentWh.FlashPageCounter, (unsigned int )StatCurrentWh.Time_NightTime, (unsigned int )StatCurrentWh.Time_NoBattery2Chg, (unsigned int )StatCurrentWh.Time_NoInv
 8002d92:	4b7e      	ldr	r3, [pc, #504]	; (8002f8c <StartDefaultTask+0x528>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d98:	4b7c      	ldr	r3, [pc, #496]	; (8002f8c <StartDefaultTask+0x528>)
 8002d9a:	69d9      	ldr	r1, [r3, #28]
 8002d9c:	6479      	str	r1, [r7, #68]	; 0x44
 8002d9e:	4b7b      	ldr	r3, [pc, #492]	; (8002f8c <StartDefaultTask+0x528>)
 8002da0:	6a18      	ldr	r0, [r3, #32]
 8002da2:	4b7a      	ldr	r3, [pc, #488]	; (8002f8c <StartDefaultTask+0x528>)
 8002da4:	699c      	ldr	r4, [r3, #24]
    	,(unsigned int )StatCurrentWh.Wh_BattIn
 8002da6:	4b79      	ldr	r3, [pc, #484]	; (8002f8c <StartDefaultTask+0x528>)
 8002da8:	685d      	ldr	r5, [r3, #4]
        ,(unsigned int )StatCurrentWh.Wh_BattNoInv, (unsigned int )StatCurrentWh.Wh_BattOut
 8002daa:	4b78      	ldr	r3, [pc, #480]	; (8002f8c <StartDefaultTask+0x528>)
 8002dac:	689e      	ldr	r6, [r3, #8]
 8002dae:	4b77      	ldr	r3, [pc, #476]	; (8002f8c <StartDefaultTask+0x528>)
 8002db0:	691a      	ldr	r2, [r3, #16]
 8002db2:	643a      	str	r2, [r7, #64]	; 0x40
    	,(unsigned int )StatCurrentWh.Wh_BattRecharge, (unsigned int )StatCurrentWh.Wh_Inverter
 8002db4:	4b75      	ldr	r3, [pc, #468]	; (8002f8c <StartDefaultTask+0x528>)
 8002db6:	6959      	ldr	r1, [r3, #20]
 8002db8:	63f9      	str	r1, [r7, #60]	; 0x3c
 8002dba:	4b74      	ldr	r3, [pc, #464]	; (8002f8c <StartDefaultTask+0x528>)
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	63bb      	str	r3, [r7, #56]	; 0x38
		,(unsigned int )StatCurrentWh.Dschg_cycle_count, (unsigned int )StatCurrentWh.Chg_cycle_count
 8002dc0:	4b72      	ldr	r3, [pc, #456]	; (8002f8c <StartDefaultTask+0x528>)
 8002dc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dc4:	637a      	str	r2, [r7, #52]	; 0x34
 8002dc6:	4b71      	ldr	r3, [pc, #452]	; (8002f8c <StartDefaultTask+0x528>)
 8002dc8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002dca:	6339      	str	r1, [r7, #48]	; 0x30
		,(unsigned int )StatCurrentWh.InvResetCntr
 8002dcc:	4b6f      	ldr	r3, [pc, #444]	; (8002f8c <StartDefaultTask+0x528>)
 8002dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
		,(unsigned int)StatCurrentWh.Chg_Ah_current, (unsigned int)StatCurrentWh.Dschg_Ah_current
 8002dd2:	4b6e      	ldr	r3, [pc, #440]	; (8002f8c <StartDefaultTask+0x528>)
 8002dd4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002dd6:	62ba      	str	r2, [r7, #40]	; 0x28
 8002dd8:	4b6c      	ldr	r3, [pc, #432]	; (8002f8c <StartDefaultTask+0x528>)
 8002dda:	6d99      	ldr	r1, [r3, #88]	; 0x58
		,(unsigned int)StatCurrentWh.Chg_Ah_lastFull, (unsigned int)StatCurrentWh.Dschg_Ah_lastFull
 8002ddc:	4b6b      	ldr	r3, [pc, #428]	; (8002f8c <StartDefaultTask+0x528>)
 8002dde:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002de0:	4b6a      	ldr	r3, [pc, #424]	; (8002f8c <StartDefaultTask+0x528>)
 8002de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    	sprintf(TxBuffer, "Wh.FlashPage: %u, TNightTime %u,TNoBatt2Chg %u,TNoInv %u, "
 8002de4:	930d      	str	r3, [sp, #52]	; 0x34
 8002de6:	920c      	str	r2, [sp, #48]	; 0x30
 8002de8:	910b      	str	r1, [sp, #44]	; 0x2c
 8002dea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dec:	920a      	str	r2, [sp, #40]	; 0x28
 8002dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df0:	9309      	str	r3, [sp, #36]	; 0x24
 8002df2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002df4:	9108      	str	r1, [sp, #32]
 8002df6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002df8:	9207      	str	r2, [sp, #28]
 8002dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dfc:	9306      	str	r3, [sp, #24]
 8002dfe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002e00:	9105      	str	r1, [sp, #20]
 8002e02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002e04:	9204      	str	r2, [sp, #16]
 8002e06:	9603      	str	r6, [sp, #12]
 8002e08:	9502      	str	r5, [sp, #8]
 8002e0a:	9401      	str	r4, [sp, #4]
 8002e0c:	9000      	str	r0, [sp, #0]
 8002e0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e12:	4961      	ldr	r1, [pc, #388]	; (8002f98 <StartDefaultTask+0x534>)
 8002e14:	4861      	ldr	r0, [pc, #388]	; (8002f9c <StartDefaultTask+0x538>)
 8002e16:	f00a fcdf 	bl	800d7d8 <siprintf>
 8002e1a:	e079      	b.n	8002f10 <StartDefaultTask+0x4ac>
        );
    }
    else if (Flag_ShowStats == 2)
 8002e1c:	4b5d      	ldr	r3, [pc, #372]	; (8002f94 <StartDefaultTask+0x530>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d12e      	bne.n	8002e82 <StartDefaultTask+0x41e>
    {
    	Flag_ShowStats = 1;
 8002e24:	4b5b      	ldr	r3, [pc, #364]	; (8002f94 <StartDefaultTask+0x530>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	601a      	str	r2, [r3, #0]
        		"WsBattNoInv %u; Ws_BattOut %u, "
        		"WsBattRech %u; Ws_Inv %u, "
    			"DuskTime %u, "
    			"ChgmAs %u, DchgmAs %u, "
        		"\r\n"
        ,(unsigned int )StatCurrentWs.Time_NightTime, (unsigned int )StatCurrentWs.Time_NoBattery2Chg, (unsigned int )StatCurrentWs.Time_NoInv
 8002e2a:	4b5d      	ldr	r3, [pc, #372]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e30:	4b5b      	ldr	r3, [pc, #364]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e32:	6a19      	ldr	r1, [r3, #32]
 8002e34:	6479      	str	r1, [r7, #68]	; 0x44
 8002e36:	4b5a      	ldr	r3, [pc, #360]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e38:	699b      	ldr	r3, [r3, #24]
    	,(unsigned int )StatCurrentWs.Ws_BattIn
 8002e3a:	4a59      	ldr	r2, [pc, #356]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e3c:	6812      	ldr	r2, [r2, #0]
        ,(unsigned int )StatCurrentWs.Ws_BattNoInv, (unsigned int )StatCurrentWs.Ws_BattOut
 8002e3e:	4958      	ldr	r1, [pc, #352]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e40:	6849      	ldr	r1, [r1, #4]
 8002e42:	4857      	ldr	r0, [pc, #348]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e44:	68c0      	ldr	r0, [r0, #12]
 8002e46:	6438      	str	r0, [r7, #64]	; 0x40
    	,(unsigned int )StatCurrentWs.Ws_BattRecharge, (unsigned int )StatCurrentWs.Ws_Inverter
 8002e48:	4c55      	ldr	r4, [pc, #340]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e4a:	6924      	ldr	r4, [r4, #16]
 8002e4c:	4d54      	ldr	r5, [pc, #336]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e4e:	68ad      	ldr	r5, [r5, #8]
		,(unsigned int)StatCurrentWs.Time_DuskTime
 8002e50:	4e53      	ldr	r6, [pc, #332]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e52:	6bb6      	ldr	r6, [r6, #56]	; 0x38
		,(unsigned int)StatCurrentWs.ChgAs, (unsigned int)StatCurrentWs.DschgAs
 8002e54:	4852      	ldr	r0, [pc, #328]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e56:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8002e58:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002e5a:	4851      	ldr	r0, [pc, #324]	; (8002fa0 <StartDefaultTask+0x53c>)
 8002e5c:	6c00      	ldr	r0, [r0, #64]	; 0x40
    	sprintf(TxBuffer, "Ws.TNightTime %u,TNoBat2Chg %u,TNoInv %u, "
 8002e5e:	9008      	str	r0, [sp, #32]
 8002e60:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e62:	9007      	str	r0, [sp, #28]
 8002e64:	9606      	str	r6, [sp, #24]
 8002e66:	9505      	str	r5, [sp, #20]
 8002e68:	9404      	str	r4, [sp, #16]
 8002e6a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002e6c:	9003      	str	r0, [sp, #12]
 8002e6e:	9102      	str	r1, [sp, #8]
 8002e70:	9201      	str	r2, [sp, #4]
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e78:	494a      	ldr	r1, [pc, #296]	; (8002fa4 <StartDefaultTask+0x540>)
 8002e7a:	4848      	ldr	r0, [pc, #288]	; (8002f9c <StartDefaultTask+0x538>)
 8002e7c:	f00a fcac 	bl	800d7d8 <siprintf>
 8002e80:	e046      	b.n	8002f10 <StartDefaultTask+0x4ac>
        );
    }
    else
	{
    	Flag_ShowStats = 0;
 8002e82:	4b44      	ldr	r3, [pc, #272]	; (8002f94 <StartDefaultTask+0x530>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
				"temp PCB %u; invMOS %u; batMOS %u, "
				" mAInv %u; mAPV %u; "
				"VPV %u; VBat %u; "
				"Ext_I %u, "
				"\r\n"
		,(unsigned int )Uptime.days, (unsigned int )Uptime.hours, (unsigned int )Uptime.minutes, (unsigned int )Uptime.seconds
 8002e88:	4b47      	ldr	r3, [pc, #284]	; (8002fa8 <StartDefaultTask+0x544>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e8e:	4b46      	ldr	r3, [pc, #280]	; (8002fa8 <StartDefaultTask+0x544>)
 8002e90:	6899      	ldr	r1, [r3, #8]
 8002e92:	6479      	str	r1, [r7, #68]	; 0x44
 8002e94:	4b44      	ldr	r3, [pc, #272]	; (8002fa8 <StartDefaultTask+0x544>)
 8002e96:	6858      	ldr	r0, [r3, #4]
 8002e98:	4b43      	ldr	r3, [pc, #268]	; (8002fa8 <StartDefaultTask+0x544>)
 8002e9a:	681c      	ldr	r4, [r3, #0]
		sprintf(TxBuffer, "%u d %u h %u m %u s "
 8002e9c:	4b43      	ldr	r3, [pc, #268]	; (8002fac <StartDefaultTask+0x548>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ea2:	4b43      	ldr	r3, [pc, #268]	; (8002fb0 <StartDefaultTask+0x54c>)
 8002ea4:	681d      	ldr	r5, [r3, #0]
 8002ea6:	4b43      	ldr	r3, [pc, #268]	; (8002fb4 <StartDefaultTask+0x550>)
 8002ea8:	681e      	ldr	r6, [r3, #0]
 8002eaa:	4b43      	ldr	r3, [pc, #268]	; (8002fb8 <StartDefaultTask+0x554>)
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	63fa      	str	r2, [r7, #60]	; 0x3c
		,(unsigned int )ConfigReg
		,(unsigned int )FlagInverterMOS, (unsigned int )FlagBatteryMOS, (unsigned int)FlagBackupMOS
		,(unsigned int )Adc1Measurements.NTC1_PCB, (unsigned int )Adc1Measurements.NTC2_Inverter_mos, (unsigned int )Adc1Measurements.NTC3_Battery_mos
 8002eb0:	4b42      	ldr	r3, [pc, #264]	; (8002fbc <StartDefaultTask+0x558>)
 8002eb2:	6919      	ldr	r1, [r3, #16]
 8002eb4:	63b9      	str	r1, [r7, #56]	; 0x38
 8002eb6:	4b41      	ldr	r3, [pc, #260]	; (8002fbc <StartDefaultTask+0x558>)
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	637b      	str	r3, [r7, #52]	; 0x34
 8002ebc:	4b3f      	ldr	r3, [pc, #252]	; (8002fbc <StartDefaultTask+0x558>)
 8002ebe:	699a      	ldr	r2, [r3, #24]
 8002ec0:	633a      	str	r2, [r7, #48]	; 0x30
		,(unsigned int)Adc1Measurements.Inv_current
 8002ec2:	4b3e      	ldr	r3, [pc, #248]	; (8002fbc <StartDefaultTask+0x558>)
 8002ec4:	6819      	ldr	r1, [r3, #0]
 8002ec6:	62f9      	str	r1, [r7, #44]	; 0x2c
		,(unsigned int)Adc1Measurements.PV_current
 8002ec8:	4b3c      	ldr	r3, [pc, #240]	; (8002fbc <StartDefaultTask+0x558>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	62bb      	str	r3, [r7, #40]	; 0x28
		,(unsigned int)Adc1Measurements.PV_voltage
 8002ece:	4b3b      	ldr	r3, [pc, #236]	; (8002fbc <StartDefaultTask+0x558>)
 8002ed0:	6899      	ldr	r1, [r3, #8]
		,(unsigned int)Adc1Measurements.Batt_voltage	// (unsigned int)Adc1Measurements.Batt_voltage%100
 8002ed2:	4b3a      	ldr	r3, [pc, #232]	; (8002fbc <StartDefaultTask+0x558>)
 8002ed4:	68da      	ldr	r2, [r3, #12]
		sprintf(TxBuffer, "%u d %u h %u m %u s "
 8002ed6:	4b3a      	ldr	r3, [pc, #232]	; (8002fc0 <StartDefaultTask+0x55c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	930d      	str	r3, [sp, #52]	; 0x34
 8002edc:	920c      	str	r2, [sp, #48]	; 0x30
 8002ede:	910b      	str	r1, [sp, #44]	; 0x2c
 8002ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee2:	930a      	str	r3, [sp, #40]	; 0x28
 8002ee4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ee6:	9109      	str	r1, [sp, #36]	; 0x24
 8002ee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002eea:	9208      	str	r2, [sp, #32]
 8002eec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eee:	9307      	str	r3, [sp, #28]
 8002ef0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ef2:	9106      	str	r1, [sp, #24]
 8002ef4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ef6:	9205      	str	r2, [sp, #20]
 8002ef8:	9604      	str	r6, [sp, #16]
 8002efa:	9503      	str	r5, [sp, #12]
 8002efc:	6c3d      	ldr	r5, [r7, #64]	; 0x40
 8002efe:	9502      	str	r5, [sp, #8]
 8002f00:	9401      	str	r4, [sp, #4]
 8002f02:	9000      	str	r0, [sp, #0]
 8002f04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f08:	492e      	ldr	r1, [pc, #184]	; (8002fc4 <StartDefaultTask+0x560>)
 8002f0a:	4824      	ldr	r0, [pc, #144]	; (8002f9c <StartDefaultTask+0x538>)
 8002f0c:	f00a fc64 	bl	800d7d8 <siprintf>
		,(unsigned int)FlagExt_I
		);
	}
    TxSize = strlen(TxBuffer);
 8002f10:	4822      	ldr	r0, [pc, #136]	; (8002f9c <StartDefaultTask+0x538>)
 8002f12:	f7fd f95d 	bl	80001d0 <strlen>
 8002f16:	4603      	mov	r3, r0
 8002f18:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
    if (TxSize>TX_BFR_SIZE) TxSize=TX_BFR_SIZE;
 8002f1c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002f20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f24:	d303      	bcc.n	8002f2e <StartDefaultTask+0x4ca>
 8002f26:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002f2a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)TxBuffer, TxSize);
 8002f2e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002f32:	461a      	mov	r2, r3
 8002f34:	4919      	ldr	r1, [pc, #100]	; (8002f9c <StartDefaultTask+0x538>)
 8002f36:	4824      	ldr	r0, [pc, #144]	; (8002fc8 <StartDefaultTask+0x564>)
 8002f38:	f005 f95c 	bl	80081f4 <HAL_UART_Transmit_DMA>

    if (Flag_StoreStatistics)
 8002f3c:	4b23      	ldr	r3, [pc, #140]	; (8002fcc <StartDefaultTask+0x568>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d004      	beq.n	8002f4e <StartDefaultTask+0x4ea>
    	{
    		StoreStatistics2FLASH();
 8002f44:	f7fe fc56 	bl	80017f4 <StoreStatistics2FLASH>
    		Flag_StoreStatistics=0;
 8002f48:	4b20      	ldr	r3, [pc, #128]	; (8002fcc <StartDefaultTask+0x568>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	601a      	str	r2, [r3, #0]
    	}

    /*main algorithm*/
    //**************************************CONFIG ENERGY TO MAINS************************************
    if (ConfigReg < CONFIG_BATT_0DELAY)
 8002f4e:	4b17      	ldr	r3, [pc, #92]	; (8002fac <StartDefaultTask+0x548>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b06      	cmp	r3, #6
 8002f54:	d83c      	bhi.n	8002fd0 <StartDefaultTask+0x56c>
    {
    	//is OK to switch on INV mosfet?
    	if (Adc1Measurements.NTC2_Inverter_mos > MOSFET_MAX_TEMP)
 8002f56:	4b19      	ldr	r3, [pc, #100]	; (8002fbc <StartDefaultTask+0x558>)
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	2b50      	cmp	r3, #80	; 0x50
 8002f5c:	d905      	bls.n	8002f6a <StartDefaultTask+0x506>
    	{//no, its too hot
    		ConfigReg = CONFIG_BATT_0DELAY;	//config changed 'energy to battery'
 8002f5e:	4b13      	ldr	r3, [pc, #76]	; (8002fac <StartDefaultTask+0x548>)
 8002f60:	2207      	movs	r2, #7
 8002f62:	701a      	strb	r2, [r3, #0]
			InverterMOS_OFF();		//OVT for InvMosfet usually happens during battery discharge
 8002f64:	f7fe ff92 	bl	8001e8c <InverterMOS_OFF>
 8002f68:	e6fa      	b.n	8002d60 <StartDefaultTask+0x2fc>
    	else
    	{//yes, you can switch on INV mosfet
    		//is it day?
    		//caution: too high PV_CURRENT_MIN causes troublesome starting at dawn, controllers disables BATMOSON (batt discharged) but PV current is too weak to keep INVerter operational
    		//too low PV_CURRENT_MIN causes troublesome change operation mode at dusk - inverter causes restarts of controller overloading weak PV current source
			if (Adc1Measurements.PV_current > PV_CURRENT_MIN ||
 8002f6a:	4b14      	ldr	r3, [pc, #80]	; (8002fbc <StartDefaultTask+0x558>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002f72:	d804      	bhi.n	8002f7e <StartDefaultTask+0x51a>
					Adc1Measurements.PV_voltage > PV_OCV_VOLGATE)
 8002f74:	4b11      	ldr	r3, [pc, #68]	; (8002fbc <StartDefaultTask+0x558>)
 8002f76:	689b      	ldr	r3, [r3, #8]
			if (Adc1Measurements.PV_current > PV_CURRENT_MIN ||
 8002f78:	f5b3 7fdc 	cmp.w	r3, #440	; 0x1b8
 8002f7c:	d902      	bls.n	8002f84 <StartDefaultTask+0x520>
			{//yes, its day
				InverterOn_batteryAsBackup();
 8002f7e:	f7ff fc2d 	bl	80027dc <InverterOn_batteryAsBackup>
 8002f82:	e0a8      	b.n	80030d6 <StartDefaultTask+0x672>
			}//end of its day
    		else
    		{//no, its night
    			DischargeProcedure();
 8002f84:	f7ff fce2 	bl	800294c <DischargeProcedure>
 8002f88:	e6ea      	b.n	8002d60 <StartDefaultTask+0x2fc>
 8002f8a:	bf00      	nop
 8002f8c:	20005a0c 	.word	0x20005a0c
 8002f90:	20000260 	.word	0x20000260
 8002f94:	2000025c 	.word	0x2000025c
 8002f98:	08012324 	.word	0x08012324
 8002f9c:	20005d08 	.word	0x20005d08
 8002fa0:	20005bf8 	.word	0x20005bf8
 8002fa4:	08012400 	.word	0x08012400
 8002fa8:	200059fc 	.word	0x200059fc
 8002fac:	20005994 	.word	0x20005994
 8002fb0:	20000244 	.word	0x20000244
 8002fb4:	20000240 	.word	0x20000240
 8002fb8:	20000248 	.word	0x20000248
 8002fbc:	20005998 	.word	0x20005998
 8002fc0:	2000024c 	.word	0x2000024c
 8002fc4:	08012498 	.word	0x08012498
 8002fc8:	20005b74 	.word	0x20005b74
 8002fcc:	20000258 	.word	0x20000258
    		}//closing "its night"
    	}//closing "can switch INV ON"
    }//closing MAINS config
    //************************************CONFIG ENERGY TO BATTERY*********************************
    else if (ConfigReg > CONFIG_MAINS_6DELAY &&
 8002fd0:	4b43      	ldr	r3, [pc, #268]	; (80030e0 <StartDefaultTask+0x67c>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	2b06      	cmp	r3, #6
 8002fd6:	d96d      	bls.n	80030b4 <StartDefaultTask+0x650>
    		ConfigReg < CONFIG_MAINS_NOBATTDSCHG)
 8002fd8:	4b41      	ldr	r3, [pc, #260]	; (80030e0 <StartDefaultTask+0x67c>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
    else if (ConfigReg > CONFIG_MAINS_6DELAY &&
 8002fdc:	2b0d      	cmp	r3, #13
 8002fde:	d869      	bhi.n	80030b4 <StartDefaultTask+0x650>
    {
		//is OK to switch on battery mosfet?
		if (Adc1Measurements.NTC3_Battery_mos > MOSFET_MAX_TEMP)
 8002fe0:	4b40      	ldr	r3, [pc, #256]	; (80030e4 <StartDefaultTask+0x680>)
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	2b50      	cmp	r3, #80	; 0x50
 8002fe6:	d903      	bls.n	8002ff0 <StartDefaultTask+0x58c>
		{//no, mosfet's too hot
			ConfigReg = CONFIG_MAINS_0DELAY;	//change config energy to mains
 8002fe8:	4b3d      	ldr	r3, [pc, #244]	; (80030e0 <StartDefaultTask+0x67c>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	701a      	strb	r2, [r3, #0]
		if (Adc1Measurements.NTC3_Battery_mos > MOSFET_MAX_TEMP)
 8002fee:	e072      	b.n	80030d6 <StartDefaultTask+0x672>
		}
		else
		{//yes, you can switch on battery mosfet
			//is it a day?
			if (Adc1Measurements.PV_current > PV_CURRENT_MIN || Adc1Measurements.PV_voltage > PV_OCV_VOLGATE)
 8002ff0:	4b3c      	ldr	r3, [pc, #240]	; (80030e4 <StartDefaultTask+0x680>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002ff8:	d804      	bhi.n	8003004 <StartDefaultTask+0x5a0>
 8002ffa:	4b3a      	ldr	r3, [pc, #232]	; (80030e4 <StartDefaultTask+0x680>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f5b3 7fdc 	cmp.w	r3, #440	; 0x1b8
 8003002:	d952      	bls.n	80030aa <StartDefaultTask+0x646>
			{//yes, its day
				//is batt OK to charge
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 8003004:	4b37      	ldr	r3, [pc, #220]	; (80030e4 <StartDefaultTask+0x680>)
 8003006:	68da      	ldr	r2, [r3, #12]
 8003008:	4b37      	ldr	r3, [pc, #220]	; (80030e8 <StartDefaultTask+0x684>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f203 1391 	addw	r3, r3, #401	; 0x191
 8003010:	429a      	cmp	r2, r3
 8003012:	d214      	bcs.n	800303e <StartDefaultTask+0x5da>
						Adc1Measurements.Batt_voltage > BATT_CRITICAL_MIN_VOLTAGE)
 8003014:	4b33      	ldr	r3, [pc, #204]	; (80030e4 <StartDefaultTask+0x680>)
 8003016:	68db      	ldr	r3, [r3, #12]
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 8003018:	2bf0      	cmp	r3, #240	; 0xf0
 800301a:	d910      	bls.n	800303e <StartDefaultTask+0x5da>
				{//yes, ok to charge
					BatteryMOS_ON();
 800301c:	f7fe feae 	bl	8001d7c <BatteryMOS_ON>
					InverterMOS_OFF();
 8003020:	f7fe ff34 	bl	8001e8c <InverterMOS_OFF>
					VoltHysteresisChg = BATT_VOLTAGE_MAXHYSTERESIS;
 8003024:	4b30      	ldr	r3, [pc, #192]	; (80030e8 <StartDefaultTask+0x684>)
 8003026:	2213      	movs	r2, #19
 8003028:	601a      	str	r2, [r3, #0]
					StatCountFlagsWs.Ws_BattIn=1;	//enable to count energy stored in battery, in 1Sectimer
 800302a:	4b30      	ldr	r3, [pc, #192]	; (80030ec <StartDefaultTask+0x688>)
 800302c:	2201      	movs	r2, #1
 800302e:	601a      	str	r2, [r3, #0]
					StatCountFlagsWs.Chg_cycle_count = 0;	//when battery charging unlock flag enabling counting dschg cycles
 8003030:	4b2e      	ldr	r3, [pc, #184]	; (80030ec <StartDefaultTask+0x688>)
 8003032:	2200      	movs	r2, #0
 8003034:	629a      	str	r2, [r3, #40]	; 0x28
					StatCountFlagsWs.ChgAs=1;		//enable counting ampere-seconds
 8003036:	4b2d      	ldr	r3, [pc, #180]	; (80030ec <StartDefaultTask+0x688>)
 8003038:	2201      	movs	r2, #1
 800303a:	63da      	str	r2, [r3, #60]	; 0x3c
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 800303c:	e038      	b.n	80030b0 <StartDefaultTask+0x64c>
				}
				else
				{//no, batt not OK to charge
					InverterMOS_ON();
 800303e:	f7fe ff0d 	bl	8001e5c <InverterMOS_ON>
					BatteryMOS_OFF();
 8003042:	f7fe fedb 	bl	8001dfc <BatteryMOS_OFF>
					StatCountFlagsWs.Time_NoBattery2Chg=1;	//enable to count time without possibility to charge battery, in 1Sectimer
 8003046:	4b29      	ldr	r3, [pc, #164]	; (80030ec <StartDefaultTask+0x688>)
 8003048:	2201      	movs	r2, #1
 800304a:	621a      	str	r2, [r3, #32]
					VoltHysteresisChg = 0;
 800304c:	4b26      	ldr	r3, [pc, #152]	; (80030e8 <StartDefaultTask+0x684>)
 800304e:	2200      	movs	r2, #0
 8003050:	601a      	str	r2, [r3, #0]
					if ((Adc1Measurements.Batt_voltage) > (BATT_MAX_VOLTAGE+VoltHysteresisChg))
 8003052:	4b24      	ldr	r3, [pc, #144]	; (80030e4 <StartDefaultTask+0x680>)
 8003054:	68da      	ldr	r2, [r3, #12]
 8003056:	4b24      	ldr	r3, [pc, #144]	; (80030e8 <StartDefaultTask+0x684>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f203 1391 	addw	r3, r3, #401	; 0x191
 800305e:	429a      	cmp	r2, r3
 8003060:	d926      	bls.n	80030b0 <StartDefaultTask+0x64c>
					{//if battery fully charged, check if it was moment ago.
						StatCurrentWh.Chg_Ah_lastFull=StatCurrentWh.Chg_Ah_current;	//store fully chg Ah
 8003062:	4b23      	ldr	r3, [pc, #140]	; (80030f0 <StartDefaultTask+0x68c>)
 8003064:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003066:	4a22      	ldr	r2, [pc, #136]	; (80030f0 <StartDefaultTask+0x68c>)
 8003068:	65d3      	str	r3, [r2, #92]	; 0x5c
						if (!StatCountFlagsWs.Chg_cycle_c2 && StatCountFlagsWs.Chg_cycle_count)
 800306a:	4b20      	ldr	r3, [pc, #128]	; (80030ec <StartDefaultTask+0x688>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10d      	bne.n	800308e <StartDefaultTask+0x62a>
 8003072:	4b1e      	ldr	r3, [pc, #120]	; (80030ec <StartDefaultTask+0x688>)
 8003074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003076:	2b00      	cmp	r3, #0
 8003078:	d009      	beq.n	800308e <StartDefaultTask+0x62a>
						{
							StatCurrentWh.Chg_Volt_lastFull = Adc1Measurements.Batt_voltage;	//store lastvoltage
 800307a:	4b1a      	ldr	r3, [pc, #104]	; (80030e4 <StartDefaultTask+0x680>)
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	4a1c      	ldr	r2, [pc, #112]	; (80030f0 <StartDefaultTask+0x68c>)
 8003080:	6693      	str	r3, [r2, #104]	; 0x68
							StatCountFlagsWs.Chg_cycle_c2 = 1;
 8003082:	4b1a      	ldr	r3, [pc, #104]	; (80030ec <StartDefaultTask+0x688>)
 8003084:	2201      	movs	r2, #1
 8003086:	631a      	str	r2, [r3, #48]	; 0x30
							StatCountFlagsWs.Dschg_cycle_c2 = 0;
 8003088:	4b18      	ldr	r3, [pc, #96]	; (80030ec <StartDefaultTask+0x688>)
 800308a:	2200      	movs	r2, #0
 800308c:	62da      	str	r2, [r3, #44]	; 0x2c
						}
						if (!StatCountFlagsWs.Chg_cycle_count)
 800308e:	4b17      	ldr	r3, [pc, #92]	; (80030ec <StartDefaultTask+0x688>)
 8003090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10c      	bne.n	80030b0 <StartDefaultTask+0x64c>
						{
							StatCountFlagsWs.Chg_cycle_count = 1; //if not, set flag 'fully charged' to count/set only once
 8003096:	4b15      	ldr	r3, [pc, #84]	; (80030ec <StartDefaultTask+0x688>)
 8003098:	2201      	movs	r2, #1
 800309a:	629a      	str	r2, [r3, #40]	; 0x28
							StatCountFlagsWs.Dschg_cycle_count = 0;	//clear flag to enable dschg counter when batt empty
 800309c:	4b13      	ldr	r3, [pc, #76]	; (80030ec <StartDefaultTask+0x688>)
 800309e:	2200      	movs	r2, #0
 80030a0:	625a      	str	r2, [r3, #36]	; 0x24
							StatCurrentWh.Dschg_Ah_current=0;	//clear discharge Ah
 80030a2:	4b13      	ldr	r3, [pc, #76]	; (80030f0 <StartDefaultTask+0x68c>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	659a      	str	r2, [r3, #88]	; 0x58
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 80030a8:	e002      	b.n	80030b0 <StartDefaultTask+0x64c>
					}
				}
			}
			else
			{//no, its night
				DischargeProcedure();
 80030aa:	f7ff fc4f 	bl	800294c <DischargeProcedure>
		if (Adc1Measurements.NTC3_Battery_mos > MOSFET_MAX_TEMP)
 80030ae:	e012      	b.n	80030d6 <StartDefaultTask+0x672>
				if (Adc1Measurements.Batt_voltage < (BATT_MAX_VOLTAGE+VoltHysteresisChg)  &&
 80030b0:	bf00      	nop
		if (Adc1Measurements.NTC3_Battery_mos > MOSFET_MAX_TEMP)
 80030b2:	e010      	b.n	80030d6 <StartDefaultTask+0x672>
			}//closing "its night"
		}//closing "you can switch on batt mosfet"
    }//closing "config battery"
    //************************************CONFIG Spare ENERGY TO BATTERY, but no battery discharge*********************************
    else if (ConfigReg == CONFIG_MAINS_NOBATTDSCHG)
 80030b4:	4b0a      	ldr	r3, [pc, #40]	; (80030e0 <StartDefaultTask+0x67c>)
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	2b0e      	cmp	r3, #14
 80030ba:	f47f ae51 	bne.w	8002d60 <StartDefaultTask+0x2fc>
    {//is OK to switch on INV mosfet?
    	if (Adc1Measurements.NTC2_Inverter_mos > MOSFET_MAX_TEMP)
 80030be:	4b09      	ldr	r3, [pc, #36]	; (80030e4 <StartDefaultTask+0x680>)
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	2b50      	cmp	r3, #80	; 0x50
 80030c4:	d905      	bls.n	80030d2 <StartDefaultTask+0x66e>
    	{//no, its too hot
    		ConfigReg = CONFIG_BATT_0DELAY;	//config changed 'energy to battery'
 80030c6:	4b06      	ldr	r3, [pc, #24]	; (80030e0 <StartDefaultTask+0x67c>)
 80030c8:	2207      	movs	r2, #7
 80030ca:	701a      	strb	r2, [r3, #0]
			InverterMOS_OFF();		//OVT for InvMosfet usually happens during battery discharge
 80030cc:	f7fe fede 	bl	8001e8c <InverterMOS_OFF>
 80030d0:	e646      	b.n	8002d60 <StartDefaultTask+0x2fc>
    	}
    	else
    	{//yes, you can switch on INV mosfet
    		InverterOn_batteryAsBackup();
 80030d2:	f7ff fb83 	bl	80027dc <InverterOn_batteryAsBackup>
	osDelay(90);		//one second delay
 80030d6:	e643      	b.n	8002d60 <StartDefaultTask+0x2fc>
	if (HAL_ADC_Start_DMA(&hadc1, &Adc1RawReadings.Inv_current , sizeof(Adc1RawReadings)/sizeof(uint32_t)) != HAL_OK) return 0;
 80030d8:	bf00      	nop
    	}//closing "ok to switch ON INV mosfet"
    }//closing config "spare energy to battery"
  }//closing main loop
  /* USER CODE END 5 */
}
 80030da:	375c      	adds	r7, #92	; 0x5c
 80030dc:	46bd      	mov	sp, r7
 80030de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030e0:	20005994 	.word	0x20005994
 80030e4:	20005998 	.word	0x20005998
 80030e8:	20000250 	.word	0x20000250
 80030ec:	200059b8 	.word	0x200059b8
 80030f0:	20005a0c 	.word	0x20005a0c

080030f4 <Callback01>:

/* Callback01 function */
void Callback01(void *argument)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback01 */
	if (count_second) count_second--;
 80030fc:	4b56      	ldr	r3, [pc, #344]	; (8003258 <Callback01+0x164>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <Callback01+0x1c>
 8003104:	4b54      	ldr	r3, [pc, #336]	; (8003258 <Callback01+0x164>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	3b01      	subs	r3, #1
 800310a:	4a53      	ldr	r2, [pc, #332]	; (8003258 <Callback01+0x164>)
 800310c:	6013      	str	r3, [r2, #0]
 800310e:	e056      	b.n	80031be <Callback01+0xca>
					else
					{
						count_second = TICKS_ONESECOND;	//1 for 1sec
 8003110:	4b51      	ldr	r3, [pc, #324]	; (8003258 <Callback01+0x164>)
 8003112:	2200      	movs	r2, #0
 8003114:	601a      	str	r2, [r3, #0]
						Uptime.seconds++;
 8003116:	4b51      	ldr	r3, [pc, #324]	; (800325c <Callback01+0x168>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	3301      	adds	r3, #1
 800311c:	4a4f      	ldr	r2, [pc, #316]	; (800325c <Callback01+0x168>)
 800311e:	6013      	str	r3, [r2, #0]
						LedStatusShow();
 8003120:	f7fe fa06 	bl	8001530 <LedStatusShow>
						if (!Flag_ShowStats) Flag_ShowStats=2;				//once a second show secondy stat alternatively with measurements
 8003124:	4b4e      	ldr	r3, [pc, #312]	; (8003260 <Callback01+0x16c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d102      	bne.n	8003132 <Callback01+0x3e>
 800312c:	4b4c      	ldr	r3, [pc, #304]	; (8003260 <Callback01+0x16c>)
 800312e:	2202      	movs	r2, #2
 8003130:	601a      	str	r2, [r3, #0]
						if (count_minutes) count_minutes--;
 8003132:	4b4c      	ldr	r3, [pc, #304]	; (8003264 <Callback01+0x170>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d005      	beq.n	8003146 <Callback01+0x52>
 800313a:	4b4a      	ldr	r3, [pc, #296]	; (8003264 <Callback01+0x170>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	3b01      	subs	r3, #1
 8003140:	4a48      	ldr	r2, [pc, #288]	; (8003264 <Callback01+0x170>)
 8003142:	6013      	str	r3, [r2, #0]
 8003144:	e03b      	b.n	80031be <Callback01+0xca>
						else
						{
							count_minutes = TICKS_ONEMINUTE;	//59 for 1 minute
 8003146:	4b47      	ldr	r3, [pc, #284]	; (8003264 <Callback01+0x170>)
 8003148:	223b      	movs	r2, #59	; 0x3b
 800314a:	601a      	str	r2, [r3, #0]
							Uptime.minutes++;
 800314c:	4b43      	ldr	r3, [pc, #268]	; (800325c <Callback01+0x168>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	3301      	adds	r3, #1
 8003152:	4a42      	ldr	r2, [pc, #264]	; (800325c <Callback01+0x168>)
 8003154:	6053      	str	r3, [r2, #4]
							Uptime.seconds=0;
 8003156:	4b41      	ldr	r3, [pc, #260]	; (800325c <Callback01+0x168>)
 8003158:	2200      	movs	r2, #0
 800315a:	601a      	str	r2, [r3, #0]
							ReadConfig();
 800315c:	f7fe fd64 	bl	8001c28 <ReadConfig>
							Flag_ShowStats=3;				//once a minute show hourly stat
 8003160:	4b3f      	ldr	r3, [pc, #252]	; (8003260 <Callback01+0x16c>)
 8003162:	2203      	movs	r2, #3
 8003164:	601a      	str	r2, [r3, #0]
							if (count_hours) count_hours--;	//60 minutes for one hour
 8003166:	4b40      	ldr	r3, [pc, #256]	; (8003268 <Callback01+0x174>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d005      	beq.n	800317a <Callback01+0x86>
 800316e:	4b3e      	ldr	r3, [pc, #248]	; (8003268 <Callback01+0x174>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	3b01      	subs	r3, #1
 8003174:	4a3c      	ldr	r2, [pc, #240]	; (8003268 <Callback01+0x174>)
 8003176:	6013      	str	r3, [r2, #0]
 8003178:	e021      	b.n	80031be <Callback01+0xca>
							else
							{
								Calculate_WattHours();
 800317a:	f7fe fcd1 	bl	8001b20 <Calculate_WattHours>
								count_hours = TICKS_ONEHOUR;
 800317e:	4b3a      	ldr	r3, [pc, #232]	; (8003268 <Callback01+0x174>)
 8003180:	223b      	movs	r2, #59	; 0x3b
 8003182:	601a      	str	r2, [r3, #0]
								Uptime.hours++;
 8003184:	4b35      	ldr	r3, [pc, #212]	; (800325c <Callback01+0x168>)
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	3301      	adds	r3, #1
 800318a:	4a34      	ldr	r2, [pc, #208]	; (800325c <Callback01+0x168>)
 800318c:	6093      	str	r3, [r2, #8]
								Uptime.minutes=0;
 800318e:	4b33      	ldr	r3, [pc, #204]	; (800325c <Callback01+0x168>)
 8003190:	2200      	movs	r2, #0
 8003192:	605a      	str	r2, [r3, #4]
#if FLASHSTATSAVE_PERIOD == 0	//FLASHSTATSAVE_PERIOD 0-every hour,
								Flag_StoreStatistics = 1;
 8003194:	4b35      	ldr	r3, [pc, #212]	; (800326c <Callback01+0x178>)
 8003196:	2201      	movs	r2, #1
 8003198:	601a      	str	r2, [r3, #0]
#endif
								if (count_days) count_days--;
 800319a:	4b35      	ldr	r3, [pc, #212]	; (8003270 <Callback01+0x17c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d005      	beq.n	80031ae <Callback01+0xba>
 80031a2:	4b33      	ldr	r3, [pc, #204]	; (8003270 <Callback01+0x17c>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	3b01      	subs	r3, #1
 80031a8:	4a31      	ldr	r2, [pc, #196]	; (8003270 <Callback01+0x17c>)
 80031aa:	6013      	str	r3, [r2, #0]
 80031ac:	e007      	b.n	80031be <Callback01+0xca>
								else
								{
									count_days = TICKS_ONEDAY;
 80031ae:	4b30      	ldr	r3, [pc, #192]	; (8003270 <Callback01+0x17c>)
 80031b0:	2217      	movs	r2, #23
 80031b2:	601a      	str	r2, [r3, #0]
									Uptime.days++;
 80031b4:	4b29      	ldr	r3, [pc, #164]	; (800325c <Callback01+0x168>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	3301      	adds	r3, #1
 80031ba:	4a28      	ldr	r2, [pc, #160]	; (800325c <Callback01+0x168>)
 80031bc:	60d3      	str	r3, [r2, #12]
								}
							}
						}
					}
		Calculate_WattSeconds();
 80031be:	f7fe fb9b 	bl	80018f8 <Calculate_WattSeconds>
		HAL_ADC_Start(&hadc1);
 80031c2:	482c      	ldr	r0, [pc, #176]	; (8003274 <Callback01+0x180>)
 80031c4:	f000 ff88 	bl	80040d8 <HAL_ADC_Start>
#ifdef DEBUG_EN
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
#endif
			Adc1Measurements.Inv_current = ConvertIValue(Adc1RawReadings.Inv_current);
 80031c8:	4b2b      	ldr	r3, [pc, #172]	; (8003278 <Callback01+0x184>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fe ff43 	bl	8002058 <ConvertIValue>
 80031d2:	4603      	mov	r3, r0
 80031d4:	4a29      	ldr	r2, [pc, #164]	; (800327c <Callback01+0x188>)
 80031d6:	6013      	str	r3, [r2, #0]
			Adc1Measurements.PV_current = ConvertIValue(Adc1RawReadings.PV_current) ;
 80031d8:	4b27      	ldr	r3, [pc, #156]	; (8003278 <Callback01+0x184>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fe ff3b 	bl	8002058 <ConvertIValue>
 80031e2:	4603      	mov	r3, r0
 80031e4:	4a25      	ldr	r2, [pc, #148]	; (800327c <Callback01+0x188>)
 80031e6:	6053      	str	r3, [r2, #4]
			Adc1Measurements.PV_voltage = ConvertVValue(Adc1RawReadings.PV_voltage) ;
 80031e8:	4b23      	ldr	r3, [pc, #140]	; (8003278 <Callback01+0x184>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7fe fed3 	bl	8001f98 <ConvertVValue>
 80031f2:	4603      	mov	r3, r0
 80031f4:	4a21      	ldr	r2, [pc, #132]	; (800327c <Callback01+0x188>)
 80031f6:	6093      	str	r3, [r2, #8]
			Adc1Measurements.Batt_voltage = ConvertVValue(Adc1RawReadings.Batt_voltage) ;
 80031f8:	4b1f      	ldr	r3, [pc, #124]	; (8003278 <Callback01+0x184>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fe fecb 	bl	8001f98 <ConvertVValue>
 8003202:	4603      	mov	r3, r0
 8003204:	4a1d      	ldr	r2, [pc, #116]	; (800327c <Callback01+0x188>)
 8003206:	60d3      	str	r3, [r2, #12]
			Adc1Measurements.NTC1_PCB = ConvertNTCvalue(Adc1RawReadings.NTC1_PCB) ;
 8003208:	4b1b      	ldr	r3, [pc, #108]	; (8003278 <Callback01+0x184>)
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	4618      	mov	r0, r3
 800320e:	f7fe fe4f 	bl	8001eb0 <ConvertNTCvalue>
 8003212:	4603      	mov	r3, r0
 8003214:	4a19      	ldr	r2, [pc, #100]	; (800327c <Callback01+0x188>)
 8003216:	6113      	str	r3, [r2, #16]
			Adc1Measurements.NTC2_Inverter_mos = ConvertNTCvalue(Adc1RawReadings.NTC2_Inverter_mos) ;
 8003218:	4b17      	ldr	r3, [pc, #92]	; (8003278 <Callback01+0x184>)
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	4618      	mov	r0, r3
 800321e:	f7fe fe47 	bl	8001eb0 <ConvertNTCvalue>
 8003222:	4603      	mov	r3, r0
 8003224:	4a15      	ldr	r2, [pc, #84]	; (800327c <Callback01+0x188>)
 8003226:	6153      	str	r3, [r2, #20]
			Adc1Measurements.NTC3_Battery_mos = ConvertNTCvalue(Adc1RawReadings.NTC3_Battery_mos) ;
 8003228:	4b13      	ldr	r3, [pc, #76]	; (8003278 <Callback01+0x184>)
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	4618      	mov	r0, r3
 800322e:	f7fe fe3f 	bl	8001eb0 <ConvertNTCvalue>
 8003232:	4603      	mov	r3, r0
 8003234:	4a11      	ldr	r2, [pc, #68]	; (800327c <Callback01+0x188>)
 8003236:	6193      	str	r3, [r2, #24]
			FlagExt_I = HAL_GPIO_ReadPin(EXT_I_GPIO_Port, EXT_I_Pin);
 8003238:	f44f 7100 	mov.w	r1, #512	; 0x200
 800323c:	4810      	ldr	r0, [pc, #64]	; (8003280 <Callback01+0x18c>)
 800323e:	f002 fca1 	bl	8005b84 <HAL_GPIO_ReadPin>
 8003242:	4603      	mov	r3, r0
 8003244:	461a      	mov	r2, r3
 8003246:	4b0f      	ldr	r3, [pc, #60]	; (8003284 <Callback01+0x190>)
 8003248:	601a      	str	r2, [r3, #0]
		FlagRunMainLoop = 1;
 800324a:	4b0f      	ldr	r3, [pc, #60]	; (8003288 <Callback01+0x194>)
 800324c:	2201      	movs	r2, #1
 800324e:	601a      	str	r2, [r3, #0]
  /* USER CODE END Callback01 */
}
 8003250:	bf00      	nop
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	2000023c 	.word	0x2000023c
 800325c:	200059fc 	.word	0x200059fc
 8003260:	2000025c 	.word	0x2000025c
 8003264:	20000000 	.word	0x20000000
 8003268:	20000004 	.word	0x20000004
 800326c:	20000258 	.word	0x20000258
 8003270:	20000008 	.word	0x20000008
 8003274:	20005ac8 	.word	0x20005ac8
 8003278:	20006110 	.word	0x20006110
 800327c:	20005998 	.word	0x20005998
 8003280:	48000400 	.word	0x48000400
 8003284:	2000024c 	.word	0x2000024c
 8003288:	20000260 	.word	0x20000260

0800328c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a04      	ldr	r2, [pc, #16]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d101      	bne.n	80032a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800329e:	f000 fbeb 	bl	8003a78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	40001000 	.word	0x40001000

080032b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032b4:	b672      	cpsid	i
}
 80032b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80032b8:	e7fe      	b.n	80032b8 <Error_Handler+0x8>
	...

080032bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032c2:	4b11      	ldr	r3, [pc, #68]	; (8003308 <HAL_MspInit+0x4c>)
 80032c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032c6:	4a10      	ldr	r2, [pc, #64]	; (8003308 <HAL_MspInit+0x4c>)
 80032c8:	f043 0301 	orr.w	r3, r3, #1
 80032cc:	6613      	str	r3, [r2, #96]	; 0x60
 80032ce:	4b0e      	ldr	r3, [pc, #56]	; (8003308 <HAL_MspInit+0x4c>)
 80032d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	607b      	str	r3, [r7, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032da:	4b0b      	ldr	r3, [pc, #44]	; (8003308 <HAL_MspInit+0x4c>)
 80032dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032de:	4a0a      	ldr	r2, [pc, #40]	; (8003308 <HAL_MspInit+0x4c>)
 80032e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e4:	6593      	str	r3, [r2, #88]	; 0x58
 80032e6:	4b08      	ldr	r3, [pc, #32]	; (8003308 <HAL_MspInit+0x4c>)
 80032e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ee:	603b      	str	r3, [r7, #0]
 80032f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80032f2:	2200      	movs	r2, #0
 80032f4:	210f      	movs	r1, #15
 80032f6:	f06f 0001 	mvn.w	r0, #1
 80032fa:	f001 fda5 	bl	8004e48 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032fe:	bf00      	nop
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	40021000 	.word	0x40021000

0800330c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b0a2      	sub	sp, #136	; 0x88
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003314:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	605a      	str	r2, [r3, #4]
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	60da      	str	r2, [r3, #12]
 8003322:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003324:	f107 0318 	add.w	r3, r7, #24
 8003328:	225c      	movs	r2, #92	; 0x5c
 800332a:	2100      	movs	r1, #0
 800332c:	4618      	mov	r0, r3
 800332e:	f009 faf6 	bl	800c91e <memset>
  if(hadc->Instance==ADC1)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a3f      	ldr	r2, [pc, #252]	; (8003434 <HAL_ADC_MspInit+0x128>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d177      	bne.n	800342c <HAL_ADC_MspInit+0x120>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800333c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003340:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8003342:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8003346:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003348:	f107 0318 	add.w	r3, r7, #24
 800334c:	4618      	mov	r0, r3
 800334e:	f003 fb2f 	bl	80069b0 <HAL_RCCEx_PeriphCLKConfig>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003358:	f7ff ffaa 	bl	80032b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800335c:	4b36      	ldr	r3, [pc, #216]	; (8003438 <HAL_ADC_MspInit+0x12c>)
 800335e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003360:	4a35      	ldr	r2, [pc, #212]	; (8003438 <HAL_ADC_MspInit+0x12c>)
 8003362:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003366:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003368:	4b33      	ldr	r3, [pc, #204]	; (8003438 <HAL_ADC_MspInit+0x12c>)
 800336a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800336c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003370:	617b      	str	r3, [r7, #20]
 8003372:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003374:	4b30      	ldr	r3, [pc, #192]	; (8003438 <HAL_ADC_MspInit+0x12c>)
 8003376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003378:	4a2f      	ldr	r2, [pc, #188]	; (8003438 <HAL_ADC_MspInit+0x12c>)
 800337a:	f043 0304 	orr.w	r3, r3, #4
 800337e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003380:	4b2d      	ldr	r3, [pc, #180]	; (8003438 <HAL_ADC_MspInit+0x12c>)
 8003382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003384:	f003 0304 	and.w	r3, r3, #4
 8003388:	613b      	str	r3, [r7, #16]
 800338a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800338c:	4b2a      	ldr	r3, [pc, #168]	; (8003438 <HAL_ADC_MspInit+0x12c>)
 800338e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003390:	4a29      	ldr	r2, [pc, #164]	; (8003438 <HAL_ADC_MspInit+0x12c>)
 8003392:	f043 0301 	orr.w	r3, r3, #1
 8003396:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003398:	4b27      	ldr	r3, [pc, #156]	; (8003438 <HAL_ADC_MspInit+0x12c>)
 800339a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800339c:	f003 0301 	and.w	r3, r3, #1
 80033a0:	60fb      	str	r3, [r7, #12]
 80033a2:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> ADC1_IN4
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80033a4:	230f      	movs	r3, #15
 80033a6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80033a8:	230b      	movs	r3, #11
 80033aa:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ac:	2300      	movs	r3, #0
 80033ae:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033b0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80033b4:	4619      	mov	r1, r3
 80033b6:	4821      	ldr	r0, [pc, #132]	; (800343c <HAL_ADC_MspInit+0x130>)
 80033b8:	f002 fa6a 	bl	8005890 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80033bc:	2307      	movs	r3, #7
 80033be:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80033c0:	230b      	movs	r3, #11
 80033c2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033c8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80033cc:	4619      	mov	r1, r3
 80033ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80033d2:	f002 fa5d 	bl	8005890 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80033d6:	4b1a      	ldr	r3, [pc, #104]	; (8003440 <HAL_ADC_MspInit+0x134>)
 80033d8:	4a1a      	ldr	r2, [pc, #104]	; (8003444 <HAL_ADC_MspInit+0x138>)
 80033da:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80033dc:	4b18      	ldr	r3, [pc, #96]	; (8003440 <HAL_ADC_MspInit+0x134>)
 80033de:	2200      	movs	r2, #0
 80033e0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033e2:	4b17      	ldr	r3, [pc, #92]	; (8003440 <HAL_ADC_MspInit+0x134>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80033e8:	4b15      	ldr	r3, [pc, #84]	; (8003440 <HAL_ADC_MspInit+0x134>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80033ee:	4b14      	ldr	r3, [pc, #80]	; (8003440 <HAL_ADC_MspInit+0x134>)
 80033f0:	2280      	movs	r2, #128	; 0x80
 80033f2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80033f4:	4b12      	ldr	r3, [pc, #72]	; (8003440 <HAL_ADC_MspInit+0x134>)
 80033f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033fa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80033fc:	4b10      	ldr	r3, [pc, #64]	; (8003440 <HAL_ADC_MspInit+0x134>)
 80033fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003402:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003404:	4b0e      	ldr	r3, [pc, #56]	; (8003440 <HAL_ADC_MspInit+0x134>)
 8003406:	2220      	movs	r2, #32
 8003408:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800340a:	4b0d      	ldr	r3, [pc, #52]	; (8003440 <HAL_ADC_MspInit+0x134>)
 800340c:	2200      	movs	r2, #0
 800340e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003410:	480b      	ldr	r0, [pc, #44]	; (8003440 <HAL_ADC_MspInit+0x134>)
 8003412:	f001 fd43 	bl	8004e9c <HAL_DMA_Init>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d001      	beq.n	8003420 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 800341c:	f7ff ff48 	bl	80032b0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a07      	ldr	r2, [pc, #28]	; (8003440 <HAL_ADC_MspInit+0x134>)
 8003424:	64da      	str	r2, [r3, #76]	; 0x4c
 8003426:	4a06      	ldr	r2, [pc, #24]	; (8003440 <HAL_ADC_MspInit+0x134>)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800342c:	bf00      	nop
 800342e:	3788      	adds	r7, #136	; 0x88
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	50040000 	.word	0x50040000
 8003438:	40021000 	.word	0x40021000
 800343c:	48000800 	.word	0x48000800
 8003440:	20005c3c 	.word	0x20005c3c
 8003444:	40020008 	.word	0x40020008

08003448 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003458:	d10b      	bne.n	8003472 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800345a:	4b09      	ldr	r3, [pc, #36]	; (8003480 <HAL_TIM_PWM_MspInit+0x38>)
 800345c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800345e:	4a08      	ldr	r2, [pc, #32]	; (8003480 <HAL_TIM_PWM_MspInit+0x38>)
 8003460:	f043 0301 	orr.w	r3, r3, #1
 8003464:	6593      	str	r3, [r2, #88]	; 0x58
 8003466:	4b06      	ldr	r3, [pc, #24]	; (8003480 <HAL_TIM_PWM_MspInit+0x38>)
 8003468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003472:	bf00      	nop
 8003474:	3714      	adds	r7, #20
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	40021000 	.word	0x40021000

08003484 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a0a      	ldr	r2, [pc, #40]	; (80034bc <HAL_TIM_Base_MspInit+0x38>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d10b      	bne.n	80034ae <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003496:	4b0a      	ldr	r3, [pc, #40]	; (80034c0 <HAL_TIM_Base_MspInit+0x3c>)
 8003498:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800349a:	4a09      	ldr	r2, [pc, #36]	; (80034c0 <HAL_TIM_Base_MspInit+0x3c>)
 800349c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034a0:	6613      	str	r3, [r2, #96]	; 0x60
 80034a2:	4b07      	ldr	r3, [pc, #28]	; (80034c0 <HAL_TIM_Base_MspInit+0x3c>)
 80034a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80034ae:	bf00      	nop
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	40014400 	.word	0x40014400
 80034c0:	40021000 	.word	0x40021000

080034c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b08a      	sub	sp, #40	; 0x28
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034cc:	f107 0314 	add.w	r3, r7, #20
 80034d0:	2200      	movs	r2, #0
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	605a      	str	r2, [r3, #4]
 80034d6:	609a      	str	r2, [r3, #8]
 80034d8:	60da      	str	r2, [r3, #12]
 80034da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034e4:	d11d      	bne.n	8003522 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034e6:	4b22      	ldr	r3, [pc, #136]	; (8003570 <HAL_TIM_MspPostInit+0xac>)
 80034e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ea:	4a21      	ldr	r2, [pc, #132]	; (8003570 <HAL_TIM_MspPostInit+0xac>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034f2:	4b1f      	ldr	r3, [pc, #124]	; (8003570 <HAL_TIM_MspPostInit+0xac>)
 80034f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	613b      	str	r3, [r7, #16]
 80034fc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = BAT_SWITCH_PWM_Pin;
 80034fe:	2320      	movs	r3, #32
 8003500:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003502:	2302      	movs	r3, #2
 8003504:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003506:	2300      	movs	r3, #0
 8003508:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800350a:	2300      	movs	r3, #0
 800350c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800350e:	2301      	movs	r3, #1
 8003510:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BAT_SWITCH_PWM_GPIO_Port, &GPIO_InitStruct);
 8003512:	f107 0314 	add.w	r3, r7, #20
 8003516:	4619      	mov	r1, r3
 8003518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800351c:	f002 f9b8 	bl	8005890 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8003520:	e021      	b.n	8003566 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM16)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a13      	ldr	r2, [pc, #76]	; (8003574 <HAL_TIM_MspPostInit+0xb0>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d11c      	bne.n	8003566 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800352c:	4b10      	ldr	r3, [pc, #64]	; (8003570 <HAL_TIM_MspPostInit+0xac>)
 800352e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003530:	4a0f      	ldr	r2, [pc, #60]	; (8003570 <HAL_TIM_MspPostInit+0xac>)
 8003532:	f043 0302 	orr.w	r3, r3, #2
 8003536:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003538:	4b0d      	ldr	r3, [pc, #52]	; (8003570 <HAL_TIM_MspPostInit+0xac>)
 800353a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800353c:	f003 0302 	and.w	r3, r3, #2
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = EXT_O_Pin;
 8003544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003548:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354a:	2302      	movs	r3, #2
 800354c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354e:	2300      	movs	r3, #0
 8003550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003552:	2300      	movs	r3, #0
 8003554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8003556:	230e      	movs	r3, #14
 8003558:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(EXT_O_GPIO_Port, &GPIO_InitStruct);
 800355a:	f107 0314 	add.w	r3, r7, #20
 800355e:	4619      	mov	r1, r3
 8003560:	4805      	ldr	r0, [pc, #20]	; (8003578 <HAL_TIM_MspPostInit+0xb4>)
 8003562:	f002 f995 	bl	8005890 <HAL_GPIO_Init>
}
 8003566:	bf00      	nop
 8003568:	3728      	adds	r7, #40	; 0x28
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40021000 	.word	0x40021000
 8003574:	40014400 	.word	0x40014400
 8003578:	48000400 	.word	0x48000400

0800357c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b0a0      	sub	sp, #128	; 0x80
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003584:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	605a      	str	r2, [r3, #4]
 800358e:	609a      	str	r2, [r3, #8]
 8003590:	60da      	str	r2, [r3, #12]
 8003592:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003594:	f107 0310 	add.w	r3, r7, #16
 8003598:	225c      	movs	r2, #92	; 0x5c
 800359a:	2100      	movs	r1, #0
 800359c:	4618      	mov	r0, r3
 800359e:	f009 f9be 	bl	800c91e <memset>
  if(huart->Instance==USART1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a4d      	ldr	r2, [pc, #308]	; (80036dc <HAL_UART_MspInit+0x160>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	f040 8092 	bne.w	80036d2 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80035ae:	2301      	movs	r3, #1
 80035b0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80035b2:	2300      	movs	r3, #0
 80035b4:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035b6:	f107 0310 	add.w	r3, r7, #16
 80035ba:	4618      	mov	r0, r3
 80035bc:	f003 f9f8 	bl	80069b0 <HAL_RCCEx_PeriphCLKConfig>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80035c6:	f7ff fe73 	bl	80032b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80035ca:	4b45      	ldr	r3, [pc, #276]	; (80036e0 <HAL_UART_MspInit+0x164>)
 80035cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ce:	4a44      	ldr	r2, [pc, #272]	; (80036e0 <HAL_UART_MspInit+0x164>)
 80035d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035d4:	6613      	str	r3, [r2, #96]	; 0x60
 80035d6:	4b42      	ldr	r3, [pc, #264]	; (80036e0 <HAL_UART_MspInit+0x164>)
 80035d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035de:	60fb      	str	r3, [r7, #12]
 80035e0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e2:	4b3f      	ldr	r3, [pc, #252]	; (80036e0 <HAL_UART_MspInit+0x164>)
 80035e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e6:	4a3e      	ldr	r2, [pc, #248]	; (80036e0 <HAL_UART_MspInit+0x164>)
 80035e8:	f043 0301 	orr.w	r3, r3, #1
 80035ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035ee:	4b3c      	ldr	r3, [pc, #240]	; (80036e0 <HAL_UART_MspInit+0x164>)
 80035f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	60bb      	str	r3, [r7, #8]
 80035f8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80035fa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80035fe:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003600:	2302      	movs	r3, #2
 8003602:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003604:	2300      	movs	r3, #0
 8003606:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003608:	2303      	movs	r3, #3
 800360a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800360c:	2307      	movs	r3, #7
 800360e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003610:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003614:	4619      	mov	r1, r3
 8003616:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800361a:	f002 f939 	bl	8005890 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel7;
 800361e:	4b31      	ldr	r3, [pc, #196]	; (80036e4 <HAL_UART_MspInit+0x168>)
 8003620:	4a31      	ldr	r2, [pc, #196]	; (80036e8 <HAL_UART_MspInit+0x16c>)
 8003622:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8003624:	4b2f      	ldr	r3, [pc, #188]	; (80036e4 <HAL_UART_MspInit+0x168>)
 8003626:	2202      	movs	r2, #2
 8003628:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800362a:	4b2e      	ldr	r3, [pc, #184]	; (80036e4 <HAL_UART_MspInit+0x168>)
 800362c:	2200      	movs	r2, #0
 800362e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003630:	4b2c      	ldr	r3, [pc, #176]	; (80036e4 <HAL_UART_MspInit+0x168>)
 8003632:	2200      	movs	r2, #0
 8003634:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003636:	4b2b      	ldr	r3, [pc, #172]	; (80036e4 <HAL_UART_MspInit+0x168>)
 8003638:	2280      	movs	r2, #128	; 0x80
 800363a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800363c:	4b29      	ldr	r3, [pc, #164]	; (80036e4 <HAL_UART_MspInit+0x168>)
 800363e:	2200      	movs	r2, #0
 8003640:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003642:	4b28      	ldr	r3, [pc, #160]	; (80036e4 <HAL_UART_MspInit+0x168>)
 8003644:	2200      	movs	r2, #0
 8003646:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003648:	4b26      	ldr	r3, [pc, #152]	; (80036e4 <HAL_UART_MspInit+0x168>)
 800364a:	2220      	movs	r2, #32
 800364c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800364e:	4b25      	ldr	r3, [pc, #148]	; (80036e4 <HAL_UART_MspInit+0x168>)
 8003650:	2200      	movs	r2, #0
 8003652:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003654:	4823      	ldr	r0, [pc, #140]	; (80036e4 <HAL_UART_MspInit+0x168>)
 8003656:	f001 fc21 	bl	8004e9c <HAL_DMA_Init>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8003660:	f7ff fe26 	bl	80032b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a1f      	ldr	r2, [pc, #124]	; (80036e4 <HAL_UART_MspInit+0x168>)
 8003668:	671a      	str	r2, [r3, #112]	; 0x70
 800366a:	4a1e      	ldr	r2, [pc, #120]	; (80036e4 <HAL_UART_MspInit+0x168>)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 8003670:	4b1e      	ldr	r3, [pc, #120]	; (80036ec <HAL_UART_MspInit+0x170>)
 8003672:	4a1f      	ldr	r2, [pc, #124]	; (80036f0 <HAL_UART_MspInit+0x174>)
 8003674:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8003676:	4b1d      	ldr	r3, [pc, #116]	; (80036ec <HAL_UART_MspInit+0x170>)
 8003678:	2202      	movs	r2, #2
 800367a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800367c:	4b1b      	ldr	r3, [pc, #108]	; (80036ec <HAL_UART_MspInit+0x170>)
 800367e:	2210      	movs	r2, #16
 8003680:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003682:	4b1a      	ldr	r3, [pc, #104]	; (80036ec <HAL_UART_MspInit+0x170>)
 8003684:	2200      	movs	r2, #0
 8003686:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003688:	4b18      	ldr	r3, [pc, #96]	; (80036ec <HAL_UART_MspInit+0x170>)
 800368a:	2280      	movs	r2, #128	; 0x80
 800368c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800368e:	4b17      	ldr	r3, [pc, #92]	; (80036ec <HAL_UART_MspInit+0x170>)
 8003690:	2200      	movs	r2, #0
 8003692:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003694:	4b15      	ldr	r3, [pc, #84]	; (80036ec <HAL_UART_MspInit+0x170>)
 8003696:	2200      	movs	r2, #0
 8003698:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800369a:	4b14      	ldr	r3, [pc, #80]	; (80036ec <HAL_UART_MspInit+0x170>)
 800369c:	2200      	movs	r2, #0
 800369e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80036a0:	4b12      	ldr	r3, [pc, #72]	; (80036ec <HAL_UART_MspInit+0x170>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80036a6:	4811      	ldr	r0, [pc, #68]	; (80036ec <HAL_UART_MspInit+0x170>)
 80036a8:	f001 fbf8 	bl	8004e9c <HAL_DMA_Init>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80036b2:	f7ff fdfd 	bl	80032b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a0c      	ldr	r2, [pc, #48]	; (80036ec <HAL_UART_MspInit+0x170>)
 80036ba:	66da      	str	r2, [r3, #108]	; 0x6c
 80036bc:	4a0b      	ldr	r2, [pc, #44]	; (80036ec <HAL_UART_MspInit+0x170>)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80036c2:	2200      	movs	r2, #0
 80036c4:	2105      	movs	r1, #5
 80036c6:	2025      	movs	r0, #37	; 0x25
 80036c8:	f001 fbbe 	bl	8004e48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80036cc:	2025      	movs	r0, #37	; 0x25
 80036ce:	f001 fbd7 	bl	8004e80 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80036d2:	bf00      	nop
 80036d4:	3780      	adds	r7, #128	; 0x80
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	40013800 	.word	0x40013800
 80036e0:	40021000 	.word	0x40021000
 80036e4:	20005b2c 	.word	0x20005b2c
 80036e8:	40020480 	.word	0x40020480
 80036ec:	20005a7c 	.word	0x20005a7c
 80036f0:	4002046c 	.word	0x4002046c

080036f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b08c      	sub	sp, #48	; 0x30
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80036fc:	2300      	movs	r3, #0
 80036fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003700:	2300      	movs	r3, #0
 8003702:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003704:	2200      	movs	r2, #0
 8003706:	6879      	ldr	r1, [r7, #4]
 8003708:	2036      	movs	r0, #54	; 0x36
 800370a:	f001 fb9d 	bl	8004e48 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800370e:	2036      	movs	r0, #54	; 0x36
 8003710:	f001 fbb6 	bl	8004e80 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003714:	4b1e      	ldr	r3, [pc, #120]	; (8003790 <HAL_InitTick+0x9c>)
 8003716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003718:	4a1d      	ldr	r2, [pc, #116]	; (8003790 <HAL_InitTick+0x9c>)
 800371a:	f043 0310 	orr.w	r3, r3, #16
 800371e:	6593      	str	r3, [r2, #88]	; 0x58
 8003720:	4b1b      	ldr	r3, [pc, #108]	; (8003790 <HAL_InitTick+0x9c>)
 8003722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003724:	f003 0310 	and.w	r3, r3, #16
 8003728:	60fb      	str	r3, [r7, #12]
 800372a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800372c:	f107 0210 	add.w	r2, r7, #16
 8003730:	f107 0314 	add.w	r3, r7, #20
 8003734:	4611      	mov	r1, r2
 8003736:	4618      	mov	r0, r3
 8003738:	f003 f8a8 	bl	800688c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800373c:	f003 f87a 	bl	8006834 <HAL_RCC_GetPCLK1Freq>
 8003740:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003744:	4a13      	ldr	r2, [pc, #76]	; (8003794 <HAL_InitTick+0xa0>)
 8003746:	fba2 2303 	umull	r2, r3, r2, r3
 800374a:	0c9b      	lsrs	r3, r3, #18
 800374c:	3b01      	subs	r3, #1
 800374e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003750:	4b11      	ldr	r3, [pc, #68]	; (8003798 <HAL_InitTick+0xa4>)
 8003752:	4a12      	ldr	r2, [pc, #72]	; (800379c <HAL_InitTick+0xa8>)
 8003754:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003756:	4b10      	ldr	r3, [pc, #64]	; (8003798 <HAL_InitTick+0xa4>)
 8003758:	f240 32e7 	movw	r2, #999	; 0x3e7
 800375c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800375e:	4a0e      	ldr	r2, [pc, #56]	; (8003798 <HAL_InitTick+0xa4>)
 8003760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003762:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003764:	4b0c      	ldr	r3, [pc, #48]	; (8003798 <HAL_InitTick+0xa4>)
 8003766:	2200      	movs	r2, #0
 8003768:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800376a:	4b0b      	ldr	r3, [pc, #44]	; (8003798 <HAL_InitTick+0xa4>)
 800376c:	2200      	movs	r2, #0
 800376e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003770:	4809      	ldr	r0, [pc, #36]	; (8003798 <HAL_InitTick+0xa4>)
 8003772:	f003 fc27 	bl	8006fc4 <HAL_TIM_Base_Init>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d104      	bne.n	8003786 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800377c:	4806      	ldr	r0, [pc, #24]	; (8003798 <HAL_InitTick+0xa4>)
 800377e:	f003 fc79 	bl	8007074 <HAL_TIM_Base_Start_IT>
 8003782:	4603      	mov	r3, r0
 8003784:	e000      	b.n	8003788 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
}
 8003788:	4618      	mov	r0, r3
 800378a:	3730      	adds	r7, #48	; 0x30
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40021000 	.word	0x40021000
 8003794:	431bde83 	.word	0x431bde83
 8003798:	20006238 	.word	0x20006238
 800379c:	40001000 	.word	0x40001000

080037a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80037a4:	e7fe      	b.n	80037a4 <NMI_Handler+0x4>

080037a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037a6:	b480      	push	{r7}
 80037a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037aa:	e7fe      	b.n	80037aa <HardFault_Handler+0x4>

080037ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037b0:	e7fe      	b.n	80037b0 <MemManage_Handler+0x4>

080037b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037b2:	b480      	push	{r7}
 80037b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037b6:	e7fe      	b.n	80037b6 <BusFault_Handler+0x4>

080037b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037bc:	e7fe      	b.n	80037bc <UsageFault_Handler+0x4>

080037be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037be:	b480      	push	{r7}
 80037c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037c2:	bf00      	nop
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80037d0:	4802      	ldr	r0, [pc, #8]	; (80037dc <DMA1_Channel1_IRQHandler+0x10>)
 80037d2:	f001 fcfa 	bl	80051ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80037d6:	bf00      	nop
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	20005c3c 	.word	0x20005c3c

080037e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80037e4:	4807      	ldr	r0, [pc, #28]	; (8003804 <USART1_IRQHandler+0x24>)
 80037e6:	f004 fdeb 	bl	80083c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 80037ea:	4b06      	ldr	r3, [pc, #24]	; (8003804 <USART1_IRQHandler+0x24>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	69db      	ldr	r3, [r3, #28]
 80037f0:	f003 0310 	and.w	r3, r3, #16
 80037f4:	2b10      	cmp	r3, #16
 80037f6:	d102      	bne.n	80037fe <USART1_IRQHandler+0x1e>
HAL_UART_RxCpltCallback(&huart1);}
 80037f8:	4802      	ldr	r0, [pc, #8]	; (8003804 <USART1_IRQHandler+0x24>)
 80037fa:	f7fe ff81 	bl	8002700 <HAL_UART_RxCpltCallback>
  /* USER CODE END USART1_IRQn 1 */
}
 80037fe:	bf00      	nop
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	20005b74 	.word	0x20005b74

08003808 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800380c:	4802      	ldr	r0, [pc, #8]	; (8003818 <TIM6_DAC_IRQHandler+0x10>)
 800380e:	f003 fe43 	bl	8007498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003812:	bf00      	nop
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	20006238 	.word	0x20006238

0800381c <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003820:	4802      	ldr	r0, [pc, #8]	; (800382c <DMA2_Channel6_IRQHandler+0x10>)
 8003822:	f001 fcd2 	bl	80051ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8003826:	bf00      	nop
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	20005a7c 	.word	0x20005a7c

08003830 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003834:	4802      	ldr	r0, [pc, #8]	; (8003840 <DMA2_Channel7_IRQHandler+0x10>)
 8003836:	f001 fcc8 	bl	80051ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 800383a:	bf00      	nop
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	20005b2c 	.word	0x20005b2c

08003844 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
	return 1;
 8003848:	2301      	movs	r3, #1
}
 800384a:	4618      	mov	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <_kill>:

int _kill(int pid, int sig)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800385e:	f008 ff2d 	bl	800c6bc <__errno>
 8003862:	4603      	mov	r3, r0
 8003864:	2216      	movs	r2, #22
 8003866:	601a      	str	r2, [r3, #0]
	return -1;
 8003868:	f04f 33ff 	mov.w	r3, #4294967295
}
 800386c:	4618      	mov	r0, r3
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <_exit>:

void _exit (int status)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800387c:	f04f 31ff 	mov.w	r1, #4294967295
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7ff ffe7 	bl	8003854 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003886:	e7fe      	b.n	8003886 <_exit+0x12>

08003888 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	e00a      	b.n	80038b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800389a:	f3af 8000 	nop.w
 800389e:	4601      	mov	r1, r0
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	60ba      	str	r2, [r7, #8]
 80038a6:	b2ca      	uxtb	r2, r1
 80038a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	3301      	adds	r3, #1
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	dbf0      	blt.n	800389a <_read+0x12>
	}

return len;
 80038b8:	687b      	ldr	r3, [r7, #4]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b086      	sub	sp, #24
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	60f8      	str	r0, [r7, #12]
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038ce:	2300      	movs	r3, #0
 80038d0:	617b      	str	r3, [r7, #20]
 80038d2:	e009      	b.n	80038e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	1c5a      	adds	r2, r3, #1
 80038d8:	60ba      	str	r2, [r7, #8]
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	3301      	adds	r3, #1
 80038e6:	617b      	str	r3, [r7, #20]
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	dbf1      	blt.n	80038d4 <_write+0x12>
	}
	return len;
 80038f0:	687b      	ldr	r3, [r7, #4]
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3718      	adds	r7, #24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <_close>:

int _close(int file)
{
 80038fa:	b480      	push	{r7}
 80038fc:	b083      	sub	sp, #12
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
	return -1;
 8003902:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003906:	4618      	mov	r0, r3
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr

08003912 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003912:	b480      	push	{r7}
 8003914:	b083      	sub	sp, #12
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
 800391a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003922:	605a      	str	r2, [r3, #4]
	return 0;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr

08003932 <_isatty>:

int _isatty(int file)
{
 8003932:	b480      	push	{r7}
 8003934:	b083      	sub	sp, #12
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
	return 1;
 800393a:	2301      	movs	r3, #1
}
 800393c:	4618      	mov	r0, r3
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
	return 0;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
	...

08003964 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800396c:	4a14      	ldr	r2, [pc, #80]	; (80039c0 <_sbrk+0x5c>)
 800396e:	4b15      	ldr	r3, [pc, #84]	; (80039c4 <_sbrk+0x60>)
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003978:	4b13      	ldr	r3, [pc, #76]	; (80039c8 <_sbrk+0x64>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d102      	bne.n	8003986 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003980:	4b11      	ldr	r3, [pc, #68]	; (80039c8 <_sbrk+0x64>)
 8003982:	4a12      	ldr	r2, [pc, #72]	; (80039cc <_sbrk+0x68>)
 8003984:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003986:	4b10      	ldr	r3, [pc, #64]	; (80039c8 <_sbrk+0x64>)
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4413      	add	r3, r2
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	429a      	cmp	r2, r3
 8003992:	d207      	bcs.n	80039a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003994:	f008 fe92 	bl	800c6bc <__errno>
 8003998:	4603      	mov	r3, r0
 800399a:	220c      	movs	r2, #12
 800399c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800399e:	f04f 33ff 	mov.w	r3, #4294967295
 80039a2:	e009      	b.n	80039b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039a4:	4b08      	ldr	r3, [pc, #32]	; (80039c8 <_sbrk+0x64>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039aa:	4b07      	ldr	r3, [pc, #28]	; (80039c8 <_sbrk+0x64>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4413      	add	r3, r2
 80039b2:	4a05      	ldr	r2, [pc, #20]	; (80039c8 <_sbrk+0x64>)
 80039b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039b6:	68fb      	ldr	r3, [r7, #12]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	20010000 	.word	0x20010000
 80039c4:	00000400 	.word	0x00000400
 80039c8:	20000264 	.word	0x20000264
 80039cc:	200062d8 	.word	0x200062d8

080039d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80039d4:	4b06      	ldr	r3, [pc, #24]	; (80039f0 <SystemInit+0x20>)
 80039d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039da:	4a05      	ldr	r2, [pc, #20]	; (80039f0 <SystemInit+0x20>)
 80039dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80039e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80039e4:	bf00      	nop
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	e000ed00 	.word	0xe000ed00

080039f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80039f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a2c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80039f8:	f7ff ffea 	bl	80039d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80039fc:	480c      	ldr	r0, [pc, #48]	; (8003a30 <LoopForever+0x6>)
  ldr r1, =_edata
 80039fe:	490d      	ldr	r1, [pc, #52]	; (8003a34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a00:	4a0d      	ldr	r2, [pc, #52]	; (8003a38 <LoopForever+0xe>)
  movs r3, #0
 8003a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a04:	e002      	b.n	8003a0c <LoopCopyDataInit>

08003a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a0a:	3304      	adds	r3, #4

08003a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a10:	d3f9      	bcc.n	8003a06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a12:	4a0a      	ldr	r2, [pc, #40]	; (8003a3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a14:	4c0a      	ldr	r4, [pc, #40]	; (8003a40 <LoopForever+0x16>)
  movs r3, #0
 8003a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a18:	e001      	b.n	8003a1e <LoopFillZerobss>

08003a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a1c:	3204      	adds	r2, #4

08003a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a20:	d3fb      	bcc.n	8003a1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a22:	f008 ff47 	bl	800c8b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003a26:	f7fe fb57 	bl	80020d8 <main>

08003a2a <LoopForever>:

LoopForever:
    b LoopForever
 8003a2a:	e7fe      	b.n	8003a2a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003a2c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003a30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a34:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 8003a38:	08012ad0 	.word	0x08012ad0
  ldr r2, =_sbss
 8003a3c:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8003a40:	200062d8 	.word	0x200062d8

08003a44 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003a44:	e7fe      	b.n	8003a44 <ADC1_IRQHandler>

08003a46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b082      	sub	sp, #8
 8003a4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a50:	2003      	movs	r0, #3
 8003a52:	f001 f9ee 	bl	8004e32 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a56:	200f      	movs	r0, #15
 8003a58:	f7ff fe4c 	bl	80036f4 <HAL_InitTick>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d002      	beq.n	8003a68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	71fb      	strb	r3, [r7, #7]
 8003a66:	e001      	b.n	8003a6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003a68:	f7ff fc28 	bl	80032bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003a6c:	79fb      	ldrb	r3, [r7, #7]
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
	...

08003a78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a7c:	4b06      	ldr	r3, [pc, #24]	; (8003a98 <HAL_IncTick+0x20>)
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	461a      	mov	r2, r3
 8003a82:	4b06      	ldr	r3, [pc, #24]	; (8003a9c <HAL_IncTick+0x24>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4413      	add	r3, r2
 8003a88:	4a04      	ldr	r2, [pc, #16]	; (8003a9c <HAL_IncTick+0x24>)
 8003a8a:	6013      	str	r3, [r2, #0]
}
 8003a8c:	bf00      	nop
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	20000018 	.word	0x20000018
 8003a9c:	20006284 	.word	0x20006284

08003aa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8003aa4:	4b03      	ldr	r3, [pc, #12]	; (8003ab4 <HAL_GetTick+0x14>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	20006284 	.word	0x20006284

08003ab8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	431a      	orrs	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	609a      	str	r2, [r3, #8]
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b083      	sub	sp, #12
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
 8003ae6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	431a      	orrs	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	609a      	str	r2, [r3, #8]
}
 8003af8:	bf00      	nop
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b087      	sub	sp, #28
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
 8003b2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	3360      	adds	r3, #96	; 0x60
 8003b32:	461a      	mov	r2, r3
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	4413      	add	r3, r2
 8003b3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	4b08      	ldr	r3, [pc, #32]	; (8003b64 <LL_ADC_SetOffset+0x44>)
 8003b42:	4013      	ands	r3, r2
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003b4a:	683a      	ldr	r2, [r7, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003b58:	bf00      	nop
 8003b5a:	371c      	adds	r7, #28
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	03fff000 	.word	0x03fff000

08003b68 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	3360      	adds	r3, #96	; 0x60
 8003b76:	461a      	mov	r2, r3
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4413      	add	r3, r2
 8003b7e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3714      	adds	r7, #20
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b087      	sub	sp, #28
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	3360      	adds	r3, #96	; 0x60
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003bbe:	bf00      	nop
 8003bc0:	371c      	adds	r7, #28
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b087      	sub	sp, #28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	3330      	adds	r3, #48	; 0x30
 8003c00:	461a      	mov	r2, r3
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	0a1b      	lsrs	r3, r3, #8
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	f003 030c 	and.w	r3, r3, #12
 8003c0c:	4413      	add	r3, r2
 8003c0e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	f003 031f 	and.w	r3, r3, #31
 8003c1a:	211f      	movs	r1, #31
 8003c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	401a      	ands	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	0e9b      	lsrs	r3, r3, #26
 8003c28:	f003 011f 	and.w	r1, r3, #31
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	f003 031f 	and.w	r3, r3, #31
 8003c32:	fa01 f303 	lsl.w	r3, r1, r3
 8003c36:	431a      	orrs	r2, r3
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003c3c:	bf00      	nop
 8003c3e:	371c      	adds	r7, #28
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b087      	sub	sp, #28
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	3314      	adds	r3, #20
 8003c58:	461a      	mov	r2, r3
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	0e5b      	lsrs	r3, r3, #25
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	f003 0304 	and.w	r3, r3, #4
 8003c64:	4413      	add	r3, r2
 8003c66:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	0d1b      	lsrs	r3, r3, #20
 8003c70:	f003 031f 	and.w	r3, r3, #31
 8003c74:	2107      	movs	r1, #7
 8003c76:	fa01 f303 	lsl.w	r3, r1, r3
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	401a      	ands	r2, r3
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	0d1b      	lsrs	r3, r3, #20
 8003c82:	f003 031f 	and.w	r3, r3, #31
 8003c86:	6879      	ldr	r1, [r7, #4]
 8003c88:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003c92:	bf00      	nop
 8003c94:	371c      	adds	r7, #28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
	...

08003ca0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	401a      	ands	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f003 0318 	and.w	r3, r3, #24
 8003cc2:	4908      	ldr	r1, [pc, #32]	; (8003ce4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003cc4:	40d9      	lsrs	r1, r3
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	400b      	ands	r3, r1
 8003cca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003cd6:	bf00      	nop
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	0007ffff 	.word	0x0007ffff

08003ce8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003cf8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6093      	str	r3, [r2, #8]
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d20:	d101      	bne.n	8003d26 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003d22:	2301      	movs	r3, #1
 8003d24:	e000      	b.n	8003d28 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003d44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d48:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d70:	d101      	bne.n	8003d76 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003d72:	2301      	movs	r3, #1
 8003d74:	e000      	b.n	8003d78 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d94:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d98:	f043 0201 	orr.w	r2, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d101      	bne.n	8003dc4 <LL_ADC_IsEnabled+0x18>
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e000      	b.n	8003dc6 <LL_ADC_IsEnabled+0x1a>
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b083      	sub	sp, #12
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003de2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003de6:	f043 0204 	orr.w	r2, r3, #4
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 0304 	and.w	r3, r3, #4
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d101      	bne.n	8003e12 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e000      	b.n	8003e14 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f003 0308 	and.w	r3, r3, #8
 8003e30:	2b08      	cmp	r3, #8
 8003e32:	d101      	bne.n	8003e38 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003e34:	2301      	movs	r3, #1
 8003e36:	e000      	b.n	8003e3a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
	...

08003e48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b088      	sub	sp, #32
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e50:	2300      	movs	r3, #0
 8003e52:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003e54:	2300      	movs	r3, #0
 8003e56:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e12c      	b.n	80040bc <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d109      	bne.n	8003e84 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f7ff fa4b 	bl	800330c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff ff3f 	bl	8003d0c <LL_ADC_IsDeepPowerDownEnabled>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d004      	beq.n	8003e9e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7ff ff25 	bl	8003ce8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7ff ff5a 	bl	8003d5c <LL_ADC_IsInternalRegulatorEnabled>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d115      	bne.n	8003eda <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7ff ff3e 	bl	8003d34 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003eb8:	4b82      	ldr	r3, [pc, #520]	; (80040c4 <HAL_ADC_Init+0x27c>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	099b      	lsrs	r3, r3, #6
 8003ebe:	4a82      	ldr	r2, [pc, #520]	; (80040c8 <HAL_ADC_Init+0x280>)
 8003ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec4:	099b      	lsrs	r3, r3, #6
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ecc:	e002      	b.n	8003ed4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1f9      	bne.n	8003ece <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7ff ff3c 	bl	8003d5c <LL_ADC_IsInternalRegulatorEnabled>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10d      	bne.n	8003f06 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eee:	f043 0210 	orr.w	r2, r3, #16
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003efa:	f043 0201 	orr.w	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7ff ff75 	bl	8003dfa <LL_ADC_REG_IsConversionOngoing>
 8003f10:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f16:	f003 0310 	and.w	r3, r3, #16
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f040 80c5 	bne.w	80040aa <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f040 80c1 	bne.w	80040aa <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f2c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003f30:	f043 0202 	orr.w	r2, r3, #2
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7ff ff35 	bl	8003dac <LL_ADC_IsEnabled>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d10b      	bne.n	8003f60 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f48:	4860      	ldr	r0, [pc, #384]	; (80040cc <HAL_ADC_Init+0x284>)
 8003f4a:	f7ff ff2f 	bl	8003dac <LL_ADC_IsEnabled>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d105      	bne.n	8003f60 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	4619      	mov	r1, r3
 8003f5a:	485d      	ldr	r0, [pc, #372]	; (80040d0 <HAL_ADC_Init+0x288>)
 8003f5c:	f7ff fdac 	bl	8003ab8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	7e5b      	ldrb	r3, [r3, #25]
 8003f64:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f6a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003f70:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003f76:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f7e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f80:	4313      	orrs	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d106      	bne.n	8003f9c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f92:	3b01      	subs	r3, #1
 8003f94:	045b      	lsls	r3, r3, #17
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d009      	beq.n	8003fb8 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68da      	ldr	r2, [r3, #12]
 8003fbe:	4b45      	ldr	r3, [pc, #276]	; (80040d4 <HAL_ADC_Init+0x28c>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6812      	ldr	r2, [r2, #0]
 8003fc6:	69b9      	ldr	r1, [r7, #24]
 8003fc8:	430b      	orrs	r3, r1
 8003fca:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff ff12 	bl	8003dfa <LL_ADC_REG_IsConversionOngoing>
 8003fd6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7ff ff1f 	bl	8003e20 <LL_ADC_INJ_IsConversionOngoing>
 8003fe2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d13d      	bne.n	8004066 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d13a      	bne.n	8004066 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ff4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003ffc:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ffe:	4313      	orrs	r3, r2
 8004000:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800400c:	f023 0302 	bic.w	r3, r3, #2
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	6812      	ldr	r2, [r2, #0]
 8004014:	69b9      	ldr	r1, [r7, #24]
 8004016:	430b      	orrs	r3, r1
 8004018:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004020:	2b01      	cmp	r3, #1
 8004022:	d118      	bne.n	8004056 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800402e:	f023 0304 	bic.w	r3, r3, #4
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800403a:	4311      	orrs	r1, r2
 800403c:	687a      	ldr	r2, [r7, #4]
 800403e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004040:	4311      	orrs	r1, r2
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004046:	430a      	orrs	r2, r1
 8004048:	431a      	orrs	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0201 	orr.w	r2, r2, #1
 8004052:	611a      	str	r2, [r3, #16]
 8004054:	e007      	b.n	8004066 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	691a      	ldr	r2, [r3, #16]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f022 0201 	bic.w	r2, r2, #1
 8004064:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d10c      	bne.n	8004088 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004074:	f023 010f 	bic.w	r1, r3, #15
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	69db      	ldr	r3, [r3, #28]
 800407c:	1e5a      	subs	r2, r3, #1
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	430a      	orrs	r2, r1
 8004084:	631a      	str	r2, [r3, #48]	; 0x30
 8004086:	e007      	b.n	8004098 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 020f 	bic.w	r2, r2, #15
 8004096:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800409c:	f023 0303 	bic.w	r3, r3, #3
 80040a0:	f043 0201 	orr.w	r2, r3, #1
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	655a      	str	r2, [r3, #84]	; 0x54
 80040a8:	e007      	b.n	80040ba <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ae:	f043 0210 	orr.w	r2, r3, #16
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80040ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3720      	adds	r7, #32
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	20000010 	.word	0x20000010
 80040c8:	053e2d63 	.word	0x053e2d63
 80040cc:	50040000 	.word	0x50040000
 80040d0:	50040300 	.word	0x50040300
 80040d4:	fff0c007 	.word	0xfff0c007

080040d8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff fe88 	bl	8003dfa <LL_ADC_REG_IsConversionOngoing>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d14f      	bne.n	8004190 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d101      	bne.n	80040fe <HAL_ADC_Start+0x26>
 80040fa:	2302      	movs	r3, #2
 80040fc:	e04b      	b.n	8004196 <HAL_ADC_Start+0xbe>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 fccc 	bl	8004aa4 <ADC_Enable>
 800410c:	4603      	mov	r3, r0
 800410e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004110:	7bfb      	ldrb	r3, [r7, #15]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d137      	bne.n	8004186 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800411a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800411e:	f023 0301 	bic.w	r3, r3, #1
 8004122:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800412e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004136:	d106      	bne.n	8004146 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800413c:	f023 0206 	bic.w	r2, r3, #6
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	659a      	str	r2, [r3, #88]	; 0x58
 8004144:	e002      	b.n	800414c <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	221c      	movs	r2, #28
 8004152:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d007      	beq.n	800417a <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800416e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004172:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff fe27 	bl	8003dd2 <LL_ADC_REG_StartConversion>
 8004184:	e006      	b.n	8004194 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800418e:	e001      	b.n	8004194 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004190:	2302      	movs	r3, #2
 8004192:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8004194:	7bfb      	ldrb	r3, [r7, #15]
}
 8004196:	4618      	mov	r0, r3
 8004198:	3710      	adds	r7, #16
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
	...

080041a0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7ff fe22 	bl	8003dfa <LL_ADC_REG_IsConversionOngoing>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d167      	bne.n	800428c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d101      	bne.n	80041ca <HAL_ADC_Start_DMA+0x2a>
 80041c6:	2302      	movs	r3, #2
 80041c8:	e063      	b.n	8004292 <HAL_ADC_Start_DMA+0xf2>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 fc66 	bl	8004aa4 <ADC_Enable>
 80041d8:	4603      	mov	r3, r0
 80041da:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80041dc:	7dfb      	ldrb	r3, [r7, #23]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d14f      	bne.n	8004282 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80041ea:	f023 0301 	bic.w	r3, r3, #1
 80041ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d006      	beq.n	8004210 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004206:	f023 0206 	bic.w	r2, r3, #6
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	659a      	str	r2, [r3, #88]	; 0x58
 800420e:	e002      	b.n	8004216 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800421a:	4a20      	ldr	r2, [pc, #128]	; (800429c <HAL_ADC_Start_DMA+0xfc>)
 800421c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004222:	4a1f      	ldr	r2, [pc, #124]	; (80042a0 <HAL_ADC_Start_DMA+0x100>)
 8004224:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800422a:	4a1e      	ldr	r2, [pc, #120]	; (80042a4 <HAL_ADC_Start_DMA+0x104>)
 800422c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	221c      	movs	r2, #28
 8004234:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	685a      	ldr	r2, [r3, #4]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f042 0210 	orr.w	r2, r2, #16
 800424c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68da      	ldr	r2, [r3, #12]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f042 0201 	orr.w	r2, r2, #1
 800425c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	3340      	adds	r3, #64	; 0x40
 8004268:	4619      	mov	r1, r3
 800426a:	68ba      	ldr	r2, [r7, #8]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f000 fecd 	bl	800500c <HAL_DMA_Start_IT>
 8004272:	4603      	mov	r3, r0
 8004274:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4618      	mov	r0, r3
 800427c:	f7ff fda9 	bl	8003dd2 <LL_ADC_REG_StartConversion>
 8004280:	e006      	b.n	8004290 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800428a:	e001      	b.n	8004290 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800428c:	2302      	movs	r3, #2
 800428e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004290:	7dfb      	ldrb	r3, [r7, #23]
}
 8004292:	4618      	mov	r0, r3
 8004294:	3718      	adds	r7, #24
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	08004bb1 	.word	0x08004bb1
 80042a0:	08004c89 	.word	0x08004c89
 80042a4:	08004ca5 	.word	0x08004ca5

080042a8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80042c4:	bf00      	nop
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b0b6      	sub	sp, #216	; 0xd8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80042f4:	2300      	movs	r3, #0
 80042f6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d101      	bne.n	8004306 <HAL_ADC_ConfigChannel+0x22>
 8004302:	2302      	movs	r3, #2
 8004304:	e3b9      	b.n	8004a7a <HAL_ADC_ConfigChannel+0x796>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff fd71 	bl	8003dfa <LL_ADC_REG_IsConversionOngoing>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	f040 839e 	bne.w	8004a5c <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	2b05      	cmp	r3, #5
 8004326:	d824      	bhi.n	8004372 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	3b02      	subs	r3, #2
 800432e:	2b03      	cmp	r3, #3
 8004330:	d81b      	bhi.n	800436a <HAL_ADC_ConfigChannel+0x86>
 8004332:	a201      	add	r2, pc, #4	; (adr r2, 8004338 <HAL_ADC_ConfigChannel+0x54>)
 8004334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004338:	08004349 	.word	0x08004349
 800433c:	08004351 	.word	0x08004351
 8004340:	08004359 	.word	0x08004359
 8004344:	08004361 	.word	0x08004361
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	220c      	movs	r2, #12
 800434c:	605a      	str	r2, [r3, #4]
          break;
 800434e:	e011      	b.n	8004374 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	2212      	movs	r2, #18
 8004354:	605a      	str	r2, [r3, #4]
          break;
 8004356:	e00d      	b.n	8004374 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	2218      	movs	r2, #24
 800435c:	605a      	str	r2, [r3, #4]
          break;
 800435e:	e009      	b.n	8004374 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004366:	605a      	str	r2, [r3, #4]
          break;
 8004368:	e004      	b.n	8004374 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	2206      	movs	r2, #6
 800436e:	605a      	str	r2, [r3, #4]
          break;
 8004370:	e000      	b.n	8004374 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004372:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6818      	ldr	r0, [r3, #0]
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	6859      	ldr	r1, [r3, #4]
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	461a      	mov	r2, r3
 8004382:	f7ff fc35 	bl	8003bf0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4618      	mov	r0, r3
 800438c:	f7ff fd35 	bl	8003dfa <LL_ADC_REG_IsConversionOngoing>
 8004390:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4618      	mov	r0, r3
 800439a:	f7ff fd41 	bl	8003e20 <LL_ADC_INJ_IsConversionOngoing>
 800439e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80043a2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f040 81a6 	bne.w	80046f8 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80043ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f040 81a1 	bne.w	80046f8 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6818      	ldr	r0, [r3, #0]
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	6819      	ldr	r1, [r3, #0]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	461a      	mov	r2, r3
 80043c4:	f7ff fc40 	bl	8003c48 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	695a      	ldr	r2, [r3, #20]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	08db      	lsrs	r3, r3, #3
 80043d4:	f003 0303 	and.w	r3, r3, #3
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	d00a      	beq.n	8004400 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6818      	ldr	r0, [r3, #0]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	6919      	ldr	r1, [r3, #16]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80043fa:	f7ff fb91 	bl	8003b20 <LL_ADC_SetOffset>
 80043fe:	e17b      	b.n	80046f8 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2100      	movs	r1, #0
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff fbae 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 800440c:	4603      	mov	r3, r0
 800440e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004412:	2b00      	cmp	r3, #0
 8004414:	d10a      	bne.n	800442c <HAL_ADC_ConfigChannel+0x148>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2100      	movs	r1, #0
 800441c:	4618      	mov	r0, r3
 800441e:	f7ff fba3 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 8004422:	4603      	mov	r3, r0
 8004424:	0e9b      	lsrs	r3, r3, #26
 8004426:	f003 021f 	and.w	r2, r3, #31
 800442a:	e01e      	b.n	800446a <HAL_ADC_ConfigChannel+0x186>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2100      	movs	r1, #0
 8004432:	4618      	mov	r0, r3
 8004434:	f7ff fb98 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 8004438:	4603      	mov	r3, r0
 800443a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004442:	fa93 f3a3 	rbit	r3, r3
 8004446:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800444a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800444e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004452:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800445a:	2320      	movs	r3, #32
 800445c:	e004      	b.n	8004468 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800445e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004462:	fab3 f383 	clz	r3, r3
 8004466:	b2db      	uxtb	r3, r3
 8004468:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004472:	2b00      	cmp	r3, #0
 8004474:	d105      	bne.n	8004482 <HAL_ADC_ConfigChannel+0x19e>
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	0e9b      	lsrs	r3, r3, #26
 800447c:	f003 031f 	and.w	r3, r3, #31
 8004480:	e018      	b.n	80044b4 <HAL_ADC_ConfigChannel+0x1d0>
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800448e:	fa93 f3a3 	rbit	r3, r3
 8004492:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004496:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800449a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800449e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d101      	bne.n	80044aa <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80044a6:	2320      	movs	r3, #32
 80044a8:	e004      	b.n	80044b4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80044aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80044ae:	fab3 f383 	clz	r3, r3
 80044b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d106      	bne.n	80044c6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2200      	movs	r2, #0
 80044be:	2100      	movs	r1, #0
 80044c0:	4618      	mov	r0, r3
 80044c2:	f7ff fb67 	bl	8003b94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2101      	movs	r1, #1
 80044cc:	4618      	mov	r0, r3
 80044ce:	f7ff fb4b 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 80044d2:	4603      	mov	r3, r0
 80044d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d10a      	bne.n	80044f2 <HAL_ADC_ConfigChannel+0x20e>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2101      	movs	r1, #1
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7ff fb40 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 80044e8:	4603      	mov	r3, r0
 80044ea:	0e9b      	lsrs	r3, r3, #26
 80044ec:	f003 021f 	and.w	r2, r3, #31
 80044f0:	e01e      	b.n	8004530 <HAL_ADC_ConfigChannel+0x24c>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2101      	movs	r1, #1
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7ff fb35 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 80044fe:	4603      	mov	r3, r0
 8004500:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004504:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004508:	fa93 f3a3 	rbit	r3, r3
 800450c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004510:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004514:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004518:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800451c:	2b00      	cmp	r3, #0
 800451e:	d101      	bne.n	8004524 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8004520:	2320      	movs	r3, #32
 8004522:	e004      	b.n	800452e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8004524:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004528:	fab3 f383 	clz	r3, r3
 800452c:	b2db      	uxtb	r3, r3
 800452e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004538:	2b00      	cmp	r3, #0
 800453a:	d105      	bne.n	8004548 <HAL_ADC_ConfigChannel+0x264>
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	0e9b      	lsrs	r3, r3, #26
 8004542:	f003 031f 	and.w	r3, r3, #31
 8004546:	e018      	b.n	800457a <HAL_ADC_ConfigChannel+0x296>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004550:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004554:	fa93 f3a3 	rbit	r3, r3
 8004558:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800455c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004560:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004564:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004568:	2b00      	cmp	r3, #0
 800456a:	d101      	bne.n	8004570 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 800456c:	2320      	movs	r3, #32
 800456e:	e004      	b.n	800457a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8004570:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004574:	fab3 f383 	clz	r3, r3
 8004578:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800457a:	429a      	cmp	r2, r3
 800457c:	d106      	bne.n	800458c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2200      	movs	r2, #0
 8004584:	2101      	movs	r1, #1
 8004586:	4618      	mov	r0, r3
 8004588:	f7ff fb04 	bl	8003b94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2102      	movs	r1, #2
 8004592:	4618      	mov	r0, r3
 8004594:	f7ff fae8 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 8004598:	4603      	mov	r3, r0
 800459a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10a      	bne.n	80045b8 <HAL_ADC_ConfigChannel+0x2d4>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2102      	movs	r1, #2
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7ff fadd 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 80045ae:	4603      	mov	r3, r0
 80045b0:	0e9b      	lsrs	r3, r3, #26
 80045b2:	f003 021f 	and.w	r2, r3, #31
 80045b6:	e01e      	b.n	80045f6 <HAL_ADC_ConfigChannel+0x312>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2102      	movs	r1, #2
 80045be:	4618      	mov	r0, r3
 80045c0:	f7ff fad2 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 80045c4:	4603      	mov	r3, r0
 80045c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80045ce:	fa93 f3a3 	rbit	r3, r3
 80045d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80045d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80045de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80045e6:	2320      	movs	r3, #32
 80045e8:	e004      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80045ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80045ee:	fab3 f383 	clz	r3, r3
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d105      	bne.n	800460e <HAL_ADC_ConfigChannel+0x32a>
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	0e9b      	lsrs	r3, r3, #26
 8004608:	f003 031f 	and.w	r3, r3, #31
 800460c:	e016      	b.n	800463c <HAL_ADC_ConfigChannel+0x358>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004616:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800461a:	fa93 f3a3 	rbit	r3, r3
 800461e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004620:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004622:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004626:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800462e:	2320      	movs	r3, #32
 8004630:	e004      	b.n	800463c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8004632:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004636:	fab3 f383 	clz	r3, r3
 800463a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800463c:	429a      	cmp	r2, r3
 800463e:	d106      	bne.n	800464e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2200      	movs	r2, #0
 8004646:	2102      	movs	r1, #2
 8004648:	4618      	mov	r0, r3
 800464a:	f7ff faa3 	bl	8003b94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2103      	movs	r1, #3
 8004654:	4618      	mov	r0, r3
 8004656:	f7ff fa87 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 800465a:	4603      	mov	r3, r0
 800465c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004660:	2b00      	cmp	r3, #0
 8004662:	d10a      	bne.n	800467a <HAL_ADC_ConfigChannel+0x396>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2103      	movs	r1, #3
 800466a:	4618      	mov	r0, r3
 800466c:	f7ff fa7c 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 8004670:	4603      	mov	r3, r0
 8004672:	0e9b      	lsrs	r3, r3, #26
 8004674:	f003 021f 	and.w	r2, r3, #31
 8004678:	e017      	b.n	80046aa <HAL_ADC_ConfigChannel+0x3c6>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2103      	movs	r1, #3
 8004680:	4618      	mov	r0, r3
 8004682:	f7ff fa71 	bl	8003b68 <LL_ADC_GetOffsetChannel>
 8004686:	4603      	mov	r3, r0
 8004688:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800468a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800468c:	fa93 f3a3 	rbit	r3, r3
 8004690:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004692:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004694:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004696:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004698:	2b00      	cmp	r3, #0
 800469a:	d101      	bne.n	80046a0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 800469c:	2320      	movs	r3, #32
 800469e:	e003      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80046a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80046a2:	fab3 f383 	clz	r3, r3
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d105      	bne.n	80046c2 <HAL_ADC_ConfigChannel+0x3de>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	0e9b      	lsrs	r3, r3, #26
 80046bc:	f003 031f 	and.w	r3, r3, #31
 80046c0:	e011      	b.n	80046e6 <HAL_ADC_ConfigChannel+0x402>
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80046ca:	fa93 f3a3 	rbit	r3, r3
 80046ce:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80046d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80046d2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80046d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80046da:	2320      	movs	r3, #32
 80046dc:	e003      	b.n	80046e6 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80046de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046e0:	fab3 f383 	clz	r3, r3
 80046e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d106      	bne.n	80046f8 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2200      	movs	r2, #0
 80046f0:	2103      	movs	r1, #3
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7ff fa4e 	bl	8003b94 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f7ff fb55 	bl	8003dac <LL_ADC_IsEnabled>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	f040 813f 	bne.w	8004988 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6818      	ldr	r0, [r3, #0]
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	6819      	ldr	r1, [r3, #0]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	461a      	mov	r2, r3
 8004718:	f7ff fac2 	bl	8003ca0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	4a8e      	ldr	r2, [pc, #568]	; (800495c <HAL_ADC_ConfigChannel+0x678>)
 8004722:	4293      	cmp	r3, r2
 8004724:	f040 8130 	bne.w	8004988 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004734:	2b00      	cmp	r3, #0
 8004736:	d10b      	bne.n	8004750 <HAL_ADC_ConfigChannel+0x46c>
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	0e9b      	lsrs	r3, r3, #26
 800473e:	3301      	adds	r3, #1
 8004740:	f003 031f 	and.w	r3, r3, #31
 8004744:	2b09      	cmp	r3, #9
 8004746:	bf94      	ite	ls
 8004748:	2301      	movls	r3, #1
 800474a:	2300      	movhi	r3, #0
 800474c:	b2db      	uxtb	r3, r3
 800474e:	e019      	b.n	8004784 <HAL_ADC_ConfigChannel+0x4a0>
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004756:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004758:	fa93 f3a3 	rbit	r3, r3
 800475c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800475e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004760:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004762:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004768:	2320      	movs	r3, #32
 800476a:	e003      	b.n	8004774 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800476c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800476e:	fab3 f383 	clz	r3, r3
 8004772:	b2db      	uxtb	r3, r3
 8004774:	3301      	adds	r3, #1
 8004776:	f003 031f 	and.w	r3, r3, #31
 800477a:	2b09      	cmp	r3, #9
 800477c:	bf94      	ite	ls
 800477e:	2301      	movls	r3, #1
 8004780:	2300      	movhi	r3, #0
 8004782:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004784:	2b00      	cmp	r3, #0
 8004786:	d079      	beq.n	800487c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004790:	2b00      	cmp	r3, #0
 8004792:	d107      	bne.n	80047a4 <HAL_ADC_ConfigChannel+0x4c0>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	0e9b      	lsrs	r3, r3, #26
 800479a:	3301      	adds	r3, #1
 800479c:	069b      	lsls	r3, r3, #26
 800479e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80047a2:	e015      	b.n	80047d0 <HAL_ADC_ConfigChannel+0x4ec>
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047ac:	fa93 f3a3 	rbit	r3, r3
 80047b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80047b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047b4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80047b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d101      	bne.n	80047c0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80047bc:	2320      	movs	r3, #32
 80047be:	e003      	b.n	80047c8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80047c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047c2:	fab3 f383 	clz	r3, r3
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	3301      	adds	r3, #1
 80047ca:	069b      	lsls	r3, r3, #26
 80047cc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d109      	bne.n	80047f0 <HAL_ADC_ConfigChannel+0x50c>
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	0e9b      	lsrs	r3, r3, #26
 80047e2:	3301      	adds	r3, #1
 80047e4:	f003 031f 	and.w	r3, r3, #31
 80047e8:	2101      	movs	r1, #1
 80047ea:	fa01 f303 	lsl.w	r3, r1, r3
 80047ee:	e017      	b.n	8004820 <HAL_ADC_ConfigChannel+0x53c>
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047f8:	fa93 f3a3 	rbit	r3, r3
 80047fc:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80047fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004800:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8004808:	2320      	movs	r3, #32
 800480a:	e003      	b.n	8004814 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 800480c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800480e:	fab3 f383 	clz	r3, r3
 8004812:	b2db      	uxtb	r3, r3
 8004814:	3301      	adds	r3, #1
 8004816:	f003 031f 	and.w	r3, r3, #31
 800481a:	2101      	movs	r1, #1
 800481c:	fa01 f303 	lsl.w	r3, r1, r3
 8004820:	ea42 0103 	orr.w	r1, r2, r3
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800482c:	2b00      	cmp	r3, #0
 800482e:	d10a      	bne.n	8004846 <HAL_ADC_ConfigChannel+0x562>
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	0e9b      	lsrs	r3, r3, #26
 8004836:	3301      	adds	r3, #1
 8004838:	f003 021f 	and.w	r2, r3, #31
 800483c:	4613      	mov	r3, r2
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	4413      	add	r3, r2
 8004842:	051b      	lsls	r3, r3, #20
 8004844:	e018      	b.n	8004878 <HAL_ADC_ConfigChannel+0x594>
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800484c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800484e:	fa93 f3a3 	rbit	r3, r3
 8004852:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004856:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004858:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800485e:	2320      	movs	r3, #32
 8004860:	e003      	b.n	800486a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8004862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004864:	fab3 f383 	clz	r3, r3
 8004868:	b2db      	uxtb	r3, r3
 800486a:	3301      	adds	r3, #1
 800486c:	f003 021f 	and.w	r2, r3, #31
 8004870:	4613      	mov	r3, r2
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	4413      	add	r3, r2
 8004876:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004878:	430b      	orrs	r3, r1
 800487a:	e080      	b.n	800497e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004884:	2b00      	cmp	r3, #0
 8004886:	d107      	bne.n	8004898 <HAL_ADC_ConfigChannel+0x5b4>
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	0e9b      	lsrs	r3, r3, #26
 800488e:	3301      	adds	r3, #1
 8004890:	069b      	lsls	r3, r3, #26
 8004892:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004896:	e015      	b.n	80048c4 <HAL_ADC_ConfigChannel+0x5e0>
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a0:	fa93 f3a3 	rbit	r3, r3
 80048a4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80048a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80048aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d101      	bne.n	80048b4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80048b0:	2320      	movs	r3, #32
 80048b2:	e003      	b.n	80048bc <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80048b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b6:	fab3 f383 	clz	r3, r3
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	3301      	adds	r3, #1
 80048be:	069b      	lsls	r3, r3, #26
 80048c0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d109      	bne.n	80048e4 <HAL_ADC_ConfigChannel+0x600>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	0e9b      	lsrs	r3, r3, #26
 80048d6:	3301      	adds	r3, #1
 80048d8:	f003 031f 	and.w	r3, r3, #31
 80048dc:	2101      	movs	r1, #1
 80048de:	fa01 f303 	lsl.w	r3, r1, r3
 80048e2:	e017      	b.n	8004914 <HAL_ADC_ConfigChannel+0x630>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	fa93 f3a3 	rbit	r3, r3
 80048f0:	61fb      	str	r3, [r7, #28]
  return result;
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80048f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80048fc:	2320      	movs	r3, #32
 80048fe:	e003      	b.n	8004908 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004902:	fab3 f383 	clz	r3, r3
 8004906:	b2db      	uxtb	r3, r3
 8004908:	3301      	adds	r3, #1
 800490a:	f003 031f 	and.w	r3, r3, #31
 800490e:	2101      	movs	r1, #1
 8004910:	fa01 f303 	lsl.w	r3, r1, r3
 8004914:	ea42 0103 	orr.w	r1, r2, r3
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10d      	bne.n	8004940 <HAL_ADC_ConfigChannel+0x65c>
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	0e9b      	lsrs	r3, r3, #26
 800492a:	3301      	adds	r3, #1
 800492c:	f003 021f 	and.w	r2, r3, #31
 8004930:	4613      	mov	r3, r2
 8004932:	005b      	lsls	r3, r3, #1
 8004934:	4413      	add	r3, r2
 8004936:	3b1e      	subs	r3, #30
 8004938:	051b      	lsls	r3, r3, #20
 800493a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800493e:	e01d      	b.n	800497c <HAL_ADC_ConfigChannel+0x698>
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	fa93 f3a3 	rbit	r3, r3
 800494c:	613b      	str	r3, [r7, #16]
  return result;
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d103      	bne.n	8004960 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004958:	2320      	movs	r3, #32
 800495a:	e005      	b.n	8004968 <HAL_ADC_ConfigChannel+0x684>
 800495c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	fab3 f383 	clz	r3, r3
 8004966:	b2db      	uxtb	r3, r3
 8004968:	3301      	adds	r3, #1
 800496a:	f003 021f 	and.w	r2, r3, #31
 800496e:	4613      	mov	r3, r2
 8004970:	005b      	lsls	r3, r3, #1
 8004972:	4413      	add	r3, r2
 8004974:	3b1e      	subs	r3, #30
 8004976:	051b      	lsls	r3, r3, #20
 8004978:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800497c:	430b      	orrs	r3, r1
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	6892      	ldr	r2, [r2, #8]
 8004982:	4619      	mov	r1, r3
 8004984:	f7ff f960 	bl	8003c48 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	4b3d      	ldr	r3, [pc, #244]	; (8004a84 <HAL_ADC_ConfigChannel+0x7a0>)
 800498e:	4013      	ands	r3, r2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d06c      	beq.n	8004a6e <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004994:	483c      	ldr	r0, [pc, #240]	; (8004a88 <HAL_ADC_ConfigChannel+0x7a4>)
 8004996:	f7ff f8b5 	bl	8003b04 <LL_ADC_GetCommonPathInternalCh>
 800499a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a3a      	ldr	r2, [pc, #232]	; (8004a8c <HAL_ADC_ConfigChannel+0x7a8>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d127      	bne.n	80049f8 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80049a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80049ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d121      	bne.n	80049f8 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a35      	ldr	r2, [pc, #212]	; (8004a90 <HAL_ADC_ConfigChannel+0x7ac>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d157      	bne.n	8004a6e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80049be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80049c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80049c6:	4619      	mov	r1, r3
 80049c8:	482f      	ldr	r0, [pc, #188]	; (8004a88 <HAL_ADC_ConfigChannel+0x7a4>)
 80049ca:	f7ff f888 	bl	8003ade <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049ce:	4b31      	ldr	r3, [pc, #196]	; (8004a94 <HAL_ADC_ConfigChannel+0x7b0>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	099b      	lsrs	r3, r3, #6
 80049d4:	4a30      	ldr	r2, [pc, #192]	; (8004a98 <HAL_ADC_ConfigChannel+0x7b4>)
 80049d6:	fba2 2303 	umull	r2, r3, r2, r3
 80049da:	099b      	lsrs	r3, r3, #6
 80049dc:	1c5a      	adds	r2, r3, #1
 80049de:	4613      	mov	r3, r2
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	4413      	add	r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80049e8:	e002      	b.n	80049f0 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	3b01      	subs	r3, #1
 80049ee:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1f9      	bne.n	80049ea <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80049f6:	e03a      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a27      	ldr	r2, [pc, #156]	; (8004a9c <HAL_ADC_ConfigChannel+0x7b8>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d113      	bne.n	8004a2a <HAL_ADC_ConfigChannel+0x746>
 8004a02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10d      	bne.n	8004a2a <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a1f      	ldr	r2, [pc, #124]	; (8004a90 <HAL_ADC_ConfigChannel+0x7ac>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d12a      	bne.n	8004a6e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a20:	4619      	mov	r1, r3
 8004a22:	4819      	ldr	r0, [pc, #100]	; (8004a88 <HAL_ADC_ConfigChannel+0x7a4>)
 8004a24:	f7ff f85b 	bl	8003ade <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004a28:	e021      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a1c      	ldr	r2, [pc, #112]	; (8004aa0 <HAL_ADC_ConfigChannel+0x7bc>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d11c      	bne.n	8004a6e <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004a34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d116      	bne.n	8004a6e <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a12      	ldr	r2, [pc, #72]	; (8004a90 <HAL_ADC_ConfigChannel+0x7ac>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d111      	bne.n	8004a6e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a52:	4619      	mov	r1, r3
 8004a54:	480c      	ldr	r0, [pc, #48]	; (8004a88 <HAL_ADC_ConfigChannel+0x7a4>)
 8004a56:	f7ff f842 	bl	8003ade <LL_ADC_SetCommonPathInternalCh>
 8004a5a:	e008      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a60:	f043 0220 	orr.w	r2, r3, #32
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004a76:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	37d8      	adds	r7, #216	; 0xd8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	80080000 	.word	0x80080000
 8004a88:	50040300 	.word	0x50040300
 8004a8c:	c7520000 	.word	0xc7520000
 8004a90:	50040000 	.word	0x50040000
 8004a94:	20000010 	.word	0x20000010
 8004a98:	053e2d63 	.word	0x053e2d63
 8004a9c:	cb840000 	.word	0xcb840000
 8004aa0:	80000001 	.word	0x80000001

08004aa4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004aac:	2300      	movs	r3, #0
 8004aae:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7ff f979 	bl	8003dac <LL_ADC_IsEnabled>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d169      	bne.n	8004b94 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	4b36      	ldr	r3, [pc, #216]	; (8004ba0 <ADC_Enable+0xfc>)
 8004ac8:	4013      	ands	r3, r2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00d      	beq.n	8004aea <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad2:	f043 0210 	orr.w	r2, r3, #16
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ade:	f043 0201 	orr.w	r2, r3, #1
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e055      	b.n	8004b96 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7ff f948 	bl	8003d84 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004af4:	482b      	ldr	r0, [pc, #172]	; (8004ba4 <ADC_Enable+0x100>)
 8004af6:	f7ff f805 	bl	8003b04 <LL_ADC_GetCommonPathInternalCh>
 8004afa:	4603      	mov	r3, r0
 8004afc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d013      	beq.n	8004b2c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b04:	4b28      	ldr	r3, [pc, #160]	; (8004ba8 <ADC_Enable+0x104>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	099b      	lsrs	r3, r3, #6
 8004b0a:	4a28      	ldr	r2, [pc, #160]	; (8004bac <ADC_Enable+0x108>)
 8004b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b10:	099b      	lsrs	r3, r3, #6
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	4613      	mov	r3, r2
 8004b16:	005b      	lsls	r3, r3, #1
 8004b18:	4413      	add	r3, r2
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004b1e:	e002      	b.n	8004b26 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	3b01      	subs	r3, #1
 8004b24:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1f9      	bne.n	8004b20 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004b2c:	f7fe ffb8 	bl	8003aa0 <HAL_GetTick>
 8004b30:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b32:	e028      	b.n	8004b86 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f7ff f937 	bl	8003dac <LL_ADC_IsEnabled>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d104      	bne.n	8004b4e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7ff f91b 	bl	8003d84 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004b4e:	f7fe ffa7 	bl	8003aa0 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d914      	bls.n	8004b86 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d00d      	beq.n	8004b86 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b6e:	f043 0210 	orr.w	r2, r3, #16
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b7a:	f043 0201 	orr.w	r2, r3, #1
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e007      	b.n	8004b96 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0301 	and.w	r3, r3, #1
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d1cf      	bne.n	8004b34 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	8000003f 	.word	0x8000003f
 8004ba4:	50040300 	.word	0x50040300
 8004ba8:	20000010 	.word	0x20000010
 8004bac:	053e2d63 	.word	0x053e2d63

08004bb0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bbc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d14b      	bne.n	8004c62 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0308 	and.w	r3, r3, #8
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d021      	beq.n	8004c28 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f7fe ffee 	bl	8003bca <LL_ADC_REG_IsTriggerSourceSWStart>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d032      	beq.n	8004c5a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d12b      	bne.n	8004c5a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d11f      	bne.n	8004c5a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c1e:	f043 0201 	orr.w	r2, r3, #1
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	655a      	str	r2, [r3, #84]	; 0x54
 8004c26:	e018      	b.n	8004c5a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d111      	bne.n	8004c5a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d105      	bne.n	8004c5a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c52:	f043 0201 	orr.w	r2, r3, #1
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f7ff fb24 	bl	80042a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004c60:	e00e      	b.n	8004c80 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c66:	f003 0310 	and.w	r3, r3, #16
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f7ff fb2e 	bl	80042d0 <HAL_ADC_ErrorCallback>
}
 8004c74:	e004      	b.n	8004c80 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	4798      	blx	r3
}
 8004c80:	bf00      	nop
 8004c82:	3710      	adds	r7, #16
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c94:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f7ff fb10 	bl	80042bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c9c:	bf00      	nop
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc2:	f043 0204 	orr.w	r2, r3, #4
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f7ff fb00 	bl	80042d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cd0:	bf00      	nop
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f003 0307 	and.w	r3, r3, #7
 8004ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ce8:	4b0c      	ldr	r3, [pc, #48]	; (8004d1c <__NVIC_SetPriorityGrouping+0x44>)
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d0a:	4a04      	ldr	r2, [pc, #16]	; (8004d1c <__NVIC_SetPriorityGrouping+0x44>)
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	60d3      	str	r3, [r2, #12]
}
 8004d10:	bf00      	nop
 8004d12:	3714      	adds	r7, #20
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	e000ed00 	.word	0xe000ed00

08004d20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d20:	b480      	push	{r7}
 8004d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d24:	4b04      	ldr	r3, [pc, #16]	; (8004d38 <__NVIC_GetPriorityGrouping+0x18>)
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	0a1b      	lsrs	r3, r3, #8
 8004d2a:	f003 0307 	and.w	r3, r3, #7
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr
 8004d38:	e000ed00 	.word	0xe000ed00

08004d3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	4603      	mov	r3, r0
 8004d44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	db0b      	blt.n	8004d66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d4e:	79fb      	ldrb	r3, [r7, #7]
 8004d50:	f003 021f 	and.w	r2, r3, #31
 8004d54:	4907      	ldr	r1, [pc, #28]	; (8004d74 <__NVIC_EnableIRQ+0x38>)
 8004d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	2001      	movs	r0, #1
 8004d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8004d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004d66:	bf00      	nop
 8004d68:	370c      	adds	r7, #12
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	e000e100 	.word	0xe000e100

08004d78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	4603      	mov	r3, r0
 8004d80:	6039      	str	r1, [r7, #0]
 8004d82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	db0a      	blt.n	8004da2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	b2da      	uxtb	r2, r3
 8004d90:	490c      	ldr	r1, [pc, #48]	; (8004dc4 <__NVIC_SetPriority+0x4c>)
 8004d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d96:	0112      	lsls	r2, r2, #4
 8004d98:	b2d2      	uxtb	r2, r2
 8004d9a:	440b      	add	r3, r1
 8004d9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004da0:	e00a      	b.n	8004db8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	b2da      	uxtb	r2, r3
 8004da6:	4908      	ldr	r1, [pc, #32]	; (8004dc8 <__NVIC_SetPriority+0x50>)
 8004da8:	79fb      	ldrb	r3, [r7, #7]
 8004daa:	f003 030f 	and.w	r3, r3, #15
 8004dae:	3b04      	subs	r3, #4
 8004db0:	0112      	lsls	r2, r2, #4
 8004db2:	b2d2      	uxtb	r2, r2
 8004db4:	440b      	add	r3, r1
 8004db6:	761a      	strb	r2, [r3, #24]
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr
 8004dc4:	e000e100 	.word	0xe000e100
 8004dc8:	e000ed00 	.word	0xe000ed00

08004dcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b089      	sub	sp, #36	; 0x24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f003 0307 	and.w	r3, r3, #7
 8004dde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	f1c3 0307 	rsb	r3, r3, #7
 8004de6:	2b04      	cmp	r3, #4
 8004de8:	bf28      	it	cs
 8004dea:	2304      	movcs	r3, #4
 8004dec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	3304      	adds	r3, #4
 8004df2:	2b06      	cmp	r3, #6
 8004df4:	d902      	bls.n	8004dfc <NVIC_EncodePriority+0x30>
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	3b03      	subs	r3, #3
 8004dfa:	e000      	b.n	8004dfe <NVIC_EncodePriority+0x32>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e00:	f04f 32ff 	mov.w	r2, #4294967295
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0a:	43da      	mvns	r2, r3
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	401a      	ands	r2, r3
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e14:	f04f 31ff 	mov.w	r1, #4294967295
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e1e:	43d9      	mvns	r1, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e24:	4313      	orrs	r3, r2
         );
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3724      	adds	r7, #36	; 0x24
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e32:	b580      	push	{r7, lr}
 8004e34:	b082      	sub	sp, #8
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f7ff ff4c 	bl	8004cd8 <__NVIC_SetPriorityGrouping>
}
 8004e40:	bf00      	nop
 8004e42:	3708      	adds	r7, #8
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	4603      	mov	r3, r0
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004e56:	2300      	movs	r3, #0
 8004e58:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004e5a:	f7ff ff61 	bl	8004d20 <__NVIC_GetPriorityGrouping>
 8004e5e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	68b9      	ldr	r1, [r7, #8]
 8004e64:	6978      	ldr	r0, [r7, #20]
 8004e66:	f7ff ffb1 	bl	8004dcc <NVIC_EncodePriority>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e70:	4611      	mov	r1, r2
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7ff ff80 	bl	8004d78 <__NVIC_SetPriority>
}
 8004e78:	bf00      	nop
 8004e7a:	3718      	adds	r7, #24
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	4603      	mov	r3, r0
 8004e88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f7ff ff54 	bl	8004d3c <__NVIC_EnableIRQ>
}
 8004e94:	bf00      	nop
 8004e96:	3708      	adds	r7, #8
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e098      	b.n	8004fe0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	4b4d      	ldr	r3, [pc, #308]	; (8004fec <HAL_DMA_Init+0x150>)
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d80f      	bhi.n	8004eda <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	4b4b      	ldr	r3, [pc, #300]	; (8004ff0 <HAL_DMA_Init+0x154>)
 8004ec2:	4413      	add	r3, r2
 8004ec4:	4a4b      	ldr	r2, [pc, #300]	; (8004ff4 <HAL_DMA_Init+0x158>)
 8004ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eca:	091b      	lsrs	r3, r3, #4
 8004ecc:	009a      	lsls	r2, r3, #2
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a48      	ldr	r2, [pc, #288]	; (8004ff8 <HAL_DMA_Init+0x15c>)
 8004ed6:	641a      	str	r2, [r3, #64]	; 0x40
 8004ed8:	e00e      	b.n	8004ef8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	461a      	mov	r2, r3
 8004ee0:	4b46      	ldr	r3, [pc, #280]	; (8004ffc <HAL_DMA_Init+0x160>)
 8004ee2:	4413      	add	r3, r2
 8004ee4:	4a43      	ldr	r2, [pc, #268]	; (8004ff4 <HAL_DMA_Init+0x158>)
 8004ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eea:	091b      	lsrs	r3, r3, #4
 8004eec:	009a      	lsls	r2, r3, #2
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a42      	ldr	r2, [pc, #264]	; (8005000 <HAL_DMA_Init+0x164>)
 8004ef6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f12:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68fa      	ldr	r2, [r7, #12]
 8004f48:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f52:	d039      	beq.n	8004fc8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f58:	4a27      	ldr	r2, [pc, #156]	; (8004ff8 <HAL_DMA_Init+0x15c>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d11a      	bne.n	8004f94 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004f5e:	4b29      	ldr	r3, [pc, #164]	; (8005004 <HAL_DMA_Init+0x168>)
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f66:	f003 031c 	and.w	r3, r3, #28
 8004f6a:	210f      	movs	r1, #15
 8004f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f70:	43db      	mvns	r3, r3
 8004f72:	4924      	ldr	r1, [pc, #144]	; (8005004 <HAL_DMA_Init+0x168>)
 8004f74:	4013      	ands	r3, r2
 8004f76:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004f78:	4b22      	ldr	r3, [pc, #136]	; (8005004 <HAL_DMA_Init+0x168>)
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6859      	ldr	r1, [r3, #4]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f84:	f003 031c 	and.w	r3, r3, #28
 8004f88:	fa01 f303 	lsl.w	r3, r1, r3
 8004f8c:	491d      	ldr	r1, [pc, #116]	; (8005004 <HAL_DMA_Init+0x168>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	600b      	str	r3, [r1, #0]
 8004f92:	e019      	b.n	8004fc8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004f94:	4b1c      	ldr	r3, [pc, #112]	; (8005008 <HAL_DMA_Init+0x16c>)
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9c:	f003 031c 	and.w	r3, r3, #28
 8004fa0:	210f      	movs	r1, #15
 8004fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fa6:	43db      	mvns	r3, r3
 8004fa8:	4917      	ldr	r1, [pc, #92]	; (8005008 <HAL_DMA_Init+0x16c>)
 8004faa:	4013      	ands	r3, r2
 8004fac:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004fae:	4b16      	ldr	r3, [pc, #88]	; (8005008 <HAL_DMA_Init+0x16c>)
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6859      	ldr	r1, [r3, #4]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fba:	f003 031c 	and.w	r3, r3, #28
 8004fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc2:	4911      	ldr	r1, [pc, #68]	; (8005008 <HAL_DMA_Init+0x16c>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr
 8004fec:	40020407 	.word	0x40020407
 8004ff0:	bffdfff8 	.word	0xbffdfff8
 8004ff4:	cccccccd 	.word	0xcccccccd
 8004ff8:	40020000 	.word	0x40020000
 8004ffc:	bffdfbf8 	.word	0xbffdfbf8
 8005000:	40020400 	.word	0x40020400
 8005004:	400200a8 	.word	0x400200a8
 8005008:	400204a8 	.word	0x400204a8

0800500c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
 8005018:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800501a:	2300      	movs	r3, #0
 800501c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005024:	2b01      	cmp	r3, #1
 8005026:	d101      	bne.n	800502c <HAL_DMA_Start_IT+0x20>
 8005028:	2302      	movs	r3, #2
 800502a:	e04b      	b.n	80050c4 <HAL_DMA_Start_IT+0xb8>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	d13a      	bne.n	80050b6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2202      	movs	r2, #2
 8005044:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0201 	bic.w	r2, r2, #1
 800505c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	68b9      	ldr	r1, [r7, #8]
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f000 f95f 	bl	8005328 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506e:	2b00      	cmp	r3, #0
 8005070:	d008      	beq.n	8005084 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f042 020e 	orr.w	r2, r2, #14
 8005080:	601a      	str	r2, [r3, #0]
 8005082:	e00f      	b.n	80050a4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0204 	bic.w	r2, r2, #4
 8005092:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f042 020a 	orr.w	r2, r2, #10
 80050a2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0201 	orr.w	r2, r2, #1
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	e005      	b.n	80050c2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80050be:	2302      	movs	r3, #2
 80050c0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80050c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3718      	adds	r7, #24
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050d4:	2300      	movs	r3, #0
 80050d6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b02      	cmp	r3, #2
 80050e2:	d008      	beq.n	80050f6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2204      	movs	r2, #4
 80050e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e022      	b.n	800513c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f022 020e 	bic.w	r2, r2, #14
 8005104:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f022 0201 	bic.w	r2, r2, #1
 8005114:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800511a:	f003 021c 	and.w	r2, r3, #28
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005122:	2101      	movs	r1, #1
 8005124:	fa01 f202 	lsl.w	r2, r1, r2
 8005128:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800513a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800513c:	4618      	mov	r0, r3
 800513e:	3714      	adds	r7, #20
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b084      	sub	sp, #16
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005150:	2300      	movs	r3, #0
 8005152:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b02      	cmp	r3, #2
 800515e:	d005      	beq.n	800516c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2204      	movs	r2, #4
 8005164:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	73fb      	strb	r3, [r7, #15]
 800516a:	e029      	b.n	80051c0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f022 020e 	bic.w	r2, r2, #14
 800517a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f022 0201 	bic.w	r2, r2, #1
 800518a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005190:	f003 021c 	and.w	r2, r3, #28
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005198:	2101      	movs	r1, #1
 800519a:	fa01 f202 	lsl.w	r2, r1, r2
 800519e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	4798      	blx	r3
    }
  }
  return status;
 80051c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b084      	sub	sp, #16
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051e6:	f003 031c 	and.w	r3, r3, #28
 80051ea:	2204      	movs	r2, #4
 80051ec:	409a      	lsls	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	4013      	ands	r3, r2
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d026      	beq.n	8005244 <HAL_DMA_IRQHandler+0x7a>
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	f003 0304 	and.w	r3, r3, #4
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d021      	beq.n	8005244 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0320 	and.w	r3, r3, #32
 800520a:	2b00      	cmp	r3, #0
 800520c:	d107      	bne.n	800521e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 0204 	bic.w	r2, r2, #4
 800521c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005222:	f003 021c 	and.w	r2, r3, #28
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522a:	2104      	movs	r1, #4
 800522c:	fa01 f202 	lsl.w	r2, r1, r2
 8005230:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005236:	2b00      	cmp	r3, #0
 8005238:	d071      	beq.n	800531e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005242:	e06c      	b.n	800531e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005248:	f003 031c 	and.w	r3, r3, #28
 800524c:	2202      	movs	r2, #2
 800524e:	409a      	lsls	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4013      	ands	r3, r2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d02e      	beq.n	80052b6 <HAL_DMA_IRQHandler+0xec>
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d029      	beq.n	80052b6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0320 	and.w	r3, r3, #32
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10b      	bne.n	8005288 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f022 020a 	bic.w	r2, r2, #10
 800527e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800528c:	f003 021c 	and.w	r2, r3, #28
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005294:	2102      	movs	r1, #2
 8005296:	fa01 f202 	lsl.w	r2, r1, r2
 800529a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d038      	beq.n	800531e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80052b4:	e033      	b.n	800531e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ba:	f003 031c 	and.w	r3, r3, #28
 80052be:	2208      	movs	r2, #8
 80052c0:	409a      	lsls	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	4013      	ands	r3, r2
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d02a      	beq.n	8005320 <HAL_DMA_IRQHandler+0x156>
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	f003 0308 	and.w	r3, r3, #8
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d025      	beq.n	8005320 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f022 020e 	bic.w	r2, r2, #14
 80052e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e8:	f003 021c 	and.w	r2, r3, #28
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f0:	2101      	movs	r1, #1
 80052f2:	fa01 f202 	lsl.w	r2, r1, r2
 80052f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005312:	2b00      	cmp	r3, #0
 8005314:	d004      	beq.n	8005320 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800531e:	bf00      	nop
 8005320:	bf00      	nop
}
 8005322:	3710      	adds	r7, #16
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005328:	b480      	push	{r7}
 800532a:	b085      	sub	sp, #20
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
 8005334:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800533a:	f003 021c 	and.w	r2, r3, #28
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005342:	2101      	movs	r1, #1
 8005344:	fa01 f202 	lsl.w	r2, r1, r2
 8005348:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	2b10      	cmp	r3, #16
 8005358:	d108      	bne.n	800536c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68ba      	ldr	r2, [r7, #8]
 8005368:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800536a:	e007      	b.n	800537c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	60da      	str	r2, [r3, #12]
}
 800537c:	bf00      	nop
 800537e:	3714      	adds	r7, #20
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b086      	sub	sp, #24
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8005396:	2300      	movs	r3, #0
 8005398:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800539a:	4b2f      	ldr	r3, [pc, #188]	; (8005458 <HAL_FLASH_Program+0xd0>)
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d101      	bne.n	80053a6 <HAL_FLASH_Program+0x1e>
 80053a2:	2302      	movs	r3, #2
 80053a4:	e053      	b.n	800544e <HAL_FLASH_Program+0xc6>
 80053a6:	4b2c      	ldr	r3, [pc, #176]	; (8005458 <HAL_FLASH_Program+0xd0>)
 80053a8:	2201      	movs	r2, #1
 80053aa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80053ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80053b0:	f000 f894 	bl	80054dc <FLASH_WaitForLastOperation>
 80053b4:	4603      	mov	r3, r0
 80053b6:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 80053b8:	7dfb      	ldrb	r3, [r7, #23]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d143      	bne.n	8005446 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80053be:	4b26      	ldr	r3, [pc, #152]	; (8005458 <HAL_FLASH_Program+0xd0>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80053c4:	4b25      	ldr	r3, [pc, #148]	; (800545c <HAL_FLASH_Program+0xd4>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d009      	beq.n	80053e4 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80053d0:	4b22      	ldr	r3, [pc, #136]	; (800545c <HAL_FLASH_Program+0xd4>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a21      	ldr	r2, [pc, #132]	; (800545c <HAL_FLASH_Program+0xd4>)
 80053d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053da:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80053dc:	4b1e      	ldr	r3, [pc, #120]	; (8005458 <HAL_FLASH_Program+0xd0>)
 80053de:	2202      	movs	r2, #2
 80053e0:	771a      	strb	r2, [r3, #28]
 80053e2:	e002      	b.n	80053ea <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80053e4:	4b1c      	ldr	r3, [pc, #112]	; (8005458 <HAL_FLASH_Program+0xd0>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d107      	bne.n	8005400 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80053f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053f4:	68b8      	ldr	r0, [r7, #8]
 80053f6:	f000 f8c9 	bl	800558c <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80053fa:	2301      	movs	r3, #1
 80053fc:	613b      	str	r3, [r7, #16]
 80053fe:	e010      	b.n	8005422 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d002      	beq.n	800540c <HAL_FLASH_Program+0x84>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2b02      	cmp	r3, #2
 800540a:	d10a      	bne.n	8005422 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	4619      	mov	r1, r3
 8005410:	68b8      	ldr	r0, [r7, #8]
 8005412:	f000 f8e1 	bl	80055d8 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2b02      	cmp	r3, #2
 800541a:	d102      	bne.n	8005422 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 800541c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005420:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005422:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005426:	f000 f859 	bl	80054dc <FLASH_WaitForLastOperation>
 800542a:	4603      	mov	r3, r0
 800542c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d006      	beq.n	8005442 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8005434:	4b09      	ldr	r3, [pc, #36]	; (800545c <HAL_FLASH_Program+0xd4>)
 8005436:	695a      	ldr	r2, [r3, #20]
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	43db      	mvns	r3, r3
 800543c:	4907      	ldr	r1, [pc, #28]	; (800545c <HAL_FLASH_Program+0xd4>)
 800543e:	4013      	ands	r3, r2
 8005440:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005442:	f000 f9db 	bl	80057fc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005446:	4b04      	ldr	r3, [pc, #16]	; (8005458 <HAL_FLASH_Program+0xd0>)
 8005448:	2200      	movs	r2, #0
 800544a:	701a      	strb	r2, [r3, #0]

  return status;
 800544c:	7dfb      	ldrb	r3, [r7, #23]
}
 800544e:	4618      	mov	r0, r3
 8005450:	3718      	adds	r7, #24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	2000001c 	.word	0x2000001c
 800545c:	40022000 	.word	0x40022000

08005460 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005466:	2300      	movs	r3, #0
 8005468:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800546a:	4b0b      	ldr	r3, [pc, #44]	; (8005498 <HAL_FLASH_Unlock+0x38>)
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	2b00      	cmp	r3, #0
 8005470:	da0b      	bge.n	800548a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005472:	4b09      	ldr	r3, [pc, #36]	; (8005498 <HAL_FLASH_Unlock+0x38>)
 8005474:	4a09      	ldr	r2, [pc, #36]	; (800549c <HAL_FLASH_Unlock+0x3c>)
 8005476:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005478:	4b07      	ldr	r3, [pc, #28]	; (8005498 <HAL_FLASH_Unlock+0x38>)
 800547a:	4a09      	ldr	r2, [pc, #36]	; (80054a0 <HAL_FLASH_Unlock+0x40>)
 800547c:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800547e:	4b06      	ldr	r3, [pc, #24]	; (8005498 <HAL_FLASH_Unlock+0x38>)
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	2b00      	cmp	r3, #0
 8005484:	da01      	bge.n	800548a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800548a:	79fb      	ldrb	r3, [r7, #7]
}
 800548c:	4618      	mov	r0, r3
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr
 8005498:	40022000 	.word	0x40022000
 800549c:	45670123 	.word	0x45670123
 80054a0:	cdef89ab 	.word	0xcdef89ab

080054a4 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80054a4:	b480      	push	{r7}
 80054a6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80054a8:	4b05      	ldr	r3, [pc, #20]	; (80054c0 <HAL_FLASH_Lock+0x1c>)
 80054aa:	695b      	ldr	r3, [r3, #20]
 80054ac:	4a04      	ldr	r2, [pc, #16]	; (80054c0 <HAL_FLASH_Lock+0x1c>)
 80054ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054b2:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr
 80054c0:	40022000 	.word	0x40022000

080054c4 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  *            @arg FLASH_FLAG_PEMPTY : FLASH Boot from not programmed flash (apply only for STM32L43x/STM32L44x devices)
  */
uint32_t HAL_FLASH_GetError(void)
{
 80054c4:	b480      	push	{r7}
 80054c6:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80054c8:	4b03      	ldr	r3, [pc, #12]	; (80054d8 <HAL_FLASH_GetError+0x14>)
 80054ca:	685b      	ldr	r3, [r3, #4]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	2000001c 	.word	0x2000001c

080054dc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80054e4:	f7fe fadc 	bl	8003aa0 <HAL_GetTick>
 80054e8:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80054ea:	e00d      	b.n	8005508 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054f2:	d009      	beq.n	8005508 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 80054f4:	f7fe fad4 	bl	8003aa0 <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	429a      	cmp	r2, r3
 8005502:	d801      	bhi.n	8005508 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e036      	b.n	8005576 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005508:	4b1d      	ldr	r3, [pc, #116]	; (8005580 <FLASH_WaitForLastOperation+0xa4>)
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1eb      	bne.n	80054ec <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8005514:	4b1a      	ldr	r3, [pc, #104]	; (8005580 <FLASH_WaitForLastOperation+0xa4>)
 8005516:	691a      	ldr	r2, [r3, #16]
 8005518:	4b1a      	ldr	r3, [pc, #104]	; (8005584 <FLASH_WaitForLastOperation+0xa8>)
 800551a:	4013      	ands	r3, r2
 800551c:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d01e      	beq.n	8005562 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8005524:	4b18      	ldr	r3, [pc, #96]	; (8005588 <FLASH_WaitForLastOperation+0xac>)
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	4313      	orrs	r3, r2
 800552c:	4a16      	ldr	r2, [pc, #88]	; (8005588 <FLASH_WaitForLastOperation+0xac>)
 800552e:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d007      	beq.n	800554a <FLASH_WaitForLastOperation+0x6e>
 800553a:	4b11      	ldr	r3, [pc, #68]	; (8005580 <FLASH_WaitForLastOperation+0xa4>)
 800553c:	699a      	ldr	r2, [r3, #24]
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8005544:	490e      	ldr	r1, [pc, #56]	; (8005580 <FLASH_WaitForLastOperation+0xa4>)
 8005546:	4313      	orrs	r3, r2
 8005548:	618b      	str	r3, [r1, #24]
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d004      	beq.n	800555e <FLASH_WaitForLastOperation+0x82>
 8005554:	4a0a      	ldr	r2, [pc, #40]	; (8005580 <FLASH_WaitForLastOperation+0xa4>)
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800555c:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e009      	b.n	8005576 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005562:	4b07      	ldr	r3, [pc, #28]	; (8005580 <FLASH_WaitForLastOperation+0xa4>)
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800556e:	4b04      	ldr	r3, [pc, #16]	; (8005580 <FLASH_WaitForLastOperation+0xa4>)
 8005570:	2201      	movs	r2, #1
 8005572:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	40022000 	.word	0x40022000
 8005584:	0002c3fa 	.word	0x0002c3fa
 8005588:	2000001c 	.word	0x2000001c

0800558c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800558c:	b480      	push	{r7}
 800558e:	b085      	sub	sp, #20
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005598:	4b0e      	ldr	r3, [pc, #56]	; (80055d4 <FLASH_Program_DoubleWord+0x48>)
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	4a0d      	ldr	r2, [pc, #52]	; (80055d4 <FLASH_Program_DoubleWord+0x48>)
 800559e:	f043 0301 	orr.w	r3, r3, #1
 80055a2:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	683a      	ldr	r2, [r7, #0]
 80055a8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80055aa:	f3bf 8f6f 	isb	sy
}
 80055ae:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80055b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	000a      	movs	r2, r1
 80055be:	2300      	movs	r3, #0
 80055c0:	68f9      	ldr	r1, [r7, #12]
 80055c2:	3104      	adds	r1, #4
 80055c4:	4613      	mov	r3, r2
 80055c6:	600b      	str	r3, [r1, #0]
}
 80055c8:	bf00      	nop
 80055ca:	3714      	adds	r7, #20
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr
 80055d4:	40022000 	.word	0x40022000

080055d8 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 80055d8:	b480      	push	{r7}
 80055da:	b089      	sub	sp, #36	; 0x24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80055e2:	2340      	movs	r3, #64	; 0x40
 80055e4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80055ee:	4b14      	ldr	r3, [pc, #80]	; (8005640 <FLASH_Program_Fast+0x68>)
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	4a13      	ldr	r2, [pc, #76]	; (8005640 <FLASH_Program_Fast+0x68>)
 80055f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80055f8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055fa:	f3ef 8310 	mrs	r3, PRIMASK
 80055fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8005600:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8005602:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005604:	b672      	cpsid	i
}
 8005606:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8005610:	69bb      	ldr	r3, [r7, #24]
 8005612:	3304      	adds	r3, #4
 8005614:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	3304      	adds	r3, #4
 800561a:	617b      	str	r3, [r7, #20]
    row_index--;
 800561c:	7ffb      	ldrb	r3, [r7, #31]
 800561e:	3b01      	subs	r3, #1
 8005620:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8005622:	7ffb      	ldrb	r3, [r7, #31]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1ef      	bne.n	8005608 <FLASH_Program_Fast+0x30>
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f383 8810 	msr	PRIMASK, r3
}
 8005632:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8005634:	bf00      	nop
 8005636:	3724      	adds	r7, #36	; 0x24
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	40022000 	.word	0x40022000

08005644 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800564e:	4b48      	ldr	r3, [pc, #288]	; (8005770 <HAL_FLASHEx_Erase+0x12c>)
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d101      	bne.n	800565a <HAL_FLASHEx_Erase+0x16>
 8005656:	2302      	movs	r3, #2
 8005658:	e085      	b.n	8005766 <HAL_FLASHEx_Erase+0x122>
 800565a:	4b45      	ldr	r3, [pc, #276]	; (8005770 <HAL_FLASHEx_Erase+0x12c>)
 800565c:	2201      	movs	r2, #1
 800565e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005660:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005664:	f7ff ff3a 	bl	80054dc <FLASH_WaitForLastOperation>
 8005668:	4603      	mov	r3, r0
 800566a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d175      	bne.n	800575e <HAL_FLASHEx_Erase+0x11a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005672:	4b3f      	ldr	r3, [pc, #252]	; (8005770 <HAL_FLASHEx_Erase+0x12c>)
 8005674:	2200      	movs	r2, #0
 8005676:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8005678:	4b3e      	ldr	r3, [pc, #248]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005680:	2b00      	cmp	r3, #0
 8005682:	d013      	beq.n	80056ac <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005684:	4b3b      	ldr	r3, [pc, #236]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800568c:	2b00      	cmp	r3, #0
 800568e:	d009      	beq.n	80056a4 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8005690:	4b38      	ldr	r3, [pc, #224]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a37      	ldr	r2, [pc, #220]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 8005696:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800569a:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800569c:	4b34      	ldr	r3, [pc, #208]	; (8005770 <HAL_FLASHEx_Erase+0x12c>)
 800569e:	2203      	movs	r2, #3
 80056a0:	771a      	strb	r2, [r3, #28]
 80056a2:	e016      	b.n	80056d2 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80056a4:	4b32      	ldr	r3, [pc, #200]	; (8005770 <HAL_FLASHEx_Erase+0x12c>)
 80056a6:	2201      	movs	r2, #1
 80056a8:	771a      	strb	r2, [r3, #28]
 80056aa:	e012      	b.n	80056d2 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80056ac:	4b31      	ldr	r3, [pc, #196]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d009      	beq.n	80056cc <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80056b8:	4b2e      	ldr	r3, [pc, #184]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a2d      	ldr	r2, [pc, #180]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 80056be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056c2:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80056c4:	4b2a      	ldr	r3, [pc, #168]	; (8005770 <HAL_FLASHEx_Erase+0x12c>)
 80056c6:	2202      	movs	r2, #2
 80056c8:	771a      	strb	r2, [r3, #28]
 80056ca:	e002      	b.n	80056d2 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80056cc:	4b28      	ldr	r3, [pc, #160]	; (8005770 <HAL_FLASHEx_Erase+0x12c>)
 80056ce:	2200      	movs	r2, #0
 80056d0:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d111      	bne.n	80056fe <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 f84a 	bl	8005778 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80056e4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80056e8:	f7ff fef8 	bl	80054dc <FLASH_WaitForLastOperation>
 80056ec:	4603      	mov	r3, r0
 80056ee:	73fb      	strb	r3, [r7, #15]
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80056f0:	4b20      	ldr	r3, [pc, #128]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	4a1f      	ldr	r2, [pc, #124]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 80056f6:	f023 0304 	bic.w	r3, r3, #4
 80056fa:	6153      	str	r3, [r2, #20]
 80056fc:	e02d      	b.n	800575a <HAL_FLASHEx_Erase+0x116>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	f04f 32ff 	mov.w	r2, #4294967295
 8005704:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	60bb      	str	r3, [r7, #8]
 800570c:	e01d      	b.n	800574a <HAL_FLASHEx_Erase+0x106>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	4619      	mov	r1, r3
 8005714:	68b8      	ldr	r0, [r7, #8]
 8005716:	f000 f84d 	bl	80057b4 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800571a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800571e:	f7ff fedd 	bl	80054dc <FLASH_WaitForLastOperation>
 8005722:	4603      	mov	r3, r0
 8005724:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8005726:	4b13      	ldr	r3, [pc, #76]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	4a12      	ldr	r2, [pc, #72]	; (8005774 <HAL_FLASHEx_Erase+0x130>)
 800572c:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8005730:	f023 0302 	bic.w	r3, r3, #2
 8005734:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8005736:	7bfb      	ldrb	r3, [r7, #15]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d003      	beq.n	8005744 <HAL_FLASHEx_Erase+0x100>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	601a      	str	r2, [r3, #0]
          break;
 8005742:	e00a      	b.n	800575a <HAL_FLASHEx_Erase+0x116>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	3301      	adds	r3, #1
 8005748:	60bb      	str	r3, [r7, #8]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	689a      	ldr	r2, [r3, #8]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	4413      	add	r3, r2
 8005754:	68ba      	ldr	r2, [r7, #8]
 8005756:	429a      	cmp	r2, r3
 8005758:	d3d9      	bcc.n	800570e <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800575a:	f000 f84f 	bl	80057fc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800575e:	4b04      	ldr	r3, [pc, #16]	; (8005770 <HAL_FLASHEx_Erase+0x12c>)
 8005760:	2200      	movs	r2, #0
 8005762:	701a      	strb	r2, [r3, #0]

  return status;
 8005764:	7bfb      	ldrb	r3, [r7, #15]
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	2000001c 	.word	0x2000001c
 8005774:	40022000 	.word	0x40022000

08005778 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b00      	cmp	r3, #0
 8005788:	d005      	beq.n	8005796 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800578a:	4b09      	ldr	r3, [pc, #36]	; (80057b0 <FLASH_MassErase+0x38>)
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	4a08      	ldr	r2, [pc, #32]	; (80057b0 <FLASH_MassErase+0x38>)
 8005790:	f043 0304 	orr.w	r3, r3, #4
 8005794:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005796:	4b06      	ldr	r3, [pc, #24]	; (80057b0 <FLASH_MassErase+0x38>)
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	4a05      	ldr	r2, [pc, #20]	; (80057b0 <FLASH_MassErase+0x38>)
 800579c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057a0:	6153      	str	r3, [r2, #20]
}
 80057a2:	bf00      	nop
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	40022000 	.word	0x40022000

080057b4 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80057be:	4b0e      	ldr	r3, [pc, #56]	; (80057f8 <FLASH_PageErase+0x44>)
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	00db      	lsls	r3, r3, #3
 80057ca:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80057ce:	490a      	ldr	r1, [pc, #40]	; (80057f8 <FLASH_PageErase+0x44>)
 80057d0:	4313      	orrs	r3, r2
 80057d2:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80057d4:	4b08      	ldr	r3, [pc, #32]	; (80057f8 <FLASH_PageErase+0x44>)
 80057d6:	695b      	ldr	r3, [r3, #20]
 80057d8:	4a07      	ldr	r2, [pc, #28]	; (80057f8 <FLASH_PageErase+0x44>)
 80057da:	f043 0302 	orr.w	r3, r3, #2
 80057de:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80057e0:	4b05      	ldr	r3, [pc, #20]	; (80057f8 <FLASH_PageErase+0x44>)
 80057e2:	695b      	ldr	r3, [r3, #20]
 80057e4:	4a04      	ldr	r2, [pc, #16]	; (80057f8 <FLASH_PageErase+0x44>)
 80057e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057ea:	6153      	str	r3, [r2, #20]
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	40022000 	.word	0x40022000

080057fc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8005802:	4b21      	ldr	r3, [pc, #132]	; (8005888 <FLASH_FlushCaches+0x8c>)
 8005804:	7f1b      	ldrb	r3, [r3, #28]
 8005806:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8005808:	79fb      	ldrb	r3, [r7, #7]
 800580a:	2b01      	cmp	r3, #1
 800580c:	d002      	beq.n	8005814 <FLASH_FlushCaches+0x18>
 800580e:	79fb      	ldrb	r3, [r7, #7]
 8005810:	2b03      	cmp	r3, #3
 8005812:	d117      	bne.n	8005844 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005814:	4b1d      	ldr	r3, [pc, #116]	; (800588c <FLASH_FlushCaches+0x90>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a1c      	ldr	r2, [pc, #112]	; (800588c <FLASH_FlushCaches+0x90>)
 800581a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800581e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005820:	4b1a      	ldr	r3, [pc, #104]	; (800588c <FLASH_FlushCaches+0x90>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a19      	ldr	r2, [pc, #100]	; (800588c <FLASH_FlushCaches+0x90>)
 8005826:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800582a:	6013      	str	r3, [r2, #0]
 800582c:	4b17      	ldr	r3, [pc, #92]	; (800588c <FLASH_FlushCaches+0x90>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a16      	ldr	r2, [pc, #88]	; (800588c <FLASH_FlushCaches+0x90>)
 8005832:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005836:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005838:	4b14      	ldr	r3, [pc, #80]	; (800588c <FLASH_FlushCaches+0x90>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a13      	ldr	r2, [pc, #76]	; (800588c <FLASH_FlushCaches+0x90>)
 800583e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005842:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8005844:	79fb      	ldrb	r3, [r7, #7]
 8005846:	2b02      	cmp	r3, #2
 8005848:	d002      	beq.n	8005850 <FLASH_FlushCaches+0x54>
 800584a:	79fb      	ldrb	r3, [r7, #7]
 800584c:	2b03      	cmp	r3, #3
 800584e:	d111      	bne.n	8005874 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005850:	4b0e      	ldr	r3, [pc, #56]	; (800588c <FLASH_FlushCaches+0x90>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a0d      	ldr	r2, [pc, #52]	; (800588c <FLASH_FlushCaches+0x90>)
 8005856:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800585a:	6013      	str	r3, [r2, #0]
 800585c:	4b0b      	ldr	r3, [pc, #44]	; (800588c <FLASH_FlushCaches+0x90>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a0a      	ldr	r2, [pc, #40]	; (800588c <FLASH_FlushCaches+0x90>)
 8005862:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005866:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005868:	4b08      	ldr	r3, [pc, #32]	; (800588c <FLASH_FlushCaches+0x90>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a07      	ldr	r2, [pc, #28]	; (800588c <FLASH_FlushCaches+0x90>)
 800586e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005872:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005874:	4b04      	ldr	r3, [pc, #16]	; (8005888 <FLASH_FlushCaches+0x8c>)
 8005876:	2200      	movs	r2, #0
 8005878:	771a      	strb	r2, [r3, #28]
}
 800587a:	bf00      	nop
 800587c:	370c      	adds	r7, #12
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	2000001c 	.word	0x2000001c
 800588c:	40022000 	.word	0x40022000

08005890 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005890:	b480      	push	{r7}
 8005892:	b087      	sub	sp, #28
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800589a:	2300      	movs	r3, #0
 800589c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800589e:	e154      	b.n	8005b4a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	2101      	movs	r1, #1
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	fa01 f303 	lsl.w	r3, r1, r3
 80058ac:	4013      	ands	r3, r2
 80058ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f000 8146 	beq.w	8005b44 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f003 0303 	and.w	r3, r3, #3
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d005      	beq.n	80058d0 <HAL_GPIO_Init+0x40>
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f003 0303 	and.w	r3, r3, #3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d130      	bne.n	8005932 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	005b      	lsls	r3, r3, #1
 80058da:	2203      	movs	r2, #3
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	43db      	mvns	r3, r3
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	4013      	ands	r3, r2
 80058e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	68da      	ldr	r2, [r3, #12]
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	005b      	lsls	r3, r3, #1
 80058f0:	fa02 f303 	lsl.w	r3, r2, r3
 80058f4:	693a      	ldr	r2, [r7, #16]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005906:	2201      	movs	r2, #1
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	43db      	mvns	r3, r3
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	4013      	ands	r3, r2
 8005914:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	091b      	lsrs	r3, r3, #4
 800591c:	f003 0201 	and.w	r2, r3, #1
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	fa02 f303 	lsl.w	r3, r2, r3
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	4313      	orrs	r3, r2
 800592a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	693a      	ldr	r2, [r7, #16]
 8005930:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f003 0303 	and.w	r3, r3, #3
 800593a:	2b03      	cmp	r3, #3
 800593c:	d017      	beq.n	800596e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	005b      	lsls	r3, r3, #1
 8005948:	2203      	movs	r2, #3
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	43db      	mvns	r3, r3
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	4013      	ands	r3, r2
 8005954:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	689a      	ldr	r2, [r3, #8]
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	fa02 f303 	lsl.w	r3, r2, r3
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	4313      	orrs	r3, r2
 8005966:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f003 0303 	and.w	r3, r3, #3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d123      	bne.n	80059c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	08da      	lsrs	r2, r3, #3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	3208      	adds	r2, #8
 8005982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005986:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	220f      	movs	r2, #15
 8005992:	fa02 f303 	lsl.w	r3, r2, r3
 8005996:	43db      	mvns	r3, r3
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	4013      	ands	r3, r2
 800599c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	691a      	ldr	r2, [r3, #16]
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f003 0307 	and.w	r3, r3, #7
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	fa02 f303 	lsl.w	r3, r2, r3
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	08da      	lsrs	r2, r3, #3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3208      	adds	r2, #8
 80059bc:	6939      	ldr	r1, [r7, #16]
 80059be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	2203      	movs	r2, #3
 80059ce:	fa02 f303 	lsl.w	r3, r2, r3
 80059d2:	43db      	mvns	r3, r3
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	4013      	ands	r3, r2
 80059d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f003 0203 	and.w	r2, r3, #3
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	005b      	lsls	r3, r3, #1
 80059e6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ea:	693a      	ldr	r2, [r7, #16]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	693a      	ldr	r2, [r7, #16]
 80059f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f000 80a0 	beq.w	8005b44 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a04:	4b58      	ldr	r3, [pc, #352]	; (8005b68 <HAL_GPIO_Init+0x2d8>)
 8005a06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a08:	4a57      	ldr	r2, [pc, #348]	; (8005b68 <HAL_GPIO_Init+0x2d8>)
 8005a0a:	f043 0301 	orr.w	r3, r3, #1
 8005a0e:	6613      	str	r3, [r2, #96]	; 0x60
 8005a10:	4b55      	ldr	r3, [pc, #340]	; (8005b68 <HAL_GPIO_Init+0x2d8>)
 8005a12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	60bb      	str	r3, [r7, #8]
 8005a1a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005a1c:	4a53      	ldr	r2, [pc, #332]	; (8005b6c <HAL_GPIO_Init+0x2dc>)
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	089b      	lsrs	r3, r3, #2
 8005a22:	3302      	adds	r3, #2
 8005a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	f003 0303 	and.w	r3, r3, #3
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	220f      	movs	r2, #15
 8005a34:	fa02 f303 	lsl.w	r3, r2, r3
 8005a38:	43db      	mvns	r3, r3
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005a46:	d019      	beq.n	8005a7c <HAL_GPIO_Init+0x1ec>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a49      	ldr	r2, [pc, #292]	; (8005b70 <HAL_GPIO_Init+0x2e0>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d013      	beq.n	8005a78 <HAL_GPIO_Init+0x1e8>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a48      	ldr	r2, [pc, #288]	; (8005b74 <HAL_GPIO_Init+0x2e4>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d00d      	beq.n	8005a74 <HAL_GPIO_Init+0x1e4>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a47      	ldr	r2, [pc, #284]	; (8005b78 <HAL_GPIO_Init+0x2e8>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d007      	beq.n	8005a70 <HAL_GPIO_Init+0x1e0>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a46      	ldr	r2, [pc, #280]	; (8005b7c <HAL_GPIO_Init+0x2ec>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d101      	bne.n	8005a6c <HAL_GPIO_Init+0x1dc>
 8005a68:	2304      	movs	r3, #4
 8005a6a:	e008      	b.n	8005a7e <HAL_GPIO_Init+0x1ee>
 8005a6c:	2307      	movs	r3, #7
 8005a6e:	e006      	b.n	8005a7e <HAL_GPIO_Init+0x1ee>
 8005a70:	2303      	movs	r3, #3
 8005a72:	e004      	b.n	8005a7e <HAL_GPIO_Init+0x1ee>
 8005a74:	2302      	movs	r3, #2
 8005a76:	e002      	b.n	8005a7e <HAL_GPIO_Init+0x1ee>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e000      	b.n	8005a7e <HAL_GPIO_Init+0x1ee>
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	697a      	ldr	r2, [r7, #20]
 8005a80:	f002 0203 	and.w	r2, r2, #3
 8005a84:	0092      	lsls	r2, r2, #2
 8005a86:	4093      	lsls	r3, r2
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005a8e:	4937      	ldr	r1, [pc, #220]	; (8005b6c <HAL_GPIO_Init+0x2dc>)
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	089b      	lsrs	r3, r3, #2
 8005a94:	3302      	adds	r3, #2
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a9c:	4b38      	ldr	r3, [pc, #224]	; (8005b80 <HAL_GPIO_Init+0x2f0>)
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	43db      	mvns	r3, r3
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d003      	beq.n	8005ac0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005ac0:	4a2f      	ldr	r2, [pc, #188]	; (8005b80 <HAL_GPIO_Init+0x2f0>)
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005ac6:	4b2e      	ldr	r3, [pc, #184]	; (8005b80 <HAL_GPIO_Init+0x2f0>)
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	43db      	mvns	r3, r3
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d003      	beq.n	8005aea <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005aea:	4a25      	ldr	r2, [pc, #148]	; (8005b80 <HAL_GPIO_Init+0x2f0>)
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005af0:	4b23      	ldr	r3, [pc, #140]	; (8005b80 <HAL_GPIO_Init+0x2f0>)
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	43db      	mvns	r3, r3
 8005afa:	693a      	ldr	r2, [r7, #16]
 8005afc:	4013      	ands	r3, r2
 8005afe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d003      	beq.n	8005b14 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005b14:	4a1a      	ldr	r2, [pc, #104]	; (8005b80 <HAL_GPIO_Init+0x2f0>)
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005b1a:	4b19      	ldr	r3, [pc, #100]	; (8005b80 <HAL_GPIO_Init+0x2f0>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	43db      	mvns	r3, r3
 8005b24:	693a      	ldr	r2, [r7, #16]
 8005b26:	4013      	ands	r3, r2
 8005b28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d003      	beq.n	8005b3e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005b3e:	4a10      	ldr	r2, [pc, #64]	; (8005b80 <HAL_GPIO_Init+0x2f0>)
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	3301      	adds	r3, #1
 8005b48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	fa22 f303 	lsr.w	r3, r2, r3
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	f47f aea3 	bne.w	80058a0 <HAL_GPIO_Init+0x10>
  }
}
 8005b5a:	bf00      	nop
 8005b5c:	bf00      	nop
 8005b5e:	371c      	adds	r7, #28
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr
 8005b68:	40021000 	.word	0x40021000
 8005b6c:	40010000 	.word	0x40010000
 8005b70:	48000400 	.word	0x48000400
 8005b74:	48000800 	.word	0x48000800
 8005b78:	48000c00 	.word	0x48000c00
 8005b7c:	48001000 	.word	0x48001000
 8005b80:	40010400 	.word	0x40010400

08005b84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b085      	sub	sp, #20
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691a      	ldr	r2, [r3, #16]
 8005b94:	887b      	ldrh	r3, [r7, #2]
 8005b96:	4013      	ands	r3, r2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d002      	beq.n	8005ba2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	73fb      	strb	r3, [r7, #15]
 8005ba0:	e001      	b.n	8005ba6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3714      	adds	r7, #20
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	807b      	strh	r3, [r7, #2]
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005bc4:	787b      	ldrb	r3, [r7, #1]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d003      	beq.n	8005bd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005bca:	887a      	ldrh	r2, [r7, #2]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005bd0:	e002      	b.n	8005bd8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005bd2:	887a      	ldrh	r2, [r7, #2]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005bd8:	bf00      	nop
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	460b      	mov	r3, r1
 8005bee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	695b      	ldr	r3, [r3, #20]
 8005bf4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005bf6:	887a      	ldrh	r2, [r7, #2]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	041a      	lsls	r2, r3, #16
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	43d9      	mvns	r1, r3
 8005c02:	887b      	ldrh	r3, [r7, #2]
 8005c04:	400b      	ands	r3, r1
 8005c06:	431a      	orrs	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	619a      	str	r2, [r3, #24]
}
 8005c0c:	bf00      	nop
 8005c0e:	3714      	adds	r7, #20
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005c1c:	4b04      	ldr	r3, [pc, #16]	; (8005c30 <HAL_PWREx_GetVoltageRange+0x18>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr
 8005c2e:	bf00      	nop
 8005c30:	40007000 	.word	0x40007000

08005c34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c42:	d130      	bne.n	8005ca6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c44:	4b23      	ldr	r3, [pc, #140]	; (8005cd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005c4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c50:	d038      	beq.n	8005cc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c52:	4b20      	ldr	r3, [pc, #128]	; (8005cd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005c5a:	4a1e      	ldr	r2, [pc, #120]	; (8005cd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005c5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c60:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005c62:	4b1d      	ldr	r3, [pc, #116]	; (8005cd8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2232      	movs	r2, #50	; 0x32
 8005c68:	fb02 f303 	mul.w	r3, r2, r3
 8005c6c:	4a1b      	ldr	r2, [pc, #108]	; (8005cdc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c72:	0c9b      	lsrs	r3, r3, #18
 8005c74:	3301      	adds	r3, #1
 8005c76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c78:	e002      	b.n	8005c80 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c80:	4b14      	ldr	r3, [pc, #80]	; (8005cd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c8c:	d102      	bne.n	8005c94 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1f2      	bne.n	8005c7a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005c94:	4b0f      	ldr	r3, [pc, #60]	; (8005cd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ca0:	d110      	bne.n	8005cc4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e00f      	b.n	8005cc6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ca6:	4b0b      	ldr	r3, [pc, #44]	; (8005cd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005cae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cb2:	d007      	beq.n	8005cc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005cb4:	4b07      	ldr	r3, [pc, #28]	; (8005cd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005cbc:	4a05      	ldr	r2, [pc, #20]	; (8005cd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005cbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005cc2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	40007000 	.word	0x40007000
 8005cd8:	20000010 	.word	0x20000010
 8005cdc:	431bde83 	.word	0x431bde83

08005ce0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b088      	sub	sp, #32
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d101      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e3fe      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cf2:	4ba1      	ldr	r3, [pc, #644]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f003 030c 	and.w	r3, r3, #12
 8005cfa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cfc:	4b9e      	ldr	r3, [pc, #632]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	f003 0303 	and.w	r3, r3, #3
 8005d04:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0310 	and.w	r3, r3, #16
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	f000 80e4 	beq.w	8005edc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d007      	beq.n	8005d2a <HAL_RCC_OscConfig+0x4a>
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	2b0c      	cmp	r3, #12
 8005d1e:	f040 808b 	bne.w	8005e38 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	f040 8087 	bne.w	8005e38 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d2a:	4b93      	ldr	r3, [pc, #588]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 0302 	and.w	r3, r3, #2
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d005      	beq.n	8005d42 <HAL_RCC_OscConfig+0x62>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	699b      	ldr	r3, [r3, #24]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d101      	bne.n	8005d42 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e3d6      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a1a      	ldr	r2, [r3, #32]
 8005d46:	4b8c      	ldr	r3, [pc, #560]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0308 	and.w	r3, r3, #8
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d004      	beq.n	8005d5c <HAL_RCC_OscConfig+0x7c>
 8005d52:	4b89      	ldr	r3, [pc, #548]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d5a:	e005      	b.n	8005d68 <HAL_RCC_OscConfig+0x88>
 8005d5c:	4b86      	ldr	r3, [pc, #536]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d62:	091b      	lsrs	r3, r3, #4
 8005d64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d223      	bcs.n	8005db4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	4618      	mov	r0, r3
 8005d72:	f000 fdbd 	bl	80068f0 <RCC_SetFlashLatencyFromMSIRange>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d001      	beq.n	8005d80 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e3b7      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d80:	4b7d      	ldr	r3, [pc, #500]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a7c      	ldr	r2, [pc, #496]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005d86:	f043 0308 	orr.w	r3, r3, #8
 8005d8a:	6013      	str	r3, [r2, #0]
 8005d8c:	4b7a      	ldr	r3, [pc, #488]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	4977      	ldr	r1, [pc, #476]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d9e:	4b76      	ldr	r3, [pc, #472]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	69db      	ldr	r3, [r3, #28]
 8005daa:	021b      	lsls	r3, r3, #8
 8005dac:	4972      	ldr	r1, [pc, #456]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	604b      	str	r3, [r1, #4]
 8005db2:	e025      	b.n	8005e00 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005db4:	4b70      	ldr	r3, [pc, #448]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a6f      	ldr	r2, [pc, #444]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005dba:	f043 0308 	orr.w	r3, r3, #8
 8005dbe:	6013      	str	r3, [r2, #0]
 8005dc0:	4b6d      	ldr	r3, [pc, #436]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	496a      	ldr	r1, [pc, #424]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005dd2:	4b69      	ldr	r3, [pc, #420]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	69db      	ldr	r3, [r3, #28]
 8005dde:	021b      	lsls	r3, r3, #8
 8005de0:	4965      	ldr	r1, [pc, #404]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005de2:	4313      	orrs	r3, r2
 8005de4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d109      	bne.n	8005e00 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a1b      	ldr	r3, [r3, #32]
 8005df0:	4618      	mov	r0, r3
 8005df2:	f000 fd7d 	bl	80068f0 <RCC_SetFlashLatencyFromMSIRange>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d001      	beq.n	8005e00 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e377      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e00:	f000 fc80 	bl	8006704 <HAL_RCC_GetSysClockFreq>
 8005e04:	4602      	mov	r2, r0
 8005e06:	4b5c      	ldr	r3, [pc, #368]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	091b      	lsrs	r3, r3, #4
 8005e0c:	f003 030f 	and.w	r3, r3, #15
 8005e10:	495a      	ldr	r1, [pc, #360]	; (8005f7c <HAL_RCC_OscConfig+0x29c>)
 8005e12:	5ccb      	ldrb	r3, [r1, r3]
 8005e14:	f003 031f 	and.w	r3, r3, #31
 8005e18:	fa22 f303 	lsr.w	r3, r2, r3
 8005e1c:	4a58      	ldr	r2, [pc, #352]	; (8005f80 <HAL_RCC_OscConfig+0x2a0>)
 8005e1e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005e20:	4b58      	ldr	r3, [pc, #352]	; (8005f84 <HAL_RCC_OscConfig+0x2a4>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4618      	mov	r0, r3
 8005e26:	f7fd fc65 	bl	80036f4 <HAL_InitTick>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005e2e:	7bfb      	ldrb	r3, [r7, #15]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d052      	beq.n	8005eda <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005e34:	7bfb      	ldrb	r3, [r7, #15]
 8005e36:	e35b      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	699b      	ldr	r3, [r3, #24]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d032      	beq.n	8005ea6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005e40:	4b4d      	ldr	r3, [pc, #308]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a4c      	ldr	r2, [pc, #304]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005e46:	f043 0301 	orr.w	r3, r3, #1
 8005e4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005e4c:	f7fd fe28 	bl	8003aa0 <HAL_GetTick>
 8005e50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e52:	e008      	b.n	8005e66 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e54:	f7fd fe24 	bl	8003aa0 <HAL_GetTick>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	d901      	bls.n	8005e66 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e344      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e66:	4b44      	ldr	r3, [pc, #272]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0302 	and.w	r3, r3, #2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d0f0      	beq.n	8005e54 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e72:	4b41      	ldr	r3, [pc, #260]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a40      	ldr	r2, [pc, #256]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005e78:	f043 0308 	orr.w	r3, r3, #8
 8005e7c:	6013      	str	r3, [r2, #0]
 8005e7e:	4b3e      	ldr	r3, [pc, #248]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	493b      	ldr	r1, [pc, #236]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e90:	4b39      	ldr	r3, [pc, #228]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	69db      	ldr	r3, [r3, #28]
 8005e9c:	021b      	lsls	r3, r3, #8
 8005e9e:	4936      	ldr	r1, [pc, #216]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	604b      	str	r3, [r1, #4]
 8005ea4:	e01a      	b.n	8005edc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005ea6:	4b34      	ldr	r3, [pc, #208]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a33      	ldr	r2, [pc, #204]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005eac:	f023 0301 	bic.w	r3, r3, #1
 8005eb0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005eb2:	f7fd fdf5 	bl	8003aa0 <HAL_GetTick>
 8005eb6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005eb8:	e008      	b.n	8005ecc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005eba:	f7fd fdf1 	bl	8003aa0 <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d901      	bls.n	8005ecc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e311      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ecc:	4b2a      	ldr	r3, [pc, #168]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d1f0      	bne.n	8005eba <HAL_RCC_OscConfig+0x1da>
 8005ed8:	e000      	b.n	8005edc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005eda:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d074      	beq.n	8005fd2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	2b08      	cmp	r3, #8
 8005eec:	d005      	beq.n	8005efa <HAL_RCC_OscConfig+0x21a>
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	2b0c      	cmp	r3, #12
 8005ef2:	d10e      	bne.n	8005f12 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	2b03      	cmp	r3, #3
 8005ef8:	d10b      	bne.n	8005f12 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005efa:	4b1f      	ldr	r3, [pc, #124]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d064      	beq.n	8005fd0 <HAL_RCC_OscConfig+0x2f0>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d160      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e2ee      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f1a:	d106      	bne.n	8005f2a <HAL_RCC_OscConfig+0x24a>
 8005f1c:	4b16      	ldr	r3, [pc, #88]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a15      	ldr	r2, [pc, #84]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f26:	6013      	str	r3, [r2, #0]
 8005f28:	e01d      	b.n	8005f66 <HAL_RCC_OscConfig+0x286>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f32:	d10c      	bne.n	8005f4e <HAL_RCC_OscConfig+0x26e>
 8005f34:	4b10      	ldr	r3, [pc, #64]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a0f      	ldr	r2, [pc, #60]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f3e:	6013      	str	r3, [r2, #0]
 8005f40:	4b0d      	ldr	r3, [pc, #52]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a0c      	ldr	r2, [pc, #48]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f4a:	6013      	str	r3, [r2, #0]
 8005f4c:	e00b      	b.n	8005f66 <HAL_RCC_OscConfig+0x286>
 8005f4e:	4b0a      	ldr	r3, [pc, #40]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a09      	ldr	r2, [pc, #36]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f58:	6013      	str	r3, [r2, #0]
 8005f5a:	4b07      	ldr	r3, [pc, #28]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a06      	ldr	r2, [pc, #24]	; (8005f78 <HAL_RCC_OscConfig+0x298>)
 8005f60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f64:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d01c      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f6e:	f7fd fd97 	bl	8003aa0 <HAL_GetTick>
 8005f72:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f74:	e011      	b.n	8005f9a <HAL_RCC_OscConfig+0x2ba>
 8005f76:	bf00      	nop
 8005f78:	40021000 	.word	0x40021000
 8005f7c:	08012580 	.word	0x08012580
 8005f80:	20000010 	.word	0x20000010
 8005f84:	20000014 	.word	0x20000014
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f88:	f7fd fd8a 	bl	8003aa0 <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	2b64      	cmp	r3, #100	; 0x64
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e2aa      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f9a:	4baf      	ldr	r3, [pc, #700]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d0f0      	beq.n	8005f88 <HAL_RCC_OscConfig+0x2a8>
 8005fa6:	e014      	b.n	8005fd2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa8:	f7fd fd7a 	bl	8003aa0 <HAL_GetTick>
 8005fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fae:	e008      	b.n	8005fc2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fb0:	f7fd fd76 	bl	8003aa0 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b64      	cmp	r3, #100	; 0x64
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e296      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fc2:	4ba5      	ldr	r3, [pc, #660]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d1f0      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x2d0>
 8005fce:	e000      	b.n	8005fd2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0302 	and.w	r3, r3, #2
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d060      	beq.n	80060a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	2b04      	cmp	r3, #4
 8005fe2:	d005      	beq.n	8005ff0 <HAL_RCC_OscConfig+0x310>
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	2b0c      	cmp	r3, #12
 8005fe8:	d119      	bne.n	800601e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d116      	bne.n	800601e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ff0:	4b99      	ldr	r3, [pc, #612]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d005      	beq.n	8006008 <HAL_RCC_OscConfig+0x328>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d101      	bne.n	8006008 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e273      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006008:	4b93      	ldr	r3, [pc, #588]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	061b      	lsls	r3, r3, #24
 8006016:	4990      	ldr	r1, [pc, #576]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8006018:	4313      	orrs	r3, r2
 800601a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800601c:	e040      	b.n	80060a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d023      	beq.n	800606e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006026:	4b8c      	ldr	r3, [pc, #560]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a8b      	ldr	r2, [pc, #556]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 800602c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006030:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006032:	f7fd fd35 	bl	8003aa0 <HAL_GetTick>
 8006036:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006038:	e008      	b.n	800604c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800603a:	f7fd fd31 	bl	8003aa0 <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	2b02      	cmp	r3, #2
 8006046:	d901      	bls.n	800604c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e251      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800604c:	4b82      	ldr	r3, [pc, #520]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006054:	2b00      	cmp	r3, #0
 8006056:	d0f0      	beq.n	800603a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006058:	4b7f      	ldr	r3, [pc, #508]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	061b      	lsls	r3, r3, #24
 8006066:	497c      	ldr	r1, [pc, #496]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8006068:	4313      	orrs	r3, r2
 800606a:	604b      	str	r3, [r1, #4]
 800606c:	e018      	b.n	80060a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800606e:	4b7a      	ldr	r3, [pc, #488]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a79      	ldr	r2, [pc, #484]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8006074:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006078:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800607a:	f7fd fd11 	bl	8003aa0 <HAL_GetTick>
 800607e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006080:	e008      	b.n	8006094 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006082:	f7fd fd0d 	bl	8003aa0 <HAL_GetTick>
 8006086:	4602      	mov	r2, r0
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	2b02      	cmp	r3, #2
 800608e:	d901      	bls.n	8006094 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006090:	2303      	movs	r3, #3
 8006092:	e22d      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006094:	4b70      	ldr	r3, [pc, #448]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1f0      	bne.n	8006082 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0308 	and.w	r3, r3, #8
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d03c      	beq.n	8006126 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	695b      	ldr	r3, [r3, #20]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d01c      	beq.n	80060ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060b4:	4b68      	ldr	r3, [pc, #416]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80060b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060ba:	4a67      	ldr	r2, [pc, #412]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80060bc:	f043 0301 	orr.w	r3, r3, #1
 80060c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060c4:	f7fd fcec 	bl	8003aa0 <HAL_GetTick>
 80060c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060ca:	e008      	b.n	80060de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060cc:	f7fd fce8 	bl	8003aa0 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d901      	bls.n	80060de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e208      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060de:	4b5e      	ldr	r3, [pc, #376]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80060e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060e4:	f003 0302 	and.w	r3, r3, #2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d0ef      	beq.n	80060cc <HAL_RCC_OscConfig+0x3ec>
 80060ec:	e01b      	b.n	8006126 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060ee:	4b5a      	ldr	r3, [pc, #360]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80060f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060f4:	4a58      	ldr	r2, [pc, #352]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80060f6:	f023 0301 	bic.w	r3, r3, #1
 80060fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060fe:	f7fd fccf 	bl	8003aa0 <HAL_GetTick>
 8006102:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006104:	e008      	b.n	8006118 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006106:	f7fd fccb 	bl	8003aa0 <HAL_GetTick>
 800610a:	4602      	mov	r2, r0
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	2b02      	cmp	r3, #2
 8006112:	d901      	bls.n	8006118 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e1eb      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006118:	4b4f      	ldr	r3, [pc, #316]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 800611a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800611e:	f003 0302 	and.w	r3, r3, #2
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1ef      	bne.n	8006106 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0304 	and.w	r3, r3, #4
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 80a6 	beq.w	8006280 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006134:	2300      	movs	r3, #0
 8006136:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006138:	4b47      	ldr	r3, [pc, #284]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 800613a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800613c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d10d      	bne.n	8006160 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006144:	4b44      	ldr	r3, [pc, #272]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8006146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006148:	4a43      	ldr	r2, [pc, #268]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 800614a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800614e:	6593      	str	r3, [r2, #88]	; 0x58
 8006150:	4b41      	ldr	r3, [pc, #260]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 8006152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006158:	60bb      	str	r3, [r7, #8]
 800615a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800615c:	2301      	movs	r3, #1
 800615e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006160:	4b3e      	ldr	r3, [pc, #248]	; (800625c <HAL_RCC_OscConfig+0x57c>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006168:	2b00      	cmp	r3, #0
 800616a:	d118      	bne.n	800619e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800616c:	4b3b      	ldr	r3, [pc, #236]	; (800625c <HAL_RCC_OscConfig+0x57c>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a3a      	ldr	r2, [pc, #232]	; (800625c <HAL_RCC_OscConfig+0x57c>)
 8006172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006176:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006178:	f7fd fc92 	bl	8003aa0 <HAL_GetTick>
 800617c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800617e:	e008      	b.n	8006192 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006180:	f7fd fc8e 	bl	8003aa0 <HAL_GetTick>
 8006184:	4602      	mov	r2, r0
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	2b02      	cmp	r3, #2
 800618c:	d901      	bls.n	8006192 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e1ae      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006192:	4b32      	ldr	r3, [pc, #200]	; (800625c <HAL_RCC_OscConfig+0x57c>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800619a:	2b00      	cmp	r3, #0
 800619c:	d0f0      	beq.n	8006180 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d108      	bne.n	80061b8 <HAL_RCC_OscConfig+0x4d8>
 80061a6:	4b2c      	ldr	r3, [pc, #176]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ac:	4a2a      	ldr	r2, [pc, #168]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061ae:	f043 0301 	orr.w	r3, r3, #1
 80061b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80061b6:	e024      	b.n	8006202 <HAL_RCC_OscConfig+0x522>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	2b05      	cmp	r3, #5
 80061be:	d110      	bne.n	80061e2 <HAL_RCC_OscConfig+0x502>
 80061c0:	4b25      	ldr	r3, [pc, #148]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061c6:	4a24      	ldr	r2, [pc, #144]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061c8:	f043 0304 	orr.w	r3, r3, #4
 80061cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80061d0:	4b21      	ldr	r3, [pc, #132]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061d6:	4a20      	ldr	r2, [pc, #128]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061d8:	f043 0301 	orr.w	r3, r3, #1
 80061dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80061e0:	e00f      	b.n	8006202 <HAL_RCC_OscConfig+0x522>
 80061e2:	4b1d      	ldr	r3, [pc, #116]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061e8:	4a1b      	ldr	r2, [pc, #108]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061ea:	f023 0301 	bic.w	r3, r3, #1
 80061ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80061f2:	4b19      	ldr	r3, [pc, #100]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061f8:	4a17      	ldr	r2, [pc, #92]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 80061fa:	f023 0304 	bic.w	r3, r3, #4
 80061fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d016      	beq.n	8006238 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800620a:	f7fd fc49 	bl	8003aa0 <HAL_GetTick>
 800620e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006210:	e00a      	b.n	8006228 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006212:	f7fd fc45 	bl	8003aa0 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006220:	4293      	cmp	r3, r2
 8006222:	d901      	bls.n	8006228 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8006224:	2303      	movs	r3, #3
 8006226:	e163      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006228:	4b0b      	ldr	r3, [pc, #44]	; (8006258 <HAL_RCC_OscConfig+0x578>)
 800622a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800622e:	f003 0302 	and.w	r3, r3, #2
 8006232:	2b00      	cmp	r3, #0
 8006234:	d0ed      	beq.n	8006212 <HAL_RCC_OscConfig+0x532>
 8006236:	e01a      	b.n	800626e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006238:	f7fd fc32 	bl	8003aa0 <HAL_GetTick>
 800623c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800623e:	e00f      	b.n	8006260 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006240:	f7fd fc2e 	bl	8003aa0 <HAL_GetTick>
 8006244:	4602      	mov	r2, r0
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	f241 3288 	movw	r2, #5000	; 0x1388
 800624e:	4293      	cmp	r3, r2
 8006250:	d906      	bls.n	8006260 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e14c      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
 8006256:	bf00      	nop
 8006258:	40021000 	.word	0x40021000
 800625c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006260:	4ba5      	ldr	r3, [pc, #660]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b00      	cmp	r3, #0
 800626c:	d1e8      	bne.n	8006240 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800626e:	7ffb      	ldrb	r3, [r7, #31]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d105      	bne.n	8006280 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006274:	4ba0      	ldr	r3, [pc, #640]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006278:	4a9f      	ldr	r2, [pc, #636]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 800627a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800627e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0320 	and.w	r3, r3, #32
 8006288:	2b00      	cmp	r3, #0
 800628a:	d03c      	beq.n	8006306 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006290:	2b00      	cmp	r3, #0
 8006292:	d01c      	beq.n	80062ce <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006294:	4b98      	ldr	r3, [pc, #608]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006296:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800629a:	4a97      	ldr	r2, [pc, #604]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 800629c:	f043 0301 	orr.w	r3, r3, #1
 80062a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062a4:	f7fd fbfc 	bl	8003aa0 <HAL_GetTick>
 80062a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80062aa:	e008      	b.n	80062be <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062ac:	f7fd fbf8 	bl	8003aa0 <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d901      	bls.n	80062be <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	e118      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80062be:	4b8e      	ldr	r3, [pc, #568]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80062c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d0ef      	beq.n	80062ac <HAL_RCC_OscConfig+0x5cc>
 80062cc:	e01b      	b.n	8006306 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80062ce:	4b8a      	ldr	r3, [pc, #552]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80062d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80062d4:	4a88      	ldr	r2, [pc, #544]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80062d6:	f023 0301 	bic.w	r3, r3, #1
 80062da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062de:	f7fd fbdf 	bl	8003aa0 <HAL_GetTick>
 80062e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062e4:	e008      	b.n	80062f8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062e6:	f7fd fbdb 	bl	8003aa0 <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d901      	bls.n	80062f8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80062f4:	2303      	movs	r3, #3
 80062f6:	e0fb      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062f8:	4b7f      	ldr	r3, [pc, #508]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80062fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	2b00      	cmp	r3, #0
 8006304:	d1ef      	bne.n	80062e6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800630a:	2b00      	cmp	r3, #0
 800630c:	f000 80ef 	beq.w	80064ee <HAL_RCC_OscConfig+0x80e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006314:	2b02      	cmp	r3, #2
 8006316:	f040 80c5 	bne.w	80064a4 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800631a:	4b77      	ldr	r3, [pc, #476]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	f003 0203 	and.w	r2, r3, #3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800632a:	429a      	cmp	r2, r3
 800632c:	d12c      	bne.n	8006388 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006338:	3b01      	subs	r3, #1
 800633a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800633c:	429a      	cmp	r2, r3
 800633e:	d123      	bne.n	8006388 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800634a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800634c:	429a      	cmp	r2, r3
 800634e:	d11b      	bne.n	8006388 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800635c:	429a      	cmp	r2, r3
 800635e:	d113      	bne.n	8006388 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800636a:	085b      	lsrs	r3, r3, #1
 800636c:	3b01      	subs	r3, #1
 800636e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006370:	429a      	cmp	r2, r3
 8006372:	d109      	bne.n	8006388 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637e:	085b      	lsrs	r3, r3, #1
 8006380:	3b01      	subs	r3, #1
 8006382:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006384:	429a      	cmp	r2, r3
 8006386:	d067      	beq.n	8006458 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	2b0c      	cmp	r3, #12
 800638c:	d062      	beq.n	8006454 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800638e:	4b5a      	ldr	r3, [pc, #360]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d001      	beq.n	800639e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e0a8      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800639e:	4b56      	ldr	r3, [pc, #344]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a55      	ldr	r2, [pc, #340]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80063a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80063a8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80063aa:	f7fd fb79 	bl	8003aa0 <HAL_GetTick>
 80063ae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063b0:	e008      	b.n	80063c4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063b2:	f7fd fb75 	bl	8003aa0 <HAL_GetTick>
 80063b6:	4602      	mov	r2, r0
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d901      	bls.n	80063c4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	e095      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063c4:	4b4c      	ldr	r3, [pc, #304]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1f0      	bne.n	80063b2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063d0:	4b49      	ldr	r3, [pc, #292]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	4b49      	ldr	r3, [pc, #292]	; (80064fc <HAL_RCC_OscConfig+0x81c>)
 80063d6:	4013      	ands	r3, r2
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80063e0:	3a01      	subs	r2, #1
 80063e2:	0112      	lsls	r2, r2, #4
 80063e4:	4311      	orrs	r1, r2
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80063ea:	0212      	lsls	r2, r2, #8
 80063ec:	4311      	orrs	r1, r2
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80063f2:	0852      	lsrs	r2, r2, #1
 80063f4:	3a01      	subs	r2, #1
 80063f6:	0552      	lsls	r2, r2, #21
 80063f8:	4311      	orrs	r1, r2
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80063fe:	0852      	lsrs	r2, r2, #1
 8006400:	3a01      	subs	r2, #1
 8006402:	0652      	lsls	r2, r2, #25
 8006404:	4311      	orrs	r1, r2
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800640a:	06d2      	lsls	r2, r2, #27
 800640c:	430a      	orrs	r2, r1
 800640e:	493a      	ldr	r1, [pc, #232]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006410:	4313      	orrs	r3, r2
 8006412:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006414:	4b38      	ldr	r3, [pc, #224]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a37      	ldr	r2, [pc, #220]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 800641a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800641e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006420:	4b35      	ldr	r3, [pc, #212]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	4a34      	ldr	r2, [pc, #208]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006426:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800642a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800642c:	f7fd fb38 	bl	8003aa0 <HAL_GetTick>
 8006430:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006432:	e008      	b.n	8006446 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006434:	f7fd fb34 	bl	8003aa0 <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	2b02      	cmp	r3, #2
 8006440:	d901      	bls.n	8006446 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e054      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006446:	4b2c      	ldr	r3, [pc, #176]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d0f0      	beq.n	8006434 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006452:	e04c      	b.n	80064ee <HAL_RCC_OscConfig+0x80e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e04b      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006458:	4b27      	ldr	r3, [pc, #156]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d144      	bne.n	80064ee <HAL_RCC_OscConfig+0x80e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006464:	4b24      	ldr	r3, [pc, #144]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a23      	ldr	r2, [pc, #140]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 800646a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800646e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006470:	4b21      	ldr	r3, [pc, #132]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006472:	68db      	ldr	r3, [r3, #12]
 8006474:	4a20      	ldr	r2, [pc, #128]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006476:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800647a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800647c:	f7fd fb10 	bl	8003aa0 <HAL_GetTick>
 8006480:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006482:	e008      	b.n	8006496 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006484:	f7fd fb0c 	bl	8003aa0 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	2b02      	cmp	r3, #2
 8006490:	d901      	bls.n	8006496 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e02c      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006496:	4b18      	ldr	r3, [pc, #96]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d0f0      	beq.n	8006484 <HAL_RCC_OscConfig+0x7a4>
 80064a2:	e024      	b.n	80064ee <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	2b0c      	cmp	r3, #12
 80064a8:	d01f      	beq.n	80064ea <HAL_RCC_OscConfig+0x80a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064aa:	4b13      	ldr	r3, [pc, #76]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a12      	ldr	r2, [pc, #72]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80064b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80064b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064b6:	f7fd faf3 	bl	8003aa0 <HAL_GetTick>
 80064ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064bc:	e008      	b.n	80064d0 <HAL_RCC_OscConfig+0x7f0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064be:	f7fd faef 	bl	8003aa0 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d901      	bls.n	80064d0 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e00f      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064d0:	4b09      	ldr	r3, [pc, #36]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1f0      	bne.n	80064be <HAL_RCC_OscConfig+0x7de>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80064dc:	4b06      	ldr	r3, [pc, #24]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80064de:	68da      	ldr	r2, [r3, #12]
 80064e0:	4905      	ldr	r1, [pc, #20]	; (80064f8 <HAL_RCC_OscConfig+0x818>)
 80064e2:	4b07      	ldr	r3, [pc, #28]	; (8006500 <HAL_RCC_OscConfig+0x820>)
 80064e4:	4013      	ands	r3, r2
 80064e6:	60cb      	str	r3, [r1, #12]
 80064e8:	e001      	b.n	80064ee <HAL_RCC_OscConfig+0x80e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e000      	b.n	80064f0 <HAL_RCC_OscConfig+0x810>
      }
    }
  }
  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3720      	adds	r7, #32
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	40021000 	.word	0x40021000
 80064fc:	019d808c 	.word	0x019d808c
 8006500:	feeefffc 	.word	0xfeeefffc

08006504 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d101      	bne.n	8006518 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e0e7      	b.n	80066e8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006518:	4b75      	ldr	r3, [pc, #468]	; (80066f0 <HAL_RCC_ClockConfig+0x1ec>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 0307 	and.w	r3, r3, #7
 8006520:	683a      	ldr	r2, [r7, #0]
 8006522:	429a      	cmp	r2, r3
 8006524:	d910      	bls.n	8006548 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006526:	4b72      	ldr	r3, [pc, #456]	; (80066f0 <HAL_RCC_ClockConfig+0x1ec>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f023 0207 	bic.w	r2, r3, #7
 800652e:	4970      	ldr	r1, [pc, #448]	; (80066f0 <HAL_RCC_ClockConfig+0x1ec>)
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	4313      	orrs	r3, r2
 8006534:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006536:	4b6e      	ldr	r3, [pc, #440]	; (80066f0 <HAL_RCC_ClockConfig+0x1ec>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 0307 	and.w	r3, r3, #7
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	429a      	cmp	r2, r3
 8006542:	d001      	beq.n	8006548 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e0cf      	b.n	80066e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d010      	beq.n	8006576 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	689a      	ldr	r2, [r3, #8]
 8006558:	4b66      	ldr	r3, [pc, #408]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006560:	429a      	cmp	r2, r3
 8006562:	d908      	bls.n	8006576 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006564:	4b63      	ldr	r3, [pc, #396]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	4960      	ldr	r1, [pc, #384]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 8006572:	4313      	orrs	r3, r2
 8006574:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b00      	cmp	r3, #0
 8006580:	d04c      	beq.n	800661c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	2b03      	cmp	r3, #3
 8006588:	d107      	bne.n	800659a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800658a:	4b5a      	ldr	r3, [pc, #360]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d121      	bne.n	80065da <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e0a6      	b.n	80066e8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	2b02      	cmp	r3, #2
 80065a0:	d107      	bne.n	80065b2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065a2:	4b54      	ldr	r3, [pc, #336]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d115      	bne.n	80065da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e09a      	b.n	80066e8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d107      	bne.n	80065ca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80065ba:	4b4e      	ldr	r3, [pc, #312]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d109      	bne.n	80065da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e08e      	b.n	80066e8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065ca:	4b4a      	ldr	r3, [pc, #296]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e086      	b.n	80066e8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80065da:	4b46      	ldr	r3, [pc, #280]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f023 0203 	bic.w	r2, r3, #3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	4943      	ldr	r1, [pc, #268]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 80065e8:	4313      	orrs	r3, r2
 80065ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065ec:	f7fd fa58 	bl	8003aa0 <HAL_GetTick>
 80065f0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065f2:	e00a      	b.n	800660a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065f4:	f7fd fa54 	bl	8003aa0 <HAL_GetTick>
 80065f8:	4602      	mov	r2, r0
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	1ad3      	subs	r3, r2, r3
 80065fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006602:	4293      	cmp	r3, r2
 8006604:	d901      	bls.n	800660a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e06e      	b.n	80066e8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800660a:	4b3a      	ldr	r3, [pc, #232]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f003 020c 	and.w	r2, r3, #12
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	429a      	cmp	r2, r3
 800661a:	d1eb      	bne.n	80065f4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0302 	and.w	r3, r3, #2
 8006624:	2b00      	cmp	r3, #0
 8006626:	d010      	beq.n	800664a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689a      	ldr	r2, [r3, #8]
 800662c:	4b31      	ldr	r3, [pc, #196]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006634:	429a      	cmp	r2, r3
 8006636:	d208      	bcs.n	800664a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006638:	4b2e      	ldr	r3, [pc, #184]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	492b      	ldr	r1, [pc, #172]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 8006646:	4313      	orrs	r3, r2
 8006648:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800664a:	4b29      	ldr	r3, [pc, #164]	; (80066f0 <HAL_RCC_ClockConfig+0x1ec>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0307 	and.w	r3, r3, #7
 8006652:	683a      	ldr	r2, [r7, #0]
 8006654:	429a      	cmp	r2, r3
 8006656:	d210      	bcs.n	800667a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006658:	4b25      	ldr	r3, [pc, #148]	; (80066f0 <HAL_RCC_ClockConfig+0x1ec>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f023 0207 	bic.w	r2, r3, #7
 8006660:	4923      	ldr	r1, [pc, #140]	; (80066f0 <HAL_RCC_ClockConfig+0x1ec>)
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	4313      	orrs	r3, r2
 8006666:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006668:	4b21      	ldr	r3, [pc, #132]	; (80066f0 <HAL_RCC_ClockConfig+0x1ec>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0307 	and.w	r3, r3, #7
 8006670:	683a      	ldr	r2, [r7, #0]
 8006672:	429a      	cmp	r2, r3
 8006674:	d001      	beq.n	800667a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e036      	b.n	80066e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0304 	and.w	r3, r3, #4
 8006682:	2b00      	cmp	r3, #0
 8006684:	d008      	beq.n	8006698 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006686:	4b1b      	ldr	r3, [pc, #108]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	4918      	ldr	r1, [pc, #96]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 8006694:	4313      	orrs	r3, r2
 8006696:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0308 	and.w	r3, r3, #8
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d009      	beq.n	80066b8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066a4:	4b13      	ldr	r3, [pc, #76]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	691b      	ldr	r3, [r3, #16]
 80066b0:	00db      	lsls	r3, r3, #3
 80066b2:	4910      	ldr	r1, [pc, #64]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 80066b4:	4313      	orrs	r3, r2
 80066b6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80066b8:	f000 f824 	bl	8006704 <HAL_RCC_GetSysClockFreq>
 80066bc:	4602      	mov	r2, r0
 80066be:	4b0d      	ldr	r3, [pc, #52]	; (80066f4 <HAL_RCC_ClockConfig+0x1f0>)
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	091b      	lsrs	r3, r3, #4
 80066c4:	f003 030f 	and.w	r3, r3, #15
 80066c8:	490b      	ldr	r1, [pc, #44]	; (80066f8 <HAL_RCC_ClockConfig+0x1f4>)
 80066ca:	5ccb      	ldrb	r3, [r1, r3]
 80066cc:	f003 031f 	and.w	r3, r3, #31
 80066d0:	fa22 f303 	lsr.w	r3, r2, r3
 80066d4:	4a09      	ldr	r2, [pc, #36]	; (80066fc <HAL_RCC_ClockConfig+0x1f8>)
 80066d6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80066d8:	4b09      	ldr	r3, [pc, #36]	; (8006700 <HAL_RCC_ClockConfig+0x1fc>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4618      	mov	r0, r3
 80066de:	f7fd f809 	bl	80036f4 <HAL_InitTick>
 80066e2:	4603      	mov	r3, r0
 80066e4:	72fb      	strb	r3, [r7, #11]

  return status;
 80066e6:	7afb      	ldrb	r3, [r7, #11]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3710      	adds	r7, #16
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	40022000 	.word	0x40022000
 80066f4:	40021000 	.word	0x40021000
 80066f8:	08012580 	.word	0x08012580
 80066fc:	20000010 	.word	0x20000010
 8006700:	20000014 	.word	0x20000014

08006704 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006704:	b480      	push	{r7}
 8006706:	b089      	sub	sp, #36	; 0x24
 8006708:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800670a:	2300      	movs	r3, #0
 800670c:	61fb      	str	r3, [r7, #28]
 800670e:	2300      	movs	r3, #0
 8006710:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006712:	4b3e      	ldr	r3, [pc, #248]	; (800680c <HAL_RCC_GetSysClockFreq+0x108>)
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	f003 030c 	and.w	r3, r3, #12
 800671a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800671c:	4b3b      	ldr	r3, [pc, #236]	; (800680c <HAL_RCC_GetSysClockFreq+0x108>)
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	f003 0303 	and.w	r3, r3, #3
 8006724:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d005      	beq.n	8006738 <HAL_RCC_GetSysClockFreq+0x34>
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	2b0c      	cmp	r3, #12
 8006730:	d121      	bne.n	8006776 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d11e      	bne.n	8006776 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006738:	4b34      	ldr	r3, [pc, #208]	; (800680c <HAL_RCC_GetSysClockFreq+0x108>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0308 	and.w	r3, r3, #8
 8006740:	2b00      	cmp	r3, #0
 8006742:	d107      	bne.n	8006754 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006744:	4b31      	ldr	r3, [pc, #196]	; (800680c <HAL_RCC_GetSysClockFreq+0x108>)
 8006746:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800674a:	0a1b      	lsrs	r3, r3, #8
 800674c:	f003 030f 	and.w	r3, r3, #15
 8006750:	61fb      	str	r3, [r7, #28]
 8006752:	e005      	b.n	8006760 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006754:	4b2d      	ldr	r3, [pc, #180]	; (800680c <HAL_RCC_GetSysClockFreq+0x108>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	091b      	lsrs	r3, r3, #4
 800675a:	f003 030f 	and.w	r3, r3, #15
 800675e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006760:	4a2b      	ldr	r2, [pc, #172]	; (8006810 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006768:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d10d      	bne.n	800678c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006774:	e00a      	b.n	800678c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	2b04      	cmp	r3, #4
 800677a:	d102      	bne.n	8006782 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800677c:	4b25      	ldr	r3, [pc, #148]	; (8006814 <HAL_RCC_GetSysClockFreq+0x110>)
 800677e:	61bb      	str	r3, [r7, #24]
 8006780:	e004      	b.n	800678c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	2b08      	cmp	r3, #8
 8006786:	d101      	bne.n	800678c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006788:	4b23      	ldr	r3, [pc, #140]	; (8006818 <HAL_RCC_GetSysClockFreq+0x114>)
 800678a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	2b0c      	cmp	r3, #12
 8006790:	d134      	bne.n	80067fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006792:	4b1e      	ldr	r3, [pc, #120]	; (800680c <HAL_RCC_GetSysClockFreq+0x108>)
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	f003 0303 	and.w	r3, r3, #3
 800679a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d003      	beq.n	80067aa <HAL_RCC_GetSysClockFreq+0xa6>
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	2b03      	cmp	r3, #3
 80067a6:	d003      	beq.n	80067b0 <HAL_RCC_GetSysClockFreq+0xac>
 80067a8:	e005      	b.n	80067b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80067aa:	4b1a      	ldr	r3, [pc, #104]	; (8006814 <HAL_RCC_GetSysClockFreq+0x110>)
 80067ac:	617b      	str	r3, [r7, #20]
      break;
 80067ae:	e005      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80067b0:	4b19      	ldr	r3, [pc, #100]	; (8006818 <HAL_RCC_GetSysClockFreq+0x114>)
 80067b2:	617b      	str	r3, [r7, #20]
      break;
 80067b4:	e002      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	617b      	str	r3, [r7, #20]
      break;
 80067ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80067bc:	4b13      	ldr	r3, [pc, #76]	; (800680c <HAL_RCC_GetSysClockFreq+0x108>)
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	091b      	lsrs	r3, r3, #4
 80067c2:	f003 0307 	and.w	r3, r3, #7
 80067c6:	3301      	adds	r3, #1
 80067c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80067ca:	4b10      	ldr	r3, [pc, #64]	; (800680c <HAL_RCC_GetSysClockFreq+0x108>)
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	0a1b      	lsrs	r3, r3, #8
 80067d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	fb02 f203 	mul.w	r2, r2, r3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80067e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80067e2:	4b0a      	ldr	r3, [pc, #40]	; (800680c <HAL_RCC_GetSysClockFreq+0x108>)
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	0e5b      	lsrs	r3, r3, #25
 80067e8:	f003 0303 	and.w	r3, r3, #3
 80067ec:	3301      	adds	r3, #1
 80067ee:	005b      	lsls	r3, r3, #1
 80067f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80067fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80067fc:	69bb      	ldr	r3, [r7, #24]
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3724      	adds	r7, #36	; 0x24
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	40021000 	.word	0x40021000
 8006810:	08012598 	.word	0x08012598
 8006814:	00f42400 	.word	0x00f42400
 8006818:	007a1200 	.word	0x007a1200

0800681c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800681c:	b480      	push	{r7}
 800681e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006820:	4b03      	ldr	r3, [pc, #12]	; (8006830 <HAL_RCC_GetHCLKFreq+0x14>)
 8006822:	681b      	ldr	r3, [r3, #0]
}
 8006824:	4618      	mov	r0, r3
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr
 800682e:	bf00      	nop
 8006830:	20000010 	.word	0x20000010

08006834 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006838:	f7ff fff0 	bl	800681c <HAL_RCC_GetHCLKFreq>
 800683c:	4602      	mov	r2, r0
 800683e:	4b06      	ldr	r3, [pc, #24]	; (8006858 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	0a1b      	lsrs	r3, r3, #8
 8006844:	f003 0307 	and.w	r3, r3, #7
 8006848:	4904      	ldr	r1, [pc, #16]	; (800685c <HAL_RCC_GetPCLK1Freq+0x28>)
 800684a:	5ccb      	ldrb	r3, [r1, r3]
 800684c:	f003 031f 	and.w	r3, r3, #31
 8006850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006854:	4618      	mov	r0, r3
 8006856:	bd80      	pop	{r7, pc}
 8006858:	40021000 	.word	0x40021000
 800685c:	08012590 	.word	0x08012590

08006860 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006864:	f7ff ffda 	bl	800681c <HAL_RCC_GetHCLKFreq>
 8006868:	4602      	mov	r2, r0
 800686a:	4b06      	ldr	r3, [pc, #24]	; (8006884 <HAL_RCC_GetPCLK2Freq+0x24>)
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	0adb      	lsrs	r3, r3, #11
 8006870:	f003 0307 	and.w	r3, r3, #7
 8006874:	4904      	ldr	r1, [pc, #16]	; (8006888 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006876:	5ccb      	ldrb	r3, [r1, r3]
 8006878:	f003 031f 	and.w	r3, r3, #31
 800687c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006880:	4618      	mov	r0, r3
 8006882:	bd80      	pop	{r7, pc}
 8006884:	40021000 	.word	0x40021000
 8006888:	08012590 	.word	0x08012590

0800688c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	220f      	movs	r2, #15
 800689a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800689c:	4b12      	ldr	r3, [pc, #72]	; (80068e8 <HAL_RCC_GetClockConfig+0x5c>)
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f003 0203 	and.w	r2, r3, #3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80068a8:	4b0f      	ldr	r3, [pc, #60]	; (80068e8 <HAL_RCC_GetClockConfig+0x5c>)
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80068b4:	4b0c      	ldr	r3, [pc, #48]	; (80068e8 <HAL_RCC_GetClockConfig+0x5c>)
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80068c0:	4b09      	ldr	r3, [pc, #36]	; (80068e8 <HAL_RCC_GetClockConfig+0x5c>)
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	08db      	lsrs	r3, r3, #3
 80068c6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80068ce:	4b07      	ldr	r3, [pc, #28]	; (80068ec <HAL_RCC_GetClockConfig+0x60>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0207 	and.w	r2, r3, #7
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	601a      	str	r2, [r3, #0]
}
 80068da:	bf00      	nop
 80068dc:	370c      	adds	r7, #12
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop
 80068e8:	40021000 	.word	0x40021000
 80068ec:	40022000 	.word	0x40022000

080068f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80068f8:	2300      	movs	r3, #0
 80068fa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80068fc:	4b2a      	ldr	r3, [pc, #168]	; (80069a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80068fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d003      	beq.n	8006910 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006908:	f7ff f986 	bl	8005c18 <HAL_PWREx_GetVoltageRange>
 800690c:	6178      	str	r0, [r7, #20]
 800690e:	e014      	b.n	800693a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006910:	4b25      	ldr	r3, [pc, #148]	; (80069a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006914:	4a24      	ldr	r2, [pc, #144]	; (80069a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006916:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800691a:	6593      	str	r3, [r2, #88]	; 0x58
 800691c:	4b22      	ldr	r3, [pc, #136]	; (80069a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800691e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006920:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006924:	60fb      	str	r3, [r7, #12]
 8006926:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006928:	f7ff f976 	bl	8005c18 <HAL_PWREx_GetVoltageRange>
 800692c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800692e:	4b1e      	ldr	r3, [pc, #120]	; (80069a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006932:	4a1d      	ldr	r2, [pc, #116]	; (80069a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006934:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006938:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006940:	d10b      	bne.n	800695a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2b80      	cmp	r3, #128	; 0x80
 8006946:	d919      	bls.n	800697c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2ba0      	cmp	r3, #160	; 0xa0
 800694c:	d902      	bls.n	8006954 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800694e:	2302      	movs	r3, #2
 8006950:	613b      	str	r3, [r7, #16]
 8006952:	e013      	b.n	800697c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006954:	2301      	movs	r3, #1
 8006956:	613b      	str	r3, [r7, #16]
 8006958:	e010      	b.n	800697c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2b80      	cmp	r3, #128	; 0x80
 800695e:	d902      	bls.n	8006966 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006960:	2303      	movs	r3, #3
 8006962:	613b      	str	r3, [r7, #16]
 8006964:	e00a      	b.n	800697c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2b80      	cmp	r3, #128	; 0x80
 800696a:	d102      	bne.n	8006972 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800696c:	2302      	movs	r3, #2
 800696e:	613b      	str	r3, [r7, #16]
 8006970:	e004      	b.n	800697c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2b70      	cmp	r3, #112	; 0x70
 8006976:	d101      	bne.n	800697c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006978:	2301      	movs	r3, #1
 800697a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800697c:	4b0b      	ldr	r3, [pc, #44]	; (80069ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f023 0207 	bic.w	r2, r3, #7
 8006984:	4909      	ldr	r1, [pc, #36]	; (80069ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	4313      	orrs	r3, r2
 800698a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800698c:	4b07      	ldr	r3, [pc, #28]	; (80069ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0307 	and.w	r3, r3, #7
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	429a      	cmp	r2, r3
 8006998:	d001      	beq.n	800699e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	e000      	b.n	80069a0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800699e:	2300      	movs	r3, #0
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3718      	adds	r7, #24
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	40021000 	.word	0x40021000
 80069ac:	40022000 	.word	0x40022000

080069b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80069b8:	2300      	movs	r3, #0
 80069ba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80069bc:	2300      	movs	r3, #0
 80069be:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d031      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069d0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80069d4:	d01a      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80069d6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80069da:	d814      	bhi.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d009      	beq.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80069e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80069e4:	d10f      	bne.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80069e6:	4b5d      	ldr	r3, [pc, #372]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	4a5c      	ldr	r2, [pc, #368]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80069ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069f0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80069f2:	e00c      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	3304      	adds	r3, #4
 80069f8:	2100      	movs	r1, #0
 80069fa:	4618      	mov	r0, r3
 80069fc:	f000 f9f0 	bl	8006de0 <RCCEx_PLLSAI1_Config>
 8006a00:	4603      	mov	r3, r0
 8006a02:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a04:	e003      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	74fb      	strb	r3, [r7, #19]
      break;
 8006a0a:	e000      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006a0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a0e:	7cfb      	ldrb	r3, [r7, #19]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10b      	bne.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a14:	4b51      	ldr	r3, [pc, #324]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a1a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a22:	494e      	ldr	r1, [pc, #312]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006a2a:	e001      	b.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a2c:	7cfb      	ldrb	r3, [r7, #19]
 8006a2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 809e 	beq.w	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006a42:	4b46      	ldr	r3, [pc, #280]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e000      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006a52:	2300      	movs	r3, #0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00d      	beq.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a58:	4b40      	ldr	r3, [pc, #256]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a5c:	4a3f      	ldr	r2, [pc, #252]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006a5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a62:	6593      	str	r3, [r2, #88]	; 0x58
 8006a64:	4b3d      	ldr	r3, [pc, #244]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a6c:	60bb      	str	r3, [r7, #8]
 8006a6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a70:	2301      	movs	r3, #1
 8006a72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006a74:	4b3a      	ldr	r3, [pc, #232]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a39      	ldr	r2, [pc, #228]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006a80:	f7fd f80e 	bl	8003aa0 <HAL_GetTick>
 8006a84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006a86:	e009      	b.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a88:	f7fd f80a 	bl	8003aa0 <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	2b02      	cmp	r3, #2
 8006a94:	d902      	bls.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006a96:	2303      	movs	r3, #3
 8006a98:	74fb      	strb	r3, [r7, #19]
        break;
 8006a9a:	e005      	b.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006a9c:	4b30      	ldr	r3, [pc, #192]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d0ef      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006aa8:	7cfb      	ldrb	r3, [r7, #19]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d15a      	bne.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006aae:	4b2b      	ldr	r3, [pc, #172]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ab4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ab8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d01e      	beq.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ac4:	697a      	ldr	r2, [r7, #20]
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d019      	beq.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006aca:	4b24      	ldr	r3, [pc, #144]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ad0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ad4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ad6:	4b21      	ldr	r3, [pc, #132]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006adc:	4a1f      	ldr	r2, [pc, #124]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ade:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ae2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ae6:	4b1d      	ldr	r3, [pc, #116]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aec:	4a1b      	ldr	r2, [pc, #108]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006aee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006af2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006af6:	4a19      	ldr	r2, [pc, #100]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f003 0301 	and.w	r3, r3, #1
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d016      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b08:	f7fc ffca 	bl	8003aa0 <HAL_GetTick>
 8006b0c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b0e:	e00b      	b.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b10:	f7fc ffc6 	bl	8003aa0 <HAL_GetTick>
 8006b14:	4602      	mov	r2, r0
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	1ad3      	subs	r3, r2, r3
 8006b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d902      	bls.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	74fb      	strb	r3, [r7, #19]
            break;
 8006b26:	e006      	b.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b28:	4b0c      	ldr	r3, [pc, #48]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b2e:	f003 0302 	and.w	r3, r3, #2
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d0ec      	beq.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006b36:	7cfb      	ldrb	r3, [r7, #19]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d10b      	bne.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b3c:	4b07      	ldr	r3, [pc, #28]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b4a:	4904      	ldr	r1, [pc, #16]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006b52:	e009      	b.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006b54:	7cfb      	ldrb	r3, [r7, #19]
 8006b56:	74bb      	strb	r3, [r7, #18]
 8006b58:	e006      	b.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006b5a:	bf00      	nop
 8006b5c:	40021000 	.word	0x40021000
 8006b60:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b64:	7cfb      	ldrb	r3, [r7, #19]
 8006b66:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b68:	7c7b      	ldrb	r3, [r7, #17]
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d105      	bne.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b6e:	4b9b      	ldr	r3, [pc, #620]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b72:	4a9a      	ldr	r2, [pc, #616]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006b74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b78:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 0301 	and.w	r3, r3, #1
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00a      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006b86:	4b95      	ldr	r3, [pc, #596]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b8c:	f023 0203 	bic.w	r2, r3, #3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6a1b      	ldr	r3, [r3, #32]
 8006b94:	4991      	ldr	r1, [pc, #580]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f003 0302 	and.w	r3, r3, #2
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d00a      	beq.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ba8:	4b8c      	ldr	r3, [pc, #560]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bae:	f023 020c 	bic.w	r2, r3, #12
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb6:	4989      	ldr	r1, [pc, #548]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0304 	and.w	r3, r3, #4
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d00a      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006bca:	4b84      	ldr	r3, [pc, #528]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bd0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd8:	4980      	ldr	r1, [pc, #512]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0320 	and.w	r3, r3, #32
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00a      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006bec:	4b7b      	ldr	r3, [pc, #492]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bf2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bfa:	4978      	ldr	r1, [pc, #480]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00a      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c0e:	4b73      	ldr	r3, [pc, #460]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c14:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c1c:	496f      	ldr	r1, [pc, #444]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00a      	beq.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006c30:	4b6a      	ldr	r3, [pc, #424]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c36:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c3e:	4967      	ldr	r1, [pc, #412]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006c40:	4313      	orrs	r3, r2
 8006c42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00a      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006c52:	4b62      	ldr	r3, [pc, #392]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c58:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c60:	495e      	ldr	r1, [pc, #376]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00a      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006c74:	4b59      	ldr	r3, [pc, #356]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c7a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c82:	4956      	ldr	r1, [pc, #344]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00a      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006c96:	4b51      	ldr	r3, [pc, #324]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c9c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ca4:	494d      	ldr	r1, [pc, #308]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d028      	beq.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006cb8:	4b48      	ldr	r3, [pc, #288]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cbe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cc6:	4945      	ldr	r1, [pc, #276]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006cd6:	d106      	bne.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006cd8:	4b40      	ldr	r3, [pc, #256]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	4a3f      	ldr	r2, [pc, #252]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006cde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ce2:	60d3      	str	r3, [r2, #12]
 8006ce4:	e011      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006cee:	d10c      	bne.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	3304      	adds	r3, #4
 8006cf4:	2101      	movs	r1, #1
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f000 f872 	bl	8006de0 <RCCEx_PLLSAI1_Config>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d00:	7cfb      	ldrb	r3, [r7, #19]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d001      	beq.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 8006d06:	7cfb      	ldrb	r3, [r7, #19]
 8006d08:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d028      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006d16:	4b31      	ldr	r3, [pc, #196]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d1c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d24:	492d      	ldr	r1, [pc, #180]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006d34:	d106      	bne.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d36:	4b29      	ldr	r3, [pc, #164]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	4a28      	ldr	r2, [pc, #160]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006d3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d40:	60d3      	str	r3, [r2, #12]
 8006d42:	e011      	b.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d48:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006d4c:	d10c      	bne.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	3304      	adds	r3, #4
 8006d52:	2101      	movs	r1, #1
 8006d54:	4618      	mov	r0, r3
 8006d56:	f000 f843 	bl	8006de0 <RCCEx_PLLSAI1_Config>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d5e:	7cfb      	ldrb	r3, [r7, #19]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d001      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8006d64:	7cfb      	ldrb	r3, [r7, #19]
 8006d66:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d01c      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006d74:	4b19      	ldr	r3, [pc, #100]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d7a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d82:	4916      	ldr	r1, [pc, #88]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006d84:	4313      	orrs	r3, r2
 8006d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d92:	d10c      	bne.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	3304      	adds	r3, #4
 8006d98:	2102      	movs	r1, #2
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f000 f820 	bl	8006de0 <RCCEx_PLLSAI1_Config>
 8006da0:	4603      	mov	r3, r0
 8006da2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006da4:	7cfb      	ldrb	r3, [r7, #19]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 8006daa:	7cfb      	ldrb	r3, [r7, #19]
 8006dac:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00a      	beq.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006dba:	4b08      	ldr	r3, [pc, #32]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dc8:	4904      	ldr	r1, [pc, #16]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006dd0:	7cbb      	ldrb	r3, [r7, #18]
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	40021000 	.word	0x40021000

08006de0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006dea:	2300      	movs	r3, #0
 8006dec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006dee:	4b74      	ldr	r3, [pc, #464]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	f003 0303 	and.w	r3, r3, #3
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d018      	beq.n	8006e2c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006dfa:	4b71      	ldr	r3, [pc, #452]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	f003 0203 	and.w	r2, r3, #3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d10d      	bne.n	8006e26 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
       ||
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d009      	beq.n	8006e26 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006e12:	4b6b      	ldr	r3, [pc, #428]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	091b      	lsrs	r3, r3, #4
 8006e18:	f003 0307 	and.w	r3, r3, #7
 8006e1c:	1c5a      	adds	r2, r3, #1
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	685b      	ldr	r3, [r3, #4]
       ||
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d047      	beq.n	8006eb6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	73fb      	strb	r3, [r7, #15]
 8006e2a:	e044      	b.n	8006eb6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2b03      	cmp	r3, #3
 8006e32:	d018      	beq.n	8006e66 <RCCEx_PLLSAI1_Config+0x86>
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	d825      	bhi.n	8006e84 <RCCEx_PLLSAI1_Config+0xa4>
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d002      	beq.n	8006e42 <RCCEx_PLLSAI1_Config+0x62>
 8006e3c:	2b02      	cmp	r3, #2
 8006e3e:	d009      	beq.n	8006e54 <RCCEx_PLLSAI1_Config+0x74>
 8006e40:	e020      	b.n	8006e84 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006e42:	4b5f      	ldr	r3, [pc, #380]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 0302 	and.w	r3, r3, #2
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d11d      	bne.n	8006e8a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e52:	e01a      	b.n	8006e8a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006e54:	4b5a      	ldr	r3, [pc, #360]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d116      	bne.n	8006e8e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e64:	e013      	b.n	8006e8e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006e66:	4b56      	ldr	r3, [pc, #344]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d10f      	bne.n	8006e92 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006e72:	4b53      	ldr	r3, [pc, #332]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d109      	bne.n	8006e92 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006e82:	e006      	b.n	8006e92 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	73fb      	strb	r3, [r7, #15]
      break;
 8006e88:	e004      	b.n	8006e94 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006e8a:	bf00      	nop
 8006e8c:	e002      	b.n	8006e94 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006e8e:	bf00      	nop
 8006e90:	e000      	b.n	8006e94 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006e92:	bf00      	nop
    }

    if(status == HAL_OK)
 8006e94:	7bfb      	ldrb	r3, [r7, #15]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d10d      	bne.n	8006eb6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006e9a:	4b49      	ldr	r3, [pc, #292]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6819      	ldr	r1, [r3, #0]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	011b      	lsls	r3, r3, #4
 8006eae:	430b      	orrs	r3, r1
 8006eb0:	4943      	ldr	r1, [pc, #268]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006eb6:	7bfb      	ldrb	r3, [r7, #15]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d17c      	bne.n	8006fb6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006ebc:	4b40      	ldr	r3, [pc, #256]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a3f      	ldr	r2, [pc, #252]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ec2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006ec6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ec8:	f7fc fdea 	bl	8003aa0 <HAL_GetTick>
 8006ecc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006ece:	e009      	b.n	8006ee4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006ed0:	f7fc fde6 	bl	8003aa0 <HAL_GetTick>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d902      	bls.n	8006ee4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	73fb      	strb	r3, [r7, #15]
        break;
 8006ee2:	e005      	b.n	8006ef0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006ee4:	4b36      	ldr	r3, [pc, #216]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d1ef      	bne.n	8006ed0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d15f      	bne.n	8006fb6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d110      	bne.n	8006f1e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006efc:	4b30      	ldr	r3, [pc, #192]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006f04:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	6892      	ldr	r2, [r2, #8]
 8006f0c:	0211      	lsls	r1, r2, #8
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	68d2      	ldr	r2, [r2, #12]
 8006f12:	06d2      	lsls	r2, r2, #27
 8006f14:	430a      	orrs	r2, r1
 8006f16:	492a      	ldr	r1, [pc, #168]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	610b      	str	r3, [r1, #16]
 8006f1c:	e027      	b.n	8006f6e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d112      	bne.n	8006f4a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f24:	4b26      	ldr	r3, [pc, #152]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f26:	691b      	ldr	r3, [r3, #16]
 8006f28:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006f2c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	6892      	ldr	r2, [r2, #8]
 8006f34:	0211      	lsls	r1, r2, #8
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	6912      	ldr	r2, [r2, #16]
 8006f3a:	0852      	lsrs	r2, r2, #1
 8006f3c:	3a01      	subs	r2, #1
 8006f3e:	0552      	lsls	r2, r2, #21
 8006f40:	430a      	orrs	r2, r1
 8006f42:	491f      	ldr	r1, [pc, #124]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f44:	4313      	orrs	r3, r2
 8006f46:	610b      	str	r3, [r1, #16]
 8006f48:	e011      	b.n	8006f6e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f4a:	4b1d      	ldr	r3, [pc, #116]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006f52:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	6892      	ldr	r2, [r2, #8]
 8006f5a:	0211      	lsls	r1, r2, #8
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	6952      	ldr	r2, [r2, #20]
 8006f60:	0852      	lsrs	r2, r2, #1
 8006f62:	3a01      	subs	r2, #1
 8006f64:	0652      	lsls	r2, r2, #25
 8006f66:	430a      	orrs	r2, r1
 8006f68:	4915      	ldr	r1, [pc, #84]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006f6e:	4b14      	ldr	r3, [pc, #80]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a13      	ldr	r2, [pc, #76]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f74:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006f78:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f7a:	f7fc fd91 	bl	8003aa0 <HAL_GetTick>
 8006f7e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f80:	e009      	b.n	8006f96 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006f82:	f7fc fd8d 	bl	8003aa0 <HAL_GetTick>
 8006f86:	4602      	mov	r2, r0
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	2b02      	cmp	r3, #2
 8006f8e:	d902      	bls.n	8006f96 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006f90:	2303      	movs	r3, #3
 8006f92:	73fb      	strb	r3, [r7, #15]
          break;
 8006f94:	e005      	b.n	8006fa2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f96:	4b0a      	ldr	r3, [pc, #40]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d0ef      	beq.n	8006f82 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006fa2:	7bfb      	ldrb	r3, [r7, #15]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d106      	bne.n	8006fb6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006fa8:	4b05      	ldr	r3, [pc, #20]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006faa:	691a      	ldr	r2, [r3, #16]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	699b      	ldr	r3, [r3, #24]
 8006fb0:	4903      	ldr	r1, [pc, #12]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3710      	adds	r7, #16
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}
 8006fc0:	40021000 	.word	0x40021000

08006fc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b082      	sub	sp, #8
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d101      	bne.n	8006fd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e049      	b.n	800706a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d106      	bne.n	8006ff0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7fc fa4a 	bl	8003484 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	3304      	adds	r3, #4
 8007000:	4619      	mov	r1, r3
 8007002:	4610      	mov	r0, r2
 8007004:	f000 fca4 	bl	8007950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
	...

08007074 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007074:	b480      	push	{r7}
 8007076:	b085      	sub	sp, #20
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b01      	cmp	r3, #1
 8007086:	d001      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e03b      	b.n	8007104 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2202      	movs	r2, #2
 8007090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68da      	ldr	r2, [r3, #12]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f042 0201 	orr.w	r2, r2, #1
 80070a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a19      	ldr	r2, [pc, #100]	; (8007110 <HAL_TIM_Base_Start_IT+0x9c>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d009      	beq.n	80070c2 <HAL_TIM_Base_Start_IT+0x4e>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070b6:	d004      	beq.n	80070c2 <HAL_TIM_Base_Start_IT+0x4e>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a15      	ldr	r2, [pc, #84]	; (8007114 <HAL_TIM_Base_Start_IT+0xa0>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d115      	bne.n	80070ee <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	689a      	ldr	r2, [r3, #8]
 80070c8:	4b13      	ldr	r3, [pc, #76]	; (8007118 <HAL_TIM_Base_Start_IT+0xa4>)
 80070ca:	4013      	ands	r3, r2
 80070cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2b06      	cmp	r3, #6
 80070d2:	d015      	beq.n	8007100 <HAL_TIM_Base_Start_IT+0x8c>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070da:	d011      	beq.n	8007100 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f042 0201 	orr.w	r2, r2, #1
 80070ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ec:	e008      	b.n	8007100 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f042 0201 	orr.w	r2, r2, #1
 80070fc:	601a      	str	r2, [r3, #0]
 80070fe:	e000      	b.n	8007102 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007100:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3714      	adds	r7, #20
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr
 8007110:	40012c00 	.word	0x40012c00
 8007114:	40014000 	.word	0x40014000
 8007118:	00010007 	.word	0x00010007

0800711c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b082      	sub	sp, #8
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d101      	bne.n	800712e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e049      	b.n	80071c2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b00      	cmp	r3, #0
 8007138:	d106      	bne.n	8007148 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f7fc f980 	bl	8003448 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2202      	movs	r2, #2
 800714c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	3304      	adds	r3, #4
 8007158:	4619      	mov	r1, r3
 800715a:	4610      	mov	r0, r2
 800715c:	f000 fbf8 	bl	8007950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3708      	adds	r7, #8
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
	...

080071cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d109      	bne.n	80071f0 <HAL_TIM_PWM_Start+0x24>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	bf14      	ite	ne
 80071e8:	2301      	movne	r3, #1
 80071ea:	2300      	moveq	r3, #0
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	e03c      	b.n	800726a <HAL_TIM_PWM_Start+0x9e>
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	2b04      	cmp	r3, #4
 80071f4:	d109      	bne.n	800720a <HAL_TIM_PWM_Start+0x3e>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	2b01      	cmp	r3, #1
 8007200:	bf14      	ite	ne
 8007202:	2301      	movne	r3, #1
 8007204:	2300      	moveq	r3, #0
 8007206:	b2db      	uxtb	r3, r3
 8007208:	e02f      	b.n	800726a <HAL_TIM_PWM_Start+0x9e>
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	2b08      	cmp	r3, #8
 800720e:	d109      	bne.n	8007224 <HAL_TIM_PWM_Start+0x58>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007216:	b2db      	uxtb	r3, r3
 8007218:	2b01      	cmp	r3, #1
 800721a:	bf14      	ite	ne
 800721c:	2301      	movne	r3, #1
 800721e:	2300      	moveq	r3, #0
 8007220:	b2db      	uxtb	r3, r3
 8007222:	e022      	b.n	800726a <HAL_TIM_PWM_Start+0x9e>
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	2b0c      	cmp	r3, #12
 8007228:	d109      	bne.n	800723e <HAL_TIM_PWM_Start+0x72>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007230:	b2db      	uxtb	r3, r3
 8007232:	2b01      	cmp	r3, #1
 8007234:	bf14      	ite	ne
 8007236:	2301      	movne	r3, #1
 8007238:	2300      	moveq	r3, #0
 800723a:	b2db      	uxtb	r3, r3
 800723c:	e015      	b.n	800726a <HAL_TIM_PWM_Start+0x9e>
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	2b10      	cmp	r3, #16
 8007242:	d109      	bne.n	8007258 <HAL_TIM_PWM_Start+0x8c>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800724a:	b2db      	uxtb	r3, r3
 800724c:	2b01      	cmp	r3, #1
 800724e:	bf14      	ite	ne
 8007250:	2301      	movne	r3, #1
 8007252:	2300      	moveq	r3, #0
 8007254:	b2db      	uxtb	r3, r3
 8007256:	e008      	b.n	800726a <HAL_TIM_PWM_Start+0x9e>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b01      	cmp	r3, #1
 8007262:	bf14      	ite	ne
 8007264:	2301      	movne	r3, #1
 8007266:	2300      	moveq	r3, #0
 8007268:	b2db      	uxtb	r3, r3
 800726a:	2b00      	cmp	r3, #0
 800726c:	d001      	beq.n	8007272 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e07e      	b.n	8007370 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d104      	bne.n	8007282 <HAL_TIM_PWM_Start+0xb6>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2202      	movs	r2, #2
 800727c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007280:	e023      	b.n	80072ca <HAL_TIM_PWM_Start+0xfe>
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	2b04      	cmp	r3, #4
 8007286:	d104      	bne.n	8007292 <HAL_TIM_PWM_Start+0xc6>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2202      	movs	r2, #2
 800728c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007290:	e01b      	b.n	80072ca <HAL_TIM_PWM_Start+0xfe>
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	2b08      	cmp	r3, #8
 8007296:	d104      	bne.n	80072a2 <HAL_TIM_PWM_Start+0xd6>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2202      	movs	r2, #2
 800729c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072a0:	e013      	b.n	80072ca <HAL_TIM_PWM_Start+0xfe>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b0c      	cmp	r3, #12
 80072a6:	d104      	bne.n	80072b2 <HAL_TIM_PWM_Start+0xe6>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2202      	movs	r2, #2
 80072ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80072b0:	e00b      	b.n	80072ca <HAL_TIM_PWM_Start+0xfe>
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b10      	cmp	r3, #16
 80072b6:	d104      	bne.n	80072c2 <HAL_TIM_PWM_Start+0xf6>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2202      	movs	r2, #2
 80072bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072c0:	e003      	b.n	80072ca <HAL_TIM_PWM_Start+0xfe>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2202      	movs	r2, #2
 80072c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	2201      	movs	r2, #1
 80072d0:	6839      	ldr	r1, [r7, #0]
 80072d2:	4618      	mov	r0, r3
 80072d4:	f000 fe1e 	bl	8007f14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a26      	ldr	r2, [pc, #152]	; (8007378 <HAL_TIM_PWM_Start+0x1ac>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d009      	beq.n	80072f6 <HAL_TIM_PWM_Start+0x12a>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a25      	ldr	r2, [pc, #148]	; (800737c <HAL_TIM_PWM_Start+0x1b0>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d004      	beq.n	80072f6 <HAL_TIM_PWM_Start+0x12a>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a23      	ldr	r2, [pc, #140]	; (8007380 <HAL_TIM_PWM_Start+0x1b4>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d101      	bne.n	80072fa <HAL_TIM_PWM_Start+0x12e>
 80072f6:	2301      	movs	r3, #1
 80072f8:	e000      	b.n	80072fc <HAL_TIM_PWM_Start+0x130>
 80072fa:	2300      	movs	r3, #0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d007      	beq.n	8007310 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800730e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a18      	ldr	r2, [pc, #96]	; (8007378 <HAL_TIM_PWM_Start+0x1ac>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d009      	beq.n	800732e <HAL_TIM_PWM_Start+0x162>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007322:	d004      	beq.n	800732e <HAL_TIM_PWM_Start+0x162>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a14      	ldr	r2, [pc, #80]	; (800737c <HAL_TIM_PWM_Start+0x1b0>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d115      	bne.n	800735a <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	689a      	ldr	r2, [r3, #8]
 8007334:	4b13      	ldr	r3, [pc, #76]	; (8007384 <HAL_TIM_PWM_Start+0x1b8>)
 8007336:	4013      	ands	r3, r2
 8007338:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2b06      	cmp	r3, #6
 800733e:	d015      	beq.n	800736c <HAL_TIM_PWM_Start+0x1a0>
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007346:	d011      	beq.n	800736c <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f042 0201 	orr.w	r2, r2, #1
 8007356:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007358:	e008      	b.n	800736c <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f042 0201 	orr.w	r2, r2, #1
 8007368:	601a      	str	r2, [r3, #0]
 800736a:	e000      	b.n	800736e <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800736c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	40012c00 	.word	0x40012c00
 800737c:	40014000 	.word	0x40014000
 8007380:	40014400 	.word	0x40014400
 8007384:	00010007 	.word	0x00010007

08007388 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b082      	sub	sp, #8
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2200      	movs	r2, #0
 8007398:	6839      	ldr	r1, [r7, #0]
 800739a:	4618      	mov	r0, r3
 800739c:	f000 fdba 	bl	8007f14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a39      	ldr	r2, [pc, #228]	; (800748c <HAL_TIM_PWM_Stop+0x104>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d009      	beq.n	80073be <HAL_TIM_PWM_Stop+0x36>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a38      	ldr	r2, [pc, #224]	; (8007490 <HAL_TIM_PWM_Stop+0x108>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d004      	beq.n	80073be <HAL_TIM_PWM_Stop+0x36>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a36      	ldr	r2, [pc, #216]	; (8007494 <HAL_TIM_PWM_Stop+0x10c>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d101      	bne.n	80073c2 <HAL_TIM_PWM_Stop+0x3a>
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <HAL_TIM_PWM_Stop+0x3c>
 80073c2:	2300      	movs	r3, #0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d017      	beq.n	80073f8 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6a1a      	ldr	r2, [r3, #32]
 80073ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80073d2:	4013      	ands	r3, r2
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d10f      	bne.n	80073f8 <HAL_TIM_PWM_Stop+0x70>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	6a1a      	ldr	r2, [r3, #32]
 80073de:	f240 4344 	movw	r3, #1092	; 0x444
 80073e2:	4013      	ands	r3, r2
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d107      	bne.n	80073f8 <HAL_TIM_PWM_Stop+0x70>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80073f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	6a1a      	ldr	r2, [r3, #32]
 80073fe:	f241 1311 	movw	r3, #4369	; 0x1111
 8007402:	4013      	ands	r3, r2
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10f      	bne.n	8007428 <HAL_TIM_PWM_Stop+0xa0>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6a1a      	ldr	r2, [r3, #32]
 800740e:	f240 4344 	movw	r3, #1092	; 0x444
 8007412:	4013      	ands	r3, r2
 8007414:	2b00      	cmp	r3, #0
 8007416:	d107      	bne.n	8007428 <HAL_TIM_PWM_Stop+0xa0>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f022 0201 	bic.w	r2, r2, #1
 8007426:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d104      	bne.n	8007438 <HAL_TIM_PWM_Stop+0xb0>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2201      	movs	r2, #1
 8007432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007436:	e023      	b.n	8007480 <HAL_TIM_PWM_Stop+0xf8>
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	2b04      	cmp	r3, #4
 800743c:	d104      	bne.n	8007448 <HAL_TIM_PWM_Stop+0xc0>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2201      	movs	r2, #1
 8007442:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007446:	e01b      	b.n	8007480 <HAL_TIM_PWM_Stop+0xf8>
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	2b08      	cmp	r3, #8
 800744c:	d104      	bne.n	8007458 <HAL_TIM_PWM_Stop+0xd0>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2201      	movs	r2, #1
 8007452:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007456:	e013      	b.n	8007480 <HAL_TIM_PWM_Stop+0xf8>
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	2b0c      	cmp	r3, #12
 800745c:	d104      	bne.n	8007468 <HAL_TIM_PWM_Stop+0xe0>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2201      	movs	r2, #1
 8007462:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007466:	e00b      	b.n	8007480 <HAL_TIM_PWM_Stop+0xf8>
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	2b10      	cmp	r3, #16
 800746c:	d104      	bne.n	8007478 <HAL_TIM_PWM_Stop+0xf0>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007476:	e003      	b.n	8007480 <HAL_TIM_PWM_Stop+0xf8>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3708      	adds	r7, #8
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	40012c00 	.word	0x40012c00
 8007490:	40014000 	.word	0x40014000
 8007494:	40014400 	.word	0x40014400

08007498 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	691b      	ldr	r3, [r3, #16]
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b02      	cmp	r3, #2
 80074ac:	d122      	bne.n	80074f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	f003 0302 	and.w	r3, r3, #2
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	d11b      	bne.n	80074f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f06f 0202 	mvn.w	r2, #2
 80074c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	f003 0303 	and.w	r3, r3, #3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d003      	beq.n	80074e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 fa1a 	bl	8007914 <HAL_TIM_IC_CaptureCallback>
 80074e0:	e005      	b.n	80074ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 fa0c 	bl	8007900 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 fa1d 	bl	8007928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	f003 0304 	and.w	r3, r3, #4
 80074fe:	2b04      	cmp	r3, #4
 8007500:	d122      	bne.n	8007548 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	f003 0304 	and.w	r3, r3, #4
 800750c:	2b04      	cmp	r3, #4
 800750e:	d11b      	bne.n	8007548 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f06f 0204 	mvn.w	r2, #4
 8007518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2202      	movs	r2, #2
 800751e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800752a:	2b00      	cmp	r3, #0
 800752c:	d003      	beq.n	8007536 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 f9f0 	bl	8007914 <HAL_TIM_IC_CaptureCallback>
 8007534:	e005      	b.n	8007542 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f000 f9e2 	bl	8007900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f000 f9f3 	bl	8007928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	f003 0308 	and.w	r3, r3, #8
 8007552:	2b08      	cmp	r3, #8
 8007554:	d122      	bne.n	800759c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	f003 0308 	and.w	r3, r3, #8
 8007560:	2b08      	cmp	r3, #8
 8007562:	d11b      	bne.n	800759c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f06f 0208 	mvn.w	r2, #8
 800756c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2204      	movs	r2, #4
 8007572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	f003 0303 	and.w	r3, r3, #3
 800757e:	2b00      	cmp	r3, #0
 8007580:	d003      	beq.n	800758a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 f9c6 	bl	8007914 <HAL_TIM_IC_CaptureCallback>
 8007588:	e005      	b.n	8007596 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 f9b8 	bl	8007900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 f9c9 	bl	8007928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	f003 0310 	and.w	r3, r3, #16
 80075a6:	2b10      	cmp	r3, #16
 80075a8:	d122      	bne.n	80075f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	f003 0310 	and.w	r3, r3, #16
 80075b4:	2b10      	cmp	r3, #16
 80075b6:	d11b      	bne.n	80075f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f06f 0210 	mvn.w	r2, #16
 80075c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2208      	movs	r2, #8
 80075c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	69db      	ldr	r3, [r3, #28]
 80075ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d003      	beq.n	80075de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 f99c 	bl	8007914 <HAL_TIM_IC_CaptureCallback>
 80075dc:	e005      	b.n	80075ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f98e 	bl	8007900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f000 f99f 	bl	8007928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	691b      	ldr	r3, [r3, #16]
 80075f6:	f003 0301 	and.w	r3, r3, #1
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d10e      	bne.n	800761c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	f003 0301 	and.w	r3, r3, #1
 8007608:	2b01      	cmp	r3, #1
 800760a:	d107      	bne.n	800761c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f06f 0201 	mvn.w	r2, #1
 8007614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f7fb fe38 	bl	800328c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	691b      	ldr	r3, [r3, #16]
 8007622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007626:	2b80      	cmp	r3, #128	; 0x80
 8007628:	d10e      	bne.n	8007648 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007634:	2b80      	cmp	r3, #128	; 0x80
 8007636:	d107      	bne.n	8007648 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fd74 	bl	8008130 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007652:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007656:	d10e      	bne.n	8007676 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007662:	2b80      	cmp	r3, #128	; 0x80
 8007664:	d107      	bne.n	8007676 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800766e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f000 fd67 	bl	8008144 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007680:	2b40      	cmp	r3, #64	; 0x40
 8007682:	d10e      	bne.n	80076a2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768e:	2b40      	cmp	r3, #64	; 0x40
 8007690:	d107      	bne.n	80076a2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800769a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 f94d 	bl	800793c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	f003 0320 	and.w	r3, r3, #32
 80076ac:	2b20      	cmp	r3, #32
 80076ae:	d10e      	bne.n	80076ce <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	f003 0320 	and.w	r3, r3, #32
 80076ba:	2b20      	cmp	r3, #32
 80076bc:	d107      	bne.n	80076ce <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f06f 0220 	mvn.w	r2, #32
 80076c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f000 fd27 	bl	800811c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076ce:	bf00      	nop
 80076d0:	3708      	adds	r7, #8
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
	...

080076d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076e4:	2300      	movs	r3, #0
 80076e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d101      	bne.n	80076f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076f2:	2302      	movs	r3, #2
 80076f4:	e0ff      	b.n	80078f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2b14      	cmp	r3, #20
 8007702:	f200 80f0 	bhi.w	80078e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007706:	a201      	add	r2, pc, #4	; (adr r2, 800770c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770c:	08007761 	.word	0x08007761
 8007710:	080078e7 	.word	0x080078e7
 8007714:	080078e7 	.word	0x080078e7
 8007718:	080078e7 	.word	0x080078e7
 800771c:	080077a1 	.word	0x080077a1
 8007720:	080078e7 	.word	0x080078e7
 8007724:	080078e7 	.word	0x080078e7
 8007728:	080078e7 	.word	0x080078e7
 800772c:	080077e3 	.word	0x080077e3
 8007730:	080078e7 	.word	0x080078e7
 8007734:	080078e7 	.word	0x080078e7
 8007738:	080078e7 	.word	0x080078e7
 800773c:	08007823 	.word	0x08007823
 8007740:	080078e7 	.word	0x080078e7
 8007744:	080078e7 	.word	0x080078e7
 8007748:	080078e7 	.word	0x080078e7
 800774c:	08007865 	.word	0x08007865
 8007750:	080078e7 	.word	0x080078e7
 8007754:	080078e7 	.word	0x080078e7
 8007758:	080078e7 	.word	0x080078e7
 800775c:	080078a5 	.word	0x080078a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68b9      	ldr	r1, [r7, #8]
 8007766:	4618      	mov	r0, r3
 8007768:	f000 f956 	bl	8007a18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	699a      	ldr	r2, [r3, #24]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f042 0208 	orr.w	r2, r2, #8
 800777a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	699a      	ldr	r2, [r3, #24]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f022 0204 	bic.w	r2, r2, #4
 800778a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	6999      	ldr	r1, [r3, #24]
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	691a      	ldr	r2, [r3, #16]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	430a      	orrs	r2, r1
 800779c:	619a      	str	r2, [r3, #24]
      break;
 800779e:	e0a5      	b.n	80078ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	68b9      	ldr	r1, [r7, #8]
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 f9b2 	bl	8007b10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	699a      	ldr	r2, [r3, #24]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	699a      	ldr	r2, [r3, #24]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	6999      	ldr	r1, [r3, #24]
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	021a      	lsls	r2, r3, #8
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	430a      	orrs	r2, r1
 80077de:	619a      	str	r2, [r3, #24]
      break;
 80077e0:	e084      	b.n	80078ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68b9      	ldr	r1, [r7, #8]
 80077e8:	4618      	mov	r0, r3
 80077ea:	f000 fa0b 	bl	8007c04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	69da      	ldr	r2, [r3, #28]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f042 0208 	orr.w	r2, r2, #8
 80077fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	69da      	ldr	r2, [r3, #28]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f022 0204 	bic.w	r2, r2, #4
 800780c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	69d9      	ldr	r1, [r3, #28]
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	691a      	ldr	r2, [r3, #16]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	430a      	orrs	r2, r1
 800781e:	61da      	str	r2, [r3, #28]
      break;
 8007820:	e064      	b.n	80078ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	68b9      	ldr	r1, [r7, #8]
 8007828:	4618      	mov	r0, r3
 800782a:	f000 fa63 	bl	8007cf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69da      	ldr	r2, [r3, #28]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800783c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	69da      	ldr	r2, [r3, #28]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800784c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	69d9      	ldr	r1, [r3, #28]
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	691b      	ldr	r3, [r3, #16]
 8007858:	021a      	lsls	r2, r3, #8
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	430a      	orrs	r2, r1
 8007860:	61da      	str	r2, [r3, #28]
      break;
 8007862:	e043      	b.n	80078ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68b9      	ldr	r1, [r7, #8]
 800786a:	4618      	mov	r0, r3
 800786c:	f000 faa0 	bl	8007db0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f042 0208 	orr.w	r2, r2, #8
 800787e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f022 0204 	bic.w	r2, r2, #4
 800788e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	691a      	ldr	r2, [r3, #16]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	430a      	orrs	r2, r1
 80078a0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80078a2:	e023      	b.n	80078ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	68b9      	ldr	r1, [r7, #8]
 80078aa:	4618      	mov	r0, r3
 80078ac:	f000 fad8 	bl	8007e60 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80078be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	691b      	ldr	r3, [r3, #16]
 80078da:	021a      	lsls	r2, r3, #8
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	430a      	orrs	r2, r1
 80078e2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80078e4:	e002      	b.n	80078ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	75fb      	strb	r3, [r7, #23]
      break;
 80078ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2200      	movs	r2, #0
 80078f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80078f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3718      	adds	r7, #24
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop

08007900 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800791c:	bf00      	nop
 800791e:	370c      	adds	r7, #12
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007928:	b480      	push	{r7}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007930:	bf00      	nop
 8007932:	370c      	adds	r7, #12
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr

0800793c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800793c:	b480      	push	{r7}
 800793e:	b083      	sub	sp, #12
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007944:	bf00      	nop
 8007946:	370c      	adds	r7, #12
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007950:	b480      	push	{r7}
 8007952:	b085      	sub	sp, #20
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a2a      	ldr	r2, [pc, #168]	; (8007a0c <TIM_Base_SetConfig+0xbc>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d003      	beq.n	8007970 <TIM_Base_SetConfig+0x20>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800796e:	d108      	bne.n	8007982 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007976:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	4313      	orrs	r3, r2
 8007980:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4a21      	ldr	r2, [pc, #132]	; (8007a0c <TIM_Base_SetConfig+0xbc>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d00b      	beq.n	80079a2 <TIM_Base_SetConfig+0x52>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007990:	d007      	beq.n	80079a2 <TIM_Base_SetConfig+0x52>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a1e      	ldr	r2, [pc, #120]	; (8007a10 <TIM_Base_SetConfig+0xc0>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d003      	beq.n	80079a2 <TIM_Base_SetConfig+0x52>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	4a1d      	ldr	r2, [pc, #116]	; (8007a14 <TIM_Base_SetConfig+0xc4>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d108      	bne.n	80079b4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	68db      	ldr	r3, [r3, #12]
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	695b      	ldr	r3, [r3, #20]
 80079be:	4313      	orrs	r3, r2
 80079c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	68fa      	ldr	r2, [r7, #12]
 80079c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	689a      	ldr	r2, [r3, #8]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a0c      	ldr	r2, [pc, #48]	; (8007a0c <TIM_Base_SetConfig+0xbc>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d007      	beq.n	80079f0 <TIM_Base_SetConfig+0xa0>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a0b      	ldr	r2, [pc, #44]	; (8007a10 <TIM_Base_SetConfig+0xc0>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d003      	beq.n	80079f0 <TIM_Base_SetConfig+0xa0>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4a0a      	ldr	r2, [pc, #40]	; (8007a14 <TIM_Base_SetConfig+0xc4>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d103      	bne.n	80079f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	691a      	ldr	r2, [r3, #16]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2201      	movs	r2, #1
 80079fc:	615a      	str	r2, [r3, #20]
}
 80079fe:	bf00      	nop
 8007a00:	3714      	adds	r7, #20
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
 8007a0a:	bf00      	nop
 8007a0c:	40012c00 	.word	0x40012c00
 8007a10:	40014000 	.word	0x40014000
 8007a14:	40014400 	.word	0x40014400

08007a18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b087      	sub	sp, #28
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6a1b      	ldr	r3, [r3, #32]
 8007a26:	f023 0201 	bic.w	r2, r3, #1
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	699b      	ldr	r3, [r3, #24]
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f023 0303 	bic.w	r3, r3, #3
 8007a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f023 0302 	bic.w	r3, r3, #2
 8007a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	697a      	ldr	r2, [r7, #20]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a24      	ldr	r2, [pc, #144]	; (8007b04 <TIM_OC1_SetConfig+0xec>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d007      	beq.n	8007a88 <TIM_OC1_SetConfig+0x70>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a23      	ldr	r2, [pc, #140]	; (8007b08 <TIM_OC1_SetConfig+0xf0>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d003      	beq.n	8007a88 <TIM_OC1_SetConfig+0x70>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4a22      	ldr	r2, [pc, #136]	; (8007b0c <TIM_OC1_SetConfig+0xf4>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d10c      	bne.n	8007aa2 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	f023 0308 	bic.w	r3, r3, #8
 8007a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	697a      	ldr	r2, [r7, #20]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f023 0304 	bic.w	r3, r3, #4
 8007aa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a17      	ldr	r2, [pc, #92]	; (8007b04 <TIM_OC1_SetConfig+0xec>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d007      	beq.n	8007aba <TIM_OC1_SetConfig+0xa2>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a16      	ldr	r2, [pc, #88]	; (8007b08 <TIM_OC1_SetConfig+0xf0>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d003      	beq.n	8007aba <TIM_OC1_SetConfig+0xa2>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a15      	ldr	r2, [pc, #84]	; (8007b0c <TIM_OC1_SetConfig+0xf4>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d111      	bne.n	8007ade <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	693a      	ldr	r2, [r7, #16]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	693a      	ldr	r2, [r7, #16]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	685a      	ldr	r2, [r3, #4]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	697a      	ldr	r2, [r7, #20]
 8007af6:	621a      	str	r2, [r3, #32]
}
 8007af8:	bf00      	nop
 8007afa:	371c      	adds	r7, #28
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr
 8007b04:	40012c00 	.word	0x40012c00
 8007b08:	40014000 	.word	0x40014000
 8007b0c:	40014400 	.word	0x40014400

08007b10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b087      	sub	sp, #28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	f023 0210 	bic.w	r2, r3, #16
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a1b      	ldr	r3, [r3, #32]
 8007b2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	699b      	ldr	r3, [r3, #24]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	021b      	lsls	r3, r3, #8
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	4313      	orrs	r3, r2
 8007b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	f023 0320 	bic.w	r3, r3, #32
 8007b5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	011b      	lsls	r3, r3, #4
 8007b66:	697a      	ldr	r2, [r7, #20]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	4a22      	ldr	r2, [pc, #136]	; (8007bf8 <TIM_OC2_SetConfig+0xe8>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d10d      	bne.n	8007b90 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	011b      	lsls	r3, r3, #4
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	4313      	orrs	r3, r2
 8007b86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b8e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	4a19      	ldr	r2, [pc, #100]	; (8007bf8 <TIM_OC2_SetConfig+0xe8>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d007      	beq.n	8007ba8 <TIM_OC2_SetConfig+0x98>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	4a18      	ldr	r2, [pc, #96]	; (8007bfc <TIM_OC2_SetConfig+0xec>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d003      	beq.n	8007ba8 <TIM_OC2_SetConfig+0x98>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a17      	ldr	r2, [pc, #92]	; (8007c00 <TIM_OC2_SetConfig+0xf0>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d113      	bne.n	8007bd0 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	695b      	ldr	r3, [r3, #20]
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	693a      	ldr	r2, [r7, #16]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	699b      	ldr	r3, [r3, #24]
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	693a      	ldr	r2, [r7, #16]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	693a      	ldr	r2, [r7, #16]
 8007bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	68fa      	ldr	r2, [r7, #12]
 8007bda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	697a      	ldr	r2, [r7, #20]
 8007be8:	621a      	str	r2, [r3, #32]
}
 8007bea:	bf00      	nop
 8007bec:	371c      	adds	r7, #28
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr
 8007bf6:	bf00      	nop
 8007bf8:	40012c00 	.word	0x40012c00
 8007bfc:	40014000 	.word	0x40014000
 8007c00:	40014400 	.word	0x40014400

08007c04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b087      	sub	sp, #28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a1b      	ldr	r3, [r3, #32]
 8007c1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	69db      	ldr	r3, [r3, #28]
 8007c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f023 0303 	bic.w	r3, r3, #3
 8007c3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	021b      	lsls	r3, r3, #8
 8007c58:	697a      	ldr	r2, [r7, #20]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a21      	ldr	r2, [pc, #132]	; (8007ce8 <TIM_OC3_SetConfig+0xe4>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d10d      	bne.n	8007c82 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	021b      	lsls	r3, r3, #8
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a18      	ldr	r2, [pc, #96]	; (8007ce8 <TIM_OC3_SetConfig+0xe4>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d007      	beq.n	8007c9a <TIM_OC3_SetConfig+0x96>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a17      	ldr	r2, [pc, #92]	; (8007cec <TIM_OC3_SetConfig+0xe8>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d003      	beq.n	8007c9a <TIM_OC3_SetConfig+0x96>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a16      	ldr	r2, [pc, #88]	; (8007cf0 <TIM_OC3_SetConfig+0xec>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d113      	bne.n	8007cc2 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ca0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ca8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	695b      	ldr	r3, [r3, #20]
 8007cae:	011b      	lsls	r3, r3, #4
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	699b      	ldr	r3, [r3, #24]
 8007cba:	011b      	lsls	r3, r3, #4
 8007cbc:	693a      	ldr	r2, [r7, #16]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	693a      	ldr	r2, [r7, #16]
 8007cc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	685a      	ldr	r2, [r3, #4]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	697a      	ldr	r2, [r7, #20]
 8007cda:	621a      	str	r2, [r3, #32]
}
 8007cdc:	bf00      	nop
 8007cde:	371c      	adds	r7, #28
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr
 8007ce8:	40012c00 	.word	0x40012c00
 8007cec:	40014000 	.word	0x40014000
 8007cf0:	40014400 	.word	0x40014400

08007cf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b087      	sub	sp, #28
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
 8007d0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	69db      	ldr	r3, [r3, #28]
 8007d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	021b      	lsls	r3, r3, #8
 8007d36:	68fa      	ldr	r2, [r7, #12]
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	031b      	lsls	r3, r3, #12
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4a14      	ldr	r2, [pc, #80]	; (8007da4 <TIM_OC4_SetConfig+0xb0>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d007      	beq.n	8007d68 <TIM_OC4_SetConfig+0x74>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	4a13      	ldr	r2, [pc, #76]	; (8007da8 <TIM_OC4_SetConfig+0xb4>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d003      	beq.n	8007d68 <TIM_OC4_SetConfig+0x74>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4a12      	ldr	r2, [pc, #72]	; (8007dac <TIM_OC4_SetConfig+0xb8>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d109      	bne.n	8007d7c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	695b      	ldr	r3, [r3, #20]
 8007d74:	019b      	lsls	r3, r3, #6
 8007d76:	697a      	ldr	r2, [r7, #20]
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	697a      	ldr	r2, [r7, #20]
 8007d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68fa      	ldr	r2, [r7, #12]
 8007d86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	685a      	ldr	r2, [r3, #4]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	693a      	ldr	r2, [r7, #16]
 8007d94:	621a      	str	r2, [r3, #32]
}
 8007d96:	bf00      	nop
 8007d98:	371c      	adds	r7, #28
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr
 8007da2:	bf00      	nop
 8007da4:	40012c00 	.word	0x40012c00
 8007da8:	40014000 	.word	0x40014000
 8007dac:	40014400 	.word	0x40014400

08007db0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b087      	sub	sp, #28
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a1b      	ldr	r3, [r3, #32]
 8007dca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007df4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	041b      	lsls	r3, r3, #16
 8007dfc:	693a      	ldr	r2, [r7, #16]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4a13      	ldr	r2, [pc, #76]	; (8007e54 <TIM_OC5_SetConfig+0xa4>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d007      	beq.n	8007e1a <TIM_OC5_SetConfig+0x6a>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a12      	ldr	r2, [pc, #72]	; (8007e58 <TIM_OC5_SetConfig+0xa8>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d003      	beq.n	8007e1a <TIM_OC5_SetConfig+0x6a>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a11      	ldr	r2, [pc, #68]	; (8007e5c <TIM_OC5_SetConfig+0xac>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d109      	bne.n	8007e2e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e20:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	695b      	ldr	r3, [r3, #20]
 8007e26:	021b      	lsls	r3, r3, #8
 8007e28:	697a      	ldr	r2, [r7, #20]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	685a      	ldr	r2, [r3, #4]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	693a      	ldr	r2, [r7, #16]
 8007e46:	621a      	str	r2, [r3, #32]
}
 8007e48:	bf00      	nop
 8007e4a:	371c      	adds	r7, #28
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr
 8007e54:	40012c00 	.word	0x40012c00
 8007e58:	40014000 	.word	0x40014000
 8007e5c:	40014400 	.word	0x40014400

08007e60 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b087      	sub	sp, #28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a1b      	ldr	r3, [r3, #32]
 8007e7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	021b      	lsls	r3, r3, #8
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007ea6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	051b      	lsls	r3, r3, #20
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	4a14      	ldr	r2, [pc, #80]	; (8007f08 <TIM_OC6_SetConfig+0xa8>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d007      	beq.n	8007ecc <TIM_OC6_SetConfig+0x6c>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	4a13      	ldr	r2, [pc, #76]	; (8007f0c <TIM_OC6_SetConfig+0xac>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d003      	beq.n	8007ecc <TIM_OC6_SetConfig+0x6c>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	4a12      	ldr	r2, [pc, #72]	; (8007f10 <TIM_OC6_SetConfig+0xb0>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d109      	bne.n	8007ee0 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	695b      	ldr	r3, [r3, #20]
 8007ed8:	029b      	lsls	r3, r3, #10
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	697a      	ldr	r2, [r7, #20]
 8007ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	68fa      	ldr	r2, [r7, #12]
 8007eea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	685a      	ldr	r2, [r3, #4]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	693a      	ldr	r2, [r7, #16]
 8007ef8:	621a      	str	r2, [r3, #32]
}
 8007efa:	bf00      	nop
 8007efc:	371c      	adds	r7, #28
 8007efe:	46bd      	mov	sp, r7
 8007f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop
 8007f08:	40012c00 	.word	0x40012c00
 8007f0c:	40014000 	.word	0x40014000
 8007f10:	40014400 	.word	0x40014400

08007f14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b087      	sub	sp, #28
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	f003 031f 	and.w	r3, r3, #31
 8007f26:	2201      	movs	r2, #1
 8007f28:	fa02 f303 	lsl.w	r3, r2, r3
 8007f2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6a1a      	ldr	r2, [r3, #32]
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	43db      	mvns	r3, r3
 8007f36:	401a      	ands	r2, r3
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	6a1a      	ldr	r2, [r3, #32]
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	f003 031f 	and.w	r3, r3, #31
 8007f46:	6879      	ldr	r1, [r7, #4]
 8007f48:	fa01 f303 	lsl.w	r3, r1, r3
 8007f4c:	431a      	orrs	r2, r3
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	621a      	str	r2, [r3, #32]
}
 8007f52:	bf00      	nop
 8007f54:	371c      	adds	r7, #28
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
	...

08007f60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d101      	bne.n	8007f78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f74:	2302      	movs	r3, #2
 8007f76:	e04f      	b.n	8008018 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2202      	movs	r2, #2
 8007f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a21      	ldr	r2, [pc, #132]	; (8008024 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d108      	bne.n	8007fb4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007fa8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	68fa      	ldr	r2, [r7, #12]
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	68fa      	ldr	r2, [r7, #12]
 8007fcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a14      	ldr	r2, [pc, #80]	; (8008024 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d009      	beq.n	8007fec <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fe0:	d004      	beq.n	8007fec <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a10      	ldr	r2, [pc, #64]	; (8008028 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d10c      	bne.n	8008006 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ff2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	68ba      	ldr	r2, [r7, #8]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	68ba      	ldr	r2, [r7, #8]
 8008004:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2201      	movs	r2, #1
 800800a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3714      	adds	r7, #20
 800801c:	46bd      	mov	sp, r7
 800801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008022:	4770      	bx	lr
 8008024:	40012c00 	.word	0x40012c00
 8008028:	40014000 	.word	0x40014000

0800802c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800802c:	b480      	push	{r7}
 800802e:	b085      	sub	sp, #20
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008036:	2300      	movs	r3, #0
 8008038:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008040:	2b01      	cmp	r3, #1
 8008042:	d101      	bne.n	8008048 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008044:	2302      	movs	r3, #2
 8008046:	e060      	b.n	800810a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	4313      	orrs	r3, r2
 800805c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	4313      	orrs	r3, r2
 800806a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	4313      	orrs	r3, r2
 8008078:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4313      	orrs	r3, r2
 8008086:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	691b      	ldr	r3, [r3, #16]
 8008092:	4313      	orrs	r3, r2
 8008094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	695b      	ldr	r3, [r3, #20]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ae:	4313      	orrs	r3, r2
 80080b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	699b      	ldr	r3, [r3, #24]
 80080bc:	041b      	lsls	r3, r3, #16
 80080be:	4313      	orrs	r3, r2
 80080c0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a14      	ldr	r2, [pc, #80]	; (8008118 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d115      	bne.n	80080f8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d6:	051b      	lsls	r3, r3, #20
 80080d8:	4313      	orrs	r3, r2
 80080da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	69db      	ldr	r3, [r3, #28]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	6a1b      	ldr	r3, [r3, #32]
 80080f4:	4313      	orrs	r3, r2
 80080f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	68fa      	ldr	r2, [r7, #12]
 80080fe:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008108:	2300      	movs	r3, #0
}
 800810a:	4618      	mov	r0, r3
 800810c:	3714      	adds	r7, #20
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr
 8008116:	bf00      	nop
 8008118:	40012c00 	.word	0x40012c00

0800811c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008124:	bf00      	nop
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008138:	bf00      	nop
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b082      	sub	sp, #8
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d101      	bne.n	800816a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e040      	b.n	80081ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800816e:	2b00      	cmp	r3, #0
 8008170:	d106      	bne.n	8008180 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f7fb f9fe 	bl	800357c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2224      	movs	r2, #36	; 0x24
 8008184:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f022 0201 	bic.w	r2, r2, #1
 8008194:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 fc1e 	bl	80089d8 <UART_SetConfig>
 800819c:	4603      	mov	r3, r0
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d101      	bne.n	80081a6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	e022      	b.n	80081ec <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d002      	beq.n	80081b4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 fe46 	bl	8008e40 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	685a      	ldr	r2, [r3, #4]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80081c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	689a      	ldr	r2, [r3, #8]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80081d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f042 0201 	orr.w	r2, r2, #1
 80081e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 fecd 	bl	8008f84 <UART_CheckIdleState>
 80081ea:	4603      	mov	r3, r0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3708      	adds	r7, #8
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b08a      	sub	sp, #40	; 0x28
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	60b9      	str	r1, [r7, #8]
 80081fe:	4613      	mov	r3, r2
 8008200:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008206:	2b20      	cmp	r3, #32
 8008208:	d178      	bne.n	80082fc <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d002      	beq.n	8008216 <HAL_UART_Transmit_DMA+0x22>
 8008210:	88fb      	ldrh	r3, [r7, #6]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d101      	bne.n	800821a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	e071      	b.n	80082fe <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008220:	2b01      	cmp	r3, #1
 8008222:	d101      	bne.n	8008228 <HAL_UART_Transmit_DMA+0x34>
 8008224:	2302      	movs	r3, #2
 8008226:	e06a      	b.n	80082fe <HAL_UART_Transmit_DMA+0x10a>
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	68ba      	ldr	r2, [r7, #8]
 8008234:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	88fa      	ldrh	r2, [r7, #6]
 800823a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	88fa      	ldrh	r2, [r7, #6]
 8008242:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2200      	movs	r2, #0
 800824a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2221      	movs	r2, #33	; 0x21
 8008252:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008258:	2b00      	cmp	r3, #0
 800825a:	d02b      	beq.n	80082b4 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008260:	4a29      	ldr	r2, [pc, #164]	; (8008308 <HAL_UART_Transmit_DMA+0x114>)
 8008262:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008268:	4a28      	ldr	r2, [pc, #160]	; (800830c <HAL_UART_Transmit_DMA+0x118>)
 800826a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008270:	4a27      	ldr	r2, [pc, #156]	; (8008310 <HAL_UART_Transmit_DMA+0x11c>)
 8008272:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008278:	2200      	movs	r2, #0
 800827a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008284:	4619      	mov	r1, r3
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	3328      	adds	r3, #40	; 0x28
 800828c:	461a      	mov	r2, r3
 800828e:	88fb      	ldrh	r3, [r7, #6]
 8008290:	f7fc febc 	bl	800500c <HAL_DMA_Start_IT>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00c      	beq.n	80082b4 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2210      	movs	r2, #16
 800829e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2220      	movs	r2, #32
 80082ae:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	e024      	b.n	80082fe <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2240      	movs	r2, #64	; 0x40
 80082ba:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	3308      	adds	r3, #8
 80082ca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	e853 3f00 	ldrex	r3, [r3]
 80082d2:	613b      	str	r3, [r7, #16]
   return(result);
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082da:	627b      	str	r3, [r7, #36]	; 0x24
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	3308      	adds	r3, #8
 80082e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082e4:	623a      	str	r2, [r7, #32]
 80082e6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e8:	69f9      	ldr	r1, [r7, #28]
 80082ea:	6a3a      	ldr	r2, [r7, #32]
 80082ec:	e841 2300 	strex	r3, r2, [r1]
 80082f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d1e5      	bne.n	80082c4 <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 80082f8:	2300      	movs	r3, #0
 80082fa:	e000      	b.n	80082fe <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80082fc:	2302      	movs	r3, #2
  }
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3728      	adds	r7, #40	; 0x28
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	080093ff 	.word	0x080093ff
 800830c:	08009499 	.word	0x08009499
 8008310:	08009611 	.word	0x08009611

08008314 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b08a      	sub	sp, #40	; 0x28
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	4613      	mov	r3, r2
 8008320:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008326:	2b20      	cmp	r3, #32
 8008328:	d142      	bne.n	80083b0 <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d002      	beq.n	8008336 <HAL_UART_Receive_DMA+0x22>
 8008330:	88fb      	ldrh	r3, [r7, #6]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d101      	bne.n	800833a <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	e03b      	b.n	80083b2 <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008340:	2b01      	cmp	r3, #1
 8008342:	d101      	bne.n	8008348 <HAL_UART_Receive_DMA+0x34>
 8008344:	2302      	movs	r3, #2
 8008346:	e034      	b.n	80083b2 <HAL_UART_Receive_DMA+0x9e>
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a18      	ldr	r2, [pc, #96]	; (80083bc <HAL_UART_Receive_DMA+0xa8>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d01f      	beq.n	80083a0 <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d018      	beq.n	80083a0 <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	e853 3f00 	ldrex	r3, [r3]
 800837a:	613b      	str	r3, [r7, #16]
   return(result);
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008382:	627b      	str	r3, [r7, #36]	; 0x24
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	461a      	mov	r2, r3
 800838a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800838c:	623b      	str	r3, [r7, #32]
 800838e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008390:	69f9      	ldr	r1, [r7, #28]
 8008392:	6a3a      	ldr	r2, [r7, #32]
 8008394:	e841 2300 	strex	r3, r2, [r1]
 8008398:	61bb      	str	r3, [r7, #24]
   return(result);
 800839a:	69bb      	ldr	r3, [r7, #24]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d1e6      	bne.n	800836e <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80083a0:	88fb      	ldrh	r3, [r7, #6]
 80083a2:	461a      	mov	r2, r3
 80083a4:	68b9      	ldr	r1, [r7, #8]
 80083a6:	68f8      	ldr	r0, [r7, #12]
 80083a8:	f000 fefa 	bl	80091a0 <UART_Start_Receive_DMA>
 80083ac:	4603      	mov	r3, r0
 80083ae:	e000      	b.n	80083b2 <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80083b0:	2302      	movs	r3, #2
  }
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3728      	adds	r7, #40	; 0x28
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	40008000 	.word	0x40008000

080083c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b0ba      	sub	sp, #232	; 0xe8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	69db      	ldr	r3, [r3, #28]
 80083ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80083e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80083ea:	f640 030f 	movw	r3, #2063	; 0x80f
 80083ee:	4013      	ands	r3, r2
 80083f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80083f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d115      	bne.n	8008428 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80083fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008400:	f003 0320 	and.w	r3, r3, #32
 8008404:	2b00      	cmp	r3, #0
 8008406:	d00f      	beq.n	8008428 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800840c:	f003 0320 	and.w	r3, r3, #32
 8008410:	2b00      	cmp	r3, #0
 8008412:	d009      	beq.n	8008428 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008418:	2b00      	cmp	r3, #0
 800841a:	f000 82a6 	beq.w	800896a <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	4798      	blx	r3
      }
      return;
 8008426:	e2a0      	b.n	800896a <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008428:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800842c:	2b00      	cmp	r3, #0
 800842e:	f000 8117 	beq.w	8008660 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008432:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008436:	f003 0301 	and.w	r3, r3, #1
 800843a:	2b00      	cmp	r3, #0
 800843c:	d106      	bne.n	800844c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800843e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008442:	4b85      	ldr	r3, [pc, #532]	; (8008658 <HAL_UART_IRQHandler+0x298>)
 8008444:	4013      	ands	r3, r2
 8008446:	2b00      	cmp	r3, #0
 8008448:	f000 810a 	beq.w	8008660 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800844c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008450:	f003 0301 	and.w	r3, r3, #1
 8008454:	2b00      	cmp	r3, #0
 8008456:	d011      	beq.n	800847c <HAL_UART_IRQHandler+0xbc>
 8008458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800845c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008460:	2b00      	cmp	r3, #0
 8008462:	d00b      	beq.n	800847c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	2201      	movs	r2, #1
 800846a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008472:	f043 0201 	orr.w	r2, r3, #1
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800847c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008480:	f003 0302 	and.w	r3, r3, #2
 8008484:	2b00      	cmp	r3, #0
 8008486:	d011      	beq.n	80084ac <HAL_UART_IRQHandler+0xec>
 8008488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800848c:	f003 0301 	and.w	r3, r3, #1
 8008490:	2b00      	cmp	r3, #0
 8008492:	d00b      	beq.n	80084ac <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2202      	movs	r2, #2
 800849a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80084a2:	f043 0204 	orr.w	r2, r3, #4
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084b0:	f003 0304 	and.w	r3, r3, #4
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d011      	beq.n	80084dc <HAL_UART_IRQHandler+0x11c>
 80084b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084bc:	f003 0301 	and.w	r3, r3, #1
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d00b      	beq.n	80084dc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2204      	movs	r2, #4
 80084ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80084d2:	f043 0202 	orr.w	r2, r3, #2
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80084dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084e0:	f003 0308 	and.w	r3, r3, #8
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d017      	beq.n	8008518 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80084e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084ec:	f003 0320 	and.w	r3, r3, #32
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d105      	bne.n	8008500 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80084f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084f8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00b      	beq.n	8008518 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	2208      	movs	r2, #8
 8008506:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800850e:	f043 0208 	orr.w	r2, r3, #8
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008518:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800851c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008520:	2b00      	cmp	r3, #0
 8008522:	d012      	beq.n	800854a <HAL_UART_IRQHandler+0x18a>
 8008524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008528:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800852c:	2b00      	cmp	r3, #0
 800852e:	d00c      	beq.n	800854a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008538:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008540:	f043 0220 	orr.w	r2, r3, #32
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008550:	2b00      	cmp	r3, #0
 8008552:	f000 820c 	beq.w	800896e <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800855a:	f003 0320 	and.w	r3, r3, #32
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00d      	beq.n	800857e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008566:	f003 0320 	and.w	r3, r3, #32
 800856a:	2b00      	cmp	r3, #0
 800856c:	d007      	beq.n	800857e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008572:	2b00      	cmp	r3, #0
 8008574:	d003      	beq.n	800857e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008584:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008592:	2b40      	cmp	r3, #64	; 0x40
 8008594:	d005      	beq.n	80085a2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008596:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800859a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d04f      	beq.n	8008642 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 fec8 	bl	8009338 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085b2:	2b40      	cmp	r3, #64	; 0x40
 80085b4:	d141      	bne.n	800863a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	3308      	adds	r3, #8
 80085bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80085c4:	e853 3f00 	ldrex	r3, [r3]
 80085c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80085cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80085d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	3308      	adds	r3, #8
 80085de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80085e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80085e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80085ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80085f2:	e841 2300 	strex	r3, r2, [r1]
 80085f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80085fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d1d9      	bne.n	80085b6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008606:	2b00      	cmp	r3, #0
 8008608:	d013      	beq.n	8008632 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800860e:	4a13      	ldr	r2, [pc, #76]	; (800865c <HAL_UART_IRQHandler+0x29c>)
 8008610:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008616:	4618      	mov	r0, r3
 8008618:	f7fc fd96 	bl	8005148 <HAL_DMA_Abort_IT>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d017      	beq.n	8008652 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008628:	687a      	ldr	r2, [r7, #4]
 800862a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800862c:	4610      	mov	r0, r2
 800862e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008630:	e00f      	b.n	8008652 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f000 f9ba 	bl	80089ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008638:	e00b      	b.n	8008652 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 f9b6 	bl	80089ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008640:	e007      	b.n	8008652 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f000 f9b2 	bl	80089ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2200      	movs	r2, #0
 800864c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008650:	e18d      	b.n	800896e <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008652:	bf00      	nop
    return;
 8008654:	e18b      	b.n	800896e <HAL_UART_IRQHandler+0x5ae>
 8008656:	bf00      	nop
 8008658:	04000120 	.word	0x04000120
 800865c:	0800968d 	.word	0x0800968d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008664:	2b01      	cmp	r3, #1
 8008666:	f040 8146 	bne.w	80088f6 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800866a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800866e:	f003 0310 	and.w	r3, r3, #16
 8008672:	2b00      	cmp	r3, #0
 8008674:	f000 813f 	beq.w	80088f6 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800867c:	f003 0310 	and.w	r3, r3, #16
 8008680:	2b00      	cmp	r3, #0
 8008682:	f000 8138 	beq.w	80088f6 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2210      	movs	r2, #16
 800868c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008698:	2b40      	cmp	r3, #64	; 0x40
 800869a:	f040 80b4 	bne.w	8008806 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80086aa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	f000 815f 	beq.w	8008972 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80086ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80086be:	429a      	cmp	r2, r3
 80086c0:	f080 8157 	bcs.w	8008972 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80086ca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f003 0320 	and.w	r3, r3, #32
 80086da:	2b00      	cmp	r3, #0
 80086dc:	f040 8085 	bne.w	80087ea <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80086ec:	e853 3f00 	ldrex	r3, [r3]
 80086f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80086f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80086f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	461a      	mov	r2, r3
 8008706:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800870a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800870e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008712:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008716:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800871a:	e841 2300 	strex	r3, r2, [r1]
 800871e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008722:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1da      	bne.n	80086e0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	3308      	adds	r3, #8
 8008730:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008732:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008734:	e853 3f00 	ldrex	r3, [r3]
 8008738:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800873a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800873c:	f023 0301 	bic.w	r3, r3, #1
 8008740:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	3308      	adds	r3, #8
 800874a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800874e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008752:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008754:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008756:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800875a:	e841 2300 	strex	r3, r2, [r1]
 800875e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008760:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1e1      	bne.n	800872a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	3308      	adds	r3, #8
 800876c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008770:	e853 3f00 	ldrex	r3, [r3]
 8008774:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008776:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008778:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800877c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	3308      	adds	r3, #8
 8008786:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800878a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800878c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008790:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008792:	e841 2300 	strex	r3, r2, [r1]
 8008796:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008798:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1e3      	bne.n	8008766 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2220      	movs	r2, #32
 80087a2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087b2:	e853 3f00 	ldrex	r3, [r3]
 80087b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80087b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087ba:	f023 0310 	bic.w	r3, r3, #16
 80087be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	461a      	mov	r2, r3
 80087c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80087ce:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80087d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80087d4:	e841 2300 	strex	r3, r2, [r1]
 80087d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80087da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d1e4      	bne.n	80087aa <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087e4:	4618      	mov	r0, r3
 80087e6:	f7fc fc71 	bl	80050cc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	1ad3      	subs	r3, r2, r3
 80087fa:	b29b      	uxth	r3, r3
 80087fc:	4619      	mov	r1, r3
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 f8de 	bl	80089c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008804:	e0b5      	b.n	8008972 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008812:	b29b      	uxth	r3, r3
 8008814:	1ad3      	subs	r3, r2, r3
 8008816:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008820:	b29b      	uxth	r3, r3
 8008822:	2b00      	cmp	r3, #0
 8008824:	f000 80a7 	beq.w	8008976 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8008828:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800882c:	2b00      	cmp	r3, #0
 800882e:	f000 80a2 	beq.w	8008976 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800883a:	e853 3f00 	ldrex	r3, [r3]
 800883e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008840:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008842:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008846:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	461a      	mov	r2, r3
 8008850:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008854:	647b      	str	r3, [r7, #68]	; 0x44
 8008856:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008858:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800885a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800885c:	e841 2300 	strex	r3, r2, [r1]
 8008860:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008864:	2b00      	cmp	r3, #0
 8008866:	d1e4      	bne.n	8008832 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	3308      	adds	r3, #8
 800886e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008872:	e853 3f00 	ldrex	r3, [r3]
 8008876:	623b      	str	r3, [r7, #32]
   return(result);
 8008878:	6a3b      	ldr	r3, [r7, #32]
 800887a:	f023 0301 	bic.w	r3, r3, #1
 800887e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	3308      	adds	r3, #8
 8008888:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800888c:	633a      	str	r2, [r7, #48]	; 0x30
 800888e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008890:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008892:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008894:	e841 2300 	strex	r3, r2, [r1]
 8008898:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800889a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800889c:	2b00      	cmp	r3, #0
 800889e:	d1e3      	bne.n	8008868 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2220      	movs	r2, #32
 80088a4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	e853 3f00 	ldrex	r3, [r3]
 80088be:	60fb      	str	r3, [r7, #12]
   return(result);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f023 0310 	bic.w	r3, r3, #16
 80088c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	461a      	mov	r2, r3
 80088d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80088d4:	61fb      	str	r3, [r7, #28]
 80088d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d8:	69b9      	ldr	r1, [r7, #24]
 80088da:	69fa      	ldr	r2, [r7, #28]
 80088dc:	e841 2300 	strex	r3, r2, [r1]
 80088e0:	617b      	str	r3, [r7, #20]
   return(result);
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d1e4      	bne.n	80088b2 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80088e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80088ec:	4619      	mov	r1, r3
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 f866 	bl	80089c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80088f4:	e03f      	b.n	8008976 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80088f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d00e      	beq.n	8008920 <HAL_UART_IRQHandler+0x560>
 8008902:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008906:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800890a:	2b00      	cmp	r3, #0
 800890c:	d008      	beq.n	8008920 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008916:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 fef7 	bl	800970c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800891e:	e02d      	b.n	800897c <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008928:	2b00      	cmp	r3, #0
 800892a:	d00e      	beq.n	800894a <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800892c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008930:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008934:	2b00      	cmp	r3, #0
 8008936:	d008      	beq.n	800894a <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800893c:	2b00      	cmp	r3, #0
 800893e:	d01c      	beq.n	800897a <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	4798      	blx	r3
    }
    return;
 8008948:	e017      	b.n	800897a <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800894a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800894e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008952:	2b00      	cmp	r3, #0
 8008954:	d012      	beq.n	800897c <HAL_UART_IRQHandler+0x5bc>
 8008956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800895a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00c      	beq.n	800897c <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 fea8 	bl	80096b8 <UART_EndTransmit_IT>
    return;
 8008968:	e008      	b.n	800897c <HAL_UART_IRQHandler+0x5bc>
      return;
 800896a:	bf00      	nop
 800896c:	e006      	b.n	800897c <HAL_UART_IRQHandler+0x5bc>
    return;
 800896e:	bf00      	nop
 8008970:	e004      	b.n	800897c <HAL_UART_IRQHandler+0x5bc>
      return;
 8008972:	bf00      	nop
 8008974:	e002      	b.n	800897c <HAL_UART_IRQHandler+0x5bc>
      return;
 8008976:	bf00      	nop
 8008978:	e000      	b.n	800897c <HAL_UART_IRQHandler+0x5bc>
    return;
 800897a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800897c:	37e8      	adds	r7, #232	; 0xe8
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
 8008982:	bf00      	nop

08008984 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800898c:	bf00      	nop
 800898e:	370c      	adds	r7, #12
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80089a0:	bf00      	nop
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	460b      	mov	r3, r1
 80089ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80089cc:	bf00      	nop
 80089ce:	370c      	adds	r7, #12
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr

080089d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089d8:	b5b0      	push	{r4, r5, r7, lr}
 80089da:	b088      	sub	sp, #32
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80089e0:	2300      	movs	r3, #0
 80089e2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	689a      	ldr	r2, [r3, #8]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	691b      	ldr	r3, [r3, #16]
 80089ec:	431a      	orrs	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	695b      	ldr	r3, [r3, #20]
 80089f2:	431a      	orrs	r2, r3
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	69db      	ldr	r3, [r3, #28]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	4baa      	ldr	r3, [pc, #680]	; (8008cac <UART_SetConfig+0x2d4>)
 8008a04:	4013      	ands	r3, r2
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	6812      	ldr	r2, [r2, #0]
 8008a0a:	69f9      	ldr	r1, [r7, #28]
 8008a0c:	430b      	orrs	r3, r1
 8008a0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	68da      	ldr	r2, [r3, #12]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	430a      	orrs	r2, r1
 8008a24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	699b      	ldr	r3, [r3, #24]
 8008a2a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a9f      	ldr	r2, [pc, #636]	; (8008cb0 <UART_SetConfig+0x2d8>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d004      	beq.n	8008a40 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a1b      	ldr	r3, [r3, #32]
 8008a3a:	69fa      	ldr	r2, [r7, #28]
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	69fa      	ldr	r2, [r7, #28]
 8008a50:	430a      	orrs	r2, r1
 8008a52:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a96      	ldr	r2, [pc, #600]	; (8008cb4 <UART_SetConfig+0x2dc>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d121      	bne.n	8008aa2 <UART_SetConfig+0xca>
 8008a5e:	4b96      	ldr	r3, [pc, #600]	; (8008cb8 <UART_SetConfig+0x2e0>)
 8008a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a64:	f003 0303 	and.w	r3, r3, #3
 8008a68:	2b03      	cmp	r3, #3
 8008a6a:	d817      	bhi.n	8008a9c <UART_SetConfig+0xc4>
 8008a6c:	a201      	add	r2, pc, #4	; (adr r2, 8008a74 <UART_SetConfig+0x9c>)
 8008a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a72:	bf00      	nop
 8008a74:	08008a85 	.word	0x08008a85
 8008a78:	08008a91 	.word	0x08008a91
 8008a7c:	08008a8b 	.word	0x08008a8b
 8008a80:	08008a97 	.word	0x08008a97
 8008a84:	2301      	movs	r3, #1
 8008a86:	76fb      	strb	r3, [r7, #27]
 8008a88:	e096      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008a8a:	2302      	movs	r3, #2
 8008a8c:	76fb      	strb	r3, [r7, #27]
 8008a8e:	e093      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008a90:	2304      	movs	r3, #4
 8008a92:	76fb      	strb	r3, [r7, #27]
 8008a94:	e090      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008a96:	2308      	movs	r3, #8
 8008a98:	76fb      	strb	r3, [r7, #27]
 8008a9a:	e08d      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008a9c:	2310      	movs	r3, #16
 8008a9e:	76fb      	strb	r3, [r7, #27]
 8008aa0:	e08a      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a85      	ldr	r2, [pc, #532]	; (8008cbc <UART_SetConfig+0x2e4>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d132      	bne.n	8008b12 <UART_SetConfig+0x13a>
 8008aac:	4b82      	ldr	r3, [pc, #520]	; (8008cb8 <UART_SetConfig+0x2e0>)
 8008aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ab2:	f003 030c 	and.w	r3, r3, #12
 8008ab6:	2b0c      	cmp	r3, #12
 8008ab8:	d828      	bhi.n	8008b0c <UART_SetConfig+0x134>
 8008aba:	a201      	add	r2, pc, #4	; (adr r2, 8008ac0 <UART_SetConfig+0xe8>)
 8008abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ac0:	08008af5 	.word	0x08008af5
 8008ac4:	08008b0d 	.word	0x08008b0d
 8008ac8:	08008b0d 	.word	0x08008b0d
 8008acc:	08008b0d 	.word	0x08008b0d
 8008ad0:	08008b01 	.word	0x08008b01
 8008ad4:	08008b0d 	.word	0x08008b0d
 8008ad8:	08008b0d 	.word	0x08008b0d
 8008adc:	08008b0d 	.word	0x08008b0d
 8008ae0:	08008afb 	.word	0x08008afb
 8008ae4:	08008b0d 	.word	0x08008b0d
 8008ae8:	08008b0d 	.word	0x08008b0d
 8008aec:	08008b0d 	.word	0x08008b0d
 8008af0:	08008b07 	.word	0x08008b07
 8008af4:	2300      	movs	r3, #0
 8008af6:	76fb      	strb	r3, [r7, #27]
 8008af8:	e05e      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008afa:	2302      	movs	r3, #2
 8008afc:	76fb      	strb	r3, [r7, #27]
 8008afe:	e05b      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b00:	2304      	movs	r3, #4
 8008b02:	76fb      	strb	r3, [r7, #27]
 8008b04:	e058      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b06:	2308      	movs	r3, #8
 8008b08:	76fb      	strb	r3, [r7, #27]
 8008b0a:	e055      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b0c:	2310      	movs	r3, #16
 8008b0e:	76fb      	strb	r3, [r7, #27]
 8008b10:	e052      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4a6a      	ldr	r2, [pc, #424]	; (8008cc0 <UART_SetConfig+0x2e8>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d120      	bne.n	8008b5e <UART_SetConfig+0x186>
 8008b1c:	4b66      	ldr	r3, [pc, #408]	; (8008cb8 <UART_SetConfig+0x2e0>)
 8008b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b22:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008b26:	2b30      	cmp	r3, #48	; 0x30
 8008b28:	d013      	beq.n	8008b52 <UART_SetConfig+0x17a>
 8008b2a:	2b30      	cmp	r3, #48	; 0x30
 8008b2c:	d814      	bhi.n	8008b58 <UART_SetConfig+0x180>
 8008b2e:	2b20      	cmp	r3, #32
 8008b30:	d009      	beq.n	8008b46 <UART_SetConfig+0x16e>
 8008b32:	2b20      	cmp	r3, #32
 8008b34:	d810      	bhi.n	8008b58 <UART_SetConfig+0x180>
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d002      	beq.n	8008b40 <UART_SetConfig+0x168>
 8008b3a:	2b10      	cmp	r3, #16
 8008b3c:	d006      	beq.n	8008b4c <UART_SetConfig+0x174>
 8008b3e:	e00b      	b.n	8008b58 <UART_SetConfig+0x180>
 8008b40:	2300      	movs	r3, #0
 8008b42:	76fb      	strb	r3, [r7, #27]
 8008b44:	e038      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b46:	2302      	movs	r3, #2
 8008b48:	76fb      	strb	r3, [r7, #27]
 8008b4a:	e035      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b4c:	2304      	movs	r3, #4
 8008b4e:	76fb      	strb	r3, [r7, #27]
 8008b50:	e032      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b52:	2308      	movs	r3, #8
 8008b54:	76fb      	strb	r3, [r7, #27]
 8008b56:	e02f      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b58:	2310      	movs	r3, #16
 8008b5a:	76fb      	strb	r3, [r7, #27]
 8008b5c:	e02c      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a53      	ldr	r2, [pc, #332]	; (8008cb0 <UART_SetConfig+0x2d8>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d125      	bne.n	8008bb4 <UART_SetConfig+0x1dc>
 8008b68:	4b53      	ldr	r3, [pc, #332]	; (8008cb8 <UART_SetConfig+0x2e0>)
 8008b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b6e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008b72:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b76:	d017      	beq.n	8008ba8 <UART_SetConfig+0x1d0>
 8008b78:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b7c:	d817      	bhi.n	8008bae <UART_SetConfig+0x1d6>
 8008b7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b82:	d00b      	beq.n	8008b9c <UART_SetConfig+0x1c4>
 8008b84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b88:	d811      	bhi.n	8008bae <UART_SetConfig+0x1d6>
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d003      	beq.n	8008b96 <UART_SetConfig+0x1be>
 8008b8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b92:	d006      	beq.n	8008ba2 <UART_SetConfig+0x1ca>
 8008b94:	e00b      	b.n	8008bae <UART_SetConfig+0x1d6>
 8008b96:	2300      	movs	r3, #0
 8008b98:	76fb      	strb	r3, [r7, #27]
 8008b9a:	e00d      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008b9c:	2302      	movs	r3, #2
 8008b9e:	76fb      	strb	r3, [r7, #27]
 8008ba0:	e00a      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008ba2:	2304      	movs	r3, #4
 8008ba4:	76fb      	strb	r3, [r7, #27]
 8008ba6:	e007      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008ba8:	2308      	movs	r3, #8
 8008baa:	76fb      	strb	r3, [r7, #27]
 8008bac:	e004      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008bae:	2310      	movs	r3, #16
 8008bb0:	76fb      	strb	r3, [r7, #27]
 8008bb2:	e001      	b.n	8008bb8 <UART_SetConfig+0x1e0>
 8008bb4:	2310      	movs	r3, #16
 8008bb6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a3c      	ldr	r2, [pc, #240]	; (8008cb0 <UART_SetConfig+0x2d8>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	f040 8082 	bne.w	8008cc8 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008bc4:	7efb      	ldrb	r3, [r7, #27]
 8008bc6:	2b08      	cmp	r3, #8
 8008bc8:	d823      	bhi.n	8008c12 <UART_SetConfig+0x23a>
 8008bca:	a201      	add	r2, pc, #4	; (adr r2, 8008bd0 <UART_SetConfig+0x1f8>)
 8008bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bd0:	08008bf5 	.word	0x08008bf5
 8008bd4:	08008c13 	.word	0x08008c13
 8008bd8:	08008bfd 	.word	0x08008bfd
 8008bdc:	08008c13 	.word	0x08008c13
 8008be0:	08008c03 	.word	0x08008c03
 8008be4:	08008c13 	.word	0x08008c13
 8008be8:	08008c13 	.word	0x08008c13
 8008bec:	08008c13 	.word	0x08008c13
 8008bf0:	08008c0b 	.word	0x08008c0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bf4:	f7fd fe1e 	bl	8006834 <HAL_RCC_GetPCLK1Freq>
 8008bf8:	6178      	str	r0, [r7, #20]
        break;
 8008bfa:	e00f      	b.n	8008c1c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bfc:	4b31      	ldr	r3, [pc, #196]	; (8008cc4 <UART_SetConfig+0x2ec>)
 8008bfe:	617b      	str	r3, [r7, #20]
        break;
 8008c00:	e00c      	b.n	8008c1c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c02:	f7fd fd7f 	bl	8006704 <HAL_RCC_GetSysClockFreq>
 8008c06:	6178      	str	r0, [r7, #20]
        break;
 8008c08:	e008      	b.n	8008c1c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c0e:	617b      	str	r3, [r7, #20]
        break;
 8008c10:	e004      	b.n	8008c1c <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 8008c12:	2300      	movs	r3, #0
 8008c14:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008c16:	2301      	movs	r3, #1
 8008c18:	76bb      	strb	r3, [r7, #26]
        break;
 8008c1a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	f000 8100 	beq.w	8008e24 <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	685a      	ldr	r2, [r3, #4]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	005b      	lsls	r3, r3, #1
 8008c2c:	4413      	add	r3, r2
 8008c2e:	697a      	ldr	r2, [r7, #20]
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d305      	bcc.n	8008c40 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008c3a:	697a      	ldr	r2, [r7, #20]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d902      	bls.n	8008c46 <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	76bb      	strb	r3, [r7, #26]
 8008c44:	e0ee      	b.n	8008e24 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f04f 0100 	mov.w	r1, #0
 8008c4e:	f04f 0200 	mov.w	r2, #0
 8008c52:	f04f 0300 	mov.w	r3, #0
 8008c56:	020b      	lsls	r3, r1, #8
 8008c58:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008c5c:	0202      	lsls	r2, r0, #8
 8008c5e:	6879      	ldr	r1, [r7, #4]
 8008c60:	6849      	ldr	r1, [r1, #4]
 8008c62:	0849      	lsrs	r1, r1, #1
 8008c64:	4608      	mov	r0, r1
 8008c66:	f04f 0100 	mov.w	r1, #0
 8008c6a:	1814      	adds	r4, r2, r0
 8008c6c:	eb43 0501 	adc.w	r5, r3, r1
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	461a      	mov	r2, r3
 8008c76:	f04f 0300 	mov.w	r3, #0
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	4629      	mov	r1, r5
 8008c7e:	f7f8 f803 	bl	8000c88 <__aeabi_uldivmod>
 8008c82:	4602      	mov	r2, r0
 8008c84:	460b      	mov	r3, r1
 8008c86:	4613      	mov	r3, r2
 8008c88:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c90:	d308      	bcc.n	8008ca4 <UART_SetConfig+0x2cc>
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c98:	d204      	bcs.n	8008ca4 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	693a      	ldr	r2, [r7, #16]
 8008ca0:	60da      	str	r2, [r3, #12]
 8008ca2:	e0bf      	b.n	8008e24 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	76bb      	strb	r3, [r7, #26]
 8008ca8:	e0bc      	b.n	8008e24 <UART_SetConfig+0x44c>
 8008caa:	bf00      	nop
 8008cac:	efff69f3 	.word	0xefff69f3
 8008cb0:	40008000 	.word	0x40008000
 8008cb4:	40013800 	.word	0x40013800
 8008cb8:	40021000 	.word	0x40021000
 8008cbc:	40004400 	.word	0x40004400
 8008cc0:	40004800 	.word	0x40004800
 8008cc4:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cd0:	d15b      	bne.n	8008d8a <UART_SetConfig+0x3b2>
  {
    switch (clocksource)
 8008cd2:	7efb      	ldrb	r3, [r7, #27]
 8008cd4:	2b08      	cmp	r3, #8
 8008cd6:	d828      	bhi.n	8008d2a <UART_SetConfig+0x352>
 8008cd8:	a201      	add	r2, pc, #4	; (adr r2, 8008ce0 <UART_SetConfig+0x308>)
 8008cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cde:	bf00      	nop
 8008ce0:	08008d05 	.word	0x08008d05
 8008ce4:	08008d0d 	.word	0x08008d0d
 8008ce8:	08008d15 	.word	0x08008d15
 8008cec:	08008d2b 	.word	0x08008d2b
 8008cf0:	08008d1b 	.word	0x08008d1b
 8008cf4:	08008d2b 	.word	0x08008d2b
 8008cf8:	08008d2b 	.word	0x08008d2b
 8008cfc:	08008d2b 	.word	0x08008d2b
 8008d00:	08008d23 	.word	0x08008d23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d04:	f7fd fd96 	bl	8006834 <HAL_RCC_GetPCLK1Freq>
 8008d08:	6178      	str	r0, [r7, #20]
        break;
 8008d0a:	e013      	b.n	8008d34 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d0c:	f7fd fda8 	bl	8006860 <HAL_RCC_GetPCLK2Freq>
 8008d10:	6178      	str	r0, [r7, #20]
        break;
 8008d12:	e00f      	b.n	8008d34 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d14:	4b49      	ldr	r3, [pc, #292]	; (8008e3c <UART_SetConfig+0x464>)
 8008d16:	617b      	str	r3, [r7, #20]
        break;
 8008d18:	e00c      	b.n	8008d34 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d1a:	f7fd fcf3 	bl	8006704 <HAL_RCC_GetSysClockFreq>
 8008d1e:	6178      	str	r0, [r7, #20]
        break;
 8008d20:	e008      	b.n	8008d34 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d26:	617b      	str	r3, [r7, #20]
        break;
 8008d28:	e004      	b.n	8008d34 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	76bb      	strb	r3, [r7, #26]
        break;
 8008d32:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d074      	beq.n	8008e24 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	005a      	lsls	r2, r3, #1
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	085b      	lsrs	r3, r3, #1
 8008d44:	441a      	add	r2, r3
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d4e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	2b0f      	cmp	r3, #15
 8008d54:	d916      	bls.n	8008d84 <UART_SetConfig+0x3ac>
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d5c:	d212      	bcs.n	8008d84 <UART_SetConfig+0x3ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	f023 030f 	bic.w	r3, r3, #15
 8008d66:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	085b      	lsrs	r3, r3, #1
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	f003 0307 	and.w	r3, r3, #7
 8008d72:	b29a      	uxth	r2, r3
 8008d74:	89fb      	ldrh	r3, [r7, #14]
 8008d76:	4313      	orrs	r3, r2
 8008d78:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	89fa      	ldrh	r2, [r7, #14]
 8008d80:	60da      	str	r2, [r3, #12]
 8008d82:	e04f      	b.n	8008e24 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8008d84:	2301      	movs	r3, #1
 8008d86:	76bb      	strb	r3, [r7, #26]
 8008d88:	e04c      	b.n	8008e24 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d8a:	7efb      	ldrb	r3, [r7, #27]
 8008d8c:	2b08      	cmp	r3, #8
 8008d8e:	d828      	bhi.n	8008de2 <UART_SetConfig+0x40a>
 8008d90:	a201      	add	r2, pc, #4	; (adr r2, 8008d98 <UART_SetConfig+0x3c0>)
 8008d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d96:	bf00      	nop
 8008d98:	08008dbd 	.word	0x08008dbd
 8008d9c:	08008dc5 	.word	0x08008dc5
 8008da0:	08008dcd 	.word	0x08008dcd
 8008da4:	08008de3 	.word	0x08008de3
 8008da8:	08008dd3 	.word	0x08008dd3
 8008dac:	08008de3 	.word	0x08008de3
 8008db0:	08008de3 	.word	0x08008de3
 8008db4:	08008de3 	.word	0x08008de3
 8008db8:	08008ddb 	.word	0x08008ddb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008dbc:	f7fd fd3a 	bl	8006834 <HAL_RCC_GetPCLK1Freq>
 8008dc0:	6178      	str	r0, [r7, #20]
        break;
 8008dc2:	e013      	b.n	8008dec <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008dc4:	f7fd fd4c 	bl	8006860 <HAL_RCC_GetPCLK2Freq>
 8008dc8:	6178      	str	r0, [r7, #20]
        break;
 8008dca:	e00f      	b.n	8008dec <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008dcc:	4b1b      	ldr	r3, [pc, #108]	; (8008e3c <UART_SetConfig+0x464>)
 8008dce:	617b      	str	r3, [r7, #20]
        break;
 8008dd0:	e00c      	b.n	8008dec <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dd2:	f7fd fc97 	bl	8006704 <HAL_RCC_GetSysClockFreq>
 8008dd6:	6178      	str	r0, [r7, #20]
        break;
 8008dd8:	e008      	b.n	8008dec <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008dde:	617b      	str	r3, [r7, #20]
        break;
 8008de0:	e004      	b.n	8008dec <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 8008de2:	2300      	movs	r3, #0
 8008de4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
 8008de8:	76bb      	strb	r3, [r7, #26]
        break;
 8008dea:	bf00      	nop
    }

    if (pclk != 0U)
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d018      	beq.n	8008e24 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	085a      	lsrs	r2, r3, #1
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	441a      	add	r2, r3
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e04:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	2b0f      	cmp	r3, #15
 8008e0a:	d909      	bls.n	8008e20 <UART_SetConfig+0x448>
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e12:	d205      	bcs.n	8008e20 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	b29a      	uxth	r2, r3
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	60da      	str	r2, [r3, #12]
 8008e1e:	e001      	b.n	8008e24 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8008e20:	2301      	movs	r3, #1
 8008e22:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008e30:	7ebb      	ldrb	r3, [r7, #26]
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3720      	adds	r7, #32
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bdb0      	pop	{r4, r5, r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	00f42400 	.word	0x00f42400

08008e40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b083      	sub	sp, #12
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e4c:	f003 0301 	and.w	r3, r3, #1
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d00a      	beq.n	8008e6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	430a      	orrs	r2, r1
 8008e68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e6e:	f003 0302 	and.w	r3, r3, #2
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00a      	beq.n	8008e8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	430a      	orrs	r2, r1
 8008e8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e90:	f003 0304 	and.w	r3, r3, #4
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d00a      	beq.n	8008eae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	430a      	orrs	r2, r1
 8008eac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb2:	f003 0308 	and.w	r3, r3, #8
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00a      	beq.n	8008ed0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	430a      	orrs	r2, r1
 8008ece:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed4:	f003 0310 	and.w	r3, r3, #16
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d00a      	beq.n	8008ef2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	430a      	orrs	r2, r1
 8008ef0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef6:	f003 0320 	and.w	r3, r3, #32
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d00a      	beq.n	8008f14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	430a      	orrs	r2, r1
 8008f12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d01a      	beq.n	8008f56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	685b      	ldr	r3, [r3, #4]
 8008f26:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	430a      	orrs	r2, r1
 8008f34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f3e:	d10a      	bne.n	8008f56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	430a      	orrs	r2, r1
 8008f54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00a      	beq.n	8008f78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	430a      	orrs	r2, r1
 8008f76:	605a      	str	r2, [r3, #4]
  }
}
 8008f78:	bf00      	nop
 8008f7a:	370c      	adds	r7, #12
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr

08008f84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b086      	sub	sp, #24
 8008f88:	af02      	add	r7, sp, #8
 8008f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f94:	f7fa fd84 	bl	8003aa0 <HAL_GetTick>
 8008f98:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f003 0308 	and.w	r3, r3, #8
 8008fa4:	2b08      	cmp	r3, #8
 8008fa6:	d10e      	bne.n	8008fc6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fa8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008fac:	9300      	str	r3, [sp, #0]
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 f82d 	bl	8009016 <UART_WaitOnFlagUntilTimeout>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d001      	beq.n	8008fc6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fc2:	2303      	movs	r3, #3
 8008fc4:	e023      	b.n	800900e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f003 0304 	and.w	r3, r3, #4
 8008fd0:	2b04      	cmp	r3, #4
 8008fd2:	d10e      	bne.n	8008ff2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008fd8:	9300      	str	r3, [sp, #0]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 f817 	bl	8009016 <UART_WaitOnFlagUntilTimeout>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d001      	beq.n	8008ff2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fee:	2303      	movs	r3, #3
 8008ff0:	e00d      	b.n	800900e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2220      	movs	r2, #32
 8008ff6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2220      	movs	r2, #32
 8008ffc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	3710      	adds	r7, #16
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}

08009016 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009016:	b580      	push	{r7, lr}
 8009018:	b09c      	sub	sp, #112	; 0x70
 800901a:	af00      	add	r7, sp, #0
 800901c:	60f8      	str	r0, [r7, #12]
 800901e:	60b9      	str	r1, [r7, #8]
 8009020:	603b      	str	r3, [r7, #0]
 8009022:	4613      	mov	r3, r2
 8009024:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009026:	e0a5      	b.n	8009174 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009028:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800902a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800902e:	f000 80a1 	beq.w	8009174 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009032:	f7fa fd35 	bl	8003aa0 <HAL_GetTick>
 8009036:	4602      	mov	r2, r0
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	1ad3      	subs	r3, r2, r3
 800903c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800903e:	429a      	cmp	r2, r3
 8009040:	d302      	bcc.n	8009048 <UART_WaitOnFlagUntilTimeout+0x32>
 8009042:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009044:	2b00      	cmp	r3, #0
 8009046:	d13e      	bne.n	80090c6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800904e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009050:	e853 3f00 	ldrex	r3, [r3]
 8009054:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009058:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800905c:	667b      	str	r3, [r7, #100]	; 0x64
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	461a      	mov	r2, r3
 8009064:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009066:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009068:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800906a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800906c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800906e:	e841 2300 	strex	r3, r2, [r1]
 8009072:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009074:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009076:	2b00      	cmp	r3, #0
 8009078:	d1e6      	bne.n	8009048 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	3308      	adds	r3, #8
 8009080:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009084:	e853 3f00 	ldrex	r3, [r3]
 8009088:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800908a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800908c:	f023 0301 	bic.w	r3, r3, #1
 8009090:	663b      	str	r3, [r7, #96]	; 0x60
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	3308      	adds	r3, #8
 8009098:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800909a:	64ba      	str	r2, [r7, #72]	; 0x48
 800909c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80090a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090a2:	e841 2300 	strex	r3, r2, [r1]
 80090a6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80090a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d1e5      	bne.n	800907a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2220      	movs	r2, #32
 80090b2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2220      	movs	r2, #32
 80090b8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80090c2:	2303      	movs	r3, #3
 80090c4:	e067      	b.n	8009196 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f003 0304 	and.w	r3, r3, #4
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d04f      	beq.n	8009174 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	69db      	ldr	r3, [r3, #28]
 80090da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090e2:	d147      	bne.n	8009174 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090ec:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f6:	e853 3f00 	ldrex	r3, [r3]
 80090fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009102:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	461a      	mov	r2, r3
 800910a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800910c:	637b      	str	r3, [r7, #52]	; 0x34
 800910e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009110:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009112:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009114:	e841 2300 	strex	r3, r2, [r1]
 8009118:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800911a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800911c:	2b00      	cmp	r3, #0
 800911e:	d1e6      	bne.n	80090ee <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	3308      	adds	r3, #8
 8009126:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	e853 3f00 	ldrex	r3, [r3]
 800912e:	613b      	str	r3, [r7, #16]
   return(result);
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	f023 0301 	bic.w	r3, r3, #1
 8009136:	66bb      	str	r3, [r7, #104]	; 0x68
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	3308      	adds	r3, #8
 800913e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009140:	623a      	str	r2, [r7, #32]
 8009142:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009144:	69f9      	ldr	r1, [r7, #28]
 8009146:	6a3a      	ldr	r2, [r7, #32]
 8009148:	e841 2300 	strex	r3, r2, [r1]
 800914c:	61bb      	str	r3, [r7, #24]
   return(result);
 800914e:	69bb      	ldr	r3, [r7, #24]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d1e5      	bne.n	8009120 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2220      	movs	r2, #32
 8009158:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2220      	movs	r2, #32
 800915e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2220      	movs	r2, #32
 8009164:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2200      	movs	r2, #0
 800916c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009170:	2303      	movs	r3, #3
 8009172:	e010      	b.n	8009196 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	69da      	ldr	r2, [r3, #28]
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	4013      	ands	r3, r2
 800917e:	68ba      	ldr	r2, [r7, #8]
 8009180:	429a      	cmp	r2, r3
 8009182:	bf0c      	ite	eq
 8009184:	2301      	moveq	r3, #1
 8009186:	2300      	movne	r3, #0
 8009188:	b2db      	uxtb	r3, r3
 800918a:	461a      	mov	r2, r3
 800918c:	79fb      	ldrb	r3, [r7, #7]
 800918e:	429a      	cmp	r2, r3
 8009190:	f43f af4a 	beq.w	8009028 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009194:	2300      	movs	r3, #0
}
 8009196:	4618      	mov	r0, r3
 8009198:	3770      	adds	r7, #112	; 0x70
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
	...

080091a0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b096      	sub	sp, #88	; 0x58
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	60b9      	str	r1, [r7, #8]
 80091aa:	4613      	mov	r3, r2
 80091ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	68ba      	ldr	r2, [r7, #8]
 80091b2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	88fa      	ldrh	r2, [r7, #6]
 80091b8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2200      	movs	r2, #0
 80091c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2222      	movs	r2, #34	; 0x22
 80091c8:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d02b      	beq.n	800922a <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091d6:	4a42      	ldr	r2, [pc, #264]	; (80092e0 <UART_Start_Receive_DMA+0x140>)
 80091d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091de:	4a41      	ldr	r2, [pc, #260]	; (80092e4 <UART_Start_Receive_DMA+0x144>)
 80091e0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091e6:	4a40      	ldr	r2, [pc, #256]	; (80092e8 <UART_Start_Receive_DMA+0x148>)
 80091e8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091ee:	2200      	movs	r2, #0
 80091f0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	3324      	adds	r3, #36	; 0x24
 80091fc:	4619      	mov	r1, r3
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009202:	461a      	mov	r2, r3
 8009204:	88fb      	ldrh	r3, [r7, #6]
 8009206:	f7fb ff01 	bl	800500c <HAL_DMA_Start_IT>
 800920a:	4603      	mov	r3, r0
 800920c:	2b00      	cmp	r3, #0
 800920e:	d00c      	beq.n	800922a <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2210      	movs	r2, #16
 8009214:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2200      	movs	r2, #0
 800921c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2220      	movs	r2, #32
 8009224:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	e055      	b.n	80092d6 <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	691b      	ldr	r3, [r3, #16]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d018      	beq.n	800926c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009242:	e853 3f00 	ldrex	r3, [r3]
 8009246:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800924a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800924e:	657b      	str	r3, [r7, #84]	; 0x54
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	461a      	mov	r2, r3
 8009256:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009258:	64bb      	str	r3, [r7, #72]	; 0x48
 800925a:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800925c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800925e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009260:	e841 2300 	strex	r3, r2, [r1]
 8009264:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009266:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009268:	2b00      	cmp	r3, #0
 800926a:	d1e6      	bne.n	800923a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	3308      	adds	r3, #8
 8009272:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009276:	e853 3f00 	ldrex	r3, [r3]
 800927a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800927c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800927e:	f043 0301 	orr.w	r3, r3, #1
 8009282:	653b      	str	r3, [r7, #80]	; 0x50
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	3308      	adds	r3, #8
 800928a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800928c:	637a      	str	r2, [r7, #52]	; 0x34
 800928e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009290:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009292:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009294:	e841 2300 	strex	r3, r2, [r1]
 8009298:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800929a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800929c:	2b00      	cmp	r3, #0
 800929e:	d1e5      	bne.n	800926c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	3308      	adds	r3, #8
 80092a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	e853 3f00 	ldrex	r3, [r3]
 80092ae:	613b      	str	r3, [r7, #16]
   return(result);
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	3308      	adds	r3, #8
 80092be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80092c0:	623a      	str	r2, [r7, #32]
 80092c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c4:	69f9      	ldr	r1, [r7, #28]
 80092c6:	6a3a      	ldr	r2, [r7, #32]
 80092c8:	e841 2300 	strex	r3, r2, [r1]
 80092cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d1e5      	bne.n	80092a0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80092d4:	2300      	movs	r3, #0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3758      	adds	r7, #88	; 0x58
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
 80092de:	bf00      	nop
 80092e0:	080094b5 	.word	0x080094b5
 80092e4:	080095d9 	.word	0x080095d9
 80092e8:	08009611 	.word	0x08009611

080092ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b089      	sub	sp, #36	; 0x24
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	e853 3f00 	ldrex	r3, [r3]
 8009300:	60bb      	str	r3, [r7, #8]
   return(result);
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009308:	61fb      	str	r3, [r7, #28]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	461a      	mov	r2, r3
 8009310:	69fb      	ldr	r3, [r7, #28]
 8009312:	61bb      	str	r3, [r7, #24]
 8009314:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009316:	6979      	ldr	r1, [r7, #20]
 8009318:	69ba      	ldr	r2, [r7, #24]
 800931a:	e841 2300 	strex	r3, r2, [r1]
 800931e:	613b      	str	r3, [r7, #16]
   return(result);
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d1e6      	bne.n	80092f4 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2220      	movs	r2, #32
 800932a:	679a      	str	r2, [r3, #120]	; 0x78
}
 800932c:	bf00      	nop
 800932e:	3724      	adds	r7, #36	; 0x24
 8009330:	46bd      	mov	sp, r7
 8009332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009336:	4770      	bx	lr

08009338 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009338:	b480      	push	{r7}
 800933a:	b095      	sub	sp, #84	; 0x54
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009346:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009348:	e853 3f00 	ldrex	r3, [r3]
 800934c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800934e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009350:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009354:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	461a      	mov	r2, r3
 800935c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800935e:	643b      	str	r3, [r7, #64]	; 0x40
 8009360:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009362:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009364:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009366:	e841 2300 	strex	r3, r2, [r1]
 800936a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800936c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800936e:	2b00      	cmp	r3, #0
 8009370:	d1e6      	bne.n	8009340 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	3308      	adds	r3, #8
 8009378:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800937a:	6a3b      	ldr	r3, [r7, #32]
 800937c:	e853 3f00 	ldrex	r3, [r3]
 8009380:	61fb      	str	r3, [r7, #28]
   return(result);
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	f023 0301 	bic.w	r3, r3, #1
 8009388:	64bb      	str	r3, [r7, #72]	; 0x48
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	3308      	adds	r3, #8
 8009390:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009392:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009394:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009396:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009398:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800939a:	e841 2300 	strex	r3, r2, [r1]
 800939e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80093a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d1e5      	bne.n	8009372 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d118      	bne.n	80093e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	e853 3f00 	ldrex	r3, [r3]
 80093ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	f023 0310 	bic.w	r3, r3, #16
 80093c2:	647b      	str	r3, [r7, #68]	; 0x44
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	461a      	mov	r2, r3
 80093ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80093cc:	61bb      	str	r3, [r7, #24]
 80093ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d0:	6979      	ldr	r1, [r7, #20]
 80093d2:	69ba      	ldr	r2, [r7, #24]
 80093d4:	e841 2300 	strex	r3, r2, [r1]
 80093d8:	613b      	str	r3, [r7, #16]
   return(result);
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d1e6      	bne.n	80093ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2220      	movs	r2, #32
 80093e4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2200      	movs	r2, #0
 80093ea:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	665a      	str	r2, [r3, #100]	; 0x64
}
 80093f2:	bf00      	nop
 80093f4:	3754      	adds	r7, #84	; 0x54
 80093f6:	46bd      	mov	sp, r7
 80093f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fc:	4770      	bx	lr

080093fe <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80093fe:	b580      	push	{r7, lr}
 8009400:	b090      	sub	sp, #64	; 0x40
 8009402:	af00      	add	r7, sp, #0
 8009404:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800940a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f003 0320 	and.w	r3, r3, #32
 8009416:	2b00      	cmp	r3, #0
 8009418:	d137      	bne.n	800948a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800941a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800941c:	2200      	movs	r2, #0
 800941e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009422:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	3308      	adds	r3, #8
 8009428:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800942a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800942c:	e853 3f00 	ldrex	r3, [r3]
 8009430:	623b      	str	r3, [r7, #32]
   return(result);
 8009432:	6a3b      	ldr	r3, [r7, #32]
 8009434:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009438:	63bb      	str	r3, [r7, #56]	; 0x38
 800943a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	3308      	adds	r3, #8
 8009440:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009442:	633a      	str	r2, [r7, #48]	; 0x30
 8009444:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009446:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009448:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800944a:	e841 2300 	strex	r3, r2, [r1]
 800944e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009452:	2b00      	cmp	r3, #0
 8009454:	d1e5      	bne.n	8009422 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	e853 3f00 	ldrex	r3, [r3]
 8009462:	60fb      	str	r3, [r7, #12]
   return(result);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800946a:	637b      	str	r3, [r7, #52]	; 0x34
 800946c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	461a      	mov	r2, r3
 8009472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009474:	61fb      	str	r3, [r7, #28]
 8009476:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009478:	69b9      	ldr	r1, [r7, #24]
 800947a:	69fa      	ldr	r2, [r7, #28]
 800947c:	e841 2300 	strex	r3, r2, [r1]
 8009480:	617b      	str	r3, [r7, #20]
   return(result);
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d1e6      	bne.n	8009456 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009488:	e002      	b.n	8009490 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800948a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800948c:	f7f9 f994 	bl	80027b8 <HAL_UART_TxCpltCallback>
}
 8009490:	bf00      	nop
 8009492:	3740      	adds	r7, #64	; 0x40
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094a4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80094a6:	68f8      	ldr	r0, [r7, #12]
 80094a8:	f7ff fa6c 	bl	8008984 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094ac:	bf00      	nop
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b09c      	sub	sp, #112	; 0x70
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094c0:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f003 0320 	and.w	r3, r3, #32
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d170      	bne.n	80095b2 <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 80094d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094d2:	2200      	movs	r2, #0
 80094d4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094e0:	e853 3f00 	ldrex	r3, [r3]
 80094e4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80094e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80094ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80094ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	461a      	mov	r2, r3
 80094f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80094f6:	65bb      	str	r3, [r7, #88]	; 0x58
 80094f8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80094fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80094fe:	e841 2300 	strex	r3, r2, [r1]
 8009502:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009504:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1e6      	bne.n	80094d8 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800950a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3308      	adds	r3, #8
 8009510:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009514:	e853 3f00 	ldrex	r3, [r3]
 8009518:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800951a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800951c:	f023 0301 	bic.w	r3, r3, #1
 8009520:	667b      	str	r3, [r7, #100]	; 0x64
 8009522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	3308      	adds	r3, #8
 8009528:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800952a:	647a      	str	r2, [r7, #68]	; 0x44
 800952c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800952e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009530:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009532:	e841 2300 	strex	r3, r2, [r1]
 8009536:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009538:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800953a:	2b00      	cmp	r3, #0
 800953c:	d1e5      	bne.n	800950a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800953e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	3308      	adds	r3, #8
 8009544:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009548:	e853 3f00 	ldrex	r3, [r3]
 800954c:	623b      	str	r3, [r7, #32]
   return(result);
 800954e:	6a3b      	ldr	r3, [r7, #32]
 8009550:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009554:	663b      	str	r3, [r7, #96]	; 0x60
 8009556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	3308      	adds	r3, #8
 800955c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800955e:	633a      	str	r2, [r7, #48]	; 0x30
 8009560:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009562:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009566:	e841 2300 	strex	r3, r2, [r1]
 800956a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800956c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956e:	2b00      	cmp	r3, #0
 8009570:	d1e5      	bne.n	800953e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009574:	2220      	movs	r2, #32
 8009576:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009578:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800957a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800957c:	2b01      	cmp	r3, #1
 800957e:	d118      	bne.n	80095b2 <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	e853 3f00 	ldrex	r3, [r3]
 800958c:	60fb      	str	r3, [r7, #12]
   return(result);
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	f023 0310 	bic.w	r3, r3, #16
 8009594:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009596:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	461a      	mov	r2, r3
 800959c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800959e:	61fb      	str	r3, [r7, #28]
 80095a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a2:	69b9      	ldr	r1, [r7, #24]
 80095a4:	69fa      	ldr	r2, [r7, #28]
 80095a6:	e841 2300 	strex	r3, r2, [r1]
 80095aa:	617b      	str	r3, [r7, #20]
   return(result);
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1e6      	bne.n	8009580 <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095b6:	2b01      	cmp	r3, #1
 80095b8:	d107      	bne.n	80095ca <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095bc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80095c0:	4619      	mov	r1, r3
 80095c2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80095c4:	f7ff f9fc 	bl	80089c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80095c8:	e002      	b.n	80095d0 <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 80095ca:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80095cc:	f7f9 f898 	bl	8002700 <HAL_UART_RxCpltCallback>
}
 80095d0:	bf00      	nop
 80095d2:	3770      	adds	r7, #112	; 0x70
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095e4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095ea:	2b01      	cmp	r3, #1
 80095ec:	d109      	bne.n	8009602 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80095f4:	085b      	lsrs	r3, r3, #1
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	4619      	mov	r1, r3
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	f7ff f9e0 	bl	80089c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009600:	e002      	b.n	8009608 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8009602:	68f8      	ldr	r0, [r7, #12]
 8009604:	f7ff f9c8 	bl	8008998 <HAL_UART_RxHalfCpltCallback>
}
 8009608:	bf00      	nop
 800960a:	3710      	adds	r7, #16
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b086      	sub	sp, #24
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800961c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009622:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009628:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009634:	2b80      	cmp	r3, #128	; 0x80
 8009636:	d109      	bne.n	800964c <UART_DMAError+0x3c>
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	2b21      	cmp	r3, #33	; 0x21
 800963c:	d106      	bne.n	800964c <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	2200      	movs	r2, #0
 8009642:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8009646:	6978      	ldr	r0, [r7, #20]
 8009648:	f7ff fe50 	bl	80092ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009656:	2b40      	cmp	r3, #64	; 0x40
 8009658:	d109      	bne.n	800966e <UART_DMAError+0x5e>
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2b22      	cmp	r3, #34	; 0x22
 800965e:	d106      	bne.n	800966e <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	2200      	movs	r2, #0
 8009664:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009668:	6978      	ldr	r0, [r7, #20]
 800966a:	f7ff fe65 	bl	8009338 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009674:	f043 0210 	orr.w	r2, r3, #16
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800967e:	6978      	ldr	r0, [r7, #20]
 8009680:	f7ff f994 	bl	80089ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009684:	bf00      	nop
 8009686:	3718      	adds	r7, #24
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009698:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	2200      	movs	r2, #0
 800969e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2200      	movs	r2, #0
 80096a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80096aa:	68f8      	ldr	r0, [r7, #12]
 80096ac:	f7ff f97e 	bl	80089ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096b0:	bf00      	nop
 80096b2:	3710      	adds	r7, #16
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b088      	sub	sp, #32
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	e853 3f00 	ldrex	r3, [r3]
 80096cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096d4:	61fb      	str	r3, [r7, #28]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	461a      	mov	r2, r3
 80096dc:	69fb      	ldr	r3, [r7, #28]
 80096de:	61bb      	str	r3, [r7, #24]
 80096e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e2:	6979      	ldr	r1, [r7, #20]
 80096e4:	69ba      	ldr	r2, [r7, #24]
 80096e6:	e841 2300 	strex	r3, r2, [r1]
 80096ea:	613b      	str	r3, [r7, #16]
   return(result);
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d1e6      	bne.n	80096c0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2220      	movs	r2, #32
 80096f6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2200      	movs	r2, #0
 80096fc:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f7f9 f85a 	bl	80027b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009704:	bf00      	nop
 8009706:	3720      	adds	r7, #32
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009714:	bf00      	nop
 8009716:	370c      	adds	r7, #12
 8009718:	46bd      	mov	sp, r7
 800971a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971e:	4770      	bx	lr

08009720 <__NVIC_SetPriority>:
{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	4603      	mov	r3, r0
 8009728:	6039      	str	r1, [r7, #0]
 800972a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800972c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009730:	2b00      	cmp	r3, #0
 8009732:	db0a      	blt.n	800974a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	b2da      	uxtb	r2, r3
 8009738:	490c      	ldr	r1, [pc, #48]	; (800976c <__NVIC_SetPriority+0x4c>)
 800973a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800973e:	0112      	lsls	r2, r2, #4
 8009740:	b2d2      	uxtb	r2, r2
 8009742:	440b      	add	r3, r1
 8009744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009748:	e00a      	b.n	8009760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	b2da      	uxtb	r2, r3
 800974e:	4908      	ldr	r1, [pc, #32]	; (8009770 <__NVIC_SetPriority+0x50>)
 8009750:	79fb      	ldrb	r3, [r7, #7]
 8009752:	f003 030f 	and.w	r3, r3, #15
 8009756:	3b04      	subs	r3, #4
 8009758:	0112      	lsls	r2, r2, #4
 800975a:	b2d2      	uxtb	r2, r2
 800975c:	440b      	add	r3, r1
 800975e:	761a      	strb	r2, [r3, #24]
}
 8009760:	bf00      	nop
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr
 800976c:	e000e100 	.word	0xe000e100
 8009770:	e000ed00 	.word	0xe000ed00

08009774 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009774:	b580      	push	{r7, lr}
 8009776:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009778:	4b05      	ldr	r3, [pc, #20]	; (8009790 <SysTick_Handler+0x1c>)
 800977a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800977c:	f001 fe52 	bl	800b424 <xTaskGetSchedulerState>
 8009780:	4603      	mov	r3, r0
 8009782:	2b01      	cmp	r3, #1
 8009784:	d001      	beq.n	800978a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009786:	f002 fd1f 	bl	800c1c8 <xPortSysTickHandler>
  }
}
 800978a:	bf00      	nop
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	e000e010 	.word	0xe000e010

08009794 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009794:	b580      	push	{r7, lr}
 8009796:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009798:	2100      	movs	r1, #0
 800979a:	f06f 0004 	mvn.w	r0, #4
 800979e:	f7ff ffbf 	bl	8009720 <__NVIC_SetPriority>
#endif
}
 80097a2:	bf00      	nop
 80097a4:	bd80      	pop	{r7, pc}
	...

080097a8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80097a8:	b480      	push	{r7}
 80097aa:	b083      	sub	sp, #12
 80097ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097ae:	f3ef 8305 	mrs	r3, IPSR
 80097b2:	603b      	str	r3, [r7, #0]
  return(result);
 80097b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d003      	beq.n	80097c2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80097ba:	f06f 0305 	mvn.w	r3, #5
 80097be:	607b      	str	r3, [r7, #4]
 80097c0:	e00c      	b.n	80097dc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80097c2:	4b0a      	ldr	r3, [pc, #40]	; (80097ec <osKernelInitialize+0x44>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d105      	bne.n	80097d6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80097ca:	4b08      	ldr	r3, [pc, #32]	; (80097ec <osKernelInitialize+0x44>)
 80097cc:	2201      	movs	r2, #1
 80097ce:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80097d0:	2300      	movs	r3, #0
 80097d2:	607b      	str	r3, [r7, #4]
 80097d4:	e002      	b.n	80097dc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80097d6:	f04f 33ff 	mov.w	r3, #4294967295
 80097da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80097dc:	687b      	ldr	r3, [r7, #4]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	370c      	adds	r7, #12
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr
 80097ea:	bf00      	nop
 80097ec:	20000268 	.word	0x20000268

080097f0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097f6:	f3ef 8305 	mrs	r3, IPSR
 80097fa:	603b      	str	r3, [r7, #0]
  return(result);
 80097fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d003      	beq.n	800980a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009802:	f06f 0305 	mvn.w	r3, #5
 8009806:	607b      	str	r3, [r7, #4]
 8009808:	e010      	b.n	800982c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800980a:	4b0b      	ldr	r3, [pc, #44]	; (8009838 <osKernelStart+0x48>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	2b01      	cmp	r3, #1
 8009810:	d109      	bne.n	8009826 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009812:	f7ff ffbf 	bl	8009794 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009816:	4b08      	ldr	r3, [pc, #32]	; (8009838 <osKernelStart+0x48>)
 8009818:	2202      	movs	r2, #2
 800981a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800981c:	f001 f978 	bl	800ab10 <vTaskStartScheduler>
      stat = osOK;
 8009820:	2300      	movs	r3, #0
 8009822:	607b      	str	r3, [r7, #4]
 8009824:	e002      	b.n	800982c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009826:	f04f 33ff 	mov.w	r3, #4294967295
 800982a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800982c:	687b      	ldr	r3, [r7, #4]
}
 800982e:	4618      	mov	r0, r3
 8009830:	3708      	adds	r7, #8
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
 8009836:	bf00      	nop
 8009838:	20000268 	.word	0x20000268

0800983c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800983c:	b580      	push	{r7, lr}
 800983e:	b08e      	sub	sp, #56	; 0x38
 8009840:	af04      	add	r7, sp, #16
 8009842:	60f8      	str	r0, [r7, #12]
 8009844:	60b9      	str	r1, [r7, #8]
 8009846:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009848:	2300      	movs	r3, #0
 800984a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800984c:	f3ef 8305 	mrs	r3, IPSR
 8009850:	617b      	str	r3, [r7, #20]
  return(result);
 8009852:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009854:	2b00      	cmp	r3, #0
 8009856:	d17f      	bne.n	8009958 <osThreadNew+0x11c>
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d07c      	beq.n	8009958 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800985e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009862:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009864:	2318      	movs	r3, #24
 8009866:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009868:	2300      	movs	r3, #0
 800986a:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800986c:	f04f 33ff 	mov.w	r3, #4294967295
 8009870:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d045      	beq.n	8009904 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d002      	beq.n	8009886 <osThreadNew+0x4a>
        name = attr->name;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	699b      	ldr	r3, [r3, #24]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d002      	beq.n	8009894 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	699b      	ldr	r3, [r3, #24]
 8009892:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d008      	beq.n	80098ac <osThreadNew+0x70>
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	2b38      	cmp	r3, #56	; 0x38
 800989e:	d805      	bhi.n	80098ac <osThreadNew+0x70>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	f003 0301 	and.w	r3, r3, #1
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d001      	beq.n	80098b0 <osThreadNew+0x74>
        return (NULL);
 80098ac:	2300      	movs	r3, #0
 80098ae:	e054      	b.n	800995a <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	695b      	ldr	r3, [r3, #20]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d003      	beq.n	80098c0 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	695b      	ldr	r3, [r3, #20]
 80098bc:	089b      	lsrs	r3, r3, #2
 80098be:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00e      	beq.n	80098e6 <osThreadNew+0xaa>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	2bbf      	cmp	r3, #191	; 0xbf
 80098ce:	d90a      	bls.n	80098e6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d006      	beq.n	80098e6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	695b      	ldr	r3, [r3, #20]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d002      	beq.n	80098e6 <osThreadNew+0xaa>
        mem = 1;
 80098e0:	2301      	movs	r3, #1
 80098e2:	61bb      	str	r3, [r7, #24]
 80098e4:	e010      	b.n	8009908 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d10c      	bne.n	8009908 <osThreadNew+0xcc>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	68db      	ldr	r3, [r3, #12]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d108      	bne.n	8009908 <osThreadNew+0xcc>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	691b      	ldr	r3, [r3, #16]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d104      	bne.n	8009908 <osThreadNew+0xcc>
          mem = 0;
 80098fe:	2300      	movs	r3, #0
 8009900:	61bb      	str	r3, [r7, #24]
 8009902:	e001      	b.n	8009908 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8009904:	2300      	movs	r3, #0
 8009906:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	2b01      	cmp	r3, #1
 800990c:	d110      	bne.n	8009930 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009912:	687a      	ldr	r2, [r7, #4]
 8009914:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009916:	9202      	str	r2, [sp, #8]
 8009918:	9301      	str	r3, [sp, #4]
 800991a:	69fb      	ldr	r3, [r7, #28]
 800991c:	9300      	str	r3, [sp, #0]
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	6a3a      	ldr	r2, [r7, #32]
 8009922:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009924:	68f8      	ldr	r0, [r7, #12]
 8009926:	f000 ff03 	bl	800a730 <xTaskCreateStatic>
 800992a:	4603      	mov	r3, r0
 800992c:	613b      	str	r3, [r7, #16]
 800992e:	e013      	b.n	8009958 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8009930:	69bb      	ldr	r3, [r7, #24]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d110      	bne.n	8009958 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009936:	6a3b      	ldr	r3, [r7, #32]
 8009938:	b29a      	uxth	r2, r3
 800993a:	f107 0310 	add.w	r3, r7, #16
 800993e:	9301      	str	r3, [sp, #4]
 8009940:	69fb      	ldr	r3, [r7, #28]
 8009942:	9300      	str	r3, [sp, #0]
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009948:	68f8      	ldr	r0, [r7, #12]
 800994a:	f000 ff4e 	bl	800a7ea <xTaskCreate>
 800994e:	4603      	mov	r3, r0
 8009950:	2b01      	cmp	r3, #1
 8009952:	d001      	beq.n	8009958 <osThreadNew+0x11c>
            hTask = NULL;
 8009954:	2300      	movs	r3, #0
 8009956:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009958:	693b      	ldr	r3, [r7, #16]
}
 800995a:	4618      	mov	r0, r3
 800995c:	3728      	adds	r7, #40	; 0x28
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}

08009962 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009962:	b580      	push	{r7, lr}
 8009964:	b084      	sub	sp, #16
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800996a:	f3ef 8305 	mrs	r3, IPSR
 800996e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009970:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009972:	2b00      	cmp	r3, #0
 8009974:	d003      	beq.n	800997e <osDelay+0x1c>
    stat = osErrorISR;
 8009976:	f06f 0305 	mvn.w	r3, #5
 800997a:	60fb      	str	r3, [r7, #12]
 800997c:	e007      	b.n	800998e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800997e:	2300      	movs	r3, #0
 8009980:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d002      	beq.n	800998e <osDelay+0x2c>
      vTaskDelay(ticks);
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f001 f88d 	bl	800aaa8 <vTaskDelay>
    }
  }

  return (stat);
 800998e:	68fb      	ldr	r3, [r7, #12]
}
 8009990:	4618      	mov	r0, r3
 8009992:	3710      	adds	r7, #16
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f002 fa30 	bl	800be06 <pvTimerGetTimerID>
 80099a6:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d005      	beq.n	80099ba <TimerCallback+0x22>
    callb->func (callb->arg);
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	68fa      	ldr	r2, [r7, #12]
 80099b4:	6852      	ldr	r2, [r2, #4]
 80099b6:	4610      	mov	r0, r2
 80099b8:	4798      	blx	r3
  }
}
 80099ba:	bf00      	nop
 80099bc:	3710      	adds	r7, #16
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}
	...

080099c4 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b08c      	sub	sp, #48	; 0x30
 80099c8:	af02      	add	r7, sp, #8
 80099ca:	60f8      	str	r0, [r7, #12]
 80099cc:	607a      	str	r2, [r7, #4]
 80099ce:	603b      	str	r3, [r7, #0]
 80099d0:	460b      	mov	r3, r1
 80099d2:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80099d4:	2300      	movs	r3, #0
 80099d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80099d8:	f3ef 8305 	mrs	r3, IPSR
 80099dc:	613b      	str	r3, [r7, #16]
  return(result);
 80099de:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d163      	bne.n	8009aac <osTimerNew+0xe8>
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d060      	beq.n	8009aac <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80099ea:	2008      	movs	r0, #8
 80099ec:	f002 fc7c 	bl	800c2e8 <pvPortMalloc>
 80099f0:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d059      	beq.n	8009aac <osTimerNew+0xe8>
      callb->func = func;
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	68fa      	ldr	r2, [r7, #12]
 80099fc:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8009a04:	7afb      	ldrb	r3, [r7, #11]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d102      	bne.n	8009a10 <osTimerNew+0x4c>
        reload = pdFALSE;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	61fb      	str	r3, [r7, #28]
 8009a0e:	e001      	b.n	8009a14 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8009a10:	2301      	movs	r3, #1
 8009a12:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8009a14:	f04f 33ff 	mov.w	r3, #4294967295
 8009a18:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d01c      	beq.n	8009a5e <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d002      	beq.n	8009a32 <osTimerNew+0x6e>
          name = attr->name;
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	689b      	ldr	r3, [r3, #8]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d006      	beq.n	8009a48 <osTimerNew+0x84>
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	68db      	ldr	r3, [r3, #12]
 8009a3e:	2b2b      	cmp	r3, #43	; 0x2b
 8009a40:	d902      	bls.n	8009a48 <osTimerNew+0x84>
          mem = 1;
 8009a42:	2301      	movs	r3, #1
 8009a44:	61bb      	str	r3, [r7, #24]
 8009a46:	e00c      	b.n	8009a62 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	689b      	ldr	r3, [r3, #8]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d108      	bne.n	8009a62 <osTimerNew+0x9e>
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	68db      	ldr	r3, [r3, #12]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d104      	bne.n	8009a62 <osTimerNew+0x9e>
            mem = 0;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	61bb      	str	r3, [r7, #24]
 8009a5c:	e001      	b.n	8009a62 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	2b01      	cmp	r3, #1
 8009a66:	d10c      	bne.n	8009a82 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	9301      	str	r3, [sp, #4]
 8009a6e:	4b12      	ldr	r3, [pc, #72]	; (8009ab8 <osTimerNew+0xf4>)
 8009a70:	9300      	str	r3, [sp, #0]
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	69fa      	ldr	r2, [r7, #28]
 8009a76:	2101      	movs	r1, #1
 8009a78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a7a:	f001 fe1c 	bl	800b6b6 <xTimerCreateStatic>
 8009a7e:	6238      	str	r0, [r7, #32]
 8009a80:	e00b      	b.n	8009a9a <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8009a82:	69bb      	ldr	r3, [r7, #24]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d108      	bne.n	8009a9a <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8009a88:	4b0b      	ldr	r3, [pc, #44]	; (8009ab8 <osTimerNew+0xf4>)
 8009a8a:	9300      	str	r3, [sp, #0]
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	69fa      	ldr	r2, [r7, #28]
 8009a90:	2101      	movs	r1, #1
 8009a92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a94:	f001 fdee 	bl	800b674 <xTimerCreate>
 8009a98:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8009a9a:	6a3b      	ldr	r3, [r7, #32]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d105      	bne.n	8009aac <osTimerNew+0xe8>
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d002      	beq.n	8009aac <osTimerNew+0xe8>
        vPortFree (callb);
 8009aa6:	6978      	ldr	r0, [r7, #20]
 8009aa8:	f002 fcea 	bl	800c480 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8009aac:	6a3b      	ldr	r3, [r7, #32]
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3728      	adds	r7, #40	; 0x28
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	08009999 	.word	0x08009999

08009abc <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b088      	sub	sp, #32
 8009ac0:	af02      	add	r7, sp, #8
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009aca:	f3ef 8305 	mrs	r3, IPSR
 8009ace:	60fb      	str	r3, [r7, #12]
  return(result);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d003      	beq.n	8009ade <osTimerStart+0x22>
    stat = osErrorISR;
 8009ad6:	f06f 0305 	mvn.w	r3, #5
 8009ada:	617b      	str	r3, [r7, #20]
 8009adc:	e017      	b.n	8009b0e <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d103      	bne.n	8009aec <osTimerStart+0x30>
    stat = osErrorParameter;
 8009ae4:	f06f 0303 	mvn.w	r3, #3
 8009ae8:	617b      	str	r3, [r7, #20]
 8009aea:	e010      	b.n	8009b0e <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8009aec:	2300      	movs	r3, #0
 8009aee:	9300      	str	r3, [sp, #0]
 8009af0:	2300      	movs	r3, #0
 8009af2:	683a      	ldr	r2, [r7, #0]
 8009af4:	2104      	movs	r1, #4
 8009af6:	6938      	ldr	r0, [r7, #16]
 8009af8:	f001 fe56 	bl	800b7a8 <xTimerGenericCommand>
 8009afc:	4603      	mov	r3, r0
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d102      	bne.n	8009b08 <osTimerStart+0x4c>
      stat = osOK;
 8009b02:	2300      	movs	r3, #0
 8009b04:	617b      	str	r3, [r7, #20]
 8009b06:	e002      	b.n	8009b0e <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8009b08:	f06f 0302 	mvn.w	r3, #2
 8009b0c:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009b0e:	697b      	ldr	r3, [r7, #20]
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3718      	adds	r7, #24
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}

08009b18 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b088      	sub	sp, #32
 8009b1c:	af02      	add	r7, sp, #8
 8009b1e:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b24:	f3ef 8305 	mrs	r3, IPSR
 8009b28:	60fb      	str	r3, [r7, #12]
  return(result);
 8009b2a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d003      	beq.n	8009b38 <osTimerStop+0x20>
    stat = osErrorISR;
 8009b30:	f06f 0305 	mvn.w	r3, #5
 8009b34:	617b      	str	r3, [r7, #20]
 8009b36:	e021      	b.n	8009b7c <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d103      	bne.n	8009b46 <osTimerStop+0x2e>
    stat = osErrorParameter;
 8009b3e:	f06f 0303 	mvn.w	r3, #3
 8009b42:	617b      	str	r3, [r7, #20]
 8009b44:	e01a      	b.n	8009b7c <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 8009b46:	6938      	ldr	r0, [r7, #16]
 8009b48:	f002 f934 	bl	800bdb4 <xTimerIsTimerActive>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d103      	bne.n	8009b5a <osTimerStop+0x42>
      stat = osErrorResource;
 8009b52:	f06f 0302 	mvn.w	r3, #2
 8009b56:	617b      	str	r3, [r7, #20]
 8009b58:	e010      	b.n	8009b7c <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	9300      	str	r3, [sp, #0]
 8009b5e:	2300      	movs	r3, #0
 8009b60:	2200      	movs	r2, #0
 8009b62:	2103      	movs	r1, #3
 8009b64:	6938      	ldr	r0, [r7, #16]
 8009b66:	f001 fe1f 	bl	800b7a8 <xTimerGenericCommand>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d102      	bne.n	8009b76 <osTimerStop+0x5e>
        stat = osOK;
 8009b70:	2300      	movs	r3, #0
 8009b72:	617b      	str	r3, [r7, #20]
 8009b74:	e002      	b.n	8009b7c <osTimerStop+0x64>
      } else {
        stat = osError;
 8009b76:	f04f 33ff 	mov.w	r3, #4294967295
 8009b7a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009b7c:	697b      	ldr	r3, [r7, #20]
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3718      	adds	r7, #24
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
	...

08009b88 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009b88:	b480      	push	{r7}
 8009b8a:	b085      	sub	sp, #20
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	4a07      	ldr	r2, [pc, #28]	; (8009bb4 <vApplicationGetIdleTaskMemory+0x2c>)
 8009b98:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	4a06      	ldr	r2, [pc, #24]	; (8009bb8 <vApplicationGetIdleTaskMemory+0x30>)
 8009b9e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009ba6:	601a      	str	r2, [r3, #0]
}
 8009ba8:	bf00      	nop
 8009baa:	3714      	adds	r7, #20
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr
 8009bb4:	2000026c 	.word	0x2000026c
 8009bb8:	2000032c 	.word	0x2000032c

08009bbc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009bbc:	b480      	push	{r7}
 8009bbe:	b085      	sub	sp, #20
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	60b9      	str	r1, [r7, #8]
 8009bc6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	4a07      	ldr	r2, [pc, #28]	; (8009be8 <vApplicationGetTimerTaskMemory+0x2c>)
 8009bcc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	4a06      	ldr	r2, [pc, #24]	; (8009bec <vApplicationGetTimerTaskMemory+0x30>)
 8009bd2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009bda:	601a      	str	r2, [r3, #0]
}
 8009bdc:	bf00      	nop
 8009bde:	3714      	adds	r7, #20
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr
 8009be8:	2000132c 	.word	0x2000132c
 8009bec:	200013ec 	.word	0x200013ec

08009bf0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b083      	sub	sp, #12
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f103 0208 	add.w	r2, r3, #8
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f04f 32ff 	mov.w	r2, #4294967295
 8009c08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f103 0208 	add.w	r2, r3, #8
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f103 0208 	add.w	r2, r3, #8
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2200      	movs	r2, #0
 8009c22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009c24:	bf00      	nop
 8009c26:	370c      	adds	r7, #12
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr

08009c30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009c3e:	bf00      	nop
 8009c40:	370c      	adds	r7, #12
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr

08009c4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009c4a:	b480      	push	{r7}
 8009c4c:	b085      	sub	sp, #20
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
 8009c52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	685b      	ldr	r3, [r3, #4]
 8009c58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	689a      	ldr	r2, [r3, #8]
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	683a      	ldr	r2, [r7, #0]
 8009c6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	683a      	ldr	r2, [r7, #0]
 8009c74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	687a      	ldr	r2, [r7, #4]
 8009c7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	1c5a      	adds	r2, r3, #1
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	601a      	str	r2, [r3, #0]
}
 8009c86:	bf00      	nop
 8009c88:	3714      	adds	r7, #20
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c90:	4770      	bx	lr

08009c92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009c92:	b480      	push	{r7}
 8009c94:	b085      	sub	sp, #20
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	6078      	str	r0, [r7, #4]
 8009c9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ca8:	d103      	bne.n	8009cb2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	691b      	ldr	r3, [r3, #16]
 8009cae:	60fb      	str	r3, [r7, #12]
 8009cb0:	e00c      	b.n	8009ccc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	3308      	adds	r3, #8
 8009cb6:	60fb      	str	r3, [r7, #12]
 8009cb8:	e002      	b.n	8009cc0 <vListInsert+0x2e>
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	60fb      	str	r3, [r7, #12]
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	68ba      	ldr	r2, [r7, #8]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d2f6      	bcs.n	8009cba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	685a      	ldr	r2, [r3, #4]
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	685b      	ldr	r3, [r3, #4]
 8009cd8:	683a      	ldr	r2, [r7, #0]
 8009cda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	68fa      	ldr	r2, [r7, #12]
 8009ce0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	683a      	ldr	r2, [r7, #0]
 8009ce6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	687a      	ldr	r2, [r7, #4]
 8009cec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	1c5a      	adds	r2, r3, #1
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	601a      	str	r2, [r3, #0]
}
 8009cf8:	bf00      	nop
 8009cfa:	3714      	adds	r7, #20
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009d04:	b480      	push	{r7}
 8009d06:	b085      	sub	sp, #20
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	691b      	ldr	r3, [r3, #16]
 8009d10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	687a      	ldr	r2, [r7, #4]
 8009d18:	6892      	ldr	r2, [r2, #8]
 8009d1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	689b      	ldr	r3, [r3, #8]
 8009d20:	687a      	ldr	r2, [r7, #4]
 8009d22:	6852      	ldr	r2, [r2, #4]
 8009d24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	687a      	ldr	r2, [r7, #4]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d103      	bne.n	8009d38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	689a      	ldr	r2, [r3, #8]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	1e5a      	subs	r2, r3, #1
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	681b      	ldr	r3, [r3, #0]
}
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	3714      	adds	r7, #20
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr

08009d58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b084      	sub	sp, #16
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d10a      	bne.n	8009d82 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d70:	f383 8811 	msr	BASEPRI, r3
 8009d74:	f3bf 8f6f 	isb	sy
 8009d78:	f3bf 8f4f 	dsb	sy
 8009d7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009d7e:	bf00      	nop
 8009d80:	e7fe      	b.n	8009d80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009d82:	f002 f98f 	bl	800c0a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681a      	ldr	r2, [r3, #0]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d8e:	68f9      	ldr	r1, [r7, #12]
 8009d90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009d92:	fb01 f303 	mul.w	r3, r1, r3
 8009d96:	441a      	add	r2, r3
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681a      	ldr	r2, [r3, #0]
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009db2:	3b01      	subs	r3, #1
 8009db4:	68f9      	ldr	r1, [r7, #12]
 8009db6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009db8:	fb01 f303 	mul.w	r3, r1, r3
 8009dbc:	441a      	add	r2, r3
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	22ff      	movs	r2, #255	; 0xff
 8009dc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	22ff      	movs	r2, #255	; 0xff
 8009dce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d114      	bne.n	8009e02 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	691b      	ldr	r3, [r3, #16]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d01a      	beq.n	8009e16 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	3310      	adds	r3, #16
 8009de4:	4618      	mov	r0, r3
 8009de6:	f001 f95b 	bl	800b0a0 <xTaskRemoveFromEventList>
 8009dea:	4603      	mov	r3, r0
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d012      	beq.n	8009e16 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009df0:	4b0c      	ldr	r3, [pc, #48]	; (8009e24 <xQueueGenericReset+0xcc>)
 8009df2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009df6:	601a      	str	r2, [r3, #0]
 8009df8:	f3bf 8f4f 	dsb	sy
 8009dfc:	f3bf 8f6f 	isb	sy
 8009e00:	e009      	b.n	8009e16 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	3310      	adds	r3, #16
 8009e06:	4618      	mov	r0, r3
 8009e08:	f7ff fef2 	bl	8009bf0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	3324      	adds	r3, #36	; 0x24
 8009e10:	4618      	mov	r0, r3
 8009e12:	f7ff feed 	bl	8009bf0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009e16:	f002 f975 	bl	800c104 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009e1a:	2301      	movs	r3, #1
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3710      	adds	r7, #16
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}
 8009e24:	e000ed04 	.word	0xe000ed04

08009e28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b08e      	sub	sp, #56	; 0x38
 8009e2c:	af02      	add	r7, sp, #8
 8009e2e:	60f8      	str	r0, [r7, #12]
 8009e30:	60b9      	str	r1, [r7, #8]
 8009e32:	607a      	str	r2, [r7, #4]
 8009e34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d10a      	bne.n	8009e52 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e40:	f383 8811 	msr	BASEPRI, r3
 8009e44:	f3bf 8f6f 	isb	sy
 8009e48:	f3bf 8f4f 	dsb	sy
 8009e4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e4e:	bf00      	nop
 8009e50:	e7fe      	b.n	8009e50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d10a      	bne.n	8009e6e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e5c:	f383 8811 	msr	BASEPRI, r3
 8009e60:	f3bf 8f6f 	isb	sy
 8009e64:	f3bf 8f4f 	dsb	sy
 8009e68:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009e6a:	bf00      	nop
 8009e6c:	e7fe      	b.n	8009e6c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d002      	beq.n	8009e7a <xQueueGenericCreateStatic+0x52>
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d001      	beq.n	8009e7e <xQueueGenericCreateStatic+0x56>
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e000      	b.n	8009e80 <xQueueGenericCreateStatic+0x58>
 8009e7e:	2300      	movs	r3, #0
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d10a      	bne.n	8009e9a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e88:	f383 8811 	msr	BASEPRI, r3
 8009e8c:	f3bf 8f6f 	isb	sy
 8009e90:	f3bf 8f4f 	dsb	sy
 8009e94:	623b      	str	r3, [r7, #32]
}
 8009e96:	bf00      	nop
 8009e98:	e7fe      	b.n	8009e98 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d102      	bne.n	8009ea6 <xQueueGenericCreateStatic+0x7e>
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d101      	bne.n	8009eaa <xQueueGenericCreateStatic+0x82>
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e000      	b.n	8009eac <xQueueGenericCreateStatic+0x84>
 8009eaa:	2300      	movs	r3, #0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d10a      	bne.n	8009ec6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb4:	f383 8811 	msr	BASEPRI, r3
 8009eb8:	f3bf 8f6f 	isb	sy
 8009ebc:	f3bf 8f4f 	dsb	sy
 8009ec0:	61fb      	str	r3, [r7, #28]
}
 8009ec2:	bf00      	nop
 8009ec4:	e7fe      	b.n	8009ec4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009ec6:	2350      	movs	r3, #80	; 0x50
 8009ec8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	2b50      	cmp	r3, #80	; 0x50
 8009ece:	d00a      	beq.n	8009ee6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed4:	f383 8811 	msr	BASEPRI, r3
 8009ed8:	f3bf 8f6f 	isb	sy
 8009edc:	f3bf 8f4f 	dsb	sy
 8009ee0:	61bb      	str	r3, [r7, #24]
}
 8009ee2:	bf00      	nop
 8009ee4:	e7fe      	b.n	8009ee4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009ee6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d00d      	beq.n	8009f0e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009efa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f00:	9300      	str	r3, [sp, #0]
 8009f02:	4613      	mov	r3, r2
 8009f04:	687a      	ldr	r2, [r7, #4]
 8009f06:	68b9      	ldr	r1, [r7, #8]
 8009f08:	68f8      	ldr	r0, [r7, #12]
 8009f0a:	f000 f805 	bl	8009f18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3730      	adds	r7, #48	; 0x30
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	60f8      	str	r0, [r7, #12]
 8009f20:	60b9      	str	r1, [r7, #8]
 8009f22:	607a      	str	r2, [r7, #4]
 8009f24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d103      	bne.n	8009f34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009f2c:	69bb      	ldr	r3, [r7, #24]
 8009f2e:	69ba      	ldr	r2, [r7, #24]
 8009f30:	601a      	str	r2, [r3, #0]
 8009f32:	e002      	b.n	8009f3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009f34:	69bb      	ldr	r3, [r7, #24]
 8009f36:	687a      	ldr	r2, [r7, #4]
 8009f38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009f3a:	69bb      	ldr	r3, [r7, #24]
 8009f3c:	68fa      	ldr	r2, [r7, #12]
 8009f3e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	68ba      	ldr	r2, [r7, #8]
 8009f44:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009f46:	2101      	movs	r1, #1
 8009f48:	69b8      	ldr	r0, [r7, #24]
 8009f4a:	f7ff ff05 	bl	8009d58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	78fa      	ldrb	r2, [r7, #3]
 8009f52:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009f56:	bf00      	nop
 8009f58:	3710      	adds	r7, #16
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
	...

08009f60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b08e      	sub	sp, #56	; 0x38
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	60f8      	str	r0, [r7, #12]
 8009f68:	60b9      	str	r1, [r7, #8]
 8009f6a:	607a      	str	r2, [r7, #4]
 8009f6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d10a      	bne.n	8009f92 <xQueueGenericSend+0x32>
	__asm volatile
 8009f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f80:	f383 8811 	msr	BASEPRI, r3
 8009f84:	f3bf 8f6f 	isb	sy
 8009f88:	f3bf 8f4f 	dsb	sy
 8009f8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009f8e:	bf00      	nop
 8009f90:	e7fe      	b.n	8009f90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d103      	bne.n	8009fa0 <xQueueGenericSend+0x40>
 8009f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d101      	bne.n	8009fa4 <xQueueGenericSend+0x44>
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	e000      	b.n	8009fa6 <xQueueGenericSend+0x46>
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d10a      	bne.n	8009fc0 <xQueueGenericSend+0x60>
	__asm volatile
 8009faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fae:	f383 8811 	msr	BASEPRI, r3
 8009fb2:	f3bf 8f6f 	isb	sy
 8009fb6:	f3bf 8f4f 	dsb	sy
 8009fba:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009fbc:	bf00      	nop
 8009fbe:	e7fe      	b.n	8009fbe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	2b02      	cmp	r3, #2
 8009fc4:	d103      	bne.n	8009fce <xQueueGenericSend+0x6e>
 8009fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d101      	bne.n	8009fd2 <xQueueGenericSend+0x72>
 8009fce:	2301      	movs	r3, #1
 8009fd0:	e000      	b.n	8009fd4 <xQueueGenericSend+0x74>
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d10a      	bne.n	8009fee <xQueueGenericSend+0x8e>
	__asm volatile
 8009fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fdc:	f383 8811 	msr	BASEPRI, r3
 8009fe0:	f3bf 8f6f 	isb	sy
 8009fe4:	f3bf 8f4f 	dsb	sy
 8009fe8:	623b      	str	r3, [r7, #32]
}
 8009fea:	bf00      	nop
 8009fec:	e7fe      	b.n	8009fec <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009fee:	f001 fa19 	bl	800b424 <xTaskGetSchedulerState>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d102      	bne.n	8009ffe <xQueueGenericSend+0x9e>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d101      	bne.n	800a002 <xQueueGenericSend+0xa2>
 8009ffe:	2301      	movs	r3, #1
 800a000:	e000      	b.n	800a004 <xQueueGenericSend+0xa4>
 800a002:	2300      	movs	r3, #0
 800a004:	2b00      	cmp	r3, #0
 800a006:	d10a      	bne.n	800a01e <xQueueGenericSend+0xbe>
	__asm volatile
 800a008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a00c:	f383 8811 	msr	BASEPRI, r3
 800a010:	f3bf 8f6f 	isb	sy
 800a014:	f3bf 8f4f 	dsb	sy
 800a018:	61fb      	str	r3, [r7, #28]
}
 800a01a:	bf00      	nop
 800a01c:	e7fe      	b.n	800a01c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a01e:	f002 f841 	bl	800c0a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a024:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a02a:	429a      	cmp	r2, r3
 800a02c:	d302      	bcc.n	800a034 <xQueueGenericSend+0xd4>
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	2b02      	cmp	r3, #2
 800a032:	d129      	bne.n	800a088 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a034:	683a      	ldr	r2, [r7, #0]
 800a036:	68b9      	ldr	r1, [r7, #8]
 800a038:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a03a:	f000 fa0b 	bl	800a454 <prvCopyDataToQueue>
 800a03e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a044:	2b00      	cmp	r3, #0
 800a046:	d010      	beq.n	800a06a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a04a:	3324      	adds	r3, #36	; 0x24
 800a04c:	4618      	mov	r0, r3
 800a04e:	f001 f827 	bl	800b0a0 <xTaskRemoveFromEventList>
 800a052:	4603      	mov	r3, r0
 800a054:	2b00      	cmp	r3, #0
 800a056:	d013      	beq.n	800a080 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a058:	4b3f      	ldr	r3, [pc, #252]	; (800a158 <xQueueGenericSend+0x1f8>)
 800a05a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a05e:	601a      	str	r2, [r3, #0]
 800a060:	f3bf 8f4f 	dsb	sy
 800a064:	f3bf 8f6f 	isb	sy
 800a068:	e00a      	b.n	800a080 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a06a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d007      	beq.n	800a080 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a070:	4b39      	ldr	r3, [pc, #228]	; (800a158 <xQueueGenericSend+0x1f8>)
 800a072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a076:	601a      	str	r2, [r3, #0]
 800a078:	f3bf 8f4f 	dsb	sy
 800a07c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a080:	f002 f840 	bl	800c104 <vPortExitCritical>
				return pdPASS;
 800a084:	2301      	movs	r3, #1
 800a086:	e063      	b.n	800a150 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d103      	bne.n	800a096 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a08e:	f002 f839 	bl	800c104 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a092:	2300      	movs	r3, #0
 800a094:	e05c      	b.n	800a150 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d106      	bne.n	800a0aa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a09c:	f107 0314 	add.w	r3, r7, #20
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f001 f861 	bl	800b168 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a0aa:	f002 f82b 	bl	800c104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a0ae:	f000 fda1 	bl	800abf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a0b2:	f001 fff7 	bl	800c0a4 <vPortEnterCritical>
 800a0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0bc:	b25b      	sxtb	r3, r3
 800a0be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0c2:	d103      	bne.n	800a0cc <xQueueGenericSend+0x16c>
 800a0c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a0cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a0d2:	b25b      	sxtb	r3, r3
 800a0d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0d8:	d103      	bne.n	800a0e2 <xQueueGenericSend+0x182>
 800a0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0dc:	2200      	movs	r2, #0
 800a0de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a0e2:	f002 f80f 	bl	800c104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a0e6:	1d3a      	adds	r2, r7, #4
 800a0e8:	f107 0314 	add.w	r3, r7, #20
 800a0ec:	4611      	mov	r1, r2
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f001 f850 	bl	800b194 <xTaskCheckForTimeOut>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d124      	bne.n	800a144 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a0fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a0fc:	f000 faa2 	bl	800a644 <prvIsQueueFull>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d018      	beq.n	800a138 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a108:	3310      	adds	r3, #16
 800a10a:	687a      	ldr	r2, [r7, #4]
 800a10c:	4611      	mov	r1, r2
 800a10e:	4618      	mov	r0, r3
 800a110:	f000 ff76 	bl	800b000 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a114:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a116:	f000 fa2d 	bl	800a574 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a11a:	f000 fd79 	bl	800ac10 <xTaskResumeAll>
 800a11e:	4603      	mov	r3, r0
 800a120:	2b00      	cmp	r3, #0
 800a122:	f47f af7c 	bne.w	800a01e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a126:	4b0c      	ldr	r3, [pc, #48]	; (800a158 <xQueueGenericSend+0x1f8>)
 800a128:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a12c:	601a      	str	r2, [r3, #0]
 800a12e:	f3bf 8f4f 	dsb	sy
 800a132:	f3bf 8f6f 	isb	sy
 800a136:	e772      	b.n	800a01e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a138:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a13a:	f000 fa1b 	bl	800a574 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a13e:	f000 fd67 	bl	800ac10 <xTaskResumeAll>
 800a142:	e76c      	b.n	800a01e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a144:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a146:	f000 fa15 	bl	800a574 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a14a:	f000 fd61 	bl	800ac10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a14e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a150:	4618      	mov	r0, r3
 800a152:	3738      	adds	r7, #56	; 0x38
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}
 800a158:	e000ed04 	.word	0xe000ed04

0800a15c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b090      	sub	sp, #64	; 0x40
 800a160:	af00      	add	r7, sp, #0
 800a162:	60f8      	str	r0, [r7, #12]
 800a164:	60b9      	str	r1, [r7, #8]
 800a166:	607a      	str	r2, [r7, #4]
 800a168:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a170:	2b00      	cmp	r3, #0
 800a172:	d10a      	bne.n	800a18a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a178:	f383 8811 	msr	BASEPRI, r3
 800a17c:	f3bf 8f6f 	isb	sy
 800a180:	f3bf 8f4f 	dsb	sy
 800a184:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a186:	bf00      	nop
 800a188:	e7fe      	b.n	800a188 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d103      	bne.n	800a198 <xQueueGenericSendFromISR+0x3c>
 800a190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a194:	2b00      	cmp	r3, #0
 800a196:	d101      	bne.n	800a19c <xQueueGenericSendFromISR+0x40>
 800a198:	2301      	movs	r3, #1
 800a19a:	e000      	b.n	800a19e <xQueueGenericSendFromISR+0x42>
 800a19c:	2300      	movs	r3, #0
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d10a      	bne.n	800a1b8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a1a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1a6:	f383 8811 	msr	BASEPRI, r3
 800a1aa:	f3bf 8f6f 	isb	sy
 800a1ae:	f3bf 8f4f 	dsb	sy
 800a1b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a1b4:	bf00      	nop
 800a1b6:	e7fe      	b.n	800a1b6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	2b02      	cmp	r3, #2
 800a1bc:	d103      	bne.n	800a1c6 <xQueueGenericSendFromISR+0x6a>
 800a1be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1c2:	2b01      	cmp	r3, #1
 800a1c4:	d101      	bne.n	800a1ca <xQueueGenericSendFromISR+0x6e>
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	e000      	b.n	800a1cc <xQueueGenericSendFromISR+0x70>
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d10a      	bne.n	800a1e6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d4:	f383 8811 	msr	BASEPRI, r3
 800a1d8:	f3bf 8f6f 	isb	sy
 800a1dc:	f3bf 8f4f 	dsb	sy
 800a1e0:	623b      	str	r3, [r7, #32]
}
 800a1e2:	bf00      	nop
 800a1e4:	e7fe      	b.n	800a1e4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a1e6:	f002 f83f 	bl	800c268 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a1ea:	f3ef 8211 	mrs	r2, BASEPRI
 800a1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1f2:	f383 8811 	msr	BASEPRI, r3
 800a1f6:	f3bf 8f6f 	isb	sy
 800a1fa:	f3bf 8f4f 	dsb	sy
 800a1fe:	61fa      	str	r2, [r7, #28]
 800a200:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a202:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a204:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a20a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a20c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a20e:	429a      	cmp	r2, r3
 800a210:	d302      	bcc.n	800a218 <xQueueGenericSendFromISR+0xbc>
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	2b02      	cmp	r3, #2
 800a216:	d12f      	bne.n	800a278 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a21a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a21e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a226:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a228:	683a      	ldr	r2, [r7, #0]
 800a22a:	68b9      	ldr	r1, [r7, #8]
 800a22c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a22e:	f000 f911 	bl	800a454 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a232:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a23a:	d112      	bne.n	800a262 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a23c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a240:	2b00      	cmp	r3, #0
 800a242:	d016      	beq.n	800a272 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a246:	3324      	adds	r3, #36	; 0x24
 800a248:	4618      	mov	r0, r3
 800a24a:	f000 ff29 	bl	800b0a0 <xTaskRemoveFromEventList>
 800a24e:	4603      	mov	r3, r0
 800a250:	2b00      	cmp	r3, #0
 800a252:	d00e      	beq.n	800a272 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d00b      	beq.n	800a272 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2201      	movs	r2, #1
 800a25e:	601a      	str	r2, [r3, #0]
 800a260:	e007      	b.n	800a272 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a262:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a266:	3301      	adds	r3, #1
 800a268:	b2db      	uxtb	r3, r3
 800a26a:	b25a      	sxtb	r2, r3
 800a26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a26e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a272:	2301      	movs	r3, #1
 800a274:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a276:	e001      	b.n	800a27c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a278:	2300      	movs	r3, #0
 800a27a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a27c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a27e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a280:	697b      	ldr	r3, [r7, #20]
 800a282:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a286:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a288:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3740      	adds	r7, #64	; 0x40
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
	...

0800a294 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b08c      	sub	sp, #48	; 0x30
 800a298:	af00      	add	r7, sp, #0
 800a29a:	60f8      	str	r0, [r7, #12]
 800a29c:	60b9      	str	r1, [r7, #8]
 800a29e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d10a      	bne.n	800a2c4 <xQueueReceive+0x30>
	__asm volatile
 800a2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2b2:	f383 8811 	msr	BASEPRI, r3
 800a2b6:	f3bf 8f6f 	isb	sy
 800a2ba:	f3bf 8f4f 	dsb	sy
 800a2be:	623b      	str	r3, [r7, #32]
}
 800a2c0:	bf00      	nop
 800a2c2:	e7fe      	b.n	800a2c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d103      	bne.n	800a2d2 <xQueueReceive+0x3e>
 800a2ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d101      	bne.n	800a2d6 <xQueueReceive+0x42>
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	e000      	b.n	800a2d8 <xQueueReceive+0x44>
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d10a      	bne.n	800a2f2 <xQueueReceive+0x5e>
	__asm volatile
 800a2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e0:	f383 8811 	msr	BASEPRI, r3
 800a2e4:	f3bf 8f6f 	isb	sy
 800a2e8:	f3bf 8f4f 	dsb	sy
 800a2ec:	61fb      	str	r3, [r7, #28]
}
 800a2ee:	bf00      	nop
 800a2f0:	e7fe      	b.n	800a2f0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2f2:	f001 f897 	bl	800b424 <xTaskGetSchedulerState>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d102      	bne.n	800a302 <xQueueReceive+0x6e>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d101      	bne.n	800a306 <xQueueReceive+0x72>
 800a302:	2301      	movs	r3, #1
 800a304:	e000      	b.n	800a308 <xQueueReceive+0x74>
 800a306:	2300      	movs	r3, #0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d10a      	bne.n	800a322 <xQueueReceive+0x8e>
	__asm volatile
 800a30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a310:	f383 8811 	msr	BASEPRI, r3
 800a314:	f3bf 8f6f 	isb	sy
 800a318:	f3bf 8f4f 	dsb	sy
 800a31c:	61bb      	str	r3, [r7, #24]
}
 800a31e:	bf00      	nop
 800a320:	e7fe      	b.n	800a320 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a322:	f001 febf 	bl	800c0a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a32a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a32c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d01f      	beq.n	800a372 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a332:	68b9      	ldr	r1, [r7, #8]
 800a334:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a336:	f000 f8f7 	bl	800a528 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a33a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a33c:	1e5a      	subs	r2, r3, #1
 800a33e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a340:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a344:	691b      	ldr	r3, [r3, #16]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d00f      	beq.n	800a36a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a34a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a34c:	3310      	adds	r3, #16
 800a34e:	4618      	mov	r0, r3
 800a350:	f000 fea6 	bl	800b0a0 <xTaskRemoveFromEventList>
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d007      	beq.n	800a36a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a35a:	4b3d      	ldr	r3, [pc, #244]	; (800a450 <xQueueReceive+0x1bc>)
 800a35c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a360:	601a      	str	r2, [r3, #0]
 800a362:	f3bf 8f4f 	dsb	sy
 800a366:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a36a:	f001 fecb 	bl	800c104 <vPortExitCritical>
				return pdPASS;
 800a36e:	2301      	movs	r3, #1
 800a370:	e069      	b.n	800a446 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d103      	bne.n	800a380 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a378:	f001 fec4 	bl	800c104 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a37c:	2300      	movs	r3, #0
 800a37e:	e062      	b.n	800a446 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a382:	2b00      	cmp	r3, #0
 800a384:	d106      	bne.n	800a394 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a386:	f107 0310 	add.w	r3, r7, #16
 800a38a:	4618      	mov	r0, r3
 800a38c:	f000 feec 	bl	800b168 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a390:	2301      	movs	r3, #1
 800a392:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a394:	f001 feb6 	bl	800c104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a398:	f000 fc2c 	bl	800abf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a39c:	f001 fe82 	bl	800c0a4 <vPortEnterCritical>
 800a3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a3a6:	b25b      	sxtb	r3, r3
 800a3a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ac:	d103      	bne.n	800a3b6 <xQueueReceive+0x122>
 800a3ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3bc:	b25b      	sxtb	r3, r3
 800a3be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3c2:	d103      	bne.n	800a3cc <xQueueReceive+0x138>
 800a3c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3cc:	f001 fe9a 	bl	800c104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3d0:	1d3a      	adds	r2, r7, #4
 800a3d2:	f107 0310 	add.w	r3, r7, #16
 800a3d6:	4611      	mov	r1, r2
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f000 fedb 	bl	800b194 <xTaskCheckForTimeOut>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d123      	bne.n	800a42c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3e6:	f000 f917 	bl	800a618 <prvIsQueueEmpty>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d017      	beq.n	800a420 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a3f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3f2:	3324      	adds	r3, #36	; 0x24
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	4611      	mov	r1, r2
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f000 fe01 	bl	800b000 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a3fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a400:	f000 f8b8 	bl	800a574 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a404:	f000 fc04 	bl	800ac10 <xTaskResumeAll>
 800a408:	4603      	mov	r3, r0
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d189      	bne.n	800a322 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a40e:	4b10      	ldr	r3, [pc, #64]	; (800a450 <xQueueReceive+0x1bc>)
 800a410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a414:	601a      	str	r2, [r3, #0]
 800a416:	f3bf 8f4f 	dsb	sy
 800a41a:	f3bf 8f6f 	isb	sy
 800a41e:	e780      	b.n	800a322 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a420:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a422:	f000 f8a7 	bl	800a574 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a426:	f000 fbf3 	bl	800ac10 <xTaskResumeAll>
 800a42a:	e77a      	b.n	800a322 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a42c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a42e:	f000 f8a1 	bl	800a574 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a432:	f000 fbed 	bl	800ac10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a436:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a438:	f000 f8ee 	bl	800a618 <prvIsQueueEmpty>
 800a43c:	4603      	mov	r3, r0
 800a43e:	2b00      	cmp	r3, #0
 800a440:	f43f af6f 	beq.w	800a322 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a444:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a446:	4618      	mov	r0, r3
 800a448:	3730      	adds	r7, #48	; 0x30
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}
 800a44e:	bf00      	nop
 800a450:	e000ed04 	.word	0xe000ed04

0800a454 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b086      	sub	sp, #24
 800a458:	af00      	add	r7, sp, #0
 800a45a:	60f8      	str	r0, [r7, #12]
 800a45c:	60b9      	str	r1, [r7, #8]
 800a45e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a460:	2300      	movs	r3, #0
 800a462:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a468:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d10d      	bne.n	800a48e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d14d      	bne.n	800a516 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	689b      	ldr	r3, [r3, #8]
 800a47e:	4618      	mov	r0, r3
 800a480:	f000 ffee 	bl	800b460 <xTaskPriorityDisinherit>
 800a484:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	2200      	movs	r2, #0
 800a48a:	609a      	str	r2, [r3, #8]
 800a48c:	e043      	b.n	800a516 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d119      	bne.n	800a4c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	6858      	ldr	r0, [r3, #4]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a49c:	461a      	mov	r2, r3
 800a49e:	68b9      	ldr	r1, [r7, #8]
 800a4a0:	f002 fa2f 	bl	800c902 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	685a      	ldr	r2, [r3, #4]
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ac:	441a      	add	r2, r3
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	685a      	ldr	r2, [r3, #4]
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d32b      	bcc.n	800a516 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	605a      	str	r2, [r3, #4]
 800a4c6:	e026      	b.n	800a516 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	68d8      	ldr	r0, [r3, #12]
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	68b9      	ldr	r1, [r7, #8]
 800a4d4:	f002 fa15 	bl	800c902 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	68da      	ldr	r2, [r3, #12]
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4e0:	425b      	negs	r3, r3
 800a4e2:	441a      	add	r2, r3
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	68da      	ldr	r2, [r3, #12]
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d207      	bcs.n	800a504 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	689a      	ldr	r2, [r3, #8]
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4fc:	425b      	negs	r3, r3
 800a4fe:	441a      	add	r2, r3
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2b02      	cmp	r3, #2
 800a508:	d105      	bne.n	800a516 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d002      	beq.n	800a516 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	3b01      	subs	r3, #1
 800a514:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	1c5a      	adds	r2, r3, #1
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a51e:	697b      	ldr	r3, [r7, #20]
}
 800a520:	4618      	mov	r0, r3
 800a522:	3718      	adds	r7, #24
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}

0800a528 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b082      	sub	sp, #8
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a536:	2b00      	cmp	r3, #0
 800a538:	d018      	beq.n	800a56c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	68da      	ldr	r2, [r3, #12]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a542:	441a      	add	r2, r3
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	68da      	ldr	r2, [r3, #12]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	689b      	ldr	r3, [r3, #8]
 800a550:	429a      	cmp	r2, r3
 800a552:	d303      	bcc.n	800a55c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	68d9      	ldr	r1, [r3, #12]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a564:	461a      	mov	r2, r3
 800a566:	6838      	ldr	r0, [r7, #0]
 800a568:	f002 f9cb 	bl	800c902 <memcpy>
	}
}
 800a56c:	bf00      	nop
 800a56e:	3708      	adds	r7, #8
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}

0800a574 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a57c:	f001 fd92 	bl	800c0a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a586:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a588:	e011      	b.n	800a5ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d012      	beq.n	800a5b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	3324      	adds	r3, #36	; 0x24
 800a596:	4618      	mov	r0, r3
 800a598:	f000 fd82 	bl	800b0a0 <xTaskRemoveFromEventList>
 800a59c:	4603      	mov	r3, r0
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d001      	beq.n	800a5a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a5a2:	f000 fe59 	bl	800b258 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a5a6:	7bfb      	ldrb	r3, [r7, #15]
 800a5a8:	3b01      	subs	r3, #1
 800a5aa:	b2db      	uxtb	r3, r3
 800a5ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a5ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	dce9      	bgt.n	800a58a <prvUnlockQueue+0x16>
 800a5b6:	e000      	b.n	800a5ba <prvUnlockQueue+0x46>
					break;
 800a5b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	22ff      	movs	r2, #255	; 0xff
 800a5be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a5c2:	f001 fd9f 	bl	800c104 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a5c6:	f001 fd6d 	bl	800c0a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a5d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a5d2:	e011      	b.n	800a5f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	691b      	ldr	r3, [r3, #16]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d012      	beq.n	800a602 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	3310      	adds	r3, #16
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f000 fd5d 	bl	800b0a0 <xTaskRemoveFromEventList>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d001      	beq.n	800a5f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a5ec:	f000 fe34 	bl	800b258 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a5f0:	7bbb      	ldrb	r3, [r7, #14]
 800a5f2:	3b01      	subs	r3, #1
 800a5f4:	b2db      	uxtb	r3, r3
 800a5f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a5f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	dce9      	bgt.n	800a5d4 <prvUnlockQueue+0x60>
 800a600:	e000      	b.n	800a604 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a602:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	22ff      	movs	r2, #255	; 0xff
 800a608:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a60c:	f001 fd7a 	bl	800c104 <vPortExitCritical>
}
 800a610:	bf00      	nop
 800a612:	3710      	adds	r7, #16
 800a614:	46bd      	mov	sp, r7
 800a616:	bd80      	pop	{r7, pc}

0800a618 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b084      	sub	sp, #16
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a620:	f001 fd40 	bl	800c0a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d102      	bne.n	800a632 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a62c:	2301      	movs	r3, #1
 800a62e:	60fb      	str	r3, [r7, #12]
 800a630:	e001      	b.n	800a636 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a632:	2300      	movs	r3, #0
 800a634:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a636:	f001 fd65 	bl	800c104 <vPortExitCritical>

	return xReturn;
 800a63a:	68fb      	ldr	r3, [r7, #12]
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3710      	adds	r7, #16
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}

0800a644 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a64c:	f001 fd2a 	bl	800c0a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a658:	429a      	cmp	r2, r3
 800a65a:	d102      	bne.n	800a662 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a65c:	2301      	movs	r3, #1
 800a65e:	60fb      	str	r3, [r7, #12]
 800a660:	e001      	b.n	800a666 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a662:	2300      	movs	r3, #0
 800a664:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a666:	f001 fd4d 	bl	800c104 <vPortExitCritical>

	return xReturn;
 800a66a:	68fb      	ldr	r3, [r7, #12]
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3710      	adds	r7, #16
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a674:	b480      	push	{r7}
 800a676:	b085      	sub	sp, #20
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a67e:	2300      	movs	r3, #0
 800a680:	60fb      	str	r3, [r7, #12]
 800a682:	e014      	b.n	800a6ae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a684:	4a0f      	ldr	r2, [pc, #60]	; (800a6c4 <vQueueAddToRegistry+0x50>)
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d10b      	bne.n	800a6a8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a690:	490c      	ldr	r1, [pc, #48]	; (800a6c4 <vQueueAddToRegistry+0x50>)
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	683a      	ldr	r2, [r7, #0]
 800a696:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a69a:	4a0a      	ldr	r2, [pc, #40]	; (800a6c4 <vQueueAddToRegistry+0x50>)
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	00db      	lsls	r3, r3, #3
 800a6a0:	4413      	add	r3, r2
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a6a6:	e006      	b.n	800a6b6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	60fb      	str	r3, [r7, #12]
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	2b07      	cmp	r3, #7
 800a6b2:	d9e7      	bls.n	800a684 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a6b4:	bf00      	nop
 800a6b6:	bf00      	nop
 800a6b8:	3714      	adds	r7, #20
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c0:	4770      	bx	lr
 800a6c2:	bf00      	nop
 800a6c4:	20006288 	.word	0x20006288

0800a6c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b086      	sub	sp, #24
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	60f8      	str	r0, [r7, #12]
 800a6d0:	60b9      	str	r1, [r7, #8]
 800a6d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a6d8:	f001 fce4 	bl	800c0a4 <vPortEnterCritical>
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a6e2:	b25b      	sxtb	r3, r3
 800a6e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6e8:	d103      	bne.n	800a6f2 <vQueueWaitForMessageRestricted+0x2a>
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a6f8:	b25b      	sxtb	r3, r3
 800a6fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6fe:	d103      	bne.n	800a708 <vQueueWaitForMessageRestricted+0x40>
 800a700:	697b      	ldr	r3, [r7, #20]
 800a702:	2200      	movs	r2, #0
 800a704:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a708:	f001 fcfc 	bl	800c104 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a710:	2b00      	cmp	r3, #0
 800a712:	d106      	bne.n	800a722 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a714:	697b      	ldr	r3, [r7, #20]
 800a716:	3324      	adds	r3, #36	; 0x24
 800a718:	687a      	ldr	r2, [r7, #4]
 800a71a:	68b9      	ldr	r1, [r7, #8]
 800a71c:	4618      	mov	r0, r3
 800a71e:	f000 fc93 	bl	800b048 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a722:	6978      	ldr	r0, [r7, #20]
 800a724:	f7ff ff26 	bl	800a574 <prvUnlockQueue>
	}
 800a728:	bf00      	nop
 800a72a:	3718      	adds	r7, #24
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a730:	b580      	push	{r7, lr}
 800a732:	b08e      	sub	sp, #56	; 0x38
 800a734:	af04      	add	r7, sp, #16
 800a736:	60f8      	str	r0, [r7, #12]
 800a738:	60b9      	str	r1, [r7, #8]
 800a73a:	607a      	str	r2, [r7, #4]
 800a73c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a73e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a740:	2b00      	cmp	r3, #0
 800a742:	d10a      	bne.n	800a75a <xTaskCreateStatic+0x2a>
	__asm volatile
 800a744:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a748:	f383 8811 	msr	BASEPRI, r3
 800a74c:	f3bf 8f6f 	isb	sy
 800a750:	f3bf 8f4f 	dsb	sy
 800a754:	623b      	str	r3, [r7, #32]
}
 800a756:	bf00      	nop
 800a758:	e7fe      	b.n	800a758 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a75a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d10a      	bne.n	800a776 <xTaskCreateStatic+0x46>
	__asm volatile
 800a760:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a764:	f383 8811 	msr	BASEPRI, r3
 800a768:	f3bf 8f6f 	isb	sy
 800a76c:	f3bf 8f4f 	dsb	sy
 800a770:	61fb      	str	r3, [r7, #28]
}
 800a772:	bf00      	nop
 800a774:	e7fe      	b.n	800a774 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a776:	23c0      	movs	r3, #192	; 0xc0
 800a778:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	2bc0      	cmp	r3, #192	; 0xc0
 800a77e:	d00a      	beq.n	800a796 <xTaskCreateStatic+0x66>
	__asm volatile
 800a780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a784:	f383 8811 	msr	BASEPRI, r3
 800a788:	f3bf 8f6f 	isb	sy
 800a78c:	f3bf 8f4f 	dsb	sy
 800a790:	61bb      	str	r3, [r7, #24]
}
 800a792:	bf00      	nop
 800a794:	e7fe      	b.n	800a794 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a796:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d01e      	beq.n	800a7dc <xTaskCreateStatic+0xac>
 800a79e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d01b      	beq.n	800a7dc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a7a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7a6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a7a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a7ac:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a7ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7b0:	2202      	movs	r2, #2
 800a7b2:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	9303      	str	r3, [sp, #12]
 800a7ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7bc:	9302      	str	r3, [sp, #8]
 800a7be:	f107 0314 	add.w	r3, r7, #20
 800a7c2:	9301      	str	r3, [sp, #4]
 800a7c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7c6:	9300      	str	r3, [sp, #0]
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	687a      	ldr	r2, [r7, #4]
 800a7cc:	68b9      	ldr	r1, [r7, #8]
 800a7ce:	68f8      	ldr	r0, [r7, #12]
 800a7d0:	f000 f850 	bl	800a874 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a7d6:	f000 f8f7 	bl	800a9c8 <prvAddNewTaskToReadyList>
 800a7da:	e001      	b.n	800a7e0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a7e0:	697b      	ldr	r3, [r7, #20]
	}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3728      	adds	r7, #40	; 0x28
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b08c      	sub	sp, #48	; 0x30
 800a7ee:	af04      	add	r7, sp, #16
 800a7f0:	60f8      	str	r0, [r7, #12]
 800a7f2:	60b9      	str	r1, [r7, #8]
 800a7f4:	603b      	str	r3, [r7, #0]
 800a7f6:	4613      	mov	r3, r2
 800a7f8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a7fa:	88fb      	ldrh	r3, [r7, #6]
 800a7fc:	009b      	lsls	r3, r3, #2
 800a7fe:	4618      	mov	r0, r3
 800a800:	f001 fd72 	bl	800c2e8 <pvPortMalloc>
 800a804:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d00e      	beq.n	800a82a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a80c:	20c0      	movs	r0, #192	; 0xc0
 800a80e:	f001 fd6b 	bl	800c2e8 <pvPortMalloc>
 800a812:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a814:	69fb      	ldr	r3, [r7, #28]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d003      	beq.n	800a822 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a81a:	69fb      	ldr	r3, [r7, #28]
 800a81c:	697a      	ldr	r2, [r7, #20]
 800a81e:	631a      	str	r2, [r3, #48]	; 0x30
 800a820:	e005      	b.n	800a82e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a822:	6978      	ldr	r0, [r7, #20]
 800a824:	f001 fe2c 	bl	800c480 <vPortFree>
 800a828:	e001      	b.n	800a82e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a82a:	2300      	movs	r3, #0
 800a82c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a82e:	69fb      	ldr	r3, [r7, #28]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d017      	beq.n	800a864 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	2200      	movs	r2, #0
 800a838:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a83c:	88fa      	ldrh	r2, [r7, #6]
 800a83e:	2300      	movs	r3, #0
 800a840:	9303      	str	r3, [sp, #12]
 800a842:	69fb      	ldr	r3, [r7, #28]
 800a844:	9302      	str	r3, [sp, #8]
 800a846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a848:	9301      	str	r3, [sp, #4]
 800a84a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a84c:	9300      	str	r3, [sp, #0]
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	68b9      	ldr	r1, [r7, #8]
 800a852:	68f8      	ldr	r0, [r7, #12]
 800a854:	f000 f80e 	bl	800a874 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a858:	69f8      	ldr	r0, [r7, #28]
 800a85a:	f000 f8b5 	bl	800a9c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a85e:	2301      	movs	r3, #1
 800a860:	61bb      	str	r3, [r7, #24]
 800a862:	e002      	b.n	800a86a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a864:	f04f 33ff 	mov.w	r3, #4294967295
 800a868:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a86a:	69bb      	ldr	r3, [r7, #24]
	}
 800a86c:	4618      	mov	r0, r3
 800a86e:	3720      	adds	r7, #32
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}

0800a874 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b088      	sub	sp, #32
 800a878:	af00      	add	r7, sp, #0
 800a87a:	60f8      	str	r0, [r7, #12]
 800a87c:	60b9      	str	r1, [r7, #8]
 800a87e:	607a      	str	r2, [r7, #4]
 800a880:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a884:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	009b      	lsls	r3, r3, #2
 800a88a:	461a      	mov	r2, r3
 800a88c:	21a5      	movs	r1, #165	; 0xa5
 800a88e:	f002 f846 	bl	800c91e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a89c:	3b01      	subs	r3, #1
 800a89e:	009b      	lsls	r3, r3, #2
 800a8a0:	4413      	add	r3, r2
 800a8a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a8a4:	69bb      	ldr	r3, [r7, #24]
 800a8a6:	f023 0307 	bic.w	r3, r3, #7
 800a8aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a8ac:	69bb      	ldr	r3, [r7, #24]
 800a8ae:	f003 0307 	and.w	r3, r3, #7
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d00a      	beq.n	800a8cc <prvInitialiseNewTask+0x58>
	__asm volatile
 800a8b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ba:	f383 8811 	msr	BASEPRI, r3
 800a8be:	f3bf 8f6f 	isb	sy
 800a8c2:	f3bf 8f4f 	dsb	sy
 800a8c6:	617b      	str	r3, [r7, #20]
}
 800a8c8:	bf00      	nop
 800a8ca:	e7fe      	b.n	800a8ca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d01f      	beq.n	800a912 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	61fb      	str	r3, [r7, #28]
 800a8d6:	e012      	b.n	800a8fe <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a8d8:	68ba      	ldr	r2, [r7, #8]
 800a8da:	69fb      	ldr	r3, [r7, #28]
 800a8dc:	4413      	add	r3, r2
 800a8de:	7819      	ldrb	r1, [r3, #0]
 800a8e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8e2:	69fb      	ldr	r3, [r7, #28]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	3334      	adds	r3, #52	; 0x34
 800a8e8:	460a      	mov	r2, r1
 800a8ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a8ec:	68ba      	ldr	r2, [r7, #8]
 800a8ee:	69fb      	ldr	r3, [r7, #28]
 800a8f0:	4413      	add	r3, r2
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d006      	beq.n	800a906 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8f8:	69fb      	ldr	r3, [r7, #28]
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	61fb      	str	r3, [r7, #28]
 800a8fe:	69fb      	ldr	r3, [r7, #28]
 800a900:	2b0f      	cmp	r3, #15
 800a902:	d9e9      	bls.n	800a8d8 <prvInitialiseNewTask+0x64>
 800a904:	e000      	b.n	800a908 <prvInitialiseNewTask+0x94>
			{
				break;
 800a906:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a90a:	2200      	movs	r2, #0
 800a90c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a910:	e003      	b.n	800a91a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a914:	2200      	movs	r2, #0
 800a916:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a91a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a91c:	2b37      	cmp	r3, #55	; 0x37
 800a91e:	d901      	bls.n	800a924 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a920:	2337      	movs	r3, #55	; 0x37
 800a922:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a926:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a928:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a92a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a92c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a92e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a932:	2200      	movs	r2, #0
 800a934:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a938:	3304      	adds	r3, #4
 800a93a:	4618      	mov	r0, r3
 800a93c:	f7ff f978 	bl	8009c30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a942:	3318      	adds	r3, #24
 800a944:	4618      	mov	r0, r3
 800a946:	f7ff f973 	bl	8009c30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a94c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a94e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a952:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a958:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a95a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a95c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a95e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a962:	2200      	movs	r2, #0
 800a964:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a968:	2200      	movs	r2, #0
 800a96a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a96e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a970:	2200      	movs	r2, #0
 800a972:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a978:	3358      	adds	r3, #88	; 0x58
 800a97a:	2260      	movs	r2, #96	; 0x60
 800a97c:	2100      	movs	r1, #0
 800a97e:	4618      	mov	r0, r3
 800a980:	f001 ffcd 	bl	800c91e <memset>
 800a984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a986:	4a0d      	ldr	r2, [pc, #52]	; (800a9bc <prvInitialiseNewTask+0x148>)
 800a988:	65da      	str	r2, [r3, #92]	; 0x5c
 800a98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a98c:	4a0c      	ldr	r2, [pc, #48]	; (800a9c0 <prvInitialiseNewTask+0x14c>)
 800a98e:	661a      	str	r2, [r3, #96]	; 0x60
 800a990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a992:	4a0c      	ldr	r2, [pc, #48]	; (800a9c4 <prvInitialiseNewTask+0x150>)
 800a994:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a996:	683a      	ldr	r2, [r7, #0]
 800a998:	68f9      	ldr	r1, [r7, #12]
 800a99a:	69b8      	ldr	r0, [r7, #24]
 800a99c:	f001 fa54 	bl	800be48 <pxPortInitialiseStack>
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9a4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a9a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d002      	beq.n	800a9b2 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a9ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a9b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a9b2:	bf00      	nop
 800a9b4:	3720      	adds	r7, #32
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	080125e8 	.word	0x080125e8
 800a9c0:	08012608 	.word	0x08012608
 800a9c4:	080125c8 	.word	0x080125c8

0800a9c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a9d0:	f001 fb68 	bl	800c0a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a9d4:	4b2d      	ldr	r3, [pc, #180]	; (800aa8c <prvAddNewTaskToReadyList+0xc4>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	3301      	adds	r3, #1
 800a9da:	4a2c      	ldr	r2, [pc, #176]	; (800aa8c <prvAddNewTaskToReadyList+0xc4>)
 800a9dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a9de:	4b2c      	ldr	r3, [pc, #176]	; (800aa90 <prvAddNewTaskToReadyList+0xc8>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d109      	bne.n	800a9fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a9e6:	4a2a      	ldr	r2, [pc, #168]	; (800aa90 <prvAddNewTaskToReadyList+0xc8>)
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a9ec:	4b27      	ldr	r3, [pc, #156]	; (800aa8c <prvAddNewTaskToReadyList+0xc4>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	d110      	bne.n	800aa16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a9f4:	f000 fc54 	bl	800b2a0 <prvInitialiseTaskLists>
 800a9f8:	e00d      	b.n	800aa16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a9fa:	4b26      	ldr	r3, [pc, #152]	; (800aa94 <prvAddNewTaskToReadyList+0xcc>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d109      	bne.n	800aa16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800aa02:	4b23      	ldr	r3, [pc, #140]	; (800aa90 <prvAddNewTaskToReadyList+0xc8>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d802      	bhi.n	800aa16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800aa10:	4a1f      	ldr	r2, [pc, #124]	; (800aa90 <prvAddNewTaskToReadyList+0xc8>)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800aa16:	4b20      	ldr	r3, [pc, #128]	; (800aa98 <prvAddNewTaskToReadyList+0xd0>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	4a1e      	ldr	r2, [pc, #120]	; (800aa98 <prvAddNewTaskToReadyList+0xd0>)
 800aa1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800aa20:	4b1d      	ldr	r3, [pc, #116]	; (800aa98 <prvAddNewTaskToReadyList+0xd0>)
 800aa22:	681a      	ldr	r2, [r3, #0]
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa2c:	4b1b      	ldr	r3, [pc, #108]	; (800aa9c <prvAddNewTaskToReadyList+0xd4>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	429a      	cmp	r2, r3
 800aa32:	d903      	bls.n	800aa3c <prvAddNewTaskToReadyList+0x74>
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa38:	4a18      	ldr	r2, [pc, #96]	; (800aa9c <prvAddNewTaskToReadyList+0xd4>)
 800aa3a:	6013      	str	r3, [r2, #0]
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa40:	4613      	mov	r3, r2
 800aa42:	009b      	lsls	r3, r3, #2
 800aa44:	4413      	add	r3, r2
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	4a15      	ldr	r2, [pc, #84]	; (800aaa0 <prvAddNewTaskToReadyList+0xd8>)
 800aa4a:	441a      	add	r2, r3
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	3304      	adds	r3, #4
 800aa50:	4619      	mov	r1, r3
 800aa52:	4610      	mov	r0, r2
 800aa54:	f7ff f8f9 	bl	8009c4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aa58:	f001 fb54 	bl	800c104 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aa5c:	4b0d      	ldr	r3, [pc, #52]	; (800aa94 <prvAddNewTaskToReadyList+0xcc>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d00e      	beq.n	800aa82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800aa64:	4b0a      	ldr	r3, [pc, #40]	; (800aa90 <prvAddNewTaskToReadyList+0xc8>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d207      	bcs.n	800aa82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aa72:	4b0c      	ldr	r3, [pc, #48]	; (800aaa4 <prvAddNewTaskToReadyList+0xdc>)
 800aa74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa78:	601a      	str	r2, [r3, #0]
 800aa7a:	f3bf 8f4f 	dsb	sy
 800aa7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa82:	bf00      	nop
 800aa84:	3708      	adds	r7, #8
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
 800aa8a:	bf00      	nop
 800aa8c:	200038c0 	.word	0x200038c0
 800aa90:	200033ec 	.word	0x200033ec
 800aa94:	200038cc 	.word	0x200038cc
 800aa98:	200038dc 	.word	0x200038dc
 800aa9c:	200038c8 	.word	0x200038c8
 800aaa0:	200033f0 	.word	0x200033f0
 800aaa4:	e000ed04 	.word	0xe000ed04

0800aaa8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800aab0:	2300      	movs	r3, #0
 800aab2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d017      	beq.n	800aaea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800aaba:	4b13      	ldr	r3, [pc, #76]	; (800ab08 <vTaskDelay+0x60>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d00a      	beq.n	800aad8 <vTaskDelay+0x30>
	__asm volatile
 800aac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac6:	f383 8811 	msr	BASEPRI, r3
 800aaca:	f3bf 8f6f 	isb	sy
 800aace:	f3bf 8f4f 	dsb	sy
 800aad2:	60bb      	str	r3, [r7, #8]
}
 800aad4:	bf00      	nop
 800aad6:	e7fe      	b.n	800aad6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800aad8:	f000 f88c 	bl	800abf4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aadc:	2100      	movs	r1, #0
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 fd2c 	bl	800b53c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aae4:	f000 f894 	bl	800ac10 <xTaskResumeAll>
 800aae8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d107      	bne.n	800ab00 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800aaf0:	4b06      	ldr	r3, [pc, #24]	; (800ab0c <vTaskDelay+0x64>)
 800aaf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaf6:	601a      	str	r2, [r3, #0]
 800aaf8:	f3bf 8f4f 	dsb	sy
 800aafc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ab00:	bf00      	nop
 800ab02:	3710      	adds	r7, #16
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd80      	pop	{r7, pc}
 800ab08:	200038e8 	.word	0x200038e8
 800ab0c:	e000ed04 	.word	0xe000ed04

0800ab10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b08a      	sub	sp, #40	; 0x28
 800ab14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ab16:	2300      	movs	r3, #0
 800ab18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ab1e:	463a      	mov	r2, r7
 800ab20:	1d39      	adds	r1, r7, #4
 800ab22:	f107 0308 	add.w	r3, r7, #8
 800ab26:	4618      	mov	r0, r3
 800ab28:	f7ff f82e 	bl	8009b88 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ab2c:	6839      	ldr	r1, [r7, #0]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	68ba      	ldr	r2, [r7, #8]
 800ab32:	9202      	str	r2, [sp, #8]
 800ab34:	9301      	str	r3, [sp, #4]
 800ab36:	2300      	movs	r3, #0
 800ab38:	9300      	str	r3, [sp, #0]
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	460a      	mov	r2, r1
 800ab3e:	4925      	ldr	r1, [pc, #148]	; (800abd4 <vTaskStartScheduler+0xc4>)
 800ab40:	4825      	ldr	r0, [pc, #148]	; (800abd8 <vTaskStartScheduler+0xc8>)
 800ab42:	f7ff fdf5 	bl	800a730 <xTaskCreateStatic>
 800ab46:	4603      	mov	r3, r0
 800ab48:	4a24      	ldr	r2, [pc, #144]	; (800abdc <vTaskStartScheduler+0xcc>)
 800ab4a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ab4c:	4b23      	ldr	r3, [pc, #140]	; (800abdc <vTaskStartScheduler+0xcc>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d002      	beq.n	800ab5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ab54:	2301      	movs	r3, #1
 800ab56:	617b      	str	r3, [r7, #20]
 800ab58:	e001      	b.n	800ab5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d102      	bne.n	800ab6a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ab64:	f000 fd3e 	bl	800b5e4 <xTimerCreateTimerTask>
 800ab68:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	d11d      	bne.n	800abac <vTaskStartScheduler+0x9c>
	__asm volatile
 800ab70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab74:	f383 8811 	msr	BASEPRI, r3
 800ab78:	f3bf 8f6f 	isb	sy
 800ab7c:	f3bf 8f4f 	dsb	sy
 800ab80:	613b      	str	r3, [r7, #16]
}
 800ab82:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ab84:	4b16      	ldr	r3, [pc, #88]	; (800abe0 <vTaskStartScheduler+0xd0>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	3358      	adds	r3, #88	; 0x58
 800ab8a:	4a16      	ldr	r2, [pc, #88]	; (800abe4 <vTaskStartScheduler+0xd4>)
 800ab8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ab8e:	4b16      	ldr	r3, [pc, #88]	; (800abe8 <vTaskStartScheduler+0xd8>)
 800ab90:	f04f 32ff 	mov.w	r2, #4294967295
 800ab94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ab96:	4b15      	ldr	r3, [pc, #84]	; (800abec <vTaskStartScheduler+0xdc>)
 800ab98:	2201      	movs	r2, #1
 800ab9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ab9c:	4b14      	ldr	r3, [pc, #80]	; (800abf0 <vTaskStartScheduler+0xe0>)
 800ab9e:	2200      	movs	r2, #0
 800aba0:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800aba2:	f7f6 fa23 	bl	8000fec <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aba6:	f001 f9db 	bl	800bf60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800abaa:	e00e      	b.n	800abca <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb2:	d10a      	bne.n	800abca <vTaskStartScheduler+0xba>
	__asm volatile
 800abb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abb8:	f383 8811 	msr	BASEPRI, r3
 800abbc:	f3bf 8f6f 	isb	sy
 800abc0:	f3bf 8f4f 	dsb	sy
 800abc4:	60fb      	str	r3, [r7, #12]
}
 800abc6:	bf00      	nop
 800abc8:	e7fe      	b.n	800abc8 <vTaskStartScheduler+0xb8>
}
 800abca:	bf00      	nop
 800abcc:	3718      	adds	r7, #24
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop
 800abd4:	08012534 	.word	0x08012534
 800abd8:	0800b271 	.word	0x0800b271
 800abdc:	200038e4 	.word	0x200038e4
 800abe0:	200033ec 	.word	0x200033ec
 800abe4:	20000040 	.word	0x20000040
 800abe8:	200038e0 	.word	0x200038e0
 800abec:	200038cc 	.word	0x200038cc
 800abf0:	200038c4 	.word	0x200038c4

0800abf4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800abf4:	b480      	push	{r7}
 800abf6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800abf8:	4b04      	ldr	r3, [pc, #16]	; (800ac0c <vTaskSuspendAll+0x18>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	3301      	adds	r3, #1
 800abfe:	4a03      	ldr	r2, [pc, #12]	; (800ac0c <vTaskSuspendAll+0x18>)
 800ac00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ac02:	bf00      	nop
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr
 800ac0c:	200038e8 	.word	0x200038e8

0800ac10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ac16:	2300      	movs	r3, #0
 800ac18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ac1e:	4b42      	ldr	r3, [pc, #264]	; (800ad28 <xTaskResumeAll+0x118>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d10a      	bne.n	800ac3c <xTaskResumeAll+0x2c>
	__asm volatile
 800ac26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac2a:	f383 8811 	msr	BASEPRI, r3
 800ac2e:	f3bf 8f6f 	isb	sy
 800ac32:	f3bf 8f4f 	dsb	sy
 800ac36:	603b      	str	r3, [r7, #0]
}
 800ac38:	bf00      	nop
 800ac3a:	e7fe      	b.n	800ac3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ac3c:	f001 fa32 	bl	800c0a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ac40:	4b39      	ldr	r3, [pc, #228]	; (800ad28 <xTaskResumeAll+0x118>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	3b01      	subs	r3, #1
 800ac46:	4a38      	ldr	r2, [pc, #224]	; (800ad28 <xTaskResumeAll+0x118>)
 800ac48:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac4a:	4b37      	ldr	r3, [pc, #220]	; (800ad28 <xTaskResumeAll+0x118>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d162      	bne.n	800ad18 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ac52:	4b36      	ldr	r3, [pc, #216]	; (800ad2c <xTaskResumeAll+0x11c>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d05e      	beq.n	800ad18 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac5a:	e02f      	b.n	800acbc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac5c:	4b34      	ldr	r3, [pc, #208]	; (800ad30 <xTaskResumeAll+0x120>)
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	68db      	ldr	r3, [r3, #12]
 800ac62:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	3318      	adds	r3, #24
 800ac68:	4618      	mov	r0, r3
 800ac6a:	f7ff f84b 	bl	8009d04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	3304      	adds	r3, #4
 800ac72:	4618      	mov	r0, r3
 800ac74:	f7ff f846 	bl	8009d04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac7c:	4b2d      	ldr	r3, [pc, #180]	; (800ad34 <xTaskResumeAll+0x124>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	429a      	cmp	r2, r3
 800ac82:	d903      	bls.n	800ac8c <xTaskResumeAll+0x7c>
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac88:	4a2a      	ldr	r2, [pc, #168]	; (800ad34 <xTaskResumeAll+0x124>)
 800ac8a:	6013      	str	r3, [r2, #0]
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac90:	4613      	mov	r3, r2
 800ac92:	009b      	lsls	r3, r3, #2
 800ac94:	4413      	add	r3, r2
 800ac96:	009b      	lsls	r3, r3, #2
 800ac98:	4a27      	ldr	r2, [pc, #156]	; (800ad38 <xTaskResumeAll+0x128>)
 800ac9a:	441a      	add	r2, r3
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	3304      	adds	r3, #4
 800aca0:	4619      	mov	r1, r3
 800aca2:	4610      	mov	r0, r2
 800aca4:	f7fe ffd1 	bl	8009c4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acac:	4b23      	ldr	r3, [pc, #140]	; (800ad3c <xTaskResumeAll+0x12c>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d302      	bcc.n	800acbc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800acb6:	4b22      	ldr	r3, [pc, #136]	; (800ad40 <xTaskResumeAll+0x130>)
 800acb8:	2201      	movs	r2, #1
 800acba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800acbc:	4b1c      	ldr	r3, [pc, #112]	; (800ad30 <xTaskResumeAll+0x120>)
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d1cb      	bne.n	800ac5c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d001      	beq.n	800acce <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800acca:	f000 fb8b 	bl	800b3e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800acce:	4b1d      	ldr	r3, [pc, #116]	; (800ad44 <xTaskResumeAll+0x134>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d010      	beq.n	800acfc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800acda:	f000 f847 	bl	800ad6c <xTaskIncrementTick>
 800acde:	4603      	mov	r3, r0
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d002      	beq.n	800acea <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ace4:	4b16      	ldr	r3, [pc, #88]	; (800ad40 <xTaskResumeAll+0x130>)
 800ace6:	2201      	movs	r2, #1
 800ace8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	3b01      	subs	r3, #1
 800acee:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d1f1      	bne.n	800acda <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800acf6:	4b13      	ldr	r3, [pc, #76]	; (800ad44 <xTaskResumeAll+0x134>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800acfc:	4b10      	ldr	r3, [pc, #64]	; (800ad40 <xTaskResumeAll+0x130>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d009      	beq.n	800ad18 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ad04:	2301      	movs	r3, #1
 800ad06:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ad08:	4b0f      	ldr	r3, [pc, #60]	; (800ad48 <xTaskResumeAll+0x138>)
 800ad0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad0e:	601a      	str	r2, [r3, #0]
 800ad10:	f3bf 8f4f 	dsb	sy
 800ad14:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ad18:	f001 f9f4 	bl	800c104 <vPortExitCritical>

	return xAlreadyYielded;
 800ad1c:	68bb      	ldr	r3, [r7, #8]
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3710      	adds	r7, #16
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}
 800ad26:	bf00      	nop
 800ad28:	200038e8 	.word	0x200038e8
 800ad2c:	200038c0 	.word	0x200038c0
 800ad30:	20003880 	.word	0x20003880
 800ad34:	200038c8 	.word	0x200038c8
 800ad38:	200033f0 	.word	0x200033f0
 800ad3c:	200033ec 	.word	0x200033ec
 800ad40:	200038d4 	.word	0x200038d4
 800ad44:	200038d0 	.word	0x200038d0
 800ad48:	e000ed04 	.word	0xe000ed04

0800ad4c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	b083      	sub	sp, #12
 800ad50:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ad52:	4b05      	ldr	r3, [pc, #20]	; (800ad68 <xTaskGetTickCount+0x1c>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ad58:	687b      	ldr	r3, [r7, #4]
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	370c      	adds	r7, #12
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad64:	4770      	bx	lr
 800ad66:	bf00      	nop
 800ad68:	200038c4 	.word	0x200038c4

0800ad6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b086      	sub	sp, #24
 800ad70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ad72:	2300      	movs	r3, #0
 800ad74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad76:	4b4f      	ldr	r3, [pc, #316]	; (800aeb4 <xTaskIncrementTick+0x148>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	f040 808f 	bne.w	800ae9e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ad80:	4b4d      	ldr	r3, [pc, #308]	; (800aeb8 <xTaskIncrementTick+0x14c>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	3301      	adds	r3, #1
 800ad86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ad88:	4a4b      	ldr	r2, [pc, #300]	; (800aeb8 <xTaskIncrementTick+0x14c>)
 800ad8a:	693b      	ldr	r3, [r7, #16]
 800ad8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d120      	bne.n	800add6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ad94:	4b49      	ldr	r3, [pc, #292]	; (800aebc <xTaskIncrementTick+0x150>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d00a      	beq.n	800adb4 <xTaskIncrementTick+0x48>
	__asm volatile
 800ad9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada2:	f383 8811 	msr	BASEPRI, r3
 800ada6:	f3bf 8f6f 	isb	sy
 800adaa:	f3bf 8f4f 	dsb	sy
 800adae:	603b      	str	r3, [r7, #0]
}
 800adb0:	bf00      	nop
 800adb2:	e7fe      	b.n	800adb2 <xTaskIncrementTick+0x46>
 800adb4:	4b41      	ldr	r3, [pc, #260]	; (800aebc <xTaskIncrementTick+0x150>)
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	60fb      	str	r3, [r7, #12]
 800adba:	4b41      	ldr	r3, [pc, #260]	; (800aec0 <xTaskIncrementTick+0x154>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	4a3f      	ldr	r2, [pc, #252]	; (800aebc <xTaskIncrementTick+0x150>)
 800adc0:	6013      	str	r3, [r2, #0]
 800adc2:	4a3f      	ldr	r2, [pc, #252]	; (800aec0 <xTaskIncrementTick+0x154>)
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	6013      	str	r3, [r2, #0]
 800adc8:	4b3e      	ldr	r3, [pc, #248]	; (800aec4 <xTaskIncrementTick+0x158>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	3301      	adds	r3, #1
 800adce:	4a3d      	ldr	r2, [pc, #244]	; (800aec4 <xTaskIncrementTick+0x158>)
 800add0:	6013      	str	r3, [r2, #0]
 800add2:	f000 fb07 	bl	800b3e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800add6:	4b3c      	ldr	r3, [pc, #240]	; (800aec8 <xTaskIncrementTick+0x15c>)
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	693a      	ldr	r2, [r7, #16]
 800addc:	429a      	cmp	r2, r3
 800adde:	d349      	bcc.n	800ae74 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ade0:	4b36      	ldr	r3, [pc, #216]	; (800aebc <xTaskIncrementTick+0x150>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d104      	bne.n	800adf4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800adea:	4b37      	ldr	r3, [pc, #220]	; (800aec8 <xTaskIncrementTick+0x15c>)
 800adec:	f04f 32ff 	mov.w	r2, #4294967295
 800adf0:	601a      	str	r2, [r3, #0]
					break;
 800adf2:	e03f      	b.n	800ae74 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adf4:	4b31      	ldr	r3, [pc, #196]	; (800aebc <xTaskIncrementTick+0x150>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	68db      	ldr	r3, [r3, #12]
 800adfa:	68db      	ldr	r3, [r3, #12]
 800adfc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ae04:	693a      	ldr	r2, [r7, #16]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	d203      	bcs.n	800ae14 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ae0c:	4a2e      	ldr	r2, [pc, #184]	; (800aec8 <xTaskIncrementTick+0x15c>)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ae12:	e02f      	b.n	800ae74 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	3304      	adds	r3, #4
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f7fe ff73 	bl	8009d04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d004      	beq.n	800ae30 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	3318      	adds	r3, #24
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f7fe ff6a 	bl	8009d04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae34:	4b25      	ldr	r3, [pc, #148]	; (800aecc <xTaskIncrementTick+0x160>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d903      	bls.n	800ae44 <xTaskIncrementTick+0xd8>
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae40:	4a22      	ldr	r2, [pc, #136]	; (800aecc <xTaskIncrementTick+0x160>)
 800ae42:	6013      	str	r3, [r2, #0]
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae48:	4613      	mov	r3, r2
 800ae4a:	009b      	lsls	r3, r3, #2
 800ae4c:	4413      	add	r3, r2
 800ae4e:	009b      	lsls	r3, r3, #2
 800ae50:	4a1f      	ldr	r2, [pc, #124]	; (800aed0 <xTaskIncrementTick+0x164>)
 800ae52:	441a      	add	r2, r3
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	3304      	adds	r3, #4
 800ae58:	4619      	mov	r1, r3
 800ae5a:	4610      	mov	r0, r2
 800ae5c:	f7fe fef5 	bl	8009c4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae64:	4b1b      	ldr	r3, [pc, #108]	; (800aed4 <xTaskIncrementTick+0x168>)
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	d3b8      	bcc.n	800ade0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ae6e:	2301      	movs	r3, #1
 800ae70:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae72:	e7b5      	b.n	800ade0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ae74:	4b17      	ldr	r3, [pc, #92]	; (800aed4 <xTaskIncrementTick+0x168>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae7a:	4915      	ldr	r1, [pc, #84]	; (800aed0 <xTaskIncrementTick+0x164>)
 800ae7c:	4613      	mov	r3, r2
 800ae7e:	009b      	lsls	r3, r3, #2
 800ae80:	4413      	add	r3, r2
 800ae82:	009b      	lsls	r3, r3, #2
 800ae84:	440b      	add	r3, r1
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	2b01      	cmp	r3, #1
 800ae8a:	d901      	bls.n	800ae90 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ae90:	4b11      	ldr	r3, [pc, #68]	; (800aed8 <xTaskIncrementTick+0x16c>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d007      	beq.n	800aea8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ae98:	2301      	movs	r3, #1
 800ae9a:	617b      	str	r3, [r7, #20]
 800ae9c:	e004      	b.n	800aea8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ae9e:	4b0f      	ldr	r3, [pc, #60]	; (800aedc <xTaskIncrementTick+0x170>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	3301      	adds	r3, #1
 800aea4:	4a0d      	ldr	r2, [pc, #52]	; (800aedc <xTaskIncrementTick+0x170>)
 800aea6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800aea8:	697b      	ldr	r3, [r7, #20]
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3718      	adds	r7, #24
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}
 800aeb2:	bf00      	nop
 800aeb4:	200038e8 	.word	0x200038e8
 800aeb8:	200038c4 	.word	0x200038c4
 800aebc:	20003878 	.word	0x20003878
 800aec0:	2000387c 	.word	0x2000387c
 800aec4:	200038d8 	.word	0x200038d8
 800aec8:	200038e0 	.word	0x200038e0
 800aecc:	200038c8 	.word	0x200038c8
 800aed0:	200033f0 	.word	0x200033f0
 800aed4:	200033ec 	.word	0x200033ec
 800aed8:	200038d4 	.word	0x200038d4
 800aedc:	200038d0 	.word	0x200038d0

0800aee0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b084      	sub	sp, #16
 800aee4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aee6:	4b3e      	ldr	r3, [pc, #248]	; (800afe0 <vTaskSwitchContext+0x100>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d003      	beq.n	800aef6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aeee:	4b3d      	ldr	r3, [pc, #244]	; (800afe4 <vTaskSwitchContext+0x104>)
 800aef0:	2201      	movs	r2, #1
 800aef2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aef4:	e070      	b.n	800afd8 <vTaskSwitchContext+0xf8>
		xYieldPending = pdFALSE;
 800aef6:	4b3b      	ldr	r3, [pc, #236]	; (800afe4 <vTaskSwitchContext+0x104>)
 800aef8:	2200      	movs	r2, #0
 800aefa:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800aefc:	f7f6 f87d 	bl	8000ffa <getRunTimeCounterValue>
 800af00:	4603      	mov	r3, r0
 800af02:	4a39      	ldr	r2, [pc, #228]	; (800afe8 <vTaskSwitchContext+0x108>)
 800af04:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800af06:	4b38      	ldr	r3, [pc, #224]	; (800afe8 <vTaskSwitchContext+0x108>)
 800af08:	681a      	ldr	r2, [r3, #0]
 800af0a:	4b38      	ldr	r3, [pc, #224]	; (800afec <vTaskSwitchContext+0x10c>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	429a      	cmp	r2, r3
 800af10:	d909      	bls.n	800af26 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800af12:	4b37      	ldr	r3, [pc, #220]	; (800aff0 <vTaskSwitchContext+0x110>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800af18:	4a33      	ldr	r2, [pc, #204]	; (800afe8 <vTaskSwitchContext+0x108>)
 800af1a:	6810      	ldr	r0, [r2, #0]
 800af1c:	4a33      	ldr	r2, [pc, #204]	; (800afec <vTaskSwitchContext+0x10c>)
 800af1e:	6812      	ldr	r2, [r2, #0]
 800af20:	1a82      	subs	r2, r0, r2
 800af22:	440a      	add	r2, r1
 800af24:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800af26:	4b30      	ldr	r3, [pc, #192]	; (800afe8 <vTaskSwitchContext+0x108>)
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	4a30      	ldr	r2, [pc, #192]	; (800afec <vTaskSwitchContext+0x10c>)
 800af2c:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800af2e:	4b30      	ldr	r3, [pc, #192]	; (800aff0 <vTaskSwitchContext+0x110>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	681a      	ldr	r2, [r3, #0]
 800af34:	4b2e      	ldr	r3, [pc, #184]	; (800aff0 <vTaskSwitchContext+0x110>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af3a:	429a      	cmp	r2, r3
 800af3c:	d808      	bhi.n	800af50 <vTaskSwitchContext+0x70>
 800af3e:	4b2c      	ldr	r3, [pc, #176]	; (800aff0 <vTaskSwitchContext+0x110>)
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	4b2b      	ldr	r3, [pc, #172]	; (800aff0 <vTaskSwitchContext+0x110>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	3334      	adds	r3, #52	; 0x34
 800af48:	4619      	mov	r1, r3
 800af4a:	4610      	mov	r0, r2
 800af4c:	f7f6 f85d 	bl	800100a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af50:	4b28      	ldr	r3, [pc, #160]	; (800aff4 <vTaskSwitchContext+0x114>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	60fb      	str	r3, [r7, #12]
 800af56:	e010      	b.n	800af7a <vTaskSwitchContext+0x9a>
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d10a      	bne.n	800af74 <vTaskSwitchContext+0x94>
	__asm volatile
 800af5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af62:	f383 8811 	msr	BASEPRI, r3
 800af66:	f3bf 8f6f 	isb	sy
 800af6a:	f3bf 8f4f 	dsb	sy
 800af6e:	607b      	str	r3, [r7, #4]
}
 800af70:	bf00      	nop
 800af72:	e7fe      	b.n	800af72 <vTaskSwitchContext+0x92>
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	3b01      	subs	r3, #1
 800af78:	60fb      	str	r3, [r7, #12]
 800af7a:	491f      	ldr	r1, [pc, #124]	; (800aff8 <vTaskSwitchContext+0x118>)
 800af7c:	68fa      	ldr	r2, [r7, #12]
 800af7e:	4613      	mov	r3, r2
 800af80:	009b      	lsls	r3, r3, #2
 800af82:	4413      	add	r3, r2
 800af84:	009b      	lsls	r3, r3, #2
 800af86:	440b      	add	r3, r1
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d0e4      	beq.n	800af58 <vTaskSwitchContext+0x78>
 800af8e:	68fa      	ldr	r2, [r7, #12]
 800af90:	4613      	mov	r3, r2
 800af92:	009b      	lsls	r3, r3, #2
 800af94:	4413      	add	r3, r2
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	4a17      	ldr	r2, [pc, #92]	; (800aff8 <vTaskSwitchContext+0x118>)
 800af9a:	4413      	add	r3, r2
 800af9c:	60bb      	str	r3, [r7, #8]
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	685b      	ldr	r3, [r3, #4]
 800afa2:	685a      	ldr	r2, [r3, #4]
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	605a      	str	r2, [r3, #4]
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	685a      	ldr	r2, [r3, #4]
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	3308      	adds	r3, #8
 800afb0:	429a      	cmp	r2, r3
 800afb2:	d104      	bne.n	800afbe <vTaskSwitchContext+0xde>
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	685b      	ldr	r3, [r3, #4]
 800afb8:	685a      	ldr	r2, [r3, #4]
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	605a      	str	r2, [r3, #4]
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	685b      	ldr	r3, [r3, #4]
 800afc2:	68db      	ldr	r3, [r3, #12]
 800afc4:	4a0a      	ldr	r2, [pc, #40]	; (800aff0 <vTaskSwitchContext+0x110>)
 800afc6:	6013      	str	r3, [r2, #0]
 800afc8:	4a0a      	ldr	r2, [pc, #40]	; (800aff4 <vTaskSwitchContext+0x114>)
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800afce:	4b08      	ldr	r3, [pc, #32]	; (800aff0 <vTaskSwitchContext+0x110>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	3358      	adds	r3, #88	; 0x58
 800afd4:	4a09      	ldr	r2, [pc, #36]	; (800affc <vTaskSwitchContext+0x11c>)
 800afd6:	6013      	str	r3, [r2, #0]
}
 800afd8:	bf00      	nop
 800afda:	3710      	adds	r7, #16
 800afdc:	46bd      	mov	sp, r7
 800afde:	bd80      	pop	{r7, pc}
 800afe0:	200038e8 	.word	0x200038e8
 800afe4:	200038d4 	.word	0x200038d4
 800afe8:	200038f0 	.word	0x200038f0
 800afec:	200038ec 	.word	0x200038ec
 800aff0:	200033ec 	.word	0x200033ec
 800aff4:	200038c8 	.word	0x200038c8
 800aff8:	200033f0 	.word	0x200033f0
 800affc:	20000040 	.word	0x20000040

0800b000 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b084      	sub	sp, #16
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d10a      	bne.n	800b026 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b014:	f383 8811 	msr	BASEPRI, r3
 800b018:	f3bf 8f6f 	isb	sy
 800b01c:	f3bf 8f4f 	dsb	sy
 800b020:	60fb      	str	r3, [r7, #12]
}
 800b022:	bf00      	nop
 800b024:	e7fe      	b.n	800b024 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b026:	4b07      	ldr	r3, [pc, #28]	; (800b044 <vTaskPlaceOnEventList+0x44>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	3318      	adds	r3, #24
 800b02c:	4619      	mov	r1, r3
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f7fe fe2f 	bl	8009c92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b034:	2101      	movs	r1, #1
 800b036:	6838      	ldr	r0, [r7, #0]
 800b038:	f000 fa80 	bl	800b53c <prvAddCurrentTaskToDelayedList>
}
 800b03c:	bf00      	nop
 800b03e:	3710      	adds	r7, #16
 800b040:	46bd      	mov	sp, r7
 800b042:	bd80      	pop	{r7, pc}
 800b044:	200033ec 	.word	0x200033ec

0800b048 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b086      	sub	sp, #24
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d10a      	bne.n	800b070 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05e:	f383 8811 	msr	BASEPRI, r3
 800b062:	f3bf 8f6f 	isb	sy
 800b066:	f3bf 8f4f 	dsb	sy
 800b06a:	617b      	str	r3, [r7, #20]
}
 800b06c:	bf00      	nop
 800b06e:	e7fe      	b.n	800b06e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b070:	4b0a      	ldr	r3, [pc, #40]	; (800b09c <vTaskPlaceOnEventListRestricted+0x54>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	3318      	adds	r3, #24
 800b076:	4619      	mov	r1, r3
 800b078:	68f8      	ldr	r0, [r7, #12]
 800b07a:	f7fe fde6 	bl	8009c4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d002      	beq.n	800b08a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b084:	f04f 33ff 	mov.w	r3, #4294967295
 800b088:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b08a:	6879      	ldr	r1, [r7, #4]
 800b08c:	68b8      	ldr	r0, [r7, #8]
 800b08e:	f000 fa55 	bl	800b53c <prvAddCurrentTaskToDelayedList>
	}
 800b092:	bf00      	nop
 800b094:	3718      	adds	r7, #24
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}
 800b09a:	bf00      	nop
 800b09c:	200033ec 	.word	0x200033ec

0800b0a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b086      	sub	sp, #24
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	68db      	ldr	r3, [r3, #12]
 800b0ac:	68db      	ldr	r3, [r3, #12]
 800b0ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d10a      	bne.n	800b0cc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0ba:	f383 8811 	msr	BASEPRI, r3
 800b0be:	f3bf 8f6f 	isb	sy
 800b0c2:	f3bf 8f4f 	dsb	sy
 800b0c6:	60fb      	str	r3, [r7, #12]
}
 800b0c8:	bf00      	nop
 800b0ca:	e7fe      	b.n	800b0ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b0cc:	693b      	ldr	r3, [r7, #16]
 800b0ce:	3318      	adds	r3, #24
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	f7fe fe17 	bl	8009d04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0d6:	4b1e      	ldr	r3, [pc, #120]	; (800b150 <xTaskRemoveFromEventList+0xb0>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d11d      	bne.n	800b11a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	3304      	adds	r3, #4
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7fe fe0e 	bl	8009d04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0ec:	4b19      	ldr	r3, [pc, #100]	; (800b154 <xTaskRemoveFromEventList+0xb4>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d903      	bls.n	800b0fc <xTaskRemoveFromEventList+0x5c>
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0f8:	4a16      	ldr	r2, [pc, #88]	; (800b154 <xTaskRemoveFromEventList+0xb4>)
 800b0fa:	6013      	str	r3, [r2, #0]
 800b0fc:	693b      	ldr	r3, [r7, #16]
 800b0fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b100:	4613      	mov	r3, r2
 800b102:	009b      	lsls	r3, r3, #2
 800b104:	4413      	add	r3, r2
 800b106:	009b      	lsls	r3, r3, #2
 800b108:	4a13      	ldr	r2, [pc, #76]	; (800b158 <xTaskRemoveFromEventList+0xb8>)
 800b10a:	441a      	add	r2, r3
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	3304      	adds	r3, #4
 800b110:	4619      	mov	r1, r3
 800b112:	4610      	mov	r0, r2
 800b114:	f7fe fd99 	bl	8009c4a <vListInsertEnd>
 800b118:	e005      	b.n	800b126 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	3318      	adds	r3, #24
 800b11e:	4619      	mov	r1, r3
 800b120:	480e      	ldr	r0, [pc, #56]	; (800b15c <xTaskRemoveFromEventList+0xbc>)
 800b122:	f7fe fd92 	bl	8009c4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b126:	693b      	ldr	r3, [r7, #16]
 800b128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b12a:	4b0d      	ldr	r3, [pc, #52]	; (800b160 <xTaskRemoveFromEventList+0xc0>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b130:	429a      	cmp	r2, r3
 800b132:	d905      	bls.n	800b140 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b134:	2301      	movs	r3, #1
 800b136:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b138:	4b0a      	ldr	r3, [pc, #40]	; (800b164 <xTaskRemoveFromEventList+0xc4>)
 800b13a:	2201      	movs	r2, #1
 800b13c:	601a      	str	r2, [r3, #0]
 800b13e:	e001      	b.n	800b144 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b140:	2300      	movs	r3, #0
 800b142:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b144:	697b      	ldr	r3, [r7, #20]
}
 800b146:	4618      	mov	r0, r3
 800b148:	3718      	adds	r7, #24
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}
 800b14e:	bf00      	nop
 800b150:	200038e8 	.word	0x200038e8
 800b154:	200038c8 	.word	0x200038c8
 800b158:	200033f0 	.word	0x200033f0
 800b15c:	20003880 	.word	0x20003880
 800b160:	200033ec 	.word	0x200033ec
 800b164:	200038d4 	.word	0x200038d4

0800b168 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b168:	b480      	push	{r7}
 800b16a:	b083      	sub	sp, #12
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b170:	4b06      	ldr	r3, [pc, #24]	; (800b18c <vTaskInternalSetTimeOutState+0x24>)
 800b172:	681a      	ldr	r2, [r3, #0]
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b178:	4b05      	ldr	r3, [pc, #20]	; (800b190 <vTaskInternalSetTimeOutState+0x28>)
 800b17a:	681a      	ldr	r2, [r3, #0]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	605a      	str	r2, [r3, #4]
}
 800b180:	bf00      	nop
 800b182:	370c      	adds	r7, #12
 800b184:	46bd      	mov	sp, r7
 800b186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18a:	4770      	bx	lr
 800b18c:	200038d8 	.word	0x200038d8
 800b190:	200038c4 	.word	0x200038c4

0800b194 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b088      	sub	sp, #32
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
 800b19c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d10a      	bne.n	800b1ba <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b1a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1a8:	f383 8811 	msr	BASEPRI, r3
 800b1ac:	f3bf 8f6f 	isb	sy
 800b1b0:	f3bf 8f4f 	dsb	sy
 800b1b4:	613b      	str	r3, [r7, #16]
}
 800b1b6:	bf00      	nop
 800b1b8:	e7fe      	b.n	800b1b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d10a      	bne.n	800b1d6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1c4:	f383 8811 	msr	BASEPRI, r3
 800b1c8:	f3bf 8f6f 	isb	sy
 800b1cc:	f3bf 8f4f 	dsb	sy
 800b1d0:	60fb      	str	r3, [r7, #12]
}
 800b1d2:	bf00      	nop
 800b1d4:	e7fe      	b.n	800b1d4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b1d6:	f000 ff65 	bl	800c0a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b1da:	4b1d      	ldr	r3, [pc, #116]	; (800b250 <xTaskCheckForTimeOut+0xbc>)
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	69ba      	ldr	r2, [r7, #24]
 800b1e6:	1ad3      	subs	r3, r2, r3
 800b1e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1f2:	d102      	bne.n	800b1fa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	61fb      	str	r3, [r7, #28]
 800b1f8:	e023      	b.n	800b242 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681a      	ldr	r2, [r3, #0]
 800b1fe:	4b15      	ldr	r3, [pc, #84]	; (800b254 <xTaskCheckForTimeOut+0xc0>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	429a      	cmp	r2, r3
 800b204:	d007      	beq.n	800b216 <xTaskCheckForTimeOut+0x82>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	685b      	ldr	r3, [r3, #4]
 800b20a:	69ba      	ldr	r2, [r7, #24]
 800b20c:	429a      	cmp	r2, r3
 800b20e:	d302      	bcc.n	800b216 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b210:	2301      	movs	r3, #1
 800b212:	61fb      	str	r3, [r7, #28]
 800b214:	e015      	b.n	800b242 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	697a      	ldr	r2, [r7, #20]
 800b21c:	429a      	cmp	r2, r3
 800b21e:	d20b      	bcs.n	800b238 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	681a      	ldr	r2, [r3, #0]
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	1ad2      	subs	r2, r2, r3
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f7ff ff9b 	bl	800b168 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b232:	2300      	movs	r3, #0
 800b234:	61fb      	str	r3, [r7, #28]
 800b236:	e004      	b.n	800b242 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	2200      	movs	r2, #0
 800b23c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b23e:	2301      	movs	r3, #1
 800b240:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b242:	f000 ff5f 	bl	800c104 <vPortExitCritical>

	return xReturn;
 800b246:	69fb      	ldr	r3, [r7, #28]
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3720      	adds	r7, #32
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}
 800b250:	200038c4 	.word	0x200038c4
 800b254:	200038d8 	.word	0x200038d8

0800b258 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b258:	b480      	push	{r7}
 800b25a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b25c:	4b03      	ldr	r3, [pc, #12]	; (800b26c <vTaskMissedYield+0x14>)
 800b25e:	2201      	movs	r2, #1
 800b260:	601a      	str	r2, [r3, #0]
}
 800b262:	bf00      	nop
 800b264:	46bd      	mov	sp, r7
 800b266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26a:	4770      	bx	lr
 800b26c:	200038d4 	.word	0x200038d4

0800b270 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b278:	f000 f852 	bl	800b320 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b27c:	4b06      	ldr	r3, [pc, #24]	; (800b298 <prvIdleTask+0x28>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	2b01      	cmp	r3, #1
 800b282:	d9f9      	bls.n	800b278 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b284:	4b05      	ldr	r3, [pc, #20]	; (800b29c <prvIdleTask+0x2c>)
 800b286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b28a:	601a      	str	r2, [r3, #0]
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b294:	e7f0      	b.n	800b278 <prvIdleTask+0x8>
 800b296:	bf00      	nop
 800b298:	200033f0 	.word	0x200033f0
 800b29c:	e000ed04 	.word	0xe000ed04

0800b2a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b082      	sub	sp, #8
 800b2a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	607b      	str	r3, [r7, #4]
 800b2aa:	e00c      	b.n	800b2c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b2ac:	687a      	ldr	r2, [r7, #4]
 800b2ae:	4613      	mov	r3, r2
 800b2b0:	009b      	lsls	r3, r3, #2
 800b2b2:	4413      	add	r3, r2
 800b2b4:	009b      	lsls	r3, r3, #2
 800b2b6:	4a12      	ldr	r2, [pc, #72]	; (800b300 <prvInitialiseTaskLists+0x60>)
 800b2b8:	4413      	add	r3, r2
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	f7fe fc98 	bl	8009bf0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	3301      	adds	r3, #1
 800b2c4:	607b      	str	r3, [r7, #4]
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2b37      	cmp	r3, #55	; 0x37
 800b2ca:	d9ef      	bls.n	800b2ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b2cc:	480d      	ldr	r0, [pc, #52]	; (800b304 <prvInitialiseTaskLists+0x64>)
 800b2ce:	f7fe fc8f 	bl	8009bf0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b2d2:	480d      	ldr	r0, [pc, #52]	; (800b308 <prvInitialiseTaskLists+0x68>)
 800b2d4:	f7fe fc8c 	bl	8009bf0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b2d8:	480c      	ldr	r0, [pc, #48]	; (800b30c <prvInitialiseTaskLists+0x6c>)
 800b2da:	f7fe fc89 	bl	8009bf0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b2de:	480c      	ldr	r0, [pc, #48]	; (800b310 <prvInitialiseTaskLists+0x70>)
 800b2e0:	f7fe fc86 	bl	8009bf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b2e4:	480b      	ldr	r0, [pc, #44]	; (800b314 <prvInitialiseTaskLists+0x74>)
 800b2e6:	f7fe fc83 	bl	8009bf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b2ea:	4b0b      	ldr	r3, [pc, #44]	; (800b318 <prvInitialiseTaskLists+0x78>)
 800b2ec:	4a05      	ldr	r2, [pc, #20]	; (800b304 <prvInitialiseTaskLists+0x64>)
 800b2ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b2f0:	4b0a      	ldr	r3, [pc, #40]	; (800b31c <prvInitialiseTaskLists+0x7c>)
 800b2f2:	4a05      	ldr	r2, [pc, #20]	; (800b308 <prvInitialiseTaskLists+0x68>)
 800b2f4:	601a      	str	r2, [r3, #0]
}
 800b2f6:	bf00      	nop
 800b2f8:	3708      	adds	r7, #8
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop
 800b300:	200033f0 	.word	0x200033f0
 800b304:	20003850 	.word	0x20003850
 800b308:	20003864 	.word	0x20003864
 800b30c:	20003880 	.word	0x20003880
 800b310:	20003894 	.word	0x20003894
 800b314:	200038ac 	.word	0x200038ac
 800b318:	20003878 	.word	0x20003878
 800b31c:	2000387c 	.word	0x2000387c

0800b320 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b082      	sub	sp, #8
 800b324:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b326:	e019      	b.n	800b35c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b328:	f000 febc 	bl	800c0a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b32c:	4b10      	ldr	r3, [pc, #64]	; (800b370 <prvCheckTasksWaitingTermination+0x50>)
 800b32e:	68db      	ldr	r3, [r3, #12]
 800b330:	68db      	ldr	r3, [r3, #12]
 800b332:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	3304      	adds	r3, #4
 800b338:	4618      	mov	r0, r3
 800b33a:	f7fe fce3 	bl	8009d04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b33e:	4b0d      	ldr	r3, [pc, #52]	; (800b374 <prvCheckTasksWaitingTermination+0x54>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	3b01      	subs	r3, #1
 800b344:	4a0b      	ldr	r2, [pc, #44]	; (800b374 <prvCheckTasksWaitingTermination+0x54>)
 800b346:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b348:	4b0b      	ldr	r3, [pc, #44]	; (800b378 <prvCheckTasksWaitingTermination+0x58>)
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	3b01      	subs	r3, #1
 800b34e:	4a0a      	ldr	r2, [pc, #40]	; (800b378 <prvCheckTasksWaitingTermination+0x58>)
 800b350:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b352:	f000 fed7 	bl	800c104 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b356:	6878      	ldr	r0, [r7, #4]
 800b358:	f000 f810 	bl	800b37c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b35c:	4b06      	ldr	r3, [pc, #24]	; (800b378 <prvCheckTasksWaitingTermination+0x58>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d1e1      	bne.n	800b328 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b364:	bf00      	nop
 800b366:	bf00      	nop
 800b368:	3708      	adds	r7, #8
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
 800b36e:	bf00      	nop
 800b370:	20003894 	.word	0x20003894
 800b374:	200038c0 	.word	0x200038c0
 800b378:	200038a8 	.word	0x200038a8

0800b37c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b084      	sub	sp, #16
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	3358      	adds	r3, #88	; 0x58
 800b388:	4618      	mov	r0, r3
 800b38a:	f002 f9b3 	bl	800d6f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800b394:	2b00      	cmp	r3, #0
 800b396:	d108      	bne.n	800b3aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b39c:	4618      	mov	r0, r3
 800b39e:	f001 f86f 	bl	800c480 <vPortFree>
				vPortFree( pxTCB );
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f001 f86c 	bl	800c480 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b3a8:	e018      	b.n	800b3dc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d103      	bne.n	800b3bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f001 f863 	bl	800c480 <vPortFree>
	}
 800b3ba:	e00f      	b.n	800b3dc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800b3c2:	2b02      	cmp	r3, #2
 800b3c4:	d00a      	beq.n	800b3dc <prvDeleteTCB+0x60>
	__asm volatile
 800b3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ca:	f383 8811 	msr	BASEPRI, r3
 800b3ce:	f3bf 8f6f 	isb	sy
 800b3d2:	f3bf 8f4f 	dsb	sy
 800b3d6:	60fb      	str	r3, [r7, #12]
}
 800b3d8:	bf00      	nop
 800b3da:	e7fe      	b.n	800b3da <prvDeleteTCB+0x5e>
	}
 800b3dc:	bf00      	nop
 800b3de:	3710      	adds	r7, #16
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}

0800b3e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b3e4:	b480      	push	{r7}
 800b3e6:	b083      	sub	sp, #12
 800b3e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b3ea:	4b0c      	ldr	r3, [pc, #48]	; (800b41c <prvResetNextTaskUnblockTime+0x38>)
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d104      	bne.n	800b3fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b3f4:	4b0a      	ldr	r3, [pc, #40]	; (800b420 <prvResetNextTaskUnblockTime+0x3c>)
 800b3f6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b3fc:	e008      	b.n	800b410 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3fe:	4b07      	ldr	r3, [pc, #28]	; (800b41c <prvResetNextTaskUnblockTime+0x38>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	68db      	ldr	r3, [r3, #12]
 800b404:	68db      	ldr	r3, [r3, #12]
 800b406:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	685b      	ldr	r3, [r3, #4]
 800b40c:	4a04      	ldr	r2, [pc, #16]	; (800b420 <prvResetNextTaskUnblockTime+0x3c>)
 800b40e:	6013      	str	r3, [r2, #0]
}
 800b410:	bf00      	nop
 800b412:	370c      	adds	r7, #12
 800b414:	46bd      	mov	sp, r7
 800b416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41a:	4770      	bx	lr
 800b41c:	20003878 	.word	0x20003878
 800b420:	200038e0 	.word	0x200038e0

0800b424 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b424:	b480      	push	{r7}
 800b426:	b083      	sub	sp, #12
 800b428:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b42a:	4b0b      	ldr	r3, [pc, #44]	; (800b458 <xTaskGetSchedulerState+0x34>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d102      	bne.n	800b438 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b432:	2301      	movs	r3, #1
 800b434:	607b      	str	r3, [r7, #4]
 800b436:	e008      	b.n	800b44a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b438:	4b08      	ldr	r3, [pc, #32]	; (800b45c <xTaskGetSchedulerState+0x38>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d102      	bne.n	800b446 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b440:	2302      	movs	r3, #2
 800b442:	607b      	str	r3, [r7, #4]
 800b444:	e001      	b.n	800b44a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b446:	2300      	movs	r3, #0
 800b448:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b44a:	687b      	ldr	r3, [r7, #4]
	}
 800b44c:	4618      	mov	r0, r3
 800b44e:	370c      	adds	r7, #12
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr
 800b458:	200038cc 	.word	0x200038cc
 800b45c:	200038e8 	.word	0x200038e8

0800b460 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b460:	b580      	push	{r7, lr}
 800b462:	b086      	sub	sp, #24
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b46c:	2300      	movs	r3, #0
 800b46e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d056      	beq.n	800b524 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b476:	4b2e      	ldr	r3, [pc, #184]	; (800b530 <xTaskPriorityDisinherit+0xd0>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	693a      	ldr	r2, [r7, #16]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d00a      	beq.n	800b496 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b484:	f383 8811 	msr	BASEPRI, r3
 800b488:	f3bf 8f6f 	isb	sy
 800b48c:	f3bf 8f4f 	dsb	sy
 800b490:	60fb      	str	r3, [r7, #12]
}
 800b492:	bf00      	nop
 800b494:	e7fe      	b.n	800b494 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b496:	693b      	ldr	r3, [r7, #16]
 800b498:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d10a      	bne.n	800b4b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4a2:	f383 8811 	msr	BASEPRI, r3
 800b4a6:	f3bf 8f6f 	isb	sy
 800b4aa:	f3bf 8f4f 	dsb	sy
 800b4ae:	60bb      	str	r3, [r7, #8]
}
 800b4b0:	bf00      	nop
 800b4b2:	e7fe      	b.n	800b4b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4b8:	1e5a      	subs	r2, r3, #1
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4c6:	429a      	cmp	r2, r3
 800b4c8:	d02c      	beq.n	800b524 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b4ca:	693b      	ldr	r3, [r7, #16]
 800b4cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d128      	bne.n	800b524 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	3304      	adds	r3, #4
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	f7fe fc14 	bl	8009d04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b4e0:	693b      	ldr	r3, [r7, #16]
 800b4e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4f4:	4b0f      	ldr	r3, [pc, #60]	; (800b534 <xTaskPriorityDisinherit+0xd4>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	429a      	cmp	r2, r3
 800b4fa:	d903      	bls.n	800b504 <xTaskPriorityDisinherit+0xa4>
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b500:	4a0c      	ldr	r2, [pc, #48]	; (800b534 <xTaskPriorityDisinherit+0xd4>)
 800b502:	6013      	str	r3, [r2, #0]
 800b504:	693b      	ldr	r3, [r7, #16]
 800b506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b508:	4613      	mov	r3, r2
 800b50a:	009b      	lsls	r3, r3, #2
 800b50c:	4413      	add	r3, r2
 800b50e:	009b      	lsls	r3, r3, #2
 800b510:	4a09      	ldr	r2, [pc, #36]	; (800b538 <xTaskPriorityDisinherit+0xd8>)
 800b512:	441a      	add	r2, r3
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	3304      	adds	r3, #4
 800b518:	4619      	mov	r1, r3
 800b51a:	4610      	mov	r0, r2
 800b51c:	f7fe fb95 	bl	8009c4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b520:	2301      	movs	r3, #1
 800b522:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b524:	697b      	ldr	r3, [r7, #20]
	}
 800b526:	4618      	mov	r0, r3
 800b528:	3718      	adds	r7, #24
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bd80      	pop	{r7, pc}
 800b52e:	bf00      	nop
 800b530:	200033ec 	.word	0x200033ec
 800b534:	200038c8 	.word	0x200038c8
 800b538:	200033f0 	.word	0x200033f0

0800b53c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b084      	sub	sp, #16
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
 800b544:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b546:	4b21      	ldr	r3, [pc, #132]	; (800b5cc <prvAddCurrentTaskToDelayedList+0x90>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b54c:	4b20      	ldr	r3, [pc, #128]	; (800b5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	3304      	adds	r3, #4
 800b552:	4618      	mov	r0, r3
 800b554:	f7fe fbd6 	bl	8009d04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b55e:	d10a      	bne.n	800b576 <prvAddCurrentTaskToDelayedList+0x3a>
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d007      	beq.n	800b576 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b566:	4b1a      	ldr	r3, [pc, #104]	; (800b5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	3304      	adds	r3, #4
 800b56c:	4619      	mov	r1, r3
 800b56e:	4819      	ldr	r0, [pc, #100]	; (800b5d4 <prvAddCurrentTaskToDelayedList+0x98>)
 800b570:	f7fe fb6b 	bl	8009c4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b574:	e026      	b.n	800b5c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b576:	68fa      	ldr	r2, [r7, #12]
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4413      	add	r3, r2
 800b57c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b57e:	4b14      	ldr	r3, [pc, #80]	; (800b5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	68ba      	ldr	r2, [r7, #8]
 800b584:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b586:	68ba      	ldr	r2, [r7, #8]
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d209      	bcs.n	800b5a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b58e:	4b12      	ldr	r3, [pc, #72]	; (800b5d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b590:	681a      	ldr	r2, [r3, #0]
 800b592:	4b0f      	ldr	r3, [pc, #60]	; (800b5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	3304      	adds	r3, #4
 800b598:	4619      	mov	r1, r3
 800b59a:	4610      	mov	r0, r2
 800b59c:	f7fe fb79 	bl	8009c92 <vListInsert>
}
 800b5a0:	e010      	b.n	800b5c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b5a2:	4b0e      	ldr	r3, [pc, #56]	; (800b5dc <prvAddCurrentTaskToDelayedList+0xa0>)
 800b5a4:	681a      	ldr	r2, [r3, #0]
 800b5a6:	4b0a      	ldr	r3, [pc, #40]	; (800b5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	3304      	adds	r3, #4
 800b5ac:	4619      	mov	r1, r3
 800b5ae:	4610      	mov	r0, r2
 800b5b0:	f7fe fb6f 	bl	8009c92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b5b4:	4b0a      	ldr	r3, [pc, #40]	; (800b5e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	68ba      	ldr	r2, [r7, #8]
 800b5ba:	429a      	cmp	r2, r3
 800b5bc:	d202      	bcs.n	800b5c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b5be:	4a08      	ldr	r2, [pc, #32]	; (800b5e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	6013      	str	r3, [r2, #0]
}
 800b5c4:	bf00      	nop
 800b5c6:	3710      	adds	r7, #16
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}
 800b5cc:	200038c4 	.word	0x200038c4
 800b5d0:	200033ec 	.word	0x200033ec
 800b5d4:	200038ac 	.word	0x200038ac
 800b5d8:	2000387c 	.word	0x2000387c
 800b5dc:	20003878 	.word	0x20003878
 800b5e0:	200038e0 	.word	0x200038e0

0800b5e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b08a      	sub	sp, #40	; 0x28
 800b5e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b5ee:	f000 fba1 	bl	800bd34 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b5f2:	4b1c      	ldr	r3, [pc, #112]	; (800b664 <xTimerCreateTimerTask+0x80>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d021      	beq.n	800b63e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b5fe:	2300      	movs	r3, #0
 800b600:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b602:	1d3a      	adds	r2, r7, #4
 800b604:	f107 0108 	add.w	r1, r7, #8
 800b608:	f107 030c 	add.w	r3, r7, #12
 800b60c:	4618      	mov	r0, r3
 800b60e:	f7fe fad5 	bl	8009bbc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b612:	6879      	ldr	r1, [r7, #4]
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	68fa      	ldr	r2, [r7, #12]
 800b618:	9202      	str	r2, [sp, #8]
 800b61a:	9301      	str	r3, [sp, #4]
 800b61c:	2302      	movs	r3, #2
 800b61e:	9300      	str	r3, [sp, #0]
 800b620:	2300      	movs	r3, #0
 800b622:	460a      	mov	r2, r1
 800b624:	4910      	ldr	r1, [pc, #64]	; (800b668 <xTimerCreateTimerTask+0x84>)
 800b626:	4811      	ldr	r0, [pc, #68]	; (800b66c <xTimerCreateTimerTask+0x88>)
 800b628:	f7ff f882 	bl	800a730 <xTaskCreateStatic>
 800b62c:	4603      	mov	r3, r0
 800b62e:	4a10      	ldr	r2, [pc, #64]	; (800b670 <xTimerCreateTimerTask+0x8c>)
 800b630:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b632:	4b0f      	ldr	r3, [pc, #60]	; (800b670 <xTimerCreateTimerTask+0x8c>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d001      	beq.n	800b63e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b63a:	2301      	movs	r3, #1
 800b63c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d10a      	bne.n	800b65a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b648:	f383 8811 	msr	BASEPRI, r3
 800b64c:	f3bf 8f6f 	isb	sy
 800b650:	f3bf 8f4f 	dsb	sy
 800b654:	613b      	str	r3, [r7, #16]
}
 800b656:	bf00      	nop
 800b658:	e7fe      	b.n	800b658 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b65a:	697b      	ldr	r3, [r7, #20]
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3718      	adds	r7, #24
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}
 800b664:	20003924 	.word	0x20003924
 800b668:	0801253c 	.word	0x0801253c
 800b66c:	0800b8dd 	.word	0x0800b8dd
 800b670:	20003928 	.word	0x20003928

0800b674 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800b674:	b580      	push	{r7, lr}
 800b676:	b088      	sub	sp, #32
 800b678:	af02      	add	r7, sp, #8
 800b67a:	60f8      	str	r0, [r7, #12]
 800b67c:	60b9      	str	r1, [r7, #8]
 800b67e:	607a      	str	r2, [r7, #4]
 800b680:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800b682:	202c      	movs	r0, #44	; 0x2c
 800b684:	f000 fe30 	bl	800c2e8 <pvPortMalloc>
 800b688:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d00d      	beq.n	800b6ac <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800b690:	697b      	ldr	r3, [r7, #20]
 800b692:	2200      	movs	r2, #0
 800b694:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b698:	697b      	ldr	r3, [r7, #20]
 800b69a:	9301      	str	r3, [sp, #4]
 800b69c:	6a3b      	ldr	r3, [r7, #32]
 800b69e:	9300      	str	r3, [sp, #0]
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	687a      	ldr	r2, [r7, #4]
 800b6a4:	68b9      	ldr	r1, [r7, #8]
 800b6a6:	68f8      	ldr	r0, [r7, #12]
 800b6a8:	f000 f843 	bl	800b732 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800b6ac:	697b      	ldr	r3, [r7, #20]
	}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3718      	adds	r7, #24
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd80      	pop	{r7, pc}

0800b6b6 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800b6b6:	b580      	push	{r7, lr}
 800b6b8:	b08a      	sub	sp, #40	; 0x28
 800b6ba:	af02      	add	r7, sp, #8
 800b6bc:	60f8      	str	r0, [r7, #12]
 800b6be:	60b9      	str	r1, [r7, #8]
 800b6c0:	607a      	str	r2, [r7, #4]
 800b6c2:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800b6c4:	232c      	movs	r3, #44	; 0x2c
 800b6c6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800b6c8:	693b      	ldr	r3, [r7, #16]
 800b6ca:	2b2c      	cmp	r3, #44	; 0x2c
 800b6cc:	d00a      	beq.n	800b6e4 <xTimerCreateStatic+0x2e>
	__asm volatile
 800b6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6d2:	f383 8811 	msr	BASEPRI, r3
 800b6d6:	f3bf 8f6f 	isb	sy
 800b6da:	f3bf 8f4f 	dsb	sy
 800b6de:	61bb      	str	r3, [r7, #24]
}
 800b6e0:	bf00      	nop
 800b6e2:	e7fe      	b.n	800b6e2 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b6e4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800b6e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d10a      	bne.n	800b702 <xTimerCreateStatic+0x4c>
	__asm volatile
 800b6ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6f0:	f383 8811 	msr	BASEPRI, r3
 800b6f4:	f3bf 8f6f 	isb	sy
 800b6f8:	f3bf 8f4f 	dsb	sy
 800b6fc:	617b      	str	r3, [r7, #20]
}
 800b6fe:	bf00      	nop
 800b700:	e7fe      	b.n	800b700 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800b702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b704:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800b706:	69fb      	ldr	r3, [r7, #28]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d00d      	beq.n	800b728 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800b70c:	69fb      	ldr	r3, [r7, #28]
 800b70e:	2202      	movs	r2, #2
 800b710:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b714:	69fb      	ldr	r3, [r7, #28]
 800b716:	9301      	str	r3, [sp, #4]
 800b718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b71a:	9300      	str	r3, [sp, #0]
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	68b9      	ldr	r1, [r7, #8]
 800b722:	68f8      	ldr	r0, [r7, #12]
 800b724:	f000 f805 	bl	800b732 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800b728:	69fb      	ldr	r3, [r7, #28]
	}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3720      	adds	r7, #32
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}

0800b732 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800b732:	b580      	push	{r7, lr}
 800b734:	b086      	sub	sp, #24
 800b736:	af00      	add	r7, sp, #0
 800b738:	60f8      	str	r0, [r7, #12]
 800b73a:	60b9      	str	r1, [r7, #8]
 800b73c:	607a      	str	r2, [r7, #4]
 800b73e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d10a      	bne.n	800b75c <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800b746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b74a:	f383 8811 	msr	BASEPRI, r3
 800b74e:	f3bf 8f6f 	isb	sy
 800b752:	f3bf 8f4f 	dsb	sy
 800b756:	617b      	str	r3, [r7, #20]
}
 800b758:	bf00      	nop
 800b75a:	e7fe      	b.n	800b75a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800b75c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d01e      	beq.n	800b7a0 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800b762:	f000 fae7 	bl	800bd34 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800b766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b768:	68fa      	ldr	r2, [r7, #12]
 800b76a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800b76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b76e:	68ba      	ldr	r2, [r7, #8]
 800b770:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800b772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b774:	683a      	ldr	r2, [r7, #0]
 800b776:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800b778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b77a:	6a3a      	ldr	r2, [r7, #32]
 800b77c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800b77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b780:	3304      	adds	r3, #4
 800b782:	4618      	mov	r0, r3
 800b784:	f7fe fa54 	bl	8009c30 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d008      	beq.n	800b7a0 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800b78e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b790:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b794:	f043 0304 	orr.w	r3, r3, #4
 800b798:	b2da      	uxtb	r2, r3
 800b79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b79c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800b7a0:	bf00      	nop
 800b7a2:	3718      	adds	r7, #24
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b08a      	sub	sp, #40	; 0x28
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	607a      	str	r2, [r7, #4]
 800b7b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d10a      	bne.n	800b7d6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800b7c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c4:	f383 8811 	msr	BASEPRI, r3
 800b7c8:	f3bf 8f6f 	isb	sy
 800b7cc:	f3bf 8f4f 	dsb	sy
 800b7d0:	623b      	str	r3, [r7, #32]
}
 800b7d2:	bf00      	nop
 800b7d4:	e7fe      	b.n	800b7d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b7d6:	4b1a      	ldr	r3, [pc, #104]	; (800b840 <xTimerGenericCommand+0x98>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d02a      	beq.n	800b834 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	2b05      	cmp	r3, #5
 800b7ee:	dc18      	bgt.n	800b822 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b7f0:	f7ff fe18 	bl	800b424 <xTaskGetSchedulerState>
 800b7f4:	4603      	mov	r3, r0
 800b7f6:	2b02      	cmp	r3, #2
 800b7f8:	d109      	bne.n	800b80e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b7fa:	4b11      	ldr	r3, [pc, #68]	; (800b840 <xTimerGenericCommand+0x98>)
 800b7fc:	6818      	ldr	r0, [r3, #0]
 800b7fe:	f107 0110 	add.w	r1, r7, #16
 800b802:	2300      	movs	r3, #0
 800b804:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b806:	f7fe fbab 	bl	8009f60 <xQueueGenericSend>
 800b80a:	6278      	str	r0, [r7, #36]	; 0x24
 800b80c:	e012      	b.n	800b834 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b80e:	4b0c      	ldr	r3, [pc, #48]	; (800b840 <xTimerGenericCommand+0x98>)
 800b810:	6818      	ldr	r0, [r3, #0]
 800b812:	f107 0110 	add.w	r1, r7, #16
 800b816:	2300      	movs	r3, #0
 800b818:	2200      	movs	r2, #0
 800b81a:	f7fe fba1 	bl	8009f60 <xQueueGenericSend>
 800b81e:	6278      	str	r0, [r7, #36]	; 0x24
 800b820:	e008      	b.n	800b834 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b822:	4b07      	ldr	r3, [pc, #28]	; (800b840 <xTimerGenericCommand+0x98>)
 800b824:	6818      	ldr	r0, [r3, #0]
 800b826:	f107 0110 	add.w	r1, r7, #16
 800b82a:	2300      	movs	r3, #0
 800b82c:	683a      	ldr	r2, [r7, #0]
 800b82e:	f7fe fc95 	bl	800a15c <xQueueGenericSendFromISR>
 800b832:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b836:	4618      	mov	r0, r3
 800b838:	3728      	adds	r7, #40	; 0x28
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}
 800b83e:	bf00      	nop
 800b840:	20003924 	.word	0x20003924

0800b844 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b088      	sub	sp, #32
 800b848:	af02      	add	r7, sp, #8
 800b84a:	6078      	str	r0, [r7, #4]
 800b84c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b84e:	4b22      	ldr	r3, [pc, #136]	; (800b8d8 <prvProcessExpiredTimer+0x94>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	68db      	ldr	r3, [r3, #12]
 800b854:	68db      	ldr	r3, [r3, #12]
 800b856:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	3304      	adds	r3, #4
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7fe fa51 	bl	8009d04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b868:	f003 0304 	and.w	r3, r3, #4
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d022      	beq.n	800b8b6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b870:	697b      	ldr	r3, [r7, #20]
 800b872:	699a      	ldr	r2, [r3, #24]
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	18d1      	adds	r1, r2, r3
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	683a      	ldr	r2, [r7, #0]
 800b87c:	6978      	ldr	r0, [r7, #20]
 800b87e:	f000 f8d1 	bl	800ba24 <prvInsertTimerInActiveList>
 800b882:	4603      	mov	r3, r0
 800b884:	2b00      	cmp	r3, #0
 800b886:	d01f      	beq.n	800b8c8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b888:	2300      	movs	r3, #0
 800b88a:	9300      	str	r3, [sp, #0]
 800b88c:	2300      	movs	r3, #0
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	2100      	movs	r1, #0
 800b892:	6978      	ldr	r0, [r7, #20]
 800b894:	f7ff ff88 	bl	800b7a8 <xTimerGenericCommand>
 800b898:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d113      	bne.n	800b8c8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b8a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a4:	f383 8811 	msr	BASEPRI, r3
 800b8a8:	f3bf 8f6f 	isb	sy
 800b8ac:	f3bf 8f4f 	dsb	sy
 800b8b0:	60fb      	str	r3, [r7, #12]
}
 800b8b2:	bf00      	nop
 800b8b4:	e7fe      	b.n	800b8b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b8bc:	f023 0301 	bic.w	r3, r3, #1
 800b8c0:	b2da      	uxtb	r2, r3
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	6a1b      	ldr	r3, [r3, #32]
 800b8cc:	6978      	ldr	r0, [r7, #20]
 800b8ce:	4798      	blx	r3
}
 800b8d0:	bf00      	nop
 800b8d2:	3718      	adds	r7, #24
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}
 800b8d8:	2000391c 	.word	0x2000391c

0800b8dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b084      	sub	sp, #16
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b8e4:	f107 0308 	add.w	r3, r7, #8
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f000 f857 	bl	800b99c <prvGetNextExpireTime>
 800b8ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	4619      	mov	r1, r3
 800b8f4:	68f8      	ldr	r0, [r7, #12]
 800b8f6:	f000 f803 	bl	800b900 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b8fa:	f000 f8d5 	bl	800baa8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b8fe:	e7f1      	b.n	800b8e4 <prvTimerTask+0x8>

0800b900 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b084      	sub	sp, #16
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
 800b908:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b90a:	f7ff f973 	bl	800abf4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b90e:	f107 0308 	add.w	r3, r7, #8
 800b912:	4618      	mov	r0, r3
 800b914:	f000 f866 	bl	800b9e4 <prvSampleTimeNow>
 800b918:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d130      	bne.n	800b982 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d10a      	bne.n	800b93c <prvProcessTimerOrBlockTask+0x3c>
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	429a      	cmp	r2, r3
 800b92c:	d806      	bhi.n	800b93c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b92e:	f7ff f96f 	bl	800ac10 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b932:	68f9      	ldr	r1, [r7, #12]
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f7ff ff85 	bl	800b844 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b93a:	e024      	b.n	800b986 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d008      	beq.n	800b954 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b942:	4b13      	ldr	r3, [pc, #76]	; (800b990 <prvProcessTimerOrBlockTask+0x90>)
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d101      	bne.n	800b950 <prvProcessTimerOrBlockTask+0x50>
 800b94c:	2301      	movs	r3, #1
 800b94e:	e000      	b.n	800b952 <prvProcessTimerOrBlockTask+0x52>
 800b950:	2300      	movs	r3, #0
 800b952:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b954:	4b0f      	ldr	r3, [pc, #60]	; (800b994 <prvProcessTimerOrBlockTask+0x94>)
 800b956:	6818      	ldr	r0, [r3, #0]
 800b958:	687a      	ldr	r2, [r7, #4]
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	1ad3      	subs	r3, r2, r3
 800b95e:	683a      	ldr	r2, [r7, #0]
 800b960:	4619      	mov	r1, r3
 800b962:	f7fe feb1 	bl	800a6c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b966:	f7ff f953 	bl	800ac10 <xTaskResumeAll>
 800b96a:	4603      	mov	r3, r0
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d10a      	bne.n	800b986 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b970:	4b09      	ldr	r3, [pc, #36]	; (800b998 <prvProcessTimerOrBlockTask+0x98>)
 800b972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b976:	601a      	str	r2, [r3, #0]
 800b978:	f3bf 8f4f 	dsb	sy
 800b97c:	f3bf 8f6f 	isb	sy
}
 800b980:	e001      	b.n	800b986 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b982:	f7ff f945 	bl	800ac10 <xTaskResumeAll>
}
 800b986:	bf00      	nop
 800b988:	3710      	adds	r7, #16
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}
 800b98e:	bf00      	nop
 800b990:	20003920 	.word	0x20003920
 800b994:	20003924 	.word	0x20003924
 800b998:	e000ed04 	.word	0xe000ed04

0800b99c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b99c:	b480      	push	{r7}
 800b99e:	b085      	sub	sp, #20
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b9a4:	4b0e      	ldr	r3, [pc, #56]	; (800b9e0 <prvGetNextExpireTime+0x44>)
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d101      	bne.n	800b9b2 <prvGetNextExpireTime+0x16>
 800b9ae:	2201      	movs	r2, #1
 800b9b0:	e000      	b.n	800b9b4 <prvGetNextExpireTime+0x18>
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d105      	bne.n	800b9cc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b9c0:	4b07      	ldr	r3, [pc, #28]	; (800b9e0 <prvGetNextExpireTime+0x44>)
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	68db      	ldr	r3, [r3, #12]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	60fb      	str	r3, [r7, #12]
 800b9ca:	e001      	b.n	800b9d0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
}
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	3714      	adds	r7, #20
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9dc:	4770      	bx	lr
 800b9de:	bf00      	nop
 800b9e0:	2000391c 	.word	0x2000391c

0800b9e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b084      	sub	sp, #16
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b9ec:	f7ff f9ae 	bl	800ad4c <xTaskGetTickCount>
 800b9f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b9f2:	4b0b      	ldr	r3, [pc, #44]	; (800ba20 <prvSampleTimeNow+0x3c>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	68fa      	ldr	r2, [r7, #12]
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	d205      	bcs.n	800ba08 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b9fc:	f000 f936 	bl	800bc6c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2201      	movs	r2, #1
 800ba04:	601a      	str	r2, [r3, #0]
 800ba06:	e002      	b.n	800ba0e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ba0e:	4a04      	ldr	r2, [pc, #16]	; (800ba20 <prvSampleTimeNow+0x3c>)
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ba14:	68fb      	ldr	r3, [r7, #12]
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	2000392c 	.word	0x2000392c

0800ba24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b086      	sub	sp, #24
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	60f8      	str	r0, [r7, #12]
 800ba2c:	60b9      	str	r1, [r7, #8]
 800ba2e:	607a      	str	r2, [r7, #4]
 800ba30:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ba32:	2300      	movs	r3, #0
 800ba34:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	68ba      	ldr	r2, [r7, #8]
 800ba3a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	68fa      	ldr	r2, [r7, #12]
 800ba40:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ba42:	68ba      	ldr	r2, [r7, #8]
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	429a      	cmp	r2, r3
 800ba48:	d812      	bhi.n	800ba70 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba4a:	687a      	ldr	r2, [r7, #4]
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	1ad2      	subs	r2, r2, r3
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	699b      	ldr	r3, [r3, #24]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d302      	bcc.n	800ba5e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ba58:	2301      	movs	r3, #1
 800ba5a:	617b      	str	r3, [r7, #20]
 800ba5c:	e01b      	b.n	800ba96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ba5e:	4b10      	ldr	r3, [pc, #64]	; (800baa0 <prvInsertTimerInActiveList+0x7c>)
 800ba60:	681a      	ldr	r2, [r3, #0]
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	3304      	adds	r3, #4
 800ba66:	4619      	mov	r1, r3
 800ba68:	4610      	mov	r0, r2
 800ba6a:	f7fe f912 	bl	8009c92 <vListInsert>
 800ba6e:	e012      	b.n	800ba96 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ba70:	687a      	ldr	r2, [r7, #4]
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	429a      	cmp	r2, r3
 800ba76:	d206      	bcs.n	800ba86 <prvInsertTimerInActiveList+0x62>
 800ba78:	68ba      	ldr	r2, [r7, #8]
 800ba7a:	683b      	ldr	r3, [r7, #0]
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	d302      	bcc.n	800ba86 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ba80:	2301      	movs	r3, #1
 800ba82:	617b      	str	r3, [r7, #20]
 800ba84:	e007      	b.n	800ba96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ba86:	4b07      	ldr	r3, [pc, #28]	; (800baa4 <prvInsertTimerInActiveList+0x80>)
 800ba88:	681a      	ldr	r2, [r3, #0]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	3304      	adds	r3, #4
 800ba8e:	4619      	mov	r1, r3
 800ba90:	4610      	mov	r0, r2
 800ba92:	f7fe f8fe 	bl	8009c92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ba96:	697b      	ldr	r3, [r7, #20]
}
 800ba98:	4618      	mov	r0, r3
 800ba9a:	3718      	adds	r7, #24
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bd80      	pop	{r7, pc}
 800baa0:	20003920 	.word	0x20003920
 800baa4:	2000391c 	.word	0x2000391c

0800baa8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b08e      	sub	sp, #56	; 0x38
 800baac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800baae:	e0ca      	b.n	800bc46 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	da18      	bge.n	800bae8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bab6:	1d3b      	adds	r3, r7, #4
 800bab8:	3304      	adds	r3, #4
 800baba:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800babc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d10a      	bne.n	800bad8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800bac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bac6:	f383 8811 	msr	BASEPRI, r3
 800baca:	f3bf 8f6f 	isb	sy
 800bace:	f3bf 8f4f 	dsb	sy
 800bad2:	61fb      	str	r3, [r7, #28]
}
 800bad4:	bf00      	nop
 800bad6:	e7fe      	b.n	800bad6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bade:	6850      	ldr	r0, [r2, #4]
 800bae0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bae2:	6892      	ldr	r2, [r2, #8]
 800bae4:	4611      	mov	r1, r2
 800bae6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2b00      	cmp	r3, #0
 800baec:	f2c0 80aa 	blt.w	800bc44 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800baf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baf6:	695b      	ldr	r3, [r3, #20]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d004      	beq.n	800bb06 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bafc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bafe:	3304      	adds	r3, #4
 800bb00:	4618      	mov	r0, r3
 800bb02:	f7fe f8ff 	bl	8009d04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bb06:	463b      	mov	r3, r7
 800bb08:	4618      	mov	r0, r3
 800bb0a:	f7ff ff6b 	bl	800b9e4 <prvSampleTimeNow>
 800bb0e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2b09      	cmp	r3, #9
 800bb14:	f200 8097 	bhi.w	800bc46 <prvProcessReceivedCommands+0x19e>
 800bb18:	a201      	add	r2, pc, #4	; (adr r2, 800bb20 <prvProcessReceivedCommands+0x78>)
 800bb1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb1e:	bf00      	nop
 800bb20:	0800bb49 	.word	0x0800bb49
 800bb24:	0800bb49 	.word	0x0800bb49
 800bb28:	0800bb49 	.word	0x0800bb49
 800bb2c:	0800bbbd 	.word	0x0800bbbd
 800bb30:	0800bbd1 	.word	0x0800bbd1
 800bb34:	0800bc1b 	.word	0x0800bc1b
 800bb38:	0800bb49 	.word	0x0800bb49
 800bb3c:	0800bb49 	.word	0x0800bb49
 800bb40:	0800bbbd 	.word	0x0800bbbd
 800bb44:	0800bbd1 	.word	0x0800bbd1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bb48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb4e:	f043 0301 	orr.w	r3, r3, #1
 800bb52:	b2da      	uxtb	r2, r3
 800bb54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bb5a:	68ba      	ldr	r2, [r7, #8]
 800bb5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb5e:	699b      	ldr	r3, [r3, #24]
 800bb60:	18d1      	adds	r1, r2, r3
 800bb62:	68bb      	ldr	r3, [r7, #8]
 800bb64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb68:	f7ff ff5c 	bl	800ba24 <prvInsertTimerInActiveList>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d069      	beq.n	800bc46 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bb72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb74:	6a1b      	ldr	r3, [r3, #32]
 800bb76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb78:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bb7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb80:	f003 0304 	and.w	r3, r3, #4
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d05e      	beq.n	800bc46 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bb88:	68ba      	ldr	r2, [r7, #8]
 800bb8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb8c:	699b      	ldr	r3, [r3, #24]
 800bb8e:	441a      	add	r2, r3
 800bb90:	2300      	movs	r3, #0
 800bb92:	9300      	str	r3, [sp, #0]
 800bb94:	2300      	movs	r3, #0
 800bb96:	2100      	movs	r1, #0
 800bb98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb9a:	f7ff fe05 	bl	800b7a8 <xTimerGenericCommand>
 800bb9e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bba0:	6a3b      	ldr	r3, [r7, #32]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d14f      	bne.n	800bc46 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800bba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbaa:	f383 8811 	msr	BASEPRI, r3
 800bbae:	f3bf 8f6f 	isb	sy
 800bbb2:	f3bf 8f4f 	dsb	sy
 800bbb6:	61bb      	str	r3, [r7, #24]
}
 800bbb8:	bf00      	nop
 800bbba:	e7fe      	b.n	800bbba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bbbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bbc2:	f023 0301 	bic.w	r3, r3, #1
 800bbc6:	b2da      	uxtb	r2, r3
 800bbc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800bbce:	e03a      	b.n	800bc46 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bbd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbd2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bbd6:	f043 0301 	orr.w	r3, r3, #1
 800bbda:	b2da      	uxtb	r2, r3
 800bbdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbde:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bbe2:	68ba      	ldr	r2, [r7, #8]
 800bbe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbe6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bbe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbea:	699b      	ldr	r3, [r3, #24]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d10a      	bne.n	800bc06 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800bbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf4:	f383 8811 	msr	BASEPRI, r3
 800bbf8:	f3bf 8f6f 	isb	sy
 800bbfc:	f3bf 8f4f 	dsb	sy
 800bc00:	617b      	str	r3, [r7, #20]
}
 800bc02:	bf00      	nop
 800bc04:	e7fe      	b.n	800bc04 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bc06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc08:	699a      	ldr	r2, [r3, #24]
 800bc0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc0c:	18d1      	adds	r1, r2, r3
 800bc0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc14:	f7ff ff06 	bl	800ba24 <prvInsertTimerInActiveList>
					break;
 800bc18:	e015      	b.n	800bc46 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bc1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bc20:	f003 0302 	and.w	r3, r3, #2
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d103      	bne.n	800bc30 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800bc28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc2a:	f000 fc29 	bl	800c480 <vPortFree>
 800bc2e:	e00a      	b.n	800bc46 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bc30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc32:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bc36:	f023 0301 	bic.w	r3, r3, #1
 800bc3a:	b2da      	uxtb	r2, r3
 800bc3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bc42:	e000      	b.n	800bc46 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800bc44:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bc46:	4b08      	ldr	r3, [pc, #32]	; (800bc68 <prvProcessReceivedCommands+0x1c0>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	1d39      	adds	r1, r7, #4
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f7fe fb20 	bl	800a294 <xQueueReceive>
 800bc54:	4603      	mov	r3, r0
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	f47f af2a 	bne.w	800bab0 <prvProcessReceivedCommands+0x8>
	}
}
 800bc5c:	bf00      	nop
 800bc5e:	bf00      	nop
 800bc60:	3730      	adds	r7, #48	; 0x30
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}
 800bc66:	bf00      	nop
 800bc68:	20003924 	.word	0x20003924

0800bc6c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b088      	sub	sp, #32
 800bc70:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bc72:	e048      	b.n	800bd06 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bc74:	4b2d      	ldr	r3, [pc, #180]	; (800bd2c <prvSwitchTimerLists+0xc0>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	68db      	ldr	r3, [r3, #12]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc7e:	4b2b      	ldr	r3, [pc, #172]	; (800bd2c <prvSwitchTimerLists+0xc0>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	68db      	ldr	r3, [r3, #12]
 800bc84:	68db      	ldr	r3, [r3, #12]
 800bc86:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	3304      	adds	r3, #4
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f7fe f839 	bl	8009d04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	6a1b      	ldr	r3, [r3, #32]
 800bc96:	68f8      	ldr	r0, [r7, #12]
 800bc98:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bca0:	f003 0304 	and.w	r3, r3, #4
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d02e      	beq.n	800bd06 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	699b      	ldr	r3, [r3, #24]
 800bcac:	693a      	ldr	r2, [r7, #16]
 800bcae:	4413      	add	r3, r2
 800bcb0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bcb2:	68ba      	ldr	r2, [r7, #8]
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	429a      	cmp	r2, r3
 800bcb8:	d90e      	bls.n	800bcd8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	68ba      	ldr	r2, [r7, #8]
 800bcbe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	68fa      	ldr	r2, [r7, #12]
 800bcc4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bcc6:	4b19      	ldr	r3, [pc, #100]	; (800bd2c <prvSwitchTimerLists+0xc0>)
 800bcc8:	681a      	ldr	r2, [r3, #0]
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	3304      	adds	r3, #4
 800bcce:	4619      	mov	r1, r3
 800bcd0:	4610      	mov	r0, r2
 800bcd2:	f7fd ffde 	bl	8009c92 <vListInsert>
 800bcd6:	e016      	b.n	800bd06 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bcd8:	2300      	movs	r3, #0
 800bcda:	9300      	str	r3, [sp, #0]
 800bcdc:	2300      	movs	r3, #0
 800bcde:	693a      	ldr	r2, [r7, #16]
 800bce0:	2100      	movs	r1, #0
 800bce2:	68f8      	ldr	r0, [r7, #12]
 800bce4:	f7ff fd60 	bl	800b7a8 <xTimerGenericCommand>
 800bce8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d10a      	bne.n	800bd06 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800bcf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf4:	f383 8811 	msr	BASEPRI, r3
 800bcf8:	f3bf 8f6f 	isb	sy
 800bcfc:	f3bf 8f4f 	dsb	sy
 800bd00:	603b      	str	r3, [r7, #0]
}
 800bd02:	bf00      	nop
 800bd04:	e7fe      	b.n	800bd04 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bd06:	4b09      	ldr	r3, [pc, #36]	; (800bd2c <prvSwitchTimerLists+0xc0>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d1b1      	bne.n	800bc74 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bd10:	4b06      	ldr	r3, [pc, #24]	; (800bd2c <prvSwitchTimerLists+0xc0>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bd16:	4b06      	ldr	r3, [pc, #24]	; (800bd30 <prvSwitchTimerLists+0xc4>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	4a04      	ldr	r2, [pc, #16]	; (800bd2c <prvSwitchTimerLists+0xc0>)
 800bd1c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bd1e:	4a04      	ldr	r2, [pc, #16]	; (800bd30 <prvSwitchTimerLists+0xc4>)
 800bd20:	697b      	ldr	r3, [r7, #20]
 800bd22:	6013      	str	r3, [r2, #0]
}
 800bd24:	bf00      	nop
 800bd26:	3718      	adds	r7, #24
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	bd80      	pop	{r7, pc}
 800bd2c:	2000391c 	.word	0x2000391c
 800bd30:	20003920 	.word	0x20003920

0800bd34 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b082      	sub	sp, #8
 800bd38:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bd3a:	f000 f9b3 	bl	800c0a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bd3e:	4b15      	ldr	r3, [pc, #84]	; (800bd94 <prvCheckForValidListAndQueue+0x60>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d120      	bne.n	800bd88 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bd46:	4814      	ldr	r0, [pc, #80]	; (800bd98 <prvCheckForValidListAndQueue+0x64>)
 800bd48:	f7fd ff52 	bl	8009bf0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bd4c:	4813      	ldr	r0, [pc, #76]	; (800bd9c <prvCheckForValidListAndQueue+0x68>)
 800bd4e:	f7fd ff4f 	bl	8009bf0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bd52:	4b13      	ldr	r3, [pc, #76]	; (800bda0 <prvCheckForValidListAndQueue+0x6c>)
 800bd54:	4a10      	ldr	r2, [pc, #64]	; (800bd98 <prvCheckForValidListAndQueue+0x64>)
 800bd56:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bd58:	4b12      	ldr	r3, [pc, #72]	; (800bda4 <prvCheckForValidListAndQueue+0x70>)
 800bd5a:	4a10      	ldr	r2, [pc, #64]	; (800bd9c <prvCheckForValidListAndQueue+0x68>)
 800bd5c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bd5e:	2300      	movs	r3, #0
 800bd60:	9300      	str	r3, [sp, #0]
 800bd62:	4b11      	ldr	r3, [pc, #68]	; (800bda8 <prvCheckForValidListAndQueue+0x74>)
 800bd64:	4a11      	ldr	r2, [pc, #68]	; (800bdac <prvCheckForValidListAndQueue+0x78>)
 800bd66:	2110      	movs	r1, #16
 800bd68:	200a      	movs	r0, #10
 800bd6a:	f7fe f85d 	bl	8009e28 <xQueueGenericCreateStatic>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	4a08      	ldr	r2, [pc, #32]	; (800bd94 <prvCheckForValidListAndQueue+0x60>)
 800bd72:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bd74:	4b07      	ldr	r3, [pc, #28]	; (800bd94 <prvCheckForValidListAndQueue+0x60>)
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d005      	beq.n	800bd88 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bd7c:	4b05      	ldr	r3, [pc, #20]	; (800bd94 <prvCheckForValidListAndQueue+0x60>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	490b      	ldr	r1, [pc, #44]	; (800bdb0 <prvCheckForValidListAndQueue+0x7c>)
 800bd82:	4618      	mov	r0, r3
 800bd84:	f7fe fc76 	bl	800a674 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bd88:	f000 f9bc 	bl	800c104 <vPortExitCritical>
}
 800bd8c:	bf00      	nop
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	bf00      	nop
 800bd94:	20003924 	.word	0x20003924
 800bd98:	200038f4 	.word	0x200038f4
 800bd9c:	20003908 	.word	0x20003908
 800bda0:	2000391c 	.word	0x2000391c
 800bda4:	20003920 	.word	0x20003920
 800bda8:	200039d0 	.word	0x200039d0
 800bdac:	20003930 	.word	0x20003930
 800bdb0:	08012544 	.word	0x08012544

0800bdb4 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b086      	sub	sp, #24
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d10a      	bne.n	800bddc <xTimerIsTimerActive+0x28>
	__asm volatile
 800bdc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdca:	f383 8811 	msr	BASEPRI, r3
 800bdce:	f3bf 8f6f 	isb	sy
 800bdd2:	f3bf 8f4f 	dsb	sy
 800bdd6:	60fb      	str	r3, [r7, #12]
}
 800bdd8:	bf00      	nop
 800bdda:	e7fe      	b.n	800bdda <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800bddc:	f000 f962 	bl	800c0a4 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bde6:	f003 0301 	and.w	r3, r3, #1
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d102      	bne.n	800bdf4 <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	617b      	str	r3, [r7, #20]
 800bdf2:	e001      	b.n	800bdf8 <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 800bdf4:	2301      	movs	r3, #1
 800bdf6:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800bdf8:	f000 f984 	bl	800c104 <vPortExitCritical>

	return xReturn;
 800bdfc:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800bdfe:	4618      	mov	r0, r3
 800be00:	3718      	adds	r7, #24
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}

0800be06 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800be06:	b580      	push	{r7, lr}
 800be08:	b086      	sub	sp, #24
 800be0a:	af00      	add	r7, sp, #0
 800be0c:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10a      	bne.n	800be2e <pvTimerGetTimerID+0x28>
	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be1c:	f383 8811 	msr	BASEPRI, r3
 800be20:	f3bf 8f6f 	isb	sy
 800be24:	f3bf 8f4f 	dsb	sy
 800be28:	60fb      	str	r3, [r7, #12]
}
 800be2a:	bf00      	nop
 800be2c:	e7fe      	b.n	800be2c <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800be2e:	f000 f939 	bl	800c0a4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	69db      	ldr	r3, [r3, #28]
 800be36:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800be38:	f000 f964 	bl	800c104 <vPortExitCritical>

	return pvReturn;
 800be3c:	693b      	ldr	r3, [r7, #16]
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3718      	adds	r7, #24
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
	...

0800be48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800be48:	b480      	push	{r7}
 800be4a:	b085      	sub	sp, #20
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	60f8      	str	r0, [r7, #12]
 800be50:	60b9      	str	r1, [r7, #8]
 800be52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	3b04      	subs	r3, #4
 800be58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800be60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	3b04      	subs	r3, #4
 800be66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800be68:	68bb      	ldr	r3, [r7, #8]
 800be6a:	f023 0201 	bic.w	r2, r3, #1
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	3b04      	subs	r3, #4
 800be76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800be78:	4a0c      	ldr	r2, [pc, #48]	; (800beac <pxPortInitialiseStack+0x64>)
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	3b14      	subs	r3, #20
 800be82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800be84:	687a      	ldr	r2, [r7, #4]
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	3b04      	subs	r3, #4
 800be8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	f06f 0202 	mvn.w	r2, #2
 800be96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	3b20      	subs	r3, #32
 800be9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800be9e:	68fb      	ldr	r3, [r7, #12]
}
 800bea0:	4618      	mov	r0, r3
 800bea2:	3714      	adds	r7, #20
 800bea4:	46bd      	mov	sp, r7
 800bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beaa:	4770      	bx	lr
 800beac:	0800beb1 	.word	0x0800beb1

0800beb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800beb0:	b480      	push	{r7}
 800beb2:	b085      	sub	sp, #20
 800beb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800beb6:	2300      	movs	r3, #0
 800beb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800beba:	4b12      	ldr	r3, [pc, #72]	; (800bf04 <prvTaskExitError+0x54>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bec2:	d00a      	beq.n	800beda <prvTaskExitError+0x2a>
	__asm volatile
 800bec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bec8:	f383 8811 	msr	BASEPRI, r3
 800becc:	f3bf 8f6f 	isb	sy
 800bed0:	f3bf 8f4f 	dsb	sy
 800bed4:	60fb      	str	r3, [r7, #12]
}
 800bed6:	bf00      	nop
 800bed8:	e7fe      	b.n	800bed8 <prvTaskExitError+0x28>
	__asm volatile
 800beda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bede:	f383 8811 	msr	BASEPRI, r3
 800bee2:	f3bf 8f6f 	isb	sy
 800bee6:	f3bf 8f4f 	dsb	sy
 800beea:	60bb      	str	r3, [r7, #8]
}
 800beec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800beee:	bf00      	nop
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d0fc      	beq.n	800bef0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bef6:	bf00      	nop
 800bef8:	bf00      	nop
 800befa:	3714      	adds	r7, #20
 800befc:	46bd      	mov	sp, r7
 800befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf02:	4770      	bx	lr
 800bf04:	2000003c 	.word	0x2000003c
	...

0800bf10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bf10:	4b07      	ldr	r3, [pc, #28]	; (800bf30 <pxCurrentTCBConst2>)
 800bf12:	6819      	ldr	r1, [r3, #0]
 800bf14:	6808      	ldr	r0, [r1, #0]
 800bf16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf1a:	f380 8809 	msr	PSP, r0
 800bf1e:	f3bf 8f6f 	isb	sy
 800bf22:	f04f 0000 	mov.w	r0, #0
 800bf26:	f380 8811 	msr	BASEPRI, r0
 800bf2a:	4770      	bx	lr
 800bf2c:	f3af 8000 	nop.w

0800bf30 <pxCurrentTCBConst2>:
 800bf30:	200033ec 	.word	0x200033ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bf34:	bf00      	nop
 800bf36:	bf00      	nop

0800bf38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bf38:	4808      	ldr	r0, [pc, #32]	; (800bf5c <prvPortStartFirstTask+0x24>)
 800bf3a:	6800      	ldr	r0, [r0, #0]
 800bf3c:	6800      	ldr	r0, [r0, #0]
 800bf3e:	f380 8808 	msr	MSP, r0
 800bf42:	f04f 0000 	mov.w	r0, #0
 800bf46:	f380 8814 	msr	CONTROL, r0
 800bf4a:	b662      	cpsie	i
 800bf4c:	b661      	cpsie	f
 800bf4e:	f3bf 8f4f 	dsb	sy
 800bf52:	f3bf 8f6f 	isb	sy
 800bf56:	df00      	svc	0
 800bf58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bf5a:	bf00      	nop
 800bf5c:	e000ed08 	.word	0xe000ed08

0800bf60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b086      	sub	sp, #24
 800bf64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bf66:	4b46      	ldr	r3, [pc, #280]	; (800c080 <xPortStartScheduler+0x120>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	4a46      	ldr	r2, [pc, #280]	; (800c084 <xPortStartScheduler+0x124>)
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	d10a      	bne.n	800bf86 <xPortStartScheduler+0x26>
	__asm volatile
 800bf70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf74:	f383 8811 	msr	BASEPRI, r3
 800bf78:	f3bf 8f6f 	isb	sy
 800bf7c:	f3bf 8f4f 	dsb	sy
 800bf80:	613b      	str	r3, [r7, #16]
}
 800bf82:	bf00      	nop
 800bf84:	e7fe      	b.n	800bf84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bf86:	4b3e      	ldr	r3, [pc, #248]	; (800c080 <xPortStartScheduler+0x120>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	4a3f      	ldr	r2, [pc, #252]	; (800c088 <xPortStartScheduler+0x128>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	d10a      	bne.n	800bfa6 <xPortStartScheduler+0x46>
	__asm volatile
 800bf90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf94:	f383 8811 	msr	BASEPRI, r3
 800bf98:	f3bf 8f6f 	isb	sy
 800bf9c:	f3bf 8f4f 	dsb	sy
 800bfa0:	60fb      	str	r3, [r7, #12]
}
 800bfa2:	bf00      	nop
 800bfa4:	e7fe      	b.n	800bfa4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bfa6:	4b39      	ldr	r3, [pc, #228]	; (800c08c <xPortStartScheduler+0x12c>)
 800bfa8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bfaa:	697b      	ldr	r3, [r7, #20]
 800bfac:	781b      	ldrb	r3, [r3, #0]
 800bfae:	b2db      	uxtb	r3, r3
 800bfb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bfb2:	697b      	ldr	r3, [r7, #20]
 800bfb4:	22ff      	movs	r2, #255	; 0xff
 800bfb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	781b      	ldrb	r3, [r3, #0]
 800bfbc:	b2db      	uxtb	r3, r3
 800bfbe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bfc0:	78fb      	ldrb	r3, [r7, #3]
 800bfc2:	b2db      	uxtb	r3, r3
 800bfc4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bfc8:	b2da      	uxtb	r2, r3
 800bfca:	4b31      	ldr	r3, [pc, #196]	; (800c090 <xPortStartScheduler+0x130>)
 800bfcc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bfce:	4b31      	ldr	r3, [pc, #196]	; (800c094 <xPortStartScheduler+0x134>)
 800bfd0:	2207      	movs	r2, #7
 800bfd2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bfd4:	e009      	b.n	800bfea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bfd6:	4b2f      	ldr	r3, [pc, #188]	; (800c094 <xPortStartScheduler+0x134>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	3b01      	subs	r3, #1
 800bfdc:	4a2d      	ldr	r2, [pc, #180]	; (800c094 <xPortStartScheduler+0x134>)
 800bfde:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bfe0:	78fb      	ldrb	r3, [r7, #3]
 800bfe2:	b2db      	uxtb	r3, r3
 800bfe4:	005b      	lsls	r3, r3, #1
 800bfe6:	b2db      	uxtb	r3, r3
 800bfe8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bfea:	78fb      	ldrb	r3, [r7, #3]
 800bfec:	b2db      	uxtb	r3, r3
 800bfee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bff2:	2b80      	cmp	r3, #128	; 0x80
 800bff4:	d0ef      	beq.n	800bfd6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bff6:	4b27      	ldr	r3, [pc, #156]	; (800c094 <xPortStartScheduler+0x134>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	f1c3 0307 	rsb	r3, r3, #7
 800bffe:	2b04      	cmp	r3, #4
 800c000:	d00a      	beq.n	800c018 <xPortStartScheduler+0xb8>
	__asm volatile
 800c002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c006:	f383 8811 	msr	BASEPRI, r3
 800c00a:	f3bf 8f6f 	isb	sy
 800c00e:	f3bf 8f4f 	dsb	sy
 800c012:	60bb      	str	r3, [r7, #8]
}
 800c014:	bf00      	nop
 800c016:	e7fe      	b.n	800c016 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c018:	4b1e      	ldr	r3, [pc, #120]	; (800c094 <xPortStartScheduler+0x134>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	021b      	lsls	r3, r3, #8
 800c01e:	4a1d      	ldr	r2, [pc, #116]	; (800c094 <xPortStartScheduler+0x134>)
 800c020:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c022:	4b1c      	ldr	r3, [pc, #112]	; (800c094 <xPortStartScheduler+0x134>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c02a:	4a1a      	ldr	r2, [pc, #104]	; (800c094 <xPortStartScheduler+0x134>)
 800c02c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	b2da      	uxtb	r2, r3
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c036:	4b18      	ldr	r3, [pc, #96]	; (800c098 <xPortStartScheduler+0x138>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	4a17      	ldr	r2, [pc, #92]	; (800c098 <xPortStartScheduler+0x138>)
 800c03c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c040:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c042:	4b15      	ldr	r3, [pc, #84]	; (800c098 <xPortStartScheduler+0x138>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	4a14      	ldr	r2, [pc, #80]	; (800c098 <xPortStartScheduler+0x138>)
 800c048:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c04c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c04e:	f000 f8dd 	bl	800c20c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c052:	4b12      	ldr	r3, [pc, #72]	; (800c09c <xPortStartScheduler+0x13c>)
 800c054:	2200      	movs	r2, #0
 800c056:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c058:	f000 f8fc 	bl	800c254 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c05c:	4b10      	ldr	r3, [pc, #64]	; (800c0a0 <xPortStartScheduler+0x140>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	4a0f      	ldr	r2, [pc, #60]	; (800c0a0 <xPortStartScheduler+0x140>)
 800c062:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c066:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c068:	f7ff ff66 	bl	800bf38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c06c:	f7fe ff38 	bl	800aee0 <vTaskSwitchContext>
	prvTaskExitError();
 800c070:	f7ff ff1e 	bl	800beb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c074:	2300      	movs	r3, #0
}
 800c076:	4618      	mov	r0, r3
 800c078:	3718      	adds	r7, #24
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bd80      	pop	{r7, pc}
 800c07e:	bf00      	nop
 800c080:	e000ed00 	.word	0xe000ed00
 800c084:	410fc271 	.word	0x410fc271
 800c088:	410fc270 	.word	0x410fc270
 800c08c:	e000e400 	.word	0xe000e400
 800c090:	20003a20 	.word	0x20003a20
 800c094:	20003a24 	.word	0x20003a24
 800c098:	e000ed20 	.word	0xe000ed20
 800c09c:	2000003c 	.word	0x2000003c
 800c0a0:	e000ef34 	.word	0xe000ef34

0800c0a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c0a4:	b480      	push	{r7}
 800c0a6:	b083      	sub	sp, #12
 800c0a8:	af00      	add	r7, sp, #0
	__asm volatile
 800c0aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ae:	f383 8811 	msr	BASEPRI, r3
 800c0b2:	f3bf 8f6f 	isb	sy
 800c0b6:	f3bf 8f4f 	dsb	sy
 800c0ba:	607b      	str	r3, [r7, #4]
}
 800c0bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c0be:	4b0f      	ldr	r3, [pc, #60]	; (800c0fc <vPortEnterCritical+0x58>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	3301      	adds	r3, #1
 800c0c4:	4a0d      	ldr	r2, [pc, #52]	; (800c0fc <vPortEnterCritical+0x58>)
 800c0c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c0c8:	4b0c      	ldr	r3, [pc, #48]	; (800c0fc <vPortEnterCritical+0x58>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	2b01      	cmp	r3, #1
 800c0ce:	d10f      	bne.n	800c0f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c0d0:	4b0b      	ldr	r3, [pc, #44]	; (800c100 <vPortEnterCritical+0x5c>)
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	b2db      	uxtb	r3, r3
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d00a      	beq.n	800c0f0 <vPortEnterCritical+0x4c>
	__asm volatile
 800c0da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0de:	f383 8811 	msr	BASEPRI, r3
 800c0e2:	f3bf 8f6f 	isb	sy
 800c0e6:	f3bf 8f4f 	dsb	sy
 800c0ea:	603b      	str	r3, [r7, #0]
}
 800c0ec:	bf00      	nop
 800c0ee:	e7fe      	b.n	800c0ee <vPortEnterCritical+0x4a>
	}
}
 800c0f0:	bf00      	nop
 800c0f2:	370c      	adds	r7, #12
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fa:	4770      	bx	lr
 800c0fc:	2000003c 	.word	0x2000003c
 800c100:	e000ed04 	.word	0xe000ed04

0800c104 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c104:	b480      	push	{r7}
 800c106:	b083      	sub	sp, #12
 800c108:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c10a:	4b12      	ldr	r3, [pc, #72]	; (800c154 <vPortExitCritical+0x50>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d10a      	bne.n	800c128 <vPortExitCritical+0x24>
	__asm volatile
 800c112:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c116:	f383 8811 	msr	BASEPRI, r3
 800c11a:	f3bf 8f6f 	isb	sy
 800c11e:	f3bf 8f4f 	dsb	sy
 800c122:	607b      	str	r3, [r7, #4]
}
 800c124:	bf00      	nop
 800c126:	e7fe      	b.n	800c126 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c128:	4b0a      	ldr	r3, [pc, #40]	; (800c154 <vPortExitCritical+0x50>)
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	3b01      	subs	r3, #1
 800c12e:	4a09      	ldr	r2, [pc, #36]	; (800c154 <vPortExitCritical+0x50>)
 800c130:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c132:	4b08      	ldr	r3, [pc, #32]	; (800c154 <vPortExitCritical+0x50>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d105      	bne.n	800c146 <vPortExitCritical+0x42>
 800c13a:	2300      	movs	r3, #0
 800c13c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	f383 8811 	msr	BASEPRI, r3
}
 800c144:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c146:	bf00      	nop
 800c148:	370c      	adds	r7, #12
 800c14a:	46bd      	mov	sp, r7
 800c14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c150:	4770      	bx	lr
 800c152:	bf00      	nop
 800c154:	2000003c 	.word	0x2000003c
	...

0800c160 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c160:	f3ef 8009 	mrs	r0, PSP
 800c164:	f3bf 8f6f 	isb	sy
 800c168:	4b15      	ldr	r3, [pc, #84]	; (800c1c0 <pxCurrentTCBConst>)
 800c16a:	681a      	ldr	r2, [r3, #0]
 800c16c:	f01e 0f10 	tst.w	lr, #16
 800c170:	bf08      	it	eq
 800c172:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c176:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c17a:	6010      	str	r0, [r2, #0]
 800c17c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c180:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c184:	f380 8811 	msr	BASEPRI, r0
 800c188:	f3bf 8f4f 	dsb	sy
 800c18c:	f3bf 8f6f 	isb	sy
 800c190:	f7fe fea6 	bl	800aee0 <vTaskSwitchContext>
 800c194:	f04f 0000 	mov.w	r0, #0
 800c198:	f380 8811 	msr	BASEPRI, r0
 800c19c:	bc09      	pop	{r0, r3}
 800c19e:	6819      	ldr	r1, [r3, #0]
 800c1a0:	6808      	ldr	r0, [r1, #0]
 800c1a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1a6:	f01e 0f10 	tst.w	lr, #16
 800c1aa:	bf08      	it	eq
 800c1ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c1b0:	f380 8809 	msr	PSP, r0
 800c1b4:	f3bf 8f6f 	isb	sy
 800c1b8:	4770      	bx	lr
 800c1ba:	bf00      	nop
 800c1bc:	f3af 8000 	nop.w

0800c1c0 <pxCurrentTCBConst>:
 800c1c0:	200033ec 	.word	0x200033ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c1c4:	bf00      	nop
 800c1c6:	bf00      	nop

0800c1c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b082      	sub	sp, #8
 800c1cc:	af00      	add	r7, sp, #0
	__asm volatile
 800c1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1d2:	f383 8811 	msr	BASEPRI, r3
 800c1d6:	f3bf 8f6f 	isb	sy
 800c1da:	f3bf 8f4f 	dsb	sy
 800c1de:	607b      	str	r3, [r7, #4]
}
 800c1e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c1e2:	f7fe fdc3 	bl	800ad6c <xTaskIncrementTick>
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d003      	beq.n	800c1f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c1ec:	4b06      	ldr	r3, [pc, #24]	; (800c208 <xPortSysTickHandler+0x40>)
 800c1ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1f2:	601a      	str	r2, [r3, #0]
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	f383 8811 	msr	BASEPRI, r3
}
 800c1fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c200:	bf00      	nop
 800c202:	3708      	adds	r7, #8
 800c204:	46bd      	mov	sp, r7
 800c206:	bd80      	pop	{r7, pc}
 800c208:	e000ed04 	.word	0xe000ed04

0800c20c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c20c:	b480      	push	{r7}
 800c20e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c210:	4b0b      	ldr	r3, [pc, #44]	; (800c240 <vPortSetupTimerInterrupt+0x34>)
 800c212:	2200      	movs	r2, #0
 800c214:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c216:	4b0b      	ldr	r3, [pc, #44]	; (800c244 <vPortSetupTimerInterrupt+0x38>)
 800c218:	2200      	movs	r2, #0
 800c21a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c21c:	4b0a      	ldr	r3, [pc, #40]	; (800c248 <vPortSetupTimerInterrupt+0x3c>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4a0a      	ldr	r2, [pc, #40]	; (800c24c <vPortSetupTimerInterrupt+0x40>)
 800c222:	fba2 2303 	umull	r2, r3, r2, r3
 800c226:	095b      	lsrs	r3, r3, #5
 800c228:	4a09      	ldr	r2, [pc, #36]	; (800c250 <vPortSetupTimerInterrupt+0x44>)
 800c22a:	3b01      	subs	r3, #1
 800c22c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c22e:	4b04      	ldr	r3, [pc, #16]	; (800c240 <vPortSetupTimerInterrupt+0x34>)
 800c230:	2207      	movs	r2, #7
 800c232:	601a      	str	r2, [r3, #0]
}
 800c234:	bf00      	nop
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr
 800c23e:	bf00      	nop
 800c240:	e000e010 	.word	0xe000e010
 800c244:	e000e018 	.word	0xe000e018
 800c248:	20000010 	.word	0x20000010
 800c24c:	51eb851f 	.word	0x51eb851f
 800c250:	e000e014 	.word	0xe000e014

0800c254 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c254:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c264 <vPortEnableVFP+0x10>
 800c258:	6801      	ldr	r1, [r0, #0]
 800c25a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c25e:	6001      	str	r1, [r0, #0]
 800c260:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c262:	bf00      	nop
 800c264:	e000ed88 	.word	0xe000ed88

0800c268 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c268:	b480      	push	{r7}
 800c26a:	b085      	sub	sp, #20
 800c26c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c26e:	f3ef 8305 	mrs	r3, IPSR
 800c272:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2b0f      	cmp	r3, #15
 800c278:	d914      	bls.n	800c2a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c27a:	4a17      	ldr	r2, [pc, #92]	; (800c2d8 <vPortValidateInterruptPriority+0x70>)
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	4413      	add	r3, r2
 800c280:	781b      	ldrb	r3, [r3, #0]
 800c282:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c284:	4b15      	ldr	r3, [pc, #84]	; (800c2dc <vPortValidateInterruptPriority+0x74>)
 800c286:	781b      	ldrb	r3, [r3, #0]
 800c288:	7afa      	ldrb	r2, [r7, #11]
 800c28a:	429a      	cmp	r2, r3
 800c28c:	d20a      	bcs.n	800c2a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c28e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c292:	f383 8811 	msr	BASEPRI, r3
 800c296:	f3bf 8f6f 	isb	sy
 800c29a:	f3bf 8f4f 	dsb	sy
 800c29e:	607b      	str	r3, [r7, #4]
}
 800c2a0:	bf00      	nop
 800c2a2:	e7fe      	b.n	800c2a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c2a4:	4b0e      	ldr	r3, [pc, #56]	; (800c2e0 <vPortValidateInterruptPriority+0x78>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c2ac:	4b0d      	ldr	r3, [pc, #52]	; (800c2e4 <vPortValidateInterruptPriority+0x7c>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d90a      	bls.n	800c2ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c2b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2b8:	f383 8811 	msr	BASEPRI, r3
 800c2bc:	f3bf 8f6f 	isb	sy
 800c2c0:	f3bf 8f4f 	dsb	sy
 800c2c4:	603b      	str	r3, [r7, #0]
}
 800c2c6:	bf00      	nop
 800c2c8:	e7fe      	b.n	800c2c8 <vPortValidateInterruptPriority+0x60>
	}
 800c2ca:	bf00      	nop
 800c2cc:	3714      	adds	r7, #20
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d4:	4770      	bx	lr
 800c2d6:	bf00      	nop
 800c2d8:	e000e3f0 	.word	0xe000e3f0
 800c2dc:	20003a20 	.word	0x20003a20
 800c2e0:	e000ed0c 	.word	0xe000ed0c
 800c2e4:	20003a24 	.word	0x20003a24

0800c2e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b08a      	sub	sp, #40	; 0x28
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c2f4:	f7fe fc7e 	bl	800abf4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c2f8:	4b5b      	ldr	r3, [pc, #364]	; (800c468 <pvPortMalloc+0x180>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d101      	bne.n	800c304 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c300:	f000 f920 	bl	800c544 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c304:	4b59      	ldr	r3, [pc, #356]	; (800c46c <pvPortMalloc+0x184>)
 800c306:	681a      	ldr	r2, [r3, #0]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	4013      	ands	r3, r2
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	f040 8093 	bne.w	800c438 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d01d      	beq.n	800c354 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c318:	2208      	movs	r2, #8
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	4413      	add	r3, r2
 800c31e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f003 0307 	and.w	r3, r3, #7
 800c326:	2b00      	cmp	r3, #0
 800c328:	d014      	beq.n	800c354 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	f023 0307 	bic.w	r3, r3, #7
 800c330:	3308      	adds	r3, #8
 800c332:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f003 0307 	and.w	r3, r3, #7
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d00a      	beq.n	800c354 <pvPortMalloc+0x6c>
	__asm volatile
 800c33e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c342:	f383 8811 	msr	BASEPRI, r3
 800c346:	f3bf 8f6f 	isb	sy
 800c34a:	f3bf 8f4f 	dsb	sy
 800c34e:	617b      	str	r3, [r7, #20]
}
 800c350:	bf00      	nop
 800c352:	e7fe      	b.n	800c352 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d06e      	beq.n	800c438 <pvPortMalloc+0x150>
 800c35a:	4b45      	ldr	r3, [pc, #276]	; (800c470 <pvPortMalloc+0x188>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	687a      	ldr	r2, [r7, #4]
 800c360:	429a      	cmp	r2, r3
 800c362:	d869      	bhi.n	800c438 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c364:	4b43      	ldr	r3, [pc, #268]	; (800c474 <pvPortMalloc+0x18c>)
 800c366:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c368:	4b42      	ldr	r3, [pc, #264]	; (800c474 <pvPortMalloc+0x18c>)
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c36e:	e004      	b.n	800c37a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c372:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c37a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c37c:	685b      	ldr	r3, [r3, #4]
 800c37e:	687a      	ldr	r2, [r7, #4]
 800c380:	429a      	cmp	r2, r3
 800c382:	d903      	bls.n	800c38c <pvPortMalloc+0xa4>
 800c384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d1f1      	bne.n	800c370 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c38c:	4b36      	ldr	r3, [pc, #216]	; (800c468 <pvPortMalloc+0x180>)
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c392:	429a      	cmp	r2, r3
 800c394:	d050      	beq.n	800c438 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c396:	6a3b      	ldr	r3, [r7, #32]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	2208      	movs	r2, #8
 800c39c:	4413      	add	r3, r2
 800c39e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3a2:	681a      	ldr	r2, [r3, #0]
 800c3a4:	6a3b      	ldr	r3, [r7, #32]
 800c3a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3aa:	685a      	ldr	r2, [r3, #4]
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	1ad2      	subs	r2, r2, r3
 800c3b0:	2308      	movs	r3, #8
 800c3b2:	005b      	lsls	r3, r3, #1
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	d91f      	bls.n	800c3f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c3b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	4413      	add	r3, r2
 800c3be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c3c0:	69bb      	ldr	r3, [r7, #24]
 800c3c2:	f003 0307 	and.w	r3, r3, #7
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d00a      	beq.n	800c3e0 <pvPortMalloc+0xf8>
	__asm volatile
 800c3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ce:	f383 8811 	msr	BASEPRI, r3
 800c3d2:	f3bf 8f6f 	isb	sy
 800c3d6:	f3bf 8f4f 	dsb	sy
 800c3da:	613b      	str	r3, [r7, #16]
}
 800c3dc:	bf00      	nop
 800c3de:	e7fe      	b.n	800c3de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c3e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3e2:	685a      	ldr	r2, [r3, #4]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	1ad2      	subs	r2, r2, r3
 800c3e8:	69bb      	ldr	r3, [r7, #24]
 800c3ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c3ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3ee:	687a      	ldr	r2, [r7, #4]
 800c3f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c3f2:	69b8      	ldr	r0, [r7, #24]
 800c3f4:	f000 f908 	bl	800c608 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c3f8:	4b1d      	ldr	r3, [pc, #116]	; (800c470 <pvPortMalloc+0x188>)
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3fe:	685b      	ldr	r3, [r3, #4]
 800c400:	1ad3      	subs	r3, r2, r3
 800c402:	4a1b      	ldr	r2, [pc, #108]	; (800c470 <pvPortMalloc+0x188>)
 800c404:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c406:	4b1a      	ldr	r3, [pc, #104]	; (800c470 <pvPortMalloc+0x188>)
 800c408:	681a      	ldr	r2, [r3, #0]
 800c40a:	4b1b      	ldr	r3, [pc, #108]	; (800c478 <pvPortMalloc+0x190>)
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	429a      	cmp	r2, r3
 800c410:	d203      	bcs.n	800c41a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c412:	4b17      	ldr	r3, [pc, #92]	; (800c470 <pvPortMalloc+0x188>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	4a18      	ldr	r2, [pc, #96]	; (800c478 <pvPortMalloc+0x190>)
 800c418:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c41c:	685a      	ldr	r2, [r3, #4]
 800c41e:	4b13      	ldr	r3, [pc, #76]	; (800c46c <pvPortMalloc+0x184>)
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	431a      	orrs	r2, r3
 800c424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c426:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c42a:	2200      	movs	r2, #0
 800c42c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c42e:	4b13      	ldr	r3, [pc, #76]	; (800c47c <pvPortMalloc+0x194>)
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	3301      	adds	r3, #1
 800c434:	4a11      	ldr	r2, [pc, #68]	; (800c47c <pvPortMalloc+0x194>)
 800c436:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c438:	f7fe fbea 	bl	800ac10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c43c:	69fb      	ldr	r3, [r7, #28]
 800c43e:	f003 0307 	and.w	r3, r3, #7
 800c442:	2b00      	cmp	r3, #0
 800c444:	d00a      	beq.n	800c45c <pvPortMalloc+0x174>
	__asm volatile
 800c446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c44a:	f383 8811 	msr	BASEPRI, r3
 800c44e:	f3bf 8f6f 	isb	sy
 800c452:	f3bf 8f4f 	dsb	sy
 800c456:	60fb      	str	r3, [r7, #12]
}
 800c458:	bf00      	nop
 800c45a:	e7fe      	b.n	800c45a <pvPortMalloc+0x172>
	return pvReturn;
 800c45c:	69fb      	ldr	r3, [r7, #28]
}
 800c45e:	4618      	mov	r0, r3
 800c460:	3728      	adds	r7, #40	; 0x28
 800c462:	46bd      	mov	sp, r7
 800c464:	bd80      	pop	{r7, pc}
 800c466:	bf00      	nop
 800c468:	20005970 	.word	0x20005970
 800c46c:	20005984 	.word	0x20005984
 800c470:	20005974 	.word	0x20005974
 800c474:	20005968 	.word	0x20005968
 800c478:	20005978 	.word	0x20005978
 800c47c:	2000597c 	.word	0x2000597c

0800c480 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b086      	sub	sp, #24
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d04d      	beq.n	800c52e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c492:	2308      	movs	r3, #8
 800c494:	425b      	negs	r3, r3
 800c496:	697a      	ldr	r2, [r7, #20]
 800c498:	4413      	add	r3, r2
 800c49a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c49c:	697b      	ldr	r3, [r7, #20]
 800c49e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	685a      	ldr	r2, [r3, #4]
 800c4a4:	4b24      	ldr	r3, [pc, #144]	; (800c538 <vPortFree+0xb8>)
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	4013      	ands	r3, r2
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d10a      	bne.n	800c4c4 <vPortFree+0x44>
	__asm volatile
 800c4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4b2:	f383 8811 	msr	BASEPRI, r3
 800c4b6:	f3bf 8f6f 	isb	sy
 800c4ba:	f3bf 8f4f 	dsb	sy
 800c4be:	60fb      	str	r3, [r7, #12]
}
 800c4c0:	bf00      	nop
 800c4c2:	e7fe      	b.n	800c4c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d00a      	beq.n	800c4e2 <vPortFree+0x62>
	__asm volatile
 800c4cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4d0:	f383 8811 	msr	BASEPRI, r3
 800c4d4:	f3bf 8f6f 	isb	sy
 800c4d8:	f3bf 8f4f 	dsb	sy
 800c4dc:	60bb      	str	r3, [r7, #8]
}
 800c4de:	bf00      	nop
 800c4e0:	e7fe      	b.n	800c4e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c4e2:	693b      	ldr	r3, [r7, #16]
 800c4e4:	685a      	ldr	r2, [r3, #4]
 800c4e6:	4b14      	ldr	r3, [pc, #80]	; (800c538 <vPortFree+0xb8>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	4013      	ands	r3, r2
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d01e      	beq.n	800c52e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c4f0:	693b      	ldr	r3, [r7, #16]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d11a      	bne.n	800c52e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	685a      	ldr	r2, [r3, #4]
 800c4fc:	4b0e      	ldr	r3, [pc, #56]	; (800c538 <vPortFree+0xb8>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	43db      	mvns	r3, r3
 800c502:	401a      	ands	r2, r3
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c508:	f7fe fb74 	bl	800abf4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	685a      	ldr	r2, [r3, #4]
 800c510:	4b0a      	ldr	r3, [pc, #40]	; (800c53c <vPortFree+0xbc>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	4413      	add	r3, r2
 800c516:	4a09      	ldr	r2, [pc, #36]	; (800c53c <vPortFree+0xbc>)
 800c518:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c51a:	6938      	ldr	r0, [r7, #16]
 800c51c:	f000 f874 	bl	800c608 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c520:	4b07      	ldr	r3, [pc, #28]	; (800c540 <vPortFree+0xc0>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	3301      	adds	r3, #1
 800c526:	4a06      	ldr	r2, [pc, #24]	; (800c540 <vPortFree+0xc0>)
 800c528:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c52a:	f7fe fb71 	bl	800ac10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c52e:	bf00      	nop
 800c530:	3718      	adds	r7, #24
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	20005984 	.word	0x20005984
 800c53c:	20005974 	.word	0x20005974
 800c540:	20005980 	.word	0x20005980

0800c544 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c544:	b480      	push	{r7}
 800c546:	b085      	sub	sp, #20
 800c548:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c54a:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800c54e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c550:	4b27      	ldr	r3, [pc, #156]	; (800c5f0 <prvHeapInit+0xac>)
 800c552:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	f003 0307 	and.w	r3, r3, #7
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d00c      	beq.n	800c578 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	3307      	adds	r3, #7
 800c562:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	f023 0307 	bic.w	r3, r3, #7
 800c56a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c56c:	68ba      	ldr	r2, [r7, #8]
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	1ad3      	subs	r3, r2, r3
 800c572:	4a1f      	ldr	r2, [pc, #124]	; (800c5f0 <prvHeapInit+0xac>)
 800c574:	4413      	add	r3, r2
 800c576:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c57c:	4a1d      	ldr	r2, [pc, #116]	; (800c5f4 <prvHeapInit+0xb0>)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c582:	4b1c      	ldr	r3, [pc, #112]	; (800c5f4 <prvHeapInit+0xb0>)
 800c584:	2200      	movs	r2, #0
 800c586:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	68ba      	ldr	r2, [r7, #8]
 800c58c:	4413      	add	r3, r2
 800c58e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c590:	2208      	movs	r2, #8
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	1a9b      	subs	r3, r3, r2
 800c596:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	f023 0307 	bic.w	r3, r3, #7
 800c59e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	4a15      	ldr	r2, [pc, #84]	; (800c5f8 <prvHeapInit+0xb4>)
 800c5a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c5a6:	4b14      	ldr	r3, [pc, #80]	; (800c5f8 <prvHeapInit+0xb4>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c5ae:	4b12      	ldr	r3, [pc, #72]	; (800c5f8 <prvHeapInit+0xb4>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	68fa      	ldr	r2, [r7, #12]
 800c5be:	1ad2      	subs	r2, r2, r3
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c5c4:	4b0c      	ldr	r3, [pc, #48]	; (800c5f8 <prvHeapInit+0xb4>)
 800c5c6:	681a      	ldr	r2, [r3, #0]
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	685b      	ldr	r3, [r3, #4]
 800c5d0:	4a0a      	ldr	r2, [pc, #40]	; (800c5fc <prvHeapInit+0xb8>)
 800c5d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	685b      	ldr	r3, [r3, #4]
 800c5d8:	4a09      	ldr	r2, [pc, #36]	; (800c600 <prvHeapInit+0xbc>)
 800c5da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c5dc:	4b09      	ldr	r3, [pc, #36]	; (800c604 <prvHeapInit+0xc0>)
 800c5de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c5e2:	601a      	str	r2, [r3, #0]
}
 800c5e4:	bf00      	nop
 800c5e6:	3714      	adds	r7, #20
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ee:	4770      	bx	lr
 800c5f0:	20003a28 	.word	0x20003a28
 800c5f4:	20005968 	.word	0x20005968
 800c5f8:	20005970 	.word	0x20005970
 800c5fc:	20005978 	.word	0x20005978
 800c600:	20005974 	.word	0x20005974
 800c604:	20005984 	.word	0x20005984

0800c608 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c608:	b480      	push	{r7}
 800c60a:	b085      	sub	sp, #20
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c610:	4b28      	ldr	r3, [pc, #160]	; (800c6b4 <prvInsertBlockIntoFreeList+0xac>)
 800c612:	60fb      	str	r3, [r7, #12]
 800c614:	e002      	b.n	800c61c <prvInsertBlockIntoFreeList+0x14>
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	60fb      	str	r3, [r7, #12]
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	687a      	ldr	r2, [r7, #4]
 800c622:	429a      	cmp	r2, r3
 800c624:	d8f7      	bhi.n	800c616 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	685b      	ldr	r3, [r3, #4]
 800c62e:	68ba      	ldr	r2, [r7, #8]
 800c630:	4413      	add	r3, r2
 800c632:	687a      	ldr	r2, [r7, #4]
 800c634:	429a      	cmp	r2, r3
 800c636:	d108      	bne.n	800c64a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	685a      	ldr	r2, [r3, #4]
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	685b      	ldr	r3, [r3, #4]
 800c640:	441a      	add	r2, r3
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	685b      	ldr	r3, [r3, #4]
 800c652:	68ba      	ldr	r2, [r7, #8]
 800c654:	441a      	add	r2, r3
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d118      	bne.n	800c690 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	681a      	ldr	r2, [r3, #0]
 800c662:	4b15      	ldr	r3, [pc, #84]	; (800c6b8 <prvInsertBlockIntoFreeList+0xb0>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	429a      	cmp	r2, r3
 800c668:	d00d      	beq.n	800c686 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	685a      	ldr	r2, [r3, #4]
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	441a      	add	r2, r3
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	681a      	ldr	r2, [r3, #0]
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	601a      	str	r2, [r3, #0]
 800c684:	e008      	b.n	800c698 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c686:	4b0c      	ldr	r3, [pc, #48]	; (800c6b8 <prvInsertBlockIntoFreeList+0xb0>)
 800c688:	681a      	ldr	r2, [r3, #0]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	601a      	str	r2, [r3, #0]
 800c68e:	e003      	b.n	800c698 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681a      	ldr	r2, [r3, #0]
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c698:	68fa      	ldr	r2, [r7, #12]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	429a      	cmp	r2, r3
 800c69e:	d002      	beq.n	800c6a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	687a      	ldr	r2, [r7, #4]
 800c6a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c6a6:	bf00      	nop
 800c6a8:	3714      	adds	r7, #20
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b0:	4770      	bx	lr
 800c6b2:	bf00      	nop
 800c6b4:	20005968 	.word	0x20005968
 800c6b8:	20005970 	.word	0x20005970

0800c6bc <__errno>:
 800c6bc:	4b01      	ldr	r3, [pc, #4]	; (800c6c4 <__errno+0x8>)
 800c6be:	6818      	ldr	r0, [r3, #0]
 800c6c0:	4770      	bx	lr
 800c6c2:	bf00      	nop
 800c6c4:	20000040 	.word	0x20000040

0800c6c8 <std>:
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	b510      	push	{r4, lr}
 800c6cc:	4604      	mov	r4, r0
 800c6ce:	e9c0 3300 	strd	r3, r3, [r0]
 800c6d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c6d6:	6083      	str	r3, [r0, #8]
 800c6d8:	8181      	strh	r1, [r0, #12]
 800c6da:	6643      	str	r3, [r0, #100]	; 0x64
 800c6dc:	81c2      	strh	r2, [r0, #14]
 800c6de:	6183      	str	r3, [r0, #24]
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	2208      	movs	r2, #8
 800c6e4:	305c      	adds	r0, #92	; 0x5c
 800c6e6:	f000 f91a 	bl	800c91e <memset>
 800c6ea:	4b05      	ldr	r3, [pc, #20]	; (800c700 <std+0x38>)
 800c6ec:	6263      	str	r3, [r4, #36]	; 0x24
 800c6ee:	4b05      	ldr	r3, [pc, #20]	; (800c704 <std+0x3c>)
 800c6f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800c6f2:	4b05      	ldr	r3, [pc, #20]	; (800c708 <std+0x40>)
 800c6f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c6f6:	4b05      	ldr	r3, [pc, #20]	; (800c70c <std+0x44>)
 800c6f8:	6224      	str	r4, [r4, #32]
 800c6fa:	6323      	str	r3, [r4, #48]	; 0x30
 800c6fc:	bd10      	pop	{r4, pc}
 800c6fe:	bf00      	nop
 800c700:	0800d819 	.word	0x0800d819
 800c704:	0800d83b 	.word	0x0800d83b
 800c708:	0800d873 	.word	0x0800d873
 800c70c:	0800d897 	.word	0x0800d897

0800c710 <_cleanup_r>:
 800c710:	4901      	ldr	r1, [pc, #4]	; (800c718 <_cleanup_r+0x8>)
 800c712:	f000 b8af 	b.w	800c874 <_fwalk_reent>
 800c716:	bf00      	nop
 800c718:	0800f445 	.word	0x0800f445

0800c71c <__sfmoreglue>:
 800c71c:	b570      	push	{r4, r5, r6, lr}
 800c71e:	1e4a      	subs	r2, r1, #1
 800c720:	2568      	movs	r5, #104	; 0x68
 800c722:	4355      	muls	r5, r2
 800c724:	460e      	mov	r6, r1
 800c726:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c72a:	f000 f901 	bl	800c930 <_malloc_r>
 800c72e:	4604      	mov	r4, r0
 800c730:	b140      	cbz	r0, 800c744 <__sfmoreglue+0x28>
 800c732:	2100      	movs	r1, #0
 800c734:	e9c0 1600 	strd	r1, r6, [r0]
 800c738:	300c      	adds	r0, #12
 800c73a:	60a0      	str	r0, [r4, #8]
 800c73c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c740:	f000 f8ed 	bl	800c91e <memset>
 800c744:	4620      	mov	r0, r4
 800c746:	bd70      	pop	{r4, r5, r6, pc}

0800c748 <__sfp_lock_acquire>:
 800c748:	4801      	ldr	r0, [pc, #4]	; (800c750 <__sfp_lock_acquire+0x8>)
 800c74a:	f000 b8d8 	b.w	800c8fe <__retarget_lock_acquire_recursive>
 800c74e:	bf00      	nop
 800c750:	200062d0 	.word	0x200062d0

0800c754 <__sfp_lock_release>:
 800c754:	4801      	ldr	r0, [pc, #4]	; (800c75c <__sfp_lock_release+0x8>)
 800c756:	f000 b8d3 	b.w	800c900 <__retarget_lock_release_recursive>
 800c75a:	bf00      	nop
 800c75c:	200062d0 	.word	0x200062d0

0800c760 <__sinit_lock_acquire>:
 800c760:	4801      	ldr	r0, [pc, #4]	; (800c768 <__sinit_lock_acquire+0x8>)
 800c762:	f000 b8cc 	b.w	800c8fe <__retarget_lock_acquire_recursive>
 800c766:	bf00      	nop
 800c768:	200062cb 	.word	0x200062cb

0800c76c <__sinit_lock_release>:
 800c76c:	4801      	ldr	r0, [pc, #4]	; (800c774 <__sinit_lock_release+0x8>)
 800c76e:	f000 b8c7 	b.w	800c900 <__retarget_lock_release_recursive>
 800c772:	bf00      	nop
 800c774:	200062cb 	.word	0x200062cb

0800c778 <__sinit>:
 800c778:	b510      	push	{r4, lr}
 800c77a:	4604      	mov	r4, r0
 800c77c:	f7ff fff0 	bl	800c760 <__sinit_lock_acquire>
 800c780:	69a3      	ldr	r3, [r4, #24]
 800c782:	b11b      	cbz	r3, 800c78c <__sinit+0x14>
 800c784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c788:	f7ff bff0 	b.w	800c76c <__sinit_lock_release>
 800c78c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c790:	6523      	str	r3, [r4, #80]	; 0x50
 800c792:	4b13      	ldr	r3, [pc, #76]	; (800c7e0 <__sinit+0x68>)
 800c794:	4a13      	ldr	r2, [pc, #76]	; (800c7e4 <__sinit+0x6c>)
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	62a2      	str	r2, [r4, #40]	; 0x28
 800c79a:	42a3      	cmp	r3, r4
 800c79c:	bf04      	itt	eq
 800c79e:	2301      	moveq	r3, #1
 800c7a0:	61a3      	streq	r3, [r4, #24]
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	f000 f820 	bl	800c7e8 <__sfp>
 800c7a8:	6060      	str	r0, [r4, #4]
 800c7aa:	4620      	mov	r0, r4
 800c7ac:	f000 f81c 	bl	800c7e8 <__sfp>
 800c7b0:	60a0      	str	r0, [r4, #8]
 800c7b2:	4620      	mov	r0, r4
 800c7b4:	f000 f818 	bl	800c7e8 <__sfp>
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	60e0      	str	r0, [r4, #12]
 800c7bc:	2104      	movs	r1, #4
 800c7be:	6860      	ldr	r0, [r4, #4]
 800c7c0:	f7ff ff82 	bl	800c6c8 <std>
 800c7c4:	68a0      	ldr	r0, [r4, #8]
 800c7c6:	2201      	movs	r2, #1
 800c7c8:	2109      	movs	r1, #9
 800c7ca:	f7ff ff7d 	bl	800c6c8 <std>
 800c7ce:	68e0      	ldr	r0, [r4, #12]
 800c7d0:	2202      	movs	r2, #2
 800c7d2:	2112      	movs	r1, #18
 800c7d4:	f7ff ff78 	bl	800c6c8 <std>
 800c7d8:	2301      	movs	r3, #1
 800c7da:	61a3      	str	r3, [r4, #24]
 800c7dc:	e7d2      	b.n	800c784 <__sinit+0xc>
 800c7de:	bf00      	nop
 800c7e0:	08012628 	.word	0x08012628
 800c7e4:	0800c711 	.word	0x0800c711

0800c7e8 <__sfp>:
 800c7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7ea:	4607      	mov	r7, r0
 800c7ec:	f7ff ffac 	bl	800c748 <__sfp_lock_acquire>
 800c7f0:	4b1e      	ldr	r3, [pc, #120]	; (800c86c <__sfp+0x84>)
 800c7f2:	681e      	ldr	r6, [r3, #0]
 800c7f4:	69b3      	ldr	r3, [r6, #24]
 800c7f6:	b913      	cbnz	r3, 800c7fe <__sfp+0x16>
 800c7f8:	4630      	mov	r0, r6
 800c7fa:	f7ff ffbd 	bl	800c778 <__sinit>
 800c7fe:	3648      	adds	r6, #72	; 0x48
 800c800:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c804:	3b01      	subs	r3, #1
 800c806:	d503      	bpl.n	800c810 <__sfp+0x28>
 800c808:	6833      	ldr	r3, [r6, #0]
 800c80a:	b30b      	cbz	r3, 800c850 <__sfp+0x68>
 800c80c:	6836      	ldr	r6, [r6, #0]
 800c80e:	e7f7      	b.n	800c800 <__sfp+0x18>
 800c810:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c814:	b9d5      	cbnz	r5, 800c84c <__sfp+0x64>
 800c816:	4b16      	ldr	r3, [pc, #88]	; (800c870 <__sfp+0x88>)
 800c818:	60e3      	str	r3, [r4, #12]
 800c81a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c81e:	6665      	str	r5, [r4, #100]	; 0x64
 800c820:	f000 f86c 	bl	800c8fc <__retarget_lock_init_recursive>
 800c824:	f7ff ff96 	bl	800c754 <__sfp_lock_release>
 800c828:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c82c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c830:	6025      	str	r5, [r4, #0]
 800c832:	61a5      	str	r5, [r4, #24]
 800c834:	2208      	movs	r2, #8
 800c836:	4629      	mov	r1, r5
 800c838:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c83c:	f000 f86f 	bl	800c91e <memset>
 800c840:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c844:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c848:	4620      	mov	r0, r4
 800c84a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c84c:	3468      	adds	r4, #104	; 0x68
 800c84e:	e7d9      	b.n	800c804 <__sfp+0x1c>
 800c850:	2104      	movs	r1, #4
 800c852:	4638      	mov	r0, r7
 800c854:	f7ff ff62 	bl	800c71c <__sfmoreglue>
 800c858:	4604      	mov	r4, r0
 800c85a:	6030      	str	r0, [r6, #0]
 800c85c:	2800      	cmp	r0, #0
 800c85e:	d1d5      	bne.n	800c80c <__sfp+0x24>
 800c860:	f7ff ff78 	bl	800c754 <__sfp_lock_release>
 800c864:	230c      	movs	r3, #12
 800c866:	603b      	str	r3, [r7, #0]
 800c868:	e7ee      	b.n	800c848 <__sfp+0x60>
 800c86a:	bf00      	nop
 800c86c:	08012628 	.word	0x08012628
 800c870:	ffff0001 	.word	0xffff0001

0800c874 <_fwalk_reent>:
 800c874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c878:	4606      	mov	r6, r0
 800c87a:	4688      	mov	r8, r1
 800c87c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c880:	2700      	movs	r7, #0
 800c882:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c886:	f1b9 0901 	subs.w	r9, r9, #1
 800c88a:	d505      	bpl.n	800c898 <_fwalk_reent+0x24>
 800c88c:	6824      	ldr	r4, [r4, #0]
 800c88e:	2c00      	cmp	r4, #0
 800c890:	d1f7      	bne.n	800c882 <_fwalk_reent+0xe>
 800c892:	4638      	mov	r0, r7
 800c894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c898:	89ab      	ldrh	r3, [r5, #12]
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	d907      	bls.n	800c8ae <_fwalk_reent+0x3a>
 800c89e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c8a2:	3301      	adds	r3, #1
 800c8a4:	d003      	beq.n	800c8ae <_fwalk_reent+0x3a>
 800c8a6:	4629      	mov	r1, r5
 800c8a8:	4630      	mov	r0, r6
 800c8aa:	47c0      	blx	r8
 800c8ac:	4307      	orrs	r7, r0
 800c8ae:	3568      	adds	r5, #104	; 0x68
 800c8b0:	e7e9      	b.n	800c886 <_fwalk_reent+0x12>
	...

0800c8b4 <__libc_init_array>:
 800c8b4:	b570      	push	{r4, r5, r6, lr}
 800c8b6:	4d0d      	ldr	r5, [pc, #52]	; (800c8ec <__libc_init_array+0x38>)
 800c8b8:	4c0d      	ldr	r4, [pc, #52]	; (800c8f0 <__libc_init_array+0x3c>)
 800c8ba:	1b64      	subs	r4, r4, r5
 800c8bc:	10a4      	asrs	r4, r4, #2
 800c8be:	2600      	movs	r6, #0
 800c8c0:	42a6      	cmp	r6, r4
 800c8c2:	d109      	bne.n	800c8d8 <__libc_init_array+0x24>
 800c8c4:	4d0b      	ldr	r5, [pc, #44]	; (800c8f4 <__libc_init_array+0x40>)
 800c8c6:	4c0c      	ldr	r4, [pc, #48]	; (800c8f8 <__libc_init_array+0x44>)
 800c8c8:	f005 fb64 	bl	8011f94 <_init>
 800c8cc:	1b64      	subs	r4, r4, r5
 800c8ce:	10a4      	asrs	r4, r4, #2
 800c8d0:	2600      	movs	r6, #0
 800c8d2:	42a6      	cmp	r6, r4
 800c8d4:	d105      	bne.n	800c8e2 <__libc_init_array+0x2e>
 800c8d6:	bd70      	pop	{r4, r5, r6, pc}
 800c8d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8dc:	4798      	blx	r3
 800c8de:	3601      	adds	r6, #1
 800c8e0:	e7ee      	b.n	800c8c0 <__libc_init_array+0xc>
 800c8e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8e6:	4798      	blx	r3
 800c8e8:	3601      	adds	r6, #1
 800c8ea:	e7f2      	b.n	800c8d2 <__libc_init_array+0x1e>
 800c8ec:	08012ac8 	.word	0x08012ac8
 800c8f0:	08012ac8 	.word	0x08012ac8
 800c8f4:	08012ac8 	.word	0x08012ac8
 800c8f8:	08012acc 	.word	0x08012acc

0800c8fc <__retarget_lock_init_recursive>:
 800c8fc:	4770      	bx	lr

0800c8fe <__retarget_lock_acquire_recursive>:
 800c8fe:	4770      	bx	lr

0800c900 <__retarget_lock_release_recursive>:
 800c900:	4770      	bx	lr

0800c902 <memcpy>:
 800c902:	440a      	add	r2, r1
 800c904:	4291      	cmp	r1, r2
 800c906:	f100 33ff 	add.w	r3, r0, #4294967295
 800c90a:	d100      	bne.n	800c90e <memcpy+0xc>
 800c90c:	4770      	bx	lr
 800c90e:	b510      	push	{r4, lr}
 800c910:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c914:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c918:	4291      	cmp	r1, r2
 800c91a:	d1f9      	bne.n	800c910 <memcpy+0xe>
 800c91c:	bd10      	pop	{r4, pc}

0800c91e <memset>:
 800c91e:	4402      	add	r2, r0
 800c920:	4603      	mov	r3, r0
 800c922:	4293      	cmp	r3, r2
 800c924:	d100      	bne.n	800c928 <memset+0xa>
 800c926:	4770      	bx	lr
 800c928:	f803 1b01 	strb.w	r1, [r3], #1
 800c92c:	e7f9      	b.n	800c922 <memset+0x4>
	...

0800c930 <_malloc_r>:
 800c930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c932:	1ccd      	adds	r5, r1, #3
 800c934:	f025 0503 	bic.w	r5, r5, #3
 800c938:	3508      	adds	r5, #8
 800c93a:	2d0c      	cmp	r5, #12
 800c93c:	bf38      	it	cc
 800c93e:	250c      	movcc	r5, #12
 800c940:	2d00      	cmp	r5, #0
 800c942:	4606      	mov	r6, r0
 800c944:	db01      	blt.n	800c94a <_malloc_r+0x1a>
 800c946:	42a9      	cmp	r1, r5
 800c948:	d903      	bls.n	800c952 <_malloc_r+0x22>
 800c94a:	230c      	movs	r3, #12
 800c94c:	6033      	str	r3, [r6, #0]
 800c94e:	2000      	movs	r0, #0
 800c950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c952:	f003 f953 	bl	800fbfc <__malloc_lock>
 800c956:	4921      	ldr	r1, [pc, #132]	; (800c9dc <_malloc_r+0xac>)
 800c958:	680a      	ldr	r2, [r1, #0]
 800c95a:	4614      	mov	r4, r2
 800c95c:	b99c      	cbnz	r4, 800c986 <_malloc_r+0x56>
 800c95e:	4f20      	ldr	r7, [pc, #128]	; (800c9e0 <_malloc_r+0xb0>)
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	b923      	cbnz	r3, 800c96e <_malloc_r+0x3e>
 800c964:	4621      	mov	r1, r4
 800c966:	4630      	mov	r0, r6
 800c968:	f000 ff20 	bl	800d7ac <_sbrk_r>
 800c96c:	6038      	str	r0, [r7, #0]
 800c96e:	4629      	mov	r1, r5
 800c970:	4630      	mov	r0, r6
 800c972:	f000 ff1b 	bl	800d7ac <_sbrk_r>
 800c976:	1c43      	adds	r3, r0, #1
 800c978:	d123      	bne.n	800c9c2 <_malloc_r+0x92>
 800c97a:	230c      	movs	r3, #12
 800c97c:	6033      	str	r3, [r6, #0]
 800c97e:	4630      	mov	r0, r6
 800c980:	f003 f942 	bl	800fc08 <__malloc_unlock>
 800c984:	e7e3      	b.n	800c94e <_malloc_r+0x1e>
 800c986:	6823      	ldr	r3, [r4, #0]
 800c988:	1b5b      	subs	r3, r3, r5
 800c98a:	d417      	bmi.n	800c9bc <_malloc_r+0x8c>
 800c98c:	2b0b      	cmp	r3, #11
 800c98e:	d903      	bls.n	800c998 <_malloc_r+0x68>
 800c990:	6023      	str	r3, [r4, #0]
 800c992:	441c      	add	r4, r3
 800c994:	6025      	str	r5, [r4, #0]
 800c996:	e004      	b.n	800c9a2 <_malloc_r+0x72>
 800c998:	6863      	ldr	r3, [r4, #4]
 800c99a:	42a2      	cmp	r2, r4
 800c99c:	bf0c      	ite	eq
 800c99e:	600b      	streq	r3, [r1, #0]
 800c9a0:	6053      	strne	r3, [r2, #4]
 800c9a2:	4630      	mov	r0, r6
 800c9a4:	f003 f930 	bl	800fc08 <__malloc_unlock>
 800c9a8:	f104 000b 	add.w	r0, r4, #11
 800c9ac:	1d23      	adds	r3, r4, #4
 800c9ae:	f020 0007 	bic.w	r0, r0, #7
 800c9b2:	1ac2      	subs	r2, r0, r3
 800c9b4:	d0cc      	beq.n	800c950 <_malloc_r+0x20>
 800c9b6:	1a1b      	subs	r3, r3, r0
 800c9b8:	50a3      	str	r3, [r4, r2]
 800c9ba:	e7c9      	b.n	800c950 <_malloc_r+0x20>
 800c9bc:	4622      	mov	r2, r4
 800c9be:	6864      	ldr	r4, [r4, #4]
 800c9c0:	e7cc      	b.n	800c95c <_malloc_r+0x2c>
 800c9c2:	1cc4      	adds	r4, r0, #3
 800c9c4:	f024 0403 	bic.w	r4, r4, #3
 800c9c8:	42a0      	cmp	r0, r4
 800c9ca:	d0e3      	beq.n	800c994 <_malloc_r+0x64>
 800c9cc:	1a21      	subs	r1, r4, r0
 800c9ce:	4630      	mov	r0, r6
 800c9d0:	f000 feec 	bl	800d7ac <_sbrk_r>
 800c9d4:	3001      	adds	r0, #1
 800c9d6:	d1dd      	bne.n	800c994 <_malloc_r+0x64>
 800c9d8:	e7cf      	b.n	800c97a <_malloc_r+0x4a>
 800c9da:	bf00      	nop
 800c9dc:	20005988 	.word	0x20005988
 800c9e0:	2000598c 	.word	0x2000598c

0800c9e4 <__cvt>:
 800c9e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c9e8:	ec55 4b10 	vmov	r4, r5, d0
 800c9ec:	2d00      	cmp	r5, #0
 800c9ee:	460e      	mov	r6, r1
 800c9f0:	4619      	mov	r1, r3
 800c9f2:	462b      	mov	r3, r5
 800c9f4:	bfbb      	ittet	lt
 800c9f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c9fa:	461d      	movlt	r5, r3
 800c9fc:	2300      	movge	r3, #0
 800c9fe:	232d      	movlt	r3, #45	; 0x2d
 800ca00:	700b      	strb	r3, [r1, #0]
 800ca02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca04:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ca08:	4691      	mov	r9, r2
 800ca0a:	f023 0820 	bic.w	r8, r3, #32
 800ca0e:	bfbc      	itt	lt
 800ca10:	4622      	movlt	r2, r4
 800ca12:	4614      	movlt	r4, r2
 800ca14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ca18:	d005      	beq.n	800ca26 <__cvt+0x42>
 800ca1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ca1e:	d100      	bne.n	800ca22 <__cvt+0x3e>
 800ca20:	3601      	adds	r6, #1
 800ca22:	2102      	movs	r1, #2
 800ca24:	e000      	b.n	800ca28 <__cvt+0x44>
 800ca26:	2103      	movs	r1, #3
 800ca28:	ab03      	add	r3, sp, #12
 800ca2a:	9301      	str	r3, [sp, #4]
 800ca2c:	ab02      	add	r3, sp, #8
 800ca2e:	9300      	str	r3, [sp, #0]
 800ca30:	ec45 4b10 	vmov	d0, r4, r5
 800ca34:	4653      	mov	r3, sl
 800ca36:	4632      	mov	r2, r6
 800ca38:	f001 fe92 	bl	800e760 <_dtoa_r>
 800ca3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ca40:	4607      	mov	r7, r0
 800ca42:	d102      	bne.n	800ca4a <__cvt+0x66>
 800ca44:	f019 0f01 	tst.w	r9, #1
 800ca48:	d022      	beq.n	800ca90 <__cvt+0xac>
 800ca4a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ca4e:	eb07 0906 	add.w	r9, r7, r6
 800ca52:	d110      	bne.n	800ca76 <__cvt+0x92>
 800ca54:	783b      	ldrb	r3, [r7, #0]
 800ca56:	2b30      	cmp	r3, #48	; 0x30
 800ca58:	d10a      	bne.n	800ca70 <__cvt+0x8c>
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	4620      	mov	r0, r4
 800ca60:	4629      	mov	r1, r5
 800ca62:	f7f4 f831 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca66:	b918      	cbnz	r0, 800ca70 <__cvt+0x8c>
 800ca68:	f1c6 0601 	rsb	r6, r6, #1
 800ca6c:	f8ca 6000 	str.w	r6, [sl]
 800ca70:	f8da 3000 	ldr.w	r3, [sl]
 800ca74:	4499      	add	r9, r3
 800ca76:	2200      	movs	r2, #0
 800ca78:	2300      	movs	r3, #0
 800ca7a:	4620      	mov	r0, r4
 800ca7c:	4629      	mov	r1, r5
 800ca7e:	f7f4 f823 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca82:	b108      	cbz	r0, 800ca88 <__cvt+0xa4>
 800ca84:	f8cd 900c 	str.w	r9, [sp, #12]
 800ca88:	2230      	movs	r2, #48	; 0x30
 800ca8a:	9b03      	ldr	r3, [sp, #12]
 800ca8c:	454b      	cmp	r3, r9
 800ca8e:	d307      	bcc.n	800caa0 <__cvt+0xbc>
 800ca90:	9b03      	ldr	r3, [sp, #12]
 800ca92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca94:	1bdb      	subs	r3, r3, r7
 800ca96:	4638      	mov	r0, r7
 800ca98:	6013      	str	r3, [r2, #0]
 800ca9a:	b004      	add	sp, #16
 800ca9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caa0:	1c59      	adds	r1, r3, #1
 800caa2:	9103      	str	r1, [sp, #12]
 800caa4:	701a      	strb	r2, [r3, #0]
 800caa6:	e7f0      	b.n	800ca8a <__cvt+0xa6>

0800caa8 <__exponent>:
 800caa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800caaa:	4603      	mov	r3, r0
 800caac:	2900      	cmp	r1, #0
 800caae:	bfb8      	it	lt
 800cab0:	4249      	neglt	r1, r1
 800cab2:	f803 2b02 	strb.w	r2, [r3], #2
 800cab6:	bfb4      	ite	lt
 800cab8:	222d      	movlt	r2, #45	; 0x2d
 800caba:	222b      	movge	r2, #43	; 0x2b
 800cabc:	2909      	cmp	r1, #9
 800cabe:	7042      	strb	r2, [r0, #1]
 800cac0:	dd2a      	ble.n	800cb18 <__exponent+0x70>
 800cac2:	f10d 0407 	add.w	r4, sp, #7
 800cac6:	46a4      	mov	ip, r4
 800cac8:	270a      	movs	r7, #10
 800caca:	46a6      	mov	lr, r4
 800cacc:	460a      	mov	r2, r1
 800cace:	fb91 f6f7 	sdiv	r6, r1, r7
 800cad2:	fb07 1516 	mls	r5, r7, r6, r1
 800cad6:	3530      	adds	r5, #48	; 0x30
 800cad8:	2a63      	cmp	r2, #99	; 0x63
 800cada:	f104 34ff 	add.w	r4, r4, #4294967295
 800cade:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800cae2:	4631      	mov	r1, r6
 800cae4:	dcf1      	bgt.n	800caca <__exponent+0x22>
 800cae6:	3130      	adds	r1, #48	; 0x30
 800cae8:	f1ae 0502 	sub.w	r5, lr, #2
 800caec:	f804 1c01 	strb.w	r1, [r4, #-1]
 800caf0:	1c44      	adds	r4, r0, #1
 800caf2:	4629      	mov	r1, r5
 800caf4:	4561      	cmp	r1, ip
 800caf6:	d30a      	bcc.n	800cb0e <__exponent+0x66>
 800caf8:	f10d 0209 	add.w	r2, sp, #9
 800cafc:	eba2 020e 	sub.w	r2, r2, lr
 800cb00:	4565      	cmp	r5, ip
 800cb02:	bf88      	it	hi
 800cb04:	2200      	movhi	r2, #0
 800cb06:	4413      	add	r3, r2
 800cb08:	1a18      	subs	r0, r3, r0
 800cb0a:	b003      	add	sp, #12
 800cb0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb12:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cb16:	e7ed      	b.n	800caf4 <__exponent+0x4c>
 800cb18:	2330      	movs	r3, #48	; 0x30
 800cb1a:	3130      	adds	r1, #48	; 0x30
 800cb1c:	7083      	strb	r3, [r0, #2]
 800cb1e:	70c1      	strb	r1, [r0, #3]
 800cb20:	1d03      	adds	r3, r0, #4
 800cb22:	e7f1      	b.n	800cb08 <__exponent+0x60>

0800cb24 <_printf_float>:
 800cb24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb28:	ed2d 8b02 	vpush	{d8}
 800cb2c:	b08d      	sub	sp, #52	; 0x34
 800cb2e:	460c      	mov	r4, r1
 800cb30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800cb34:	4616      	mov	r6, r2
 800cb36:	461f      	mov	r7, r3
 800cb38:	4605      	mov	r5, r0
 800cb3a:	f003 f82f 	bl	800fb9c <_localeconv_r>
 800cb3e:	f8d0 a000 	ldr.w	sl, [r0]
 800cb42:	4650      	mov	r0, sl
 800cb44:	f7f3 fb44 	bl	80001d0 <strlen>
 800cb48:	2300      	movs	r3, #0
 800cb4a:	930a      	str	r3, [sp, #40]	; 0x28
 800cb4c:	6823      	ldr	r3, [r4, #0]
 800cb4e:	9305      	str	r3, [sp, #20]
 800cb50:	f8d8 3000 	ldr.w	r3, [r8]
 800cb54:	f894 b018 	ldrb.w	fp, [r4, #24]
 800cb58:	3307      	adds	r3, #7
 800cb5a:	f023 0307 	bic.w	r3, r3, #7
 800cb5e:	f103 0208 	add.w	r2, r3, #8
 800cb62:	f8c8 2000 	str.w	r2, [r8]
 800cb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cb6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800cb72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cb76:	9307      	str	r3, [sp, #28]
 800cb78:	f8cd 8018 	str.w	r8, [sp, #24]
 800cb7c:	ee08 0a10 	vmov	s16, r0
 800cb80:	4b9f      	ldr	r3, [pc, #636]	; (800ce00 <_printf_float+0x2dc>)
 800cb82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb86:	f04f 32ff 	mov.w	r2, #4294967295
 800cb8a:	f7f3 ffcf 	bl	8000b2c <__aeabi_dcmpun>
 800cb8e:	bb88      	cbnz	r0, 800cbf4 <_printf_float+0xd0>
 800cb90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb94:	4b9a      	ldr	r3, [pc, #616]	; (800ce00 <_printf_float+0x2dc>)
 800cb96:	f04f 32ff 	mov.w	r2, #4294967295
 800cb9a:	f7f3 ffa9 	bl	8000af0 <__aeabi_dcmple>
 800cb9e:	bb48      	cbnz	r0, 800cbf4 <_printf_float+0xd0>
 800cba0:	2200      	movs	r2, #0
 800cba2:	2300      	movs	r3, #0
 800cba4:	4640      	mov	r0, r8
 800cba6:	4649      	mov	r1, r9
 800cba8:	f7f3 ff98 	bl	8000adc <__aeabi_dcmplt>
 800cbac:	b110      	cbz	r0, 800cbb4 <_printf_float+0x90>
 800cbae:	232d      	movs	r3, #45	; 0x2d
 800cbb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cbb4:	4b93      	ldr	r3, [pc, #588]	; (800ce04 <_printf_float+0x2e0>)
 800cbb6:	4894      	ldr	r0, [pc, #592]	; (800ce08 <_printf_float+0x2e4>)
 800cbb8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800cbbc:	bf94      	ite	ls
 800cbbe:	4698      	movls	r8, r3
 800cbc0:	4680      	movhi	r8, r0
 800cbc2:	2303      	movs	r3, #3
 800cbc4:	6123      	str	r3, [r4, #16]
 800cbc6:	9b05      	ldr	r3, [sp, #20]
 800cbc8:	f023 0204 	bic.w	r2, r3, #4
 800cbcc:	6022      	str	r2, [r4, #0]
 800cbce:	f04f 0900 	mov.w	r9, #0
 800cbd2:	9700      	str	r7, [sp, #0]
 800cbd4:	4633      	mov	r3, r6
 800cbd6:	aa0b      	add	r2, sp, #44	; 0x2c
 800cbd8:	4621      	mov	r1, r4
 800cbda:	4628      	mov	r0, r5
 800cbdc:	f000 f9d8 	bl	800cf90 <_printf_common>
 800cbe0:	3001      	adds	r0, #1
 800cbe2:	f040 8090 	bne.w	800cd06 <_printf_float+0x1e2>
 800cbe6:	f04f 30ff 	mov.w	r0, #4294967295
 800cbea:	b00d      	add	sp, #52	; 0x34
 800cbec:	ecbd 8b02 	vpop	{d8}
 800cbf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf4:	4642      	mov	r2, r8
 800cbf6:	464b      	mov	r3, r9
 800cbf8:	4640      	mov	r0, r8
 800cbfa:	4649      	mov	r1, r9
 800cbfc:	f7f3 ff96 	bl	8000b2c <__aeabi_dcmpun>
 800cc00:	b140      	cbz	r0, 800cc14 <_printf_float+0xf0>
 800cc02:	464b      	mov	r3, r9
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	bfbc      	itt	lt
 800cc08:	232d      	movlt	r3, #45	; 0x2d
 800cc0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cc0e:	487f      	ldr	r0, [pc, #508]	; (800ce0c <_printf_float+0x2e8>)
 800cc10:	4b7f      	ldr	r3, [pc, #508]	; (800ce10 <_printf_float+0x2ec>)
 800cc12:	e7d1      	b.n	800cbb8 <_printf_float+0x94>
 800cc14:	6863      	ldr	r3, [r4, #4]
 800cc16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800cc1a:	9206      	str	r2, [sp, #24]
 800cc1c:	1c5a      	adds	r2, r3, #1
 800cc1e:	d13f      	bne.n	800cca0 <_printf_float+0x17c>
 800cc20:	2306      	movs	r3, #6
 800cc22:	6063      	str	r3, [r4, #4]
 800cc24:	9b05      	ldr	r3, [sp, #20]
 800cc26:	6861      	ldr	r1, [r4, #4]
 800cc28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	9303      	str	r3, [sp, #12]
 800cc30:	ab0a      	add	r3, sp, #40	; 0x28
 800cc32:	e9cd b301 	strd	fp, r3, [sp, #4]
 800cc36:	ab09      	add	r3, sp, #36	; 0x24
 800cc38:	ec49 8b10 	vmov	d0, r8, r9
 800cc3c:	9300      	str	r3, [sp, #0]
 800cc3e:	6022      	str	r2, [r4, #0]
 800cc40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cc44:	4628      	mov	r0, r5
 800cc46:	f7ff fecd 	bl	800c9e4 <__cvt>
 800cc4a:	9b06      	ldr	r3, [sp, #24]
 800cc4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cc4e:	2b47      	cmp	r3, #71	; 0x47
 800cc50:	4680      	mov	r8, r0
 800cc52:	d108      	bne.n	800cc66 <_printf_float+0x142>
 800cc54:	1cc8      	adds	r0, r1, #3
 800cc56:	db02      	blt.n	800cc5e <_printf_float+0x13a>
 800cc58:	6863      	ldr	r3, [r4, #4]
 800cc5a:	4299      	cmp	r1, r3
 800cc5c:	dd41      	ble.n	800cce2 <_printf_float+0x1be>
 800cc5e:	f1ab 0b02 	sub.w	fp, fp, #2
 800cc62:	fa5f fb8b 	uxtb.w	fp, fp
 800cc66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cc6a:	d820      	bhi.n	800ccae <_printf_float+0x18a>
 800cc6c:	3901      	subs	r1, #1
 800cc6e:	465a      	mov	r2, fp
 800cc70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cc74:	9109      	str	r1, [sp, #36]	; 0x24
 800cc76:	f7ff ff17 	bl	800caa8 <__exponent>
 800cc7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cc7c:	1813      	adds	r3, r2, r0
 800cc7e:	2a01      	cmp	r2, #1
 800cc80:	4681      	mov	r9, r0
 800cc82:	6123      	str	r3, [r4, #16]
 800cc84:	dc02      	bgt.n	800cc8c <_printf_float+0x168>
 800cc86:	6822      	ldr	r2, [r4, #0]
 800cc88:	07d2      	lsls	r2, r2, #31
 800cc8a:	d501      	bpl.n	800cc90 <_printf_float+0x16c>
 800cc8c:	3301      	adds	r3, #1
 800cc8e:	6123      	str	r3, [r4, #16]
 800cc90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d09c      	beq.n	800cbd2 <_printf_float+0xae>
 800cc98:	232d      	movs	r3, #45	; 0x2d
 800cc9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc9e:	e798      	b.n	800cbd2 <_printf_float+0xae>
 800cca0:	9a06      	ldr	r2, [sp, #24]
 800cca2:	2a47      	cmp	r2, #71	; 0x47
 800cca4:	d1be      	bne.n	800cc24 <_printf_float+0x100>
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d1bc      	bne.n	800cc24 <_printf_float+0x100>
 800ccaa:	2301      	movs	r3, #1
 800ccac:	e7b9      	b.n	800cc22 <_printf_float+0xfe>
 800ccae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ccb2:	d118      	bne.n	800cce6 <_printf_float+0x1c2>
 800ccb4:	2900      	cmp	r1, #0
 800ccb6:	6863      	ldr	r3, [r4, #4]
 800ccb8:	dd0b      	ble.n	800ccd2 <_printf_float+0x1ae>
 800ccba:	6121      	str	r1, [r4, #16]
 800ccbc:	b913      	cbnz	r3, 800ccc4 <_printf_float+0x1a0>
 800ccbe:	6822      	ldr	r2, [r4, #0]
 800ccc0:	07d0      	lsls	r0, r2, #31
 800ccc2:	d502      	bpl.n	800ccca <_printf_float+0x1a6>
 800ccc4:	3301      	adds	r3, #1
 800ccc6:	440b      	add	r3, r1
 800ccc8:	6123      	str	r3, [r4, #16]
 800ccca:	65a1      	str	r1, [r4, #88]	; 0x58
 800cccc:	f04f 0900 	mov.w	r9, #0
 800ccd0:	e7de      	b.n	800cc90 <_printf_float+0x16c>
 800ccd2:	b913      	cbnz	r3, 800ccda <_printf_float+0x1b6>
 800ccd4:	6822      	ldr	r2, [r4, #0]
 800ccd6:	07d2      	lsls	r2, r2, #31
 800ccd8:	d501      	bpl.n	800ccde <_printf_float+0x1ba>
 800ccda:	3302      	adds	r3, #2
 800ccdc:	e7f4      	b.n	800ccc8 <_printf_float+0x1a4>
 800ccde:	2301      	movs	r3, #1
 800cce0:	e7f2      	b.n	800ccc8 <_printf_float+0x1a4>
 800cce2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800cce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cce8:	4299      	cmp	r1, r3
 800ccea:	db05      	blt.n	800ccf8 <_printf_float+0x1d4>
 800ccec:	6823      	ldr	r3, [r4, #0]
 800ccee:	6121      	str	r1, [r4, #16]
 800ccf0:	07d8      	lsls	r0, r3, #31
 800ccf2:	d5ea      	bpl.n	800ccca <_printf_float+0x1a6>
 800ccf4:	1c4b      	adds	r3, r1, #1
 800ccf6:	e7e7      	b.n	800ccc8 <_printf_float+0x1a4>
 800ccf8:	2900      	cmp	r1, #0
 800ccfa:	bfd4      	ite	le
 800ccfc:	f1c1 0202 	rsble	r2, r1, #2
 800cd00:	2201      	movgt	r2, #1
 800cd02:	4413      	add	r3, r2
 800cd04:	e7e0      	b.n	800ccc8 <_printf_float+0x1a4>
 800cd06:	6823      	ldr	r3, [r4, #0]
 800cd08:	055a      	lsls	r2, r3, #21
 800cd0a:	d407      	bmi.n	800cd1c <_printf_float+0x1f8>
 800cd0c:	6923      	ldr	r3, [r4, #16]
 800cd0e:	4642      	mov	r2, r8
 800cd10:	4631      	mov	r1, r6
 800cd12:	4628      	mov	r0, r5
 800cd14:	47b8      	blx	r7
 800cd16:	3001      	adds	r0, #1
 800cd18:	d12c      	bne.n	800cd74 <_printf_float+0x250>
 800cd1a:	e764      	b.n	800cbe6 <_printf_float+0xc2>
 800cd1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cd20:	f240 80e0 	bls.w	800cee4 <_printf_float+0x3c0>
 800cd24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cd28:	2200      	movs	r2, #0
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	f7f3 fecc 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd30:	2800      	cmp	r0, #0
 800cd32:	d034      	beq.n	800cd9e <_printf_float+0x27a>
 800cd34:	4a37      	ldr	r2, [pc, #220]	; (800ce14 <_printf_float+0x2f0>)
 800cd36:	2301      	movs	r3, #1
 800cd38:	4631      	mov	r1, r6
 800cd3a:	4628      	mov	r0, r5
 800cd3c:	47b8      	blx	r7
 800cd3e:	3001      	adds	r0, #1
 800cd40:	f43f af51 	beq.w	800cbe6 <_printf_float+0xc2>
 800cd44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cd48:	429a      	cmp	r2, r3
 800cd4a:	db02      	blt.n	800cd52 <_printf_float+0x22e>
 800cd4c:	6823      	ldr	r3, [r4, #0]
 800cd4e:	07d8      	lsls	r0, r3, #31
 800cd50:	d510      	bpl.n	800cd74 <_printf_float+0x250>
 800cd52:	ee18 3a10 	vmov	r3, s16
 800cd56:	4652      	mov	r2, sl
 800cd58:	4631      	mov	r1, r6
 800cd5a:	4628      	mov	r0, r5
 800cd5c:	47b8      	blx	r7
 800cd5e:	3001      	adds	r0, #1
 800cd60:	f43f af41 	beq.w	800cbe6 <_printf_float+0xc2>
 800cd64:	f04f 0800 	mov.w	r8, #0
 800cd68:	f104 091a 	add.w	r9, r4, #26
 800cd6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd6e:	3b01      	subs	r3, #1
 800cd70:	4543      	cmp	r3, r8
 800cd72:	dc09      	bgt.n	800cd88 <_printf_float+0x264>
 800cd74:	6823      	ldr	r3, [r4, #0]
 800cd76:	079b      	lsls	r3, r3, #30
 800cd78:	f100 8105 	bmi.w	800cf86 <_printf_float+0x462>
 800cd7c:	68e0      	ldr	r0, [r4, #12]
 800cd7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd80:	4298      	cmp	r0, r3
 800cd82:	bfb8      	it	lt
 800cd84:	4618      	movlt	r0, r3
 800cd86:	e730      	b.n	800cbea <_printf_float+0xc6>
 800cd88:	2301      	movs	r3, #1
 800cd8a:	464a      	mov	r2, r9
 800cd8c:	4631      	mov	r1, r6
 800cd8e:	4628      	mov	r0, r5
 800cd90:	47b8      	blx	r7
 800cd92:	3001      	adds	r0, #1
 800cd94:	f43f af27 	beq.w	800cbe6 <_printf_float+0xc2>
 800cd98:	f108 0801 	add.w	r8, r8, #1
 800cd9c:	e7e6      	b.n	800cd6c <_printf_float+0x248>
 800cd9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	dc39      	bgt.n	800ce18 <_printf_float+0x2f4>
 800cda4:	4a1b      	ldr	r2, [pc, #108]	; (800ce14 <_printf_float+0x2f0>)
 800cda6:	2301      	movs	r3, #1
 800cda8:	4631      	mov	r1, r6
 800cdaa:	4628      	mov	r0, r5
 800cdac:	47b8      	blx	r7
 800cdae:	3001      	adds	r0, #1
 800cdb0:	f43f af19 	beq.w	800cbe6 <_printf_float+0xc2>
 800cdb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cdb8:	4313      	orrs	r3, r2
 800cdba:	d102      	bne.n	800cdc2 <_printf_float+0x29e>
 800cdbc:	6823      	ldr	r3, [r4, #0]
 800cdbe:	07d9      	lsls	r1, r3, #31
 800cdc0:	d5d8      	bpl.n	800cd74 <_printf_float+0x250>
 800cdc2:	ee18 3a10 	vmov	r3, s16
 800cdc6:	4652      	mov	r2, sl
 800cdc8:	4631      	mov	r1, r6
 800cdca:	4628      	mov	r0, r5
 800cdcc:	47b8      	blx	r7
 800cdce:	3001      	adds	r0, #1
 800cdd0:	f43f af09 	beq.w	800cbe6 <_printf_float+0xc2>
 800cdd4:	f04f 0900 	mov.w	r9, #0
 800cdd8:	f104 0a1a 	add.w	sl, r4, #26
 800cddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdde:	425b      	negs	r3, r3
 800cde0:	454b      	cmp	r3, r9
 800cde2:	dc01      	bgt.n	800cde8 <_printf_float+0x2c4>
 800cde4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cde6:	e792      	b.n	800cd0e <_printf_float+0x1ea>
 800cde8:	2301      	movs	r3, #1
 800cdea:	4652      	mov	r2, sl
 800cdec:	4631      	mov	r1, r6
 800cdee:	4628      	mov	r0, r5
 800cdf0:	47b8      	blx	r7
 800cdf2:	3001      	adds	r0, #1
 800cdf4:	f43f aef7 	beq.w	800cbe6 <_printf_float+0xc2>
 800cdf8:	f109 0901 	add.w	r9, r9, #1
 800cdfc:	e7ee      	b.n	800cddc <_printf_float+0x2b8>
 800cdfe:	bf00      	nop
 800ce00:	7fefffff 	.word	0x7fefffff
 800ce04:	0801262c 	.word	0x0801262c
 800ce08:	08012630 	.word	0x08012630
 800ce0c:	08012638 	.word	0x08012638
 800ce10:	08012634 	.word	0x08012634
 800ce14:	0801263c 	.word	0x0801263c
 800ce18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	bfa8      	it	ge
 800ce20:	461a      	movge	r2, r3
 800ce22:	2a00      	cmp	r2, #0
 800ce24:	4691      	mov	r9, r2
 800ce26:	dc37      	bgt.n	800ce98 <_printf_float+0x374>
 800ce28:	f04f 0b00 	mov.w	fp, #0
 800ce2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ce30:	f104 021a 	add.w	r2, r4, #26
 800ce34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ce36:	9305      	str	r3, [sp, #20]
 800ce38:	eba3 0309 	sub.w	r3, r3, r9
 800ce3c:	455b      	cmp	r3, fp
 800ce3e:	dc33      	bgt.n	800cea8 <_printf_float+0x384>
 800ce40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ce44:	429a      	cmp	r2, r3
 800ce46:	db3b      	blt.n	800cec0 <_printf_float+0x39c>
 800ce48:	6823      	ldr	r3, [r4, #0]
 800ce4a:	07da      	lsls	r2, r3, #31
 800ce4c:	d438      	bmi.n	800cec0 <_printf_float+0x39c>
 800ce4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce50:	9b05      	ldr	r3, [sp, #20]
 800ce52:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ce54:	1ad3      	subs	r3, r2, r3
 800ce56:	eba2 0901 	sub.w	r9, r2, r1
 800ce5a:	4599      	cmp	r9, r3
 800ce5c:	bfa8      	it	ge
 800ce5e:	4699      	movge	r9, r3
 800ce60:	f1b9 0f00 	cmp.w	r9, #0
 800ce64:	dc35      	bgt.n	800ced2 <_printf_float+0x3ae>
 800ce66:	f04f 0800 	mov.w	r8, #0
 800ce6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ce6e:	f104 0a1a 	add.w	sl, r4, #26
 800ce72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ce76:	1a9b      	subs	r3, r3, r2
 800ce78:	eba3 0309 	sub.w	r3, r3, r9
 800ce7c:	4543      	cmp	r3, r8
 800ce7e:	f77f af79 	ble.w	800cd74 <_printf_float+0x250>
 800ce82:	2301      	movs	r3, #1
 800ce84:	4652      	mov	r2, sl
 800ce86:	4631      	mov	r1, r6
 800ce88:	4628      	mov	r0, r5
 800ce8a:	47b8      	blx	r7
 800ce8c:	3001      	adds	r0, #1
 800ce8e:	f43f aeaa 	beq.w	800cbe6 <_printf_float+0xc2>
 800ce92:	f108 0801 	add.w	r8, r8, #1
 800ce96:	e7ec      	b.n	800ce72 <_printf_float+0x34e>
 800ce98:	4613      	mov	r3, r2
 800ce9a:	4631      	mov	r1, r6
 800ce9c:	4642      	mov	r2, r8
 800ce9e:	4628      	mov	r0, r5
 800cea0:	47b8      	blx	r7
 800cea2:	3001      	adds	r0, #1
 800cea4:	d1c0      	bne.n	800ce28 <_printf_float+0x304>
 800cea6:	e69e      	b.n	800cbe6 <_printf_float+0xc2>
 800cea8:	2301      	movs	r3, #1
 800ceaa:	4631      	mov	r1, r6
 800ceac:	4628      	mov	r0, r5
 800ceae:	9205      	str	r2, [sp, #20]
 800ceb0:	47b8      	blx	r7
 800ceb2:	3001      	adds	r0, #1
 800ceb4:	f43f ae97 	beq.w	800cbe6 <_printf_float+0xc2>
 800ceb8:	9a05      	ldr	r2, [sp, #20]
 800ceba:	f10b 0b01 	add.w	fp, fp, #1
 800cebe:	e7b9      	b.n	800ce34 <_printf_float+0x310>
 800cec0:	ee18 3a10 	vmov	r3, s16
 800cec4:	4652      	mov	r2, sl
 800cec6:	4631      	mov	r1, r6
 800cec8:	4628      	mov	r0, r5
 800ceca:	47b8      	blx	r7
 800cecc:	3001      	adds	r0, #1
 800cece:	d1be      	bne.n	800ce4e <_printf_float+0x32a>
 800ced0:	e689      	b.n	800cbe6 <_printf_float+0xc2>
 800ced2:	9a05      	ldr	r2, [sp, #20]
 800ced4:	464b      	mov	r3, r9
 800ced6:	4442      	add	r2, r8
 800ced8:	4631      	mov	r1, r6
 800ceda:	4628      	mov	r0, r5
 800cedc:	47b8      	blx	r7
 800cede:	3001      	adds	r0, #1
 800cee0:	d1c1      	bne.n	800ce66 <_printf_float+0x342>
 800cee2:	e680      	b.n	800cbe6 <_printf_float+0xc2>
 800cee4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cee6:	2a01      	cmp	r2, #1
 800cee8:	dc01      	bgt.n	800ceee <_printf_float+0x3ca>
 800ceea:	07db      	lsls	r3, r3, #31
 800ceec:	d538      	bpl.n	800cf60 <_printf_float+0x43c>
 800ceee:	2301      	movs	r3, #1
 800cef0:	4642      	mov	r2, r8
 800cef2:	4631      	mov	r1, r6
 800cef4:	4628      	mov	r0, r5
 800cef6:	47b8      	blx	r7
 800cef8:	3001      	adds	r0, #1
 800cefa:	f43f ae74 	beq.w	800cbe6 <_printf_float+0xc2>
 800cefe:	ee18 3a10 	vmov	r3, s16
 800cf02:	4652      	mov	r2, sl
 800cf04:	4631      	mov	r1, r6
 800cf06:	4628      	mov	r0, r5
 800cf08:	47b8      	blx	r7
 800cf0a:	3001      	adds	r0, #1
 800cf0c:	f43f ae6b 	beq.w	800cbe6 <_printf_float+0xc2>
 800cf10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cf14:	2200      	movs	r2, #0
 800cf16:	2300      	movs	r3, #0
 800cf18:	f7f3 fdd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf1c:	b9d8      	cbnz	r0, 800cf56 <_printf_float+0x432>
 800cf1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf20:	f108 0201 	add.w	r2, r8, #1
 800cf24:	3b01      	subs	r3, #1
 800cf26:	4631      	mov	r1, r6
 800cf28:	4628      	mov	r0, r5
 800cf2a:	47b8      	blx	r7
 800cf2c:	3001      	adds	r0, #1
 800cf2e:	d10e      	bne.n	800cf4e <_printf_float+0x42a>
 800cf30:	e659      	b.n	800cbe6 <_printf_float+0xc2>
 800cf32:	2301      	movs	r3, #1
 800cf34:	4652      	mov	r2, sl
 800cf36:	4631      	mov	r1, r6
 800cf38:	4628      	mov	r0, r5
 800cf3a:	47b8      	blx	r7
 800cf3c:	3001      	adds	r0, #1
 800cf3e:	f43f ae52 	beq.w	800cbe6 <_printf_float+0xc2>
 800cf42:	f108 0801 	add.w	r8, r8, #1
 800cf46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf48:	3b01      	subs	r3, #1
 800cf4a:	4543      	cmp	r3, r8
 800cf4c:	dcf1      	bgt.n	800cf32 <_printf_float+0x40e>
 800cf4e:	464b      	mov	r3, r9
 800cf50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cf54:	e6dc      	b.n	800cd10 <_printf_float+0x1ec>
 800cf56:	f04f 0800 	mov.w	r8, #0
 800cf5a:	f104 0a1a 	add.w	sl, r4, #26
 800cf5e:	e7f2      	b.n	800cf46 <_printf_float+0x422>
 800cf60:	2301      	movs	r3, #1
 800cf62:	4642      	mov	r2, r8
 800cf64:	e7df      	b.n	800cf26 <_printf_float+0x402>
 800cf66:	2301      	movs	r3, #1
 800cf68:	464a      	mov	r2, r9
 800cf6a:	4631      	mov	r1, r6
 800cf6c:	4628      	mov	r0, r5
 800cf6e:	47b8      	blx	r7
 800cf70:	3001      	adds	r0, #1
 800cf72:	f43f ae38 	beq.w	800cbe6 <_printf_float+0xc2>
 800cf76:	f108 0801 	add.w	r8, r8, #1
 800cf7a:	68e3      	ldr	r3, [r4, #12]
 800cf7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cf7e:	1a5b      	subs	r3, r3, r1
 800cf80:	4543      	cmp	r3, r8
 800cf82:	dcf0      	bgt.n	800cf66 <_printf_float+0x442>
 800cf84:	e6fa      	b.n	800cd7c <_printf_float+0x258>
 800cf86:	f04f 0800 	mov.w	r8, #0
 800cf8a:	f104 0919 	add.w	r9, r4, #25
 800cf8e:	e7f4      	b.n	800cf7a <_printf_float+0x456>

0800cf90 <_printf_common>:
 800cf90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf94:	4616      	mov	r6, r2
 800cf96:	4699      	mov	r9, r3
 800cf98:	688a      	ldr	r2, [r1, #8]
 800cf9a:	690b      	ldr	r3, [r1, #16]
 800cf9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cfa0:	4293      	cmp	r3, r2
 800cfa2:	bfb8      	it	lt
 800cfa4:	4613      	movlt	r3, r2
 800cfa6:	6033      	str	r3, [r6, #0]
 800cfa8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cfac:	4607      	mov	r7, r0
 800cfae:	460c      	mov	r4, r1
 800cfb0:	b10a      	cbz	r2, 800cfb6 <_printf_common+0x26>
 800cfb2:	3301      	adds	r3, #1
 800cfb4:	6033      	str	r3, [r6, #0]
 800cfb6:	6823      	ldr	r3, [r4, #0]
 800cfb8:	0699      	lsls	r1, r3, #26
 800cfba:	bf42      	ittt	mi
 800cfbc:	6833      	ldrmi	r3, [r6, #0]
 800cfbe:	3302      	addmi	r3, #2
 800cfc0:	6033      	strmi	r3, [r6, #0]
 800cfc2:	6825      	ldr	r5, [r4, #0]
 800cfc4:	f015 0506 	ands.w	r5, r5, #6
 800cfc8:	d106      	bne.n	800cfd8 <_printf_common+0x48>
 800cfca:	f104 0a19 	add.w	sl, r4, #25
 800cfce:	68e3      	ldr	r3, [r4, #12]
 800cfd0:	6832      	ldr	r2, [r6, #0]
 800cfd2:	1a9b      	subs	r3, r3, r2
 800cfd4:	42ab      	cmp	r3, r5
 800cfd6:	dc26      	bgt.n	800d026 <_printf_common+0x96>
 800cfd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cfdc:	1e13      	subs	r3, r2, #0
 800cfde:	6822      	ldr	r2, [r4, #0]
 800cfe0:	bf18      	it	ne
 800cfe2:	2301      	movne	r3, #1
 800cfe4:	0692      	lsls	r2, r2, #26
 800cfe6:	d42b      	bmi.n	800d040 <_printf_common+0xb0>
 800cfe8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cfec:	4649      	mov	r1, r9
 800cfee:	4638      	mov	r0, r7
 800cff0:	47c0      	blx	r8
 800cff2:	3001      	adds	r0, #1
 800cff4:	d01e      	beq.n	800d034 <_printf_common+0xa4>
 800cff6:	6823      	ldr	r3, [r4, #0]
 800cff8:	68e5      	ldr	r5, [r4, #12]
 800cffa:	6832      	ldr	r2, [r6, #0]
 800cffc:	f003 0306 	and.w	r3, r3, #6
 800d000:	2b04      	cmp	r3, #4
 800d002:	bf08      	it	eq
 800d004:	1aad      	subeq	r5, r5, r2
 800d006:	68a3      	ldr	r3, [r4, #8]
 800d008:	6922      	ldr	r2, [r4, #16]
 800d00a:	bf0c      	ite	eq
 800d00c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d010:	2500      	movne	r5, #0
 800d012:	4293      	cmp	r3, r2
 800d014:	bfc4      	itt	gt
 800d016:	1a9b      	subgt	r3, r3, r2
 800d018:	18ed      	addgt	r5, r5, r3
 800d01a:	2600      	movs	r6, #0
 800d01c:	341a      	adds	r4, #26
 800d01e:	42b5      	cmp	r5, r6
 800d020:	d11a      	bne.n	800d058 <_printf_common+0xc8>
 800d022:	2000      	movs	r0, #0
 800d024:	e008      	b.n	800d038 <_printf_common+0xa8>
 800d026:	2301      	movs	r3, #1
 800d028:	4652      	mov	r2, sl
 800d02a:	4649      	mov	r1, r9
 800d02c:	4638      	mov	r0, r7
 800d02e:	47c0      	blx	r8
 800d030:	3001      	adds	r0, #1
 800d032:	d103      	bne.n	800d03c <_printf_common+0xac>
 800d034:	f04f 30ff 	mov.w	r0, #4294967295
 800d038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d03c:	3501      	adds	r5, #1
 800d03e:	e7c6      	b.n	800cfce <_printf_common+0x3e>
 800d040:	18e1      	adds	r1, r4, r3
 800d042:	1c5a      	adds	r2, r3, #1
 800d044:	2030      	movs	r0, #48	; 0x30
 800d046:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d04a:	4422      	add	r2, r4
 800d04c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d050:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d054:	3302      	adds	r3, #2
 800d056:	e7c7      	b.n	800cfe8 <_printf_common+0x58>
 800d058:	2301      	movs	r3, #1
 800d05a:	4622      	mov	r2, r4
 800d05c:	4649      	mov	r1, r9
 800d05e:	4638      	mov	r0, r7
 800d060:	47c0      	blx	r8
 800d062:	3001      	adds	r0, #1
 800d064:	d0e6      	beq.n	800d034 <_printf_common+0xa4>
 800d066:	3601      	adds	r6, #1
 800d068:	e7d9      	b.n	800d01e <_printf_common+0x8e>
	...

0800d06c <_printf_i>:
 800d06c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d070:	460c      	mov	r4, r1
 800d072:	4691      	mov	r9, r2
 800d074:	7e27      	ldrb	r7, [r4, #24]
 800d076:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d078:	2f78      	cmp	r7, #120	; 0x78
 800d07a:	4680      	mov	r8, r0
 800d07c:	469a      	mov	sl, r3
 800d07e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d082:	d807      	bhi.n	800d094 <_printf_i+0x28>
 800d084:	2f62      	cmp	r7, #98	; 0x62
 800d086:	d80a      	bhi.n	800d09e <_printf_i+0x32>
 800d088:	2f00      	cmp	r7, #0
 800d08a:	f000 80d8 	beq.w	800d23e <_printf_i+0x1d2>
 800d08e:	2f58      	cmp	r7, #88	; 0x58
 800d090:	f000 80a3 	beq.w	800d1da <_printf_i+0x16e>
 800d094:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d098:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d09c:	e03a      	b.n	800d114 <_printf_i+0xa8>
 800d09e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d0a2:	2b15      	cmp	r3, #21
 800d0a4:	d8f6      	bhi.n	800d094 <_printf_i+0x28>
 800d0a6:	a001      	add	r0, pc, #4	; (adr r0, 800d0ac <_printf_i+0x40>)
 800d0a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d0ac:	0800d105 	.word	0x0800d105
 800d0b0:	0800d119 	.word	0x0800d119
 800d0b4:	0800d095 	.word	0x0800d095
 800d0b8:	0800d095 	.word	0x0800d095
 800d0bc:	0800d095 	.word	0x0800d095
 800d0c0:	0800d095 	.word	0x0800d095
 800d0c4:	0800d119 	.word	0x0800d119
 800d0c8:	0800d095 	.word	0x0800d095
 800d0cc:	0800d095 	.word	0x0800d095
 800d0d0:	0800d095 	.word	0x0800d095
 800d0d4:	0800d095 	.word	0x0800d095
 800d0d8:	0800d225 	.word	0x0800d225
 800d0dc:	0800d149 	.word	0x0800d149
 800d0e0:	0800d207 	.word	0x0800d207
 800d0e4:	0800d095 	.word	0x0800d095
 800d0e8:	0800d095 	.word	0x0800d095
 800d0ec:	0800d247 	.word	0x0800d247
 800d0f0:	0800d095 	.word	0x0800d095
 800d0f4:	0800d149 	.word	0x0800d149
 800d0f8:	0800d095 	.word	0x0800d095
 800d0fc:	0800d095 	.word	0x0800d095
 800d100:	0800d20f 	.word	0x0800d20f
 800d104:	680b      	ldr	r3, [r1, #0]
 800d106:	1d1a      	adds	r2, r3, #4
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	600a      	str	r2, [r1, #0]
 800d10c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d110:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d114:	2301      	movs	r3, #1
 800d116:	e0a3      	b.n	800d260 <_printf_i+0x1f4>
 800d118:	6825      	ldr	r5, [r4, #0]
 800d11a:	6808      	ldr	r0, [r1, #0]
 800d11c:	062e      	lsls	r6, r5, #24
 800d11e:	f100 0304 	add.w	r3, r0, #4
 800d122:	d50a      	bpl.n	800d13a <_printf_i+0xce>
 800d124:	6805      	ldr	r5, [r0, #0]
 800d126:	600b      	str	r3, [r1, #0]
 800d128:	2d00      	cmp	r5, #0
 800d12a:	da03      	bge.n	800d134 <_printf_i+0xc8>
 800d12c:	232d      	movs	r3, #45	; 0x2d
 800d12e:	426d      	negs	r5, r5
 800d130:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d134:	485e      	ldr	r0, [pc, #376]	; (800d2b0 <_printf_i+0x244>)
 800d136:	230a      	movs	r3, #10
 800d138:	e019      	b.n	800d16e <_printf_i+0x102>
 800d13a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d13e:	6805      	ldr	r5, [r0, #0]
 800d140:	600b      	str	r3, [r1, #0]
 800d142:	bf18      	it	ne
 800d144:	b22d      	sxthne	r5, r5
 800d146:	e7ef      	b.n	800d128 <_printf_i+0xbc>
 800d148:	680b      	ldr	r3, [r1, #0]
 800d14a:	6825      	ldr	r5, [r4, #0]
 800d14c:	1d18      	adds	r0, r3, #4
 800d14e:	6008      	str	r0, [r1, #0]
 800d150:	0628      	lsls	r0, r5, #24
 800d152:	d501      	bpl.n	800d158 <_printf_i+0xec>
 800d154:	681d      	ldr	r5, [r3, #0]
 800d156:	e002      	b.n	800d15e <_printf_i+0xf2>
 800d158:	0669      	lsls	r1, r5, #25
 800d15a:	d5fb      	bpl.n	800d154 <_printf_i+0xe8>
 800d15c:	881d      	ldrh	r5, [r3, #0]
 800d15e:	4854      	ldr	r0, [pc, #336]	; (800d2b0 <_printf_i+0x244>)
 800d160:	2f6f      	cmp	r7, #111	; 0x6f
 800d162:	bf0c      	ite	eq
 800d164:	2308      	moveq	r3, #8
 800d166:	230a      	movne	r3, #10
 800d168:	2100      	movs	r1, #0
 800d16a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d16e:	6866      	ldr	r6, [r4, #4]
 800d170:	60a6      	str	r6, [r4, #8]
 800d172:	2e00      	cmp	r6, #0
 800d174:	bfa2      	ittt	ge
 800d176:	6821      	ldrge	r1, [r4, #0]
 800d178:	f021 0104 	bicge.w	r1, r1, #4
 800d17c:	6021      	strge	r1, [r4, #0]
 800d17e:	b90d      	cbnz	r5, 800d184 <_printf_i+0x118>
 800d180:	2e00      	cmp	r6, #0
 800d182:	d04d      	beq.n	800d220 <_printf_i+0x1b4>
 800d184:	4616      	mov	r6, r2
 800d186:	fbb5 f1f3 	udiv	r1, r5, r3
 800d18a:	fb03 5711 	mls	r7, r3, r1, r5
 800d18e:	5dc7      	ldrb	r7, [r0, r7]
 800d190:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d194:	462f      	mov	r7, r5
 800d196:	42bb      	cmp	r3, r7
 800d198:	460d      	mov	r5, r1
 800d19a:	d9f4      	bls.n	800d186 <_printf_i+0x11a>
 800d19c:	2b08      	cmp	r3, #8
 800d19e:	d10b      	bne.n	800d1b8 <_printf_i+0x14c>
 800d1a0:	6823      	ldr	r3, [r4, #0]
 800d1a2:	07df      	lsls	r7, r3, #31
 800d1a4:	d508      	bpl.n	800d1b8 <_printf_i+0x14c>
 800d1a6:	6923      	ldr	r3, [r4, #16]
 800d1a8:	6861      	ldr	r1, [r4, #4]
 800d1aa:	4299      	cmp	r1, r3
 800d1ac:	bfde      	ittt	le
 800d1ae:	2330      	movle	r3, #48	; 0x30
 800d1b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d1b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d1b8:	1b92      	subs	r2, r2, r6
 800d1ba:	6122      	str	r2, [r4, #16]
 800d1bc:	f8cd a000 	str.w	sl, [sp]
 800d1c0:	464b      	mov	r3, r9
 800d1c2:	aa03      	add	r2, sp, #12
 800d1c4:	4621      	mov	r1, r4
 800d1c6:	4640      	mov	r0, r8
 800d1c8:	f7ff fee2 	bl	800cf90 <_printf_common>
 800d1cc:	3001      	adds	r0, #1
 800d1ce:	d14c      	bne.n	800d26a <_printf_i+0x1fe>
 800d1d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1d4:	b004      	add	sp, #16
 800d1d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1da:	4835      	ldr	r0, [pc, #212]	; (800d2b0 <_printf_i+0x244>)
 800d1dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d1e0:	6823      	ldr	r3, [r4, #0]
 800d1e2:	680e      	ldr	r6, [r1, #0]
 800d1e4:	061f      	lsls	r7, r3, #24
 800d1e6:	f856 5b04 	ldr.w	r5, [r6], #4
 800d1ea:	600e      	str	r6, [r1, #0]
 800d1ec:	d514      	bpl.n	800d218 <_printf_i+0x1ac>
 800d1ee:	07d9      	lsls	r1, r3, #31
 800d1f0:	bf44      	itt	mi
 800d1f2:	f043 0320 	orrmi.w	r3, r3, #32
 800d1f6:	6023      	strmi	r3, [r4, #0]
 800d1f8:	b91d      	cbnz	r5, 800d202 <_printf_i+0x196>
 800d1fa:	6823      	ldr	r3, [r4, #0]
 800d1fc:	f023 0320 	bic.w	r3, r3, #32
 800d200:	6023      	str	r3, [r4, #0]
 800d202:	2310      	movs	r3, #16
 800d204:	e7b0      	b.n	800d168 <_printf_i+0xfc>
 800d206:	6823      	ldr	r3, [r4, #0]
 800d208:	f043 0320 	orr.w	r3, r3, #32
 800d20c:	6023      	str	r3, [r4, #0]
 800d20e:	2378      	movs	r3, #120	; 0x78
 800d210:	4828      	ldr	r0, [pc, #160]	; (800d2b4 <_printf_i+0x248>)
 800d212:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d216:	e7e3      	b.n	800d1e0 <_printf_i+0x174>
 800d218:	065e      	lsls	r6, r3, #25
 800d21a:	bf48      	it	mi
 800d21c:	b2ad      	uxthmi	r5, r5
 800d21e:	e7e6      	b.n	800d1ee <_printf_i+0x182>
 800d220:	4616      	mov	r6, r2
 800d222:	e7bb      	b.n	800d19c <_printf_i+0x130>
 800d224:	680b      	ldr	r3, [r1, #0]
 800d226:	6826      	ldr	r6, [r4, #0]
 800d228:	6960      	ldr	r0, [r4, #20]
 800d22a:	1d1d      	adds	r5, r3, #4
 800d22c:	600d      	str	r5, [r1, #0]
 800d22e:	0635      	lsls	r5, r6, #24
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	d501      	bpl.n	800d238 <_printf_i+0x1cc>
 800d234:	6018      	str	r0, [r3, #0]
 800d236:	e002      	b.n	800d23e <_printf_i+0x1d2>
 800d238:	0671      	lsls	r1, r6, #25
 800d23a:	d5fb      	bpl.n	800d234 <_printf_i+0x1c8>
 800d23c:	8018      	strh	r0, [r3, #0]
 800d23e:	2300      	movs	r3, #0
 800d240:	6123      	str	r3, [r4, #16]
 800d242:	4616      	mov	r6, r2
 800d244:	e7ba      	b.n	800d1bc <_printf_i+0x150>
 800d246:	680b      	ldr	r3, [r1, #0]
 800d248:	1d1a      	adds	r2, r3, #4
 800d24a:	600a      	str	r2, [r1, #0]
 800d24c:	681e      	ldr	r6, [r3, #0]
 800d24e:	6862      	ldr	r2, [r4, #4]
 800d250:	2100      	movs	r1, #0
 800d252:	4630      	mov	r0, r6
 800d254:	f7f2 ffc4 	bl	80001e0 <memchr>
 800d258:	b108      	cbz	r0, 800d25e <_printf_i+0x1f2>
 800d25a:	1b80      	subs	r0, r0, r6
 800d25c:	6060      	str	r0, [r4, #4]
 800d25e:	6863      	ldr	r3, [r4, #4]
 800d260:	6123      	str	r3, [r4, #16]
 800d262:	2300      	movs	r3, #0
 800d264:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d268:	e7a8      	b.n	800d1bc <_printf_i+0x150>
 800d26a:	6923      	ldr	r3, [r4, #16]
 800d26c:	4632      	mov	r2, r6
 800d26e:	4649      	mov	r1, r9
 800d270:	4640      	mov	r0, r8
 800d272:	47d0      	blx	sl
 800d274:	3001      	adds	r0, #1
 800d276:	d0ab      	beq.n	800d1d0 <_printf_i+0x164>
 800d278:	6823      	ldr	r3, [r4, #0]
 800d27a:	079b      	lsls	r3, r3, #30
 800d27c:	d413      	bmi.n	800d2a6 <_printf_i+0x23a>
 800d27e:	68e0      	ldr	r0, [r4, #12]
 800d280:	9b03      	ldr	r3, [sp, #12]
 800d282:	4298      	cmp	r0, r3
 800d284:	bfb8      	it	lt
 800d286:	4618      	movlt	r0, r3
 800d288:	e7a4      	b.n	800d1d4 <_printf_i+0x168>
 800d28a:	2301      	movs	r3, #1
 800d28c:	4632      	mov	r2, r6
 800d28e:	4649      	mov	r1, r9
 800d290:	4640      	mov	r0, r8
 800d292:	47d0      	blx	sl
 800d294:	3001      	adds	r0, #1
 800d296:	d09b      	beq.n	800d1d0 <_printf_i+0x164>
 800d298:	3501      	adds	r5, #1
 800d29a:	68e3      	ldr	r3, [r4, #12]
 800d29c:	9903      	ldr	r1, [sp, #12]
 800d29e:	1a5b      	subs	r3, r3, r1
 800d2a0:	42ab      	cmp	r3, r5
 800d2a2:	dcf2      	bgt.n	800d28a <_printf_i+0x21e>
 800d2a4:	e7eb      	b.n	800d27e <_printf_i+0x212>
 800d2a6:	2500      	movs	r5, #0
 800d2a8:	f104 0619 	add.w	r6, r4, #25
 800d2ac:	e7f5      	b.n	800d29a <_printf_i+0x22e>
 800d2ae:	bf00      	nop
 800d2b0:	0801263e 	.word	0x0801263e
 800d2b4:	0801264f 	.word	0x0801264f

0800d2b8 <_scanf_float>:
 800d2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2bc:	b087      	sub	sp, #28
 800d2be:	4617      	mov	r7, r2
 800d2c0:	9303      	str	r3, [sp, #12]
 800d2c2:	688b      	ldr	r3, [r1, #8]
 800d2c4:	1e5a      	subs	r2, r3, #1
 800d2c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d2ca:	bf83      	ittte	hi
 800d2cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d2d0:	195b      	addhi	r3, r3, r5
 800d2d2:	9302      	strhi	r3, [sp, #8]
 800d2d4:	2300      	movls	r3, #0
 800d2d6:	bf86      	itte	hi
 800d2d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d2dc:	608b      	strhi	r3, [r1, #8]
 800d2de:	9302      	strls	r3, [sp, #8]
 800d2e0:	680b      	ldr	r3, [r1, #0]
 800d2e2:	468b      	mov	fp, r1
 800d2e4:	2500      	movs	r5, #0
 800d2e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800d2ea:	f84b 3b1c 	str.w	r3, [fp], #28
 800d2ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d2f2:	4680      	mov	r8, r0
 800d2f4:	460c      	mov	r4, r1
 800d2f6:	465e      	mov	r6, fp
 800d2f8:	46aa      	mov	sl, r5
 800d2fa:	46a9      	mov	r9, r5
 800d2fc:	9501      	str	r5, [sp, #4]
 800d2fe:	68a2      	ldr	r2, [r4, #8]
 800d300:	b152      	cbz	r2, 800d318 <_scanf_float+0x60>
 800d302:	683b      	ldr	r3, [r7, #0]
 800d304:	781b      	ldrb	r3, [r3, #0]
 800d306:	2b4e      	cmp	r3, #78	; 0x4e
 800d308:	d864      	bhi.n	800d3d4 <_scanf_float+0x11c>
 800d30a:	2b40      	cmp	r3, #64	; 0x40
 800d30c:	d83c      	bhi.n	800d388 <_scanf_float+0xd0>
 800d30e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800d312:	b2c8      	uxtb	r0, r1
 800d314:	280e      	cmp	r0, #14
 800d316:	d93a      	bls.n	800d38e <_scanf_float+0xd6>
 800d318:	f1b9 0f00 	cmp.w	r9, #0
 800d31c:	d003      	beq.n	800d326 <_scanf_float+0x6e>
 800d31e:	6823      	ldr	r3, [r4, #0]
 800d320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d324:	6023      	str	r3, [r4, #0]
 800d326:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d32a:	f1ba 0f01 	cmp.w	sl, #1
 800d32e:	f200 8113 	bhi.w	800d558 <_scanf_float+0x2a0>
 800d332:	455e      	cmp	r6, fp
 800d334:	f200 8105 	bhi.w	800d542 <_scanf_float+0x28a>
 800d338:	2501      	movs	r5, #1
 800d33a:	4628      	mov	r0, r5
 800d33c:	b007      	add	sp, #28
 800d33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d342:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800d346:	2a0d      	cmp	r2, #13
 800d348:	d8e6      	bhi.n	800d318 <_scanf_float+0x60>
 800d34a:	a101      	add	r1, pc, #4	; (adr r1, 800d350 <_scanf_float+0x98>)
 800d34c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d350:	0800d48f 	.word	0x0800d48f
 800d354:	0800d319 	.word	0x0800d319
 800d358:	0800d319 	.word	0x0800d319
 800d35c:	0800d319 	.word	0x0800d319
 800d360:	0800d4ef 	.word	0x0800d4ef
 800d364:	0800d4c7 	.word	0x0800d4c7
 800d368:	0800d319 	.word	0x0800d319
 800d36c:	0800d319 	.word	0x0800d319
 800d370:	0800d49d 	.word	0x0800d49d
 800d374:	0800d319 	.word	0x0800d319
 800d378:	0800d319 	.word	0x0800d319
 800d37c:	0800d319 	.word	0x0800d319
 800d380:	0800d319 	.word	0x0800d319
 800d384:	0800d455 	.word	0x0800d455
 800d388:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800d38c:	e7db      	b.n	800d346 <_scanf_float+0x8e>
 800d38e:	290e      	cmp	r1, #14
 800d390:	d8c2      	bhi.n	800d318 <_scanf_float+0x60>
 800d392:	a001      	add	r0, pc, #4	; (adr r0, 800d398 <_scanf_float+0xe0>)
 800d394:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d398:	0800d447 	.word	0x0800d447
 800d39c:	0800d319 	.word	0x0800d319
 800d3a0:	0800d447 	.word	0x0800d447
 800d3a4:	0800d4db 	.word	0x0800d4db
 800d3a8:	0800d319 	.word	0x0800d319
 800d3ac:	0800d3f5 	.word	0x0800d3f5
 800d3b0:	0800d431 	.word	0x0800d431
 800d3b4:	0800d431 	.word	0x0800d431
 800d3b8:	0800d431 	.word	0x0800d431
 800d3bc:	0800d431 	.word	0x0800d431
 800d3c0:	0800d431 	.word	0x0800d431
 800d3c4:	0800d431 	.word	0x0800d431
 800d3c8:	0800d431 	.word	0x0800d431
 800d3cc:	0800d431 	.word	0x0800d431
 800d3d0:	0800d431 	.word	0x0800d431
 800d3d4:	2b6e      	cmp	r3, #110	; 0x6e
 800d3d6:	d809      	bhi.n	800d3ec <_scanf_float+0x134>
 800d3d8:	2b60      	cmp	r3, #96	; 0x60
 800d3da:	d8b2      	bhi.n	800d342 <_scanf_float+0x8a>
 800d3dc:	2b54      	cmp	r3, #84	; 0x54
 800d3de:	d077      	beq.n	800d4d0 <_scanf_float+0x218>
 800d3e0:	2b59      	cmp	r3, #89	; 0x59
 800d3e2:	d199      	bne.n	800d318 <_scanf_float+0x60>
 800d3e4:	2d07      	cmp	r5, #7
 800d3e6:	d197      	bne.n	800d318 <_scanf_float+0x60>
 800d3e8:	2508      	movs	r5, #8
 800d3ea:	e029      	b.n	800d440 <_scanf_float+0x188>
 800d3ec:	2b74      	cmp	r3, #116	; 0x74
 800d3ee:	d06f      	beq.n	800d4d0 <_scanf_float+0x218>
 800d3f0:	2b79      	cmp	r3, #121	; 0x79
 800d3f2:	e7f6      	b.n	800d3e2 <_scanf_float+0x12a>
 800d3f4:	6821      	ldr	r1, [r4, #0]
 800d3f6:	05c8      	lsls	r0, r1, #23
 800d3f8:	d51a      	bpl.n	800d430 <_scanf_float+0x178>
 800d3fa:	9b02      	ldr	r3, [sp, #8]
 800d3fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800d400:	6021      	str	r1, [r4, #0]
 800d402:	f109 0901 	add.w	r9, r9, #1
 800d406:	b11b      	cbz	r3, 800d410 <_scanf_float+0x158>
 800d408:	3b01      	subs	r3, #1
 800d40a:	3201      	adds	r2, #1
 800d40c:	9302      	str	r3, [sp, #8]
 800d40e:	60a2      	str	r2, [r4, #8]
 800d410:	68a3      	ldr	r3, [r4, #8]
 800d412:	3b01      	subs	r3, #1
 800d414:	60a3      	str	r3, [r4, #8]
 800d416:	6923      	ldr	r3, [r4, #16]
 800d418:	3301      	adds	r3, #1
 800d41a:	6123      	str	r3, [r4, #16]
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	3b01      	subs	r3, #1
 800d420:	2b00      	cmp	r3, #0
 800d422:	607b      	str	r3, [r7, #4]
 800d424:	f340 8084 	ble.w	800d530 <_scanf_float+0x278>
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	3301      	adds	r3, #1
 800d42c:	603b      	str	r3, [r7, #0]
 800d42e:	e766      	b.n	800d2fe <_scanf_float+0x46>
 800d430:	eb1a 0f05 	cmn.w	sl, r5
 800d434:	f47f af70 	bne.w	800d318 <_scanf_float+0x60>
 800d438:	6822      	ldr	r2, [r4, #0]
 800d43a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800d43e:	6022      	str	r2, [r4, #0]
 800d440:	f806 3b01 	strb.w	r3, [r6], #1
 800d444:	e7e4      	b.n	800d410 <_scanf_float+0x158>
 800d446:	6822      	ldr	r2, [r4, #0]
 800d448:	0610      	lsls	r0, r2, #24
 800d44a:	f57f af65 	bpl.w	800d318 <_scanf_float+0x60>
 800d44e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d452:	e7f4      	b.n	800d43e <_scanf_float+0x186>
 800d454:	f1ba 0f00 	cmp.w	sl, #0
 800d458:	d10e      	bne.n	800d478 <_scanf_float+0x1c0>
 800d45a:	f1b9 0f00 	cmp.w	r9, #0
 800d45e:	d10e      	bne.n	800d47e <_scanf_float+0x1c6>
 800d460:	6822      	ldr	r2, [r4, #0]
 800d462:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d466:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d46a:	d108      	bne.n	800d47e <_scanf_float+0x1c6>
 800d46c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d470:	6022      	str	r2, [r4, #0]
 800d472:	f04f 0a01 	mov.w	sl, #1
 800d476:	e7e3      	b.n	800d440 <_scanf_float+0x188>
 800d478:	f1ba 0f02 	cmp.w	sl, #2
 800d47c:	d055      	beq.n	800d52a <_scanf_float+0x272>
 800d47e:	2d01      	cmp	r5, #1
 800d480:	d002      	beq.n	800d488 <_scanf_float+0x1d0>
 800d482:	2d04      	cmp	r5, #4
 800d484:	f47f af48 	bne.w	800d318 <_scanf_float+0x60>
 800d488:	3501      	adds	r5, #1
 800d48a:	b2ed      	uxtb	r5, r5
 800d48c:	e7d8      	b.n	800d440 <_scanf_float+0x188>
 800d48e:	f1ba 0f01 	cmp.w	sl, #1
 800d492:	f47f af41 	bne.w	800d318 <_scanf_float+0x60>
 800d496:	f04f 0a02 	mov.w	sl, #2
 800d49a:	e7d1      	b.n	800d440 <_scanf_float+0x188>
 800d49c:	b97d      	cbnz	r5, 800d4be <_scanf_float+0x206>
 800d49e:	f1b9 0f00 	cmp.w	r9, #0
 800d4a2:	f47f af3c 	bne.w	800d31e <_scanf_float+0x66>
 800d4a6:	6822      	ldr	r2, [r4, #0]
 800d4a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d4ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d4b0:	f47f af39 	bne.w	800d326 <_scanf_float+0x6e>
 800d4b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d4b8:	6022      	str	r2, [r4, #0]
 800d4ba:	2501      	movs	r5, #1
 800d4bc:	e7c0      	b.n	800d440 <_scanf_float+0x188>
 800d4be:	2d03      	cmp	r5, #3
 800d4c0:	d0e2      	beq.n	800d488 <_scanf_float+0x1d0>
 800d4c2:	2d05      	cmp	r5, #5
 800d4c4:	e7de      	b.n	800d484 <_scanf_float+0x1cc>
 800d4c6:	2d02      	cmp	r5, #2
 800d4c8:	f47f af26 	bne.w	800d318 <_scanf_float+0x60>
 800d4cc:	2503      	movs	r5, #3
 800d4ce:	e7b7      	b.n	800d440 <_scanf_float+0x188>
 800d4d0:	2d06      	cmp	r5, #6
 800d4d2:	f47f af21 	bne.w	800d318 <_scanf_float+0x60>
 800d4d6:	2507      	movs	r5, #7
 800d4d8:	e7b2      	b.n	800d440 <_scanf_float+0x188>
 800d4da:	6822      	ldr	r2, [r4, #0]
 800d4dc:	0591      	lsls	r1, r2, #22
 800d4de:	f57f af1b 	bpl.w	800d318 <_scanf_float+0x60>
 800d4e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800d4e6:	6022      	str	r2, [r4, #0]
 800d4e8:	f8cd 9004 	str.w	r9, [sp, #4]
 800d4ec:	e7a8      	b.n	800d440 <_scanf_float+0x188>
 800d4ee:	6822      	ldr	r2, [r4, #0]
 800d4f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800d4f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800d4f8:	d006      	beq.n	800d508 <_scanf_float+0x250>
 800d4fa:	0550      	lsls	r0, r2, #21
 800d4fc:	f57f af0c 	bpl.w	800d318 <_scanf_float+0x60>
 800d500:	f1b9 0f00 	cmp.w	r9, #0
 800d504:	f43f af0f 	beq.w	800d326 <_scanf_float+0x6e>
 800d508:	0591      	lsls	r1, r2, #22
 800d50a:	bf58      	it	pl
 800d50c:	9901      	ldrpl	r1, [sp, #4]
 800d50e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d512:	bf58      	it	pl
 800d514:	eba9 0101 	subpl.w	r1, r9, r1
 800d518:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800d51c:	bf58      	it	pl
 800d51e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d522:	6022      	str	r2, [r4, #0]
 800d524:	f04f 0900 	mov.w	r9, #0
 800d528:	e78a      	b.n	800d440 <_scanf_float+0x188>
 800d52a:	f04f 0a03 	mov.w	sl, #3
 800d52e:	e787      	b.n	800d440 <_scanf_float+0x188>
 800d530:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d534:	4639      	mov	r1, r7
 800d536:	4640      	mov	r0, r8
 800d538:	4798      	blx	r3
 800d53a:	2800      	cmp	r0, #0
 800d53c:	f43f aedf 	beq.w	800d2fe <_scanf_float+0x46>
 800d540:	e6ea      	b.n	800d318 <_scanf_float+0x60>
 800d542:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d546:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d54a:	463a      	mov	r2, r7
 800d54c:	4640      	mov	r0, r8
 800d54e:	4798      	blx	r3
 800d550:	6923      	ldr	r3, [r4, #16]
 800d552:	3b01      	subs	r3, #1
 800d554:	6123      	str	r3, [r4, #16]
 800d556:	e6ec      	b.n	800d332 <_scanf_float+0x7a>
 800d558:	1e6b      	subs	r3, r5, #1
 800d55a:	2b06      	cmp	r3, #6
 800d55c:	d825      	bhi.n	800d5aa <_scanf_float+0x2f2>
 800d55e:	2d02      	cmp	r5, #2
 800d560:	d836      	bhi.n	800d5d0 <_scanf_float+0x318>
 800d562:	455e      	cmp	r6, fp
 800d564:	f67f aee8 	bls.w	800d338 <_scanf_float+0x80>
 800d568:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d56c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d570:	463a      	mov	r2, r7
 800d572:	4640      	mov	r0, r8
 800d574:	4798      	blx	r3
 800d576:	6923      	ldr	r3, [r4, #16]
 800d578:	3b01      	subs	r3, #1
 800d57a:	6123      	str	r3, [r4, #16]
 800d57c:	e7f1      	b.n	800d562 <_scanf_float+0x2aa>
 800d57e:	9802      	ldr	r0, [sp, #8]
 800d580:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d584:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800d588:	9002      	str	r0, [sp, #8]
 800d58a:	463a      	mov	r2, r7
 800d58c:	4640      	mov	r0, r8
 800d58e:	4798      	blx	r3
 800d590:	6923      	ldr	r3, [r4, #16]
 800d592:	3b01      	subs	r3, #1
 800d594:	6123      	str	r3, [r4, #16]
 800d596:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d59a:	fa5f fa8a 	uxtb.w	sl, sl
 800d59e:	f1ba 0f02 	cmp.w	sl, #2
 800d5a2:	d1ec      	bne.n	800d57e <_scanf_float+0x2c6>
 800d5a4:	3d03      	subs	r5, #3
 800d5a6:	b2ed      	uxtb	r5, r5
 800d5a8:	1b76      	subs	r6, r6, r5
 800d5aa:	6823      	ldr	r3, [r4, #0]
 800d5ac:	05da      	lsls	r2, r3, #23
 800d5ae:	d52f      	bpl.n	800d610 <_scanf_float+0x358>
 800d5b0:	055b      	lsls	r3, r3, #21
 800d5b2:	d510      	bpl.n	800d5d6 <_scanf_float+0x31e>
 800d5b4:	455e      	cmp	r6, fp
 800d5b6:	f67f aebf 	bls.w	800d338 <_scanf_float+0x80>
 800d5ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d5be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d5c2:	463a      	mov	r2, r7
 800d5c4:	4640      	mov	r0, r8
 800d5c6:	4798      	blx	r3
 800d5c8:	6923      	ldr	r3, [r4, #16]
 800d5ca:	3b01      	subs	r3, #1
 800d5cc:	6123      	str	r3, [r4, #16]
 800d5ce:	e7f1      	b.n	800d5b4 <_scanf_float+0x2fc>
 800d5d0:	46aa      	mov	sl, r5
 800d5d2:	9602      	str	r6, [sp, #8]
 800d5d4:	e7df      	b.n	800d596 <_scanf_float+0x2de>
 800d5d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d5da:	6923      	ldr	r3, [r4, #16]
 800d5dc:	2965      	cmp	r1, #101	; 0x65
 800d5de:	f103 33ff 	add.w	r3, r3, #4294967295
 800d5e2:	f106 35ff 	add.w	r5, r6, #4294967295
 800d5e6:	6123      	str	r3, [r4, #16]
 800d5e8:	d00c      	beq.n	800d604 <_scanf_float+0x34c>
 800d5ea:	2945      	cmp	r1, #69	; 0x45
 800d5ec:	d00a      	beq.n	800d604 <_scanf_float+0x34c>
 800d5ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d5f2:	463a      	mov	r2, r7
 800d5f4:	4640      	mov	r0, r8
 800d5f6:	4798      	blx	r3
 800d5f8:	6923      	ldr	r3, [r4, #16]
 800d5fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d5fe:	3b01      	subs	r3, #1
 800d600:	1eb5      	subs	r5, r6, #2
 800d602:	6123      	str	r3, [r4, #16]
 800d604:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d608:	463a      	mov	r2, r7
 800d60a:	4640      	mov	r0, r8
 800d60c:	4798      	blx	r3
 800d60e:	462e      	mov	r6, r5
 800d610:	6825      	ldr	r5, [r4, #0]
 800d612:	f015 0510 	ands.w	r5, r5, #16
 800d616:	d158      	bne.n	800d6ca <_scanf_float+0x412>
 800d618:	7035      	strb	r5, [r6, #0]
 800d61a:	6823      	ldr	r3, [r4, #0]
 800d61c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d624:	d11c      	bne.n	800d660 <_scanf_float+0x3a8>
 800d626:	9b01      	ldr	r3, [sp, #4]
 800d628:	454b      	cmp	r3, r9
 800d62a:	eba3 0209 	sub.w	r2, r3, r9
 800d62e:	d124      	bne.n	800d67a <_scanf_float+0x3c2>
 800d630:	2200      	movs	r2, #0
 800d632:	4659      	mov	r1, fp
 800d634:	4640      	mov	r0, r8
 800d636:	f000 ff59 	bl	800e4ec <_strtod_r>
 800d63a:	9b03      	ldr	r3, [sp, #12]
 800d63c:	6821      	ldr	r1, [r4, #0]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	f011 0f02 	tst.w	r1, #2
 800d644:	ec57 6b10 	vmov	r6, r7, d0
 800d648:	f103 0204 	add.w	r2, r3, #4
 800d64c:	d020      	beq.n	800d690 <_scanf_float+0x3d8>
 800d64e:	9903      	ldr	r1, [sp, #12]
 800d650:	600a      	str	r2, [r1, #0]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	e9c3 6700 	strd	r6, r7, [r3]
 800d658:	68e3      	ldr	r3, [r4, #12]
 800d65a:	3301      	adds	r3, #1
 800d65c:	60e3      	str	r3, [r4, #12]
 800d65e:	e66c      	b.n	800d33a <_scanf_float+0x82>
 800d660:	9b04      	ldr	r3, [sp, #16]
 800d662:	2b00      	cmp	r3, #0
 800d664:	d0e4      	beq.n	800d630 <_scanf_float+0x378>
 800d666:	9905      	ldr	r1, [sp, #20]
 800d668:	230a      	movs	r3, #10
 800d66a:	462a      	mov	r2, r5
 800d66c:	3101      	adds	r1, #1
 800d66e:	4640      	mov	r0, r8
 800d670:	f000 ffc6 	bl	800e600 <_strtol_r>
 800d674:	9b04      	ldr	r3, [sp, #16]
 800d676:	9e05      	ldr	r6, [sp, #20]
 800d678:	1ac2      	subs	r2, r0, r3
 800d67a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800d67e:	429e      	cmp	r6, r3
 800d680:	bf28      	it	cs
 800d682:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800d686:	4912      	ldr	r1, [pc, #72]	; (800d6d0 <_scanf_float+0x418>)
 800d688:	4630      	mov	r0, r6
 800d68a:	f000 f8a5 	bl	800d7d8 <siprintf>
 800d68e:	e7cf      	b.n	800d630 <_scanf_float+0x378>
 800d690:	f011 0f04 	tst.w	r1, #4
 800d694:	9903      	ldr	r1, [sp, #12]
 800d696:	600a      	str	r2, [r1, #0]
 800d698:	d1db      	bne.n	800d652 <_scanf_float+0x39a>
 800d69a:	f8d3 8000 	ldr.w	r8, [r3]
 800d69e:	ee10 2a10 	vmov	r2, s0
 800d6a2:	ee10 0a10 	vmov	r0, s0
 800d6a6:	463b      	mov	r3, r7
 800d6a8:	4639      	mov	r1, r7
 800d6aa:	f7f3 fa3f 	bl	8000b2c <__aeabi_dcmpun>
 800d6ae:	b128      	cbz	r0, 800d6bc <_scanf_float+0x404>
 800d6b0:	4808      	ldr	r0, [pc, #32]	; (800d6d4 <_scanf_float+0x41c>)
 800d6b2:	f000 f88b 	bl	800d7cc <nanf>
 800d6b6:	ed88 0a00 	vstr	s0, [r8]
 800d6ba:	e7cd      	b.n	800d658 <_scanf_float+0x3a0>
 800d6bc:	4630      	mov	r0, r6
 800d6be:	4639      	mov	r1, r7
 800d6c0:	f7f3 fa92 	bl	8000be8 <__aeabi_d2f>
 800d6c4:	f8c8 0000 	str.w	r0, [r8]
 800d6c8:	e7c6      	b.n	800d658 <_scanf_float+0x3a0>
 800d6ca:	2500      	movs	r5, #0
 800d6cc:	e635      	b.n	800d33a <_scanf_float+0x82>
 800d6ce:	bf00      	nop
 800d6d0:	08012660 	.word	0x08012660
 800d6d4:	08012a78 	.word	0x08012a78

0800d6d8 <cleanup_glue>:
 800d6d8:	b538      	push	{r3, r4, r5, lr}
 800d6da:	460c      	mov	r4, r1
 800d6dc:	6809      	ldr	r1, [r1, #0]
 800d6de:	4605      	mov	r5, r0
 800d6e0:	b109      	cbz	r1, 800d6e6 <cleanup_glue+0xe>
 800d6e2:	f7ff fff9 	bl	800d6d8 <cleanup_glue>
 800d6e6:	4621      	mov	r1, r4
 800d6e8:	4628      	mov	r0, r5
 800d6ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6ee:	f002 bf5b 	b.w	80105a8 <_free_r>
	...

0800d6f4 <_reclaim_reent>:
 800d6f4:	4b2c      	ldr	r3, [pc, #176]	; (800d7a8 <_reclaim_reent+0xb4>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	4283      	cmp	r3, r0
 800d6fa:	b570      	push	{r4, r5, r6, lr}
 800d6fc:	4604      	mov	r4, r0
 800d6fe:	d051      	beq.n	800d7a4 <_reclaim_reent+0xb0>
 800d700:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d702:	b143      	cbz	r3, 800d716 <_reclaim_reent+0x22>
 800d704:	68db      	ldr	r3, [r3, #12]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d14a      	bne.n	800d7a0 <_reclaim_reent+0xac>
 800d70a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d70c:	6819      	ldr	r1, [r3, #0]
 800d70e:	b111      	cbz	r1, 800d716 <_reclaim_reent+0x22>
 800d710:	4620      	mov	r0, r4
 800d712:	f002 ff49 	bl	80105a8 <_free_r>
 800d716:	6961      	ldr	r1, [r4, #20]
 800d718:	b111      	cbz	r1, 800d720 <_reclaim_reent+0x2c>
 800d71a:	4620      	mov	r0, r4
 800d71c:	f002 ff44 	bl	80105a8 <_free_r>
 800d720:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d722:	b111      	cbz	r1, 800d72a <_reclaim_reent+0x36>
 800d724:	4620      	mov	r0, r4
 800d726:	f002 ff3f 	bl	80105a8 <_free_r>
 800d72a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d72c:	b111      	cbz	r1, 800d734 <_reclaim_reent+0x40>
 800d72e:	4620      	mov	r0, r4
 800d730:	f002 ff3a 	bl	80105a8 <_free_r>
 800d734:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d736:	b111      	cbz	r1, 800d73e <_reclaim_reent+0x4a>
 800d738:	4620      	mov	r0, r4
 800d73a:	f002 ff35 	bl	80105a8 <_free_r>
 800d73e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d740:	b111      	cbz	r1, 800d748 <_reclaim_reent+0x54>
 800d742:	4620      	mov	r0, r4
 800d744:	f002 ff30 	bl	80105a8 <_free_r>
 800d748:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d74a:	b111      	cbz	r1, 800d752 <_reclaim_reent+0x5e>
 800d74c:	4620      	mov	r0, r4
 800d74e:	f002 ff2b 	bl	80105a8 <_free_r>
 800d752:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d754:	b111      	cbz	r1, 800d75c <_reclaim_reent+0x68>
 800d756:	4620      	mov	r0, r4
 800d758:	f002 ff26 	bl	80105a8 <_free_r>
 800d75c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d75e:	b111      	cbz	r1, 800d766 <_reclaim_reent+0x72>
 800d760:	4620      	mov	r0, r4
 800d762:	f002 ff21 	bl	80105a8 <_free_r>
 800d766:	69a3      	ldr	r3, [r4, #24]
 800d768:	b1e3      	cbz	r3, 800d7a4 <_reclaim_reent+0xb0>
 800d76a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d76c:	4620      	mov	r0, r4
 800d76e:	4798      	blx	r3
 800d770:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d772:	b1b9      	cbz	r1, 800d7a4 <_reclaim_reent+0xb0>
 800d774:	4620      	mov	r0, r4
 800d776:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d77a:	f7ff bfad 	b.w	800d6d8 <cleanup_glue>
 800d77e:	5949      	ldr	r1, [r1, r5]
 800d780:	b941      	cbnz	r1, 800d794 <_reclaim_reent+0xa0>
 800d782:	3504      	adds	r5, #4
 800d784:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d786:	2d80      	cmp	r5, #128	; 0x80
 800d788:	68d9      	ldr	r1, [r3, #12]
 800d78a:	d1f8      	bne.n	800d77e <_reclaim_reent+0x8a>
 800d78c:	4620      	mov	r0, r4
 800d78e:	f002 ff0b 	bl	80105a8 <_free_r>
 800d792:	e7ba      	b.n	800d70a <_reclaim_reent+0x16>
 800d794:	680e      	ldr	r6, [r1, #0]
 800d796:	4620      	mov	r0, r4
 800d798:	f002 ff06 	bl	80105a8 <_free_r>
 800d79c:	4631      	mov	r1, r6
 800d79e:	e7ef      	b.n	800d780 <_reclaim_reent+0x8c>
 800d7a0:	2500      	movs	r5, #0
 800d7a2:	e7ef      	b.n	800d784 <_reclaim_reent+0x90>
 800d7a4:	bd70      	pop	{r4, r5, r6, pc}
 800d7a6:	bf00      	nop
 800d7a8:	20000040 	.word	0x20000040

0800d7ac <_sbrk_r>:
 800d7ac:	b538      	push	{r3, r4, r5, lr}
 800d7ae:	4d06      	ldr	r5, [pc, #24]	; (800d7c8 <_sbrk_r+0x1c>)
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	4604      	mov	r4, r0
 800d7b4:	4608      	mov	r0, r1
 800d7b6:	602b      	str	r3, [r5, #0]
 800d7b8:	f7f6 f8d4 	bl	8003964 <_sbrk>
 800d7bc:	1c43      	adds	r3, r0, #1
 800d7be:	d102      	bne.n	800d7c6 <_sbrk_r+0x1a>
 800d7c0:	682b      	ldr	r3, [r5, #0]
 800d7c2:	b103      	cbz	r3, 800d7c6 <_sbrk_r+0x1a>
 800d7c4:	6023      	str	r3, [r4, #0]
 800d7c6:	bd38      	pop	{r3, r4, r5, pc}
 800d7c8:	200062d4 	.word	0x200062d4

0800d7cc <nanf>:
 800d7cc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d7d4 <nanf+0x8>
 800d7d0:	4770      	bx	lr
 800d7d2:	bf00      	nop
 800d7d4:	7fc00000 	.word	0x7fc00000

0800d7d8 <siprintf>:
 800d7d8:	b40e      	push	{r1, r2, r3}
 800d7da:	b500      	push	{lr}
 800d7dc:	b09c      	sub	sp, #112	; 0x70
 800d7de:	ab1d      	add	r3, sp, #116	; 0x74
 800d7e0:	9002      	str	r0, [sp, #8]
 800d7e2:	9006      	str	r0, [sp, #24]
 800d7e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d7e8:	4809      	ldr	r0, [pc, #36]	; (800d810 <siprintf+0x38>)
 800d7ea:	9107      	str	r1, [sp, #28]
 800d7ec:	9104      	str	r1, [sp, #16]
 800d7ee:	4909      	ldr	r1, [pc, #36]	; (800d814 <siprintf+0x3c>)
 800d7f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7f4:	9105      	str	r1, [sp, #20]
 800d7f6:	6800      	ldr	r0, [r0, #0]
 800d7f8:	9301      	str	r3, [sp, #4]
 800d7fa:	a902      	add	r1, sp, #8
 800d7fc:	f002 ff80 	bl	8010700 <_svfiprintf_r>
 800d800:	9b02      	ldr	r3, [sp, #8]
 800d802:	2200      	movs	r2, #0
 800d804:	701a      	strb	r2, [r3, #0]
 800d806:	b01c      	add	sp, #112	; 0x70
 800d808:	f85d eb04 	ldr.w	lr, [sp], #4
 800d80c:	b003      	add	sp, #12
 800d80e:	4770      	bx	lr
 800d810:	20000040 	.word	0x20000040
 800d814:	ffff0208 	.word	0xffff0208

0800d818 <__sread>:
 800d818:	b510      	push	{r4, lr}
 800d81a:	460c      	mov	r4, r1
 800d81c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d820:	f003 f86e 	bl	8010900 <_read_r>
 800d824:	2800      	cmp	r0, #0
 800d826:	bfab      	itete	ge
 800d828:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d82a:	89a3      	ldrhlt	r3, [r4, #12]
 800d82c:	181b      	addge	r3, r3, r0
 800d82e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d832:	bfac      	ite	ge
 800d834:	6563      	strge	r3, [r4, #84]	; 0x54
 800d836:	81a3      	strhlt	r3, [r4, #12]
 800d838:	bd10      	pop	{r4, pc}

0800d83a <__swrite>:
 800d83a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d83e:	461f      	mov	r7, r3
 800d840:	898b      	ldrh	r3, [r1, #12]
 800d842:	05db      	lsls	r3, r3, #23
 800d844:	4605      	mov	r5, r0
 800d846:	460c      	mov	r4, r1
 800d848:	4616      	mov	r6, r2
 800d84a:	d505      	bpl.n	800d858 <__swrite+0x1e>
 800d84c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d850:	2302      	movs	r3, #2
 800d852:	2200      	movs	r2, #0
 800d854:	f002 f9a6 	bl	800fba4 <_lseek_r>
 800d858:	89a3      	ldrh	r3, [r4, #12]
 800d85a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d85e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d862:	81a3      	strh	r3, [r4, #12]
 800d864:	4632      	mov	r2, r6
 800d866:	463b      	mov	r3, r7
 800d868:	4628      	mov	r0, r5
 800d86a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d86e:	f000 bec9 	b.w	800e604 <_write_r>

0800d872 <__sseek>:
 800d872:	b510      	push	{r4, lr}
 800d874:	460c      	mov	r4, r1
 800d876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d87a:	f002 f993 	bl	800fba4 <_lseek_r>
 800d87e:	1c43      	adds	r3, r0, #1
 800d880:	89a3      	ldrh	r3, [r4, #12]
 800d882:	bf15      	itete	ne
 800d884:	6560      	strne	r0, [r4, #84]	; 0x54
 800d886:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d88a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d88e:	81a3      	strheq	r3, [r4, #12]
 800d890:	bf18      	it	ne
 800d892:	81a3      	strhne	r3, [r4, #12]
 800d894:	bd10      	pop	{r4, pc}

0800d896 <__sclose>:
 800d896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d89a:	f000 bec5 	b.w	800e628 <_close_r>

0800d89e <sulp>:
 800d89e:	b570      	push	{r4, r5, r6, lr}
 800d8a0:	4604      	mov	r4, r0
 800d8a2:	460d      	mov	r5, r1
 800d8a4:	ec45 4b10 	vmov	d0, r4, r5
 800d8a8:	4616      	mov	r6, r2
 800d8aa:	f002 fd1f 	bl	80102ec <__ulp>
 800d8ae:	ec51 0b10 	vmov	r0, r1, d0
 800d8b2:	b17e      	cbz	r6, 800d8d4 <sulp+0x36>
 800d8b4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d8b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	dd09      	ble.n	800d8d4 <sulp+0x36>
 800d8c0:	051b      	lsls	r3, r3, #20
 800d8c2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d8c6:	2400      	movs	r4, #0
 800d8c8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d8cc:	4622      	mov	r2, r4
 800d8ce:	462b      	mov	r3, r5
 800d8d0:	f7f2 fe92 	bl	80005f8 <__aeabi_dmul>
 800d8d4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d8d8 <_strtod_l>:
 800d8d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8dc:	b0a3      	sub	sp, #140	; 0x8c
 800d8de:	461f      	mov	r7, r3
 800d8e0:	2300      	movs	r3, #0
 800d8e2:	931e      	str	r3, [sp, #120]	; 0x78
 800d8e4:	4ba4      	ldr	r3, [pc, #656]	; (800db78 <_strtod_l+0x2a0>)
 800d8e6:	9219      	str	r2, [sp, #100]	; 0x64
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	9307      	str	r3, [sp, #28]
 800d8ec:	4604      	mov	r4, r0
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	4688      	mov	r8, r1
 800d8f2:	f7f2 fc6d 	bl	80001d0 <strlen>
 800d8f6:	f04f 0a00 	mov.w	sl, #0
 800d8fa:	4605      	mov	r5, r0
 800d8fc:	f04f 0b00 	mov.w	fp, #0
 800d900:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800d904:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d906:	781a      	ldrb	r2, [r3, #0]
 800d908:	2a2b      	cmp	r2, #43	; 0x2b
 800d90a:	d04c      	beq.n	800d9a6 <_strtod_l+0xce>
 800d90c:	d839      	bhi.n	800d982 <_strtod_l+0xaa>
 800d90e:	2a0d      	cmp	r2, #13
 800d910:	d832      	bhi.n	800d978 <_strtod_l+0xa0>
 800d912:	2a08      	cmp	r2, #8
 800d914:	d832      	bhi.n	800d97c <_strtod_l+0xa4>
 800d916:	2a00      	cmp	r2, #0
 800d918:	d03c      	beq.n	800d994 <_strtod_l+0xbc>
 800d91a:	2300      	movs	r3, #0
 800d91c:	930e      	str	r3, [sp, #56]	; 0x38
 800d91e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800d920:	7833      	ldrb	r3, [r6, #0]
 800d922:	2b30      	cmp	r3, #48	; 0x30
 800d924:	f040 80b4 	bne.w	800da90 <_strtod_l+0x1b8>
 800d928:	7873      	ldrb	r3, [r6, #1]
 800d92a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d92e:	2b58      	cmp	r3, #88	; 0x58
 800d930:	d16c      	bne.n	800da0c <_strtod_l+0x134>
 800d932:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d934:	9301      	str	r3, [sp, #4]
 800d936:	ab1e      	add	r3, sp, #120	; 0x78
 800d938:	9702      	str	r7, [sp, #8]
 800d93a:	9300      	str	r3, [sp, #0]
 800d93c:	4a8f      	ldr	r2, [pc, #572]	; (800db7c <_strtod_l+0x2a4>)
 800d93e:	ab1f      	add	r3, sp, #124	; 0x7c
 800d940:	a91d      	add	r1, sp, #116	; 0x74
 800d942:	4620      	mov	r0, r4
 800d944:	f001 fe22 	bl	800f58c <__gethex>
 800d948:	f010 0707 	ands.w	r7, r0, #7
 800d94c:	4605      	mov	r5, r0
 800d94e:	d005      	beq.n	800d95c <_strtod_l+0x84>
 800d950:	2f06      	cmp	r7, #6
 800d952:	d12a      	bne.n	800d9aa <_strtod_l+0xd2>
 800d954:	3601      	adds	r6, #1
 800d956:	2300      	movs	r3, #0
 800d958:	961d      	str	r6, [sp, #116]	; 0x74
 800d95a:	930e      	str	r3, [sp, #56]	; 0x38
 800d95c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d95e:	2b00      	cmp	r3, #0
 800d960:	f040 8596 	bne.w	800e490 <_strtod_l+0xbb8>
 800d964:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d966:	b1db      	cbz	r3, 800d9a0 <_strtod_l+0xc8>
 800d968:	4652      	mov	r2, sl
 800d96a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d96e:	ec43 2b10 	vmov	d0, r2, r3
 800d972:	b023      	add	sp, #140	; 0x8c
 800d974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d978:	2a20      	cmp	r2, #32
 800d97a:	d1ce      	bne.n	800d91a <_strtod_l+0x42>
 800d97c:	3301      	adds	r3, #1
 800d97e:	931d      	str	r3, [sp, #116]	; 0x74
 800d980:	e7c0      	b.n	800d904 <_strtod_l+0x2c>
 800d982:	2a2d      	cmp	r2, #45	; 0x2d
 800d984:	d1c9      	bne.n	800d91a <_strtod_l+0x42>
 800d986:	2201      	movs	r2, #1
 800d988:	920e      	str	r2, [sp, #56]	; 0x38
 800d98a:	1c5a      	adds	r2, r3, #1
 800d98c:	921d      	str	r2, [sp, #116]	; 0x74
 800d98e:	785b      	ldrb	r3, [r3, #1]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d1c4      	bne.n	800d91e <_strtod_l+0x46>
 800d994:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d996:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	f040 8576 	bne.w	800e48c <_strtod_l+0xbb4>
 800d9a0:	4652      	mov	r2, sl
 800d9a2:	465b      	mov	r3, fp
 800d9a4:	e7e3      	b.n	800d96e <_strtod_l+0x96>
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	e7ee      	b.n	800d988 <_strtod_l+0xb0>
 800d9aa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d9ac:	b13a      	cbz	r2, 800d9be <_strtod_l+0xe6>
 800d9ae:	2135      	movs	r1, #53	; 0x35
 800d9b0:	a820      	add	r0, sp, #128	; 0x80
 800d9b2:	f002 fda6 	bl	8010502 <__copybits>
 800d9b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d9b8:	4620      	mov	r0, r4
 800d9ba:	f002 f96b 	bl	800fc94 <_Bfree>
 800d9be:	3f01      	subs	r7, #1
 800d9c0:	2f05      	cmp	r7, #5
 800d9c2:	d807      	bhi.n	800d9d4 <_strtod_l+0xfc>
 800d9c4:	e8df f007 	tbb	[pc, r7]
 800d9c8:	1d180b0e 	.word	0x1d180b0e
 800d9cc:	030e      	.short	0x030e
 800d9ce:	f04f 0b00 	mov.w	fp, #0
 800d9d2:	46da      	mov	sl, fp
 800d9d4:	0728      	lsls	r0, r5, #28
 800d9d6:	d5c1      	bpl.n	800d95c <_strtod_l+0x84>
 800d9d8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800d9dc:	e7be      	b.n	800d95c <_strtod_l+0x84>
 800d9de:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800d9e2:	e7f7      	b.n	800d9d4 <_strtod_l+0xfc>
 800d9e4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800d9e8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d9ea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d9ee:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d9f2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d9f6:	e7ed      	b.n	800d9d4 <_strtod_l+0xfc>
 800d9f8:	f8df b184 	ldr.w	fp, [pc, #388]	; 800db80 <_strtod_l+0x2a8>
 800d9fc:	f04f 0a00 	mov.w	sl, #0
 800da00:	e7e8      	b.n	800d9d4 <_strtod_l+0xfc>
 800da02:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800da06:	f04f 3aff 	mov.w	sl, #4294967295
 800da0a:	e7e3      	b.n	800d9d4 <_strtod_l+0xfc>
 800da0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800da0e:	1c5a      	adds	r2, r3, #1
 800da10:	921d      	str	r2, [sp, #116]	; 0x74
 800da12:	785b      	ldrb	r3, [r3, #1]
 800da14:	2b30      	cmp	r3, #48	; 0x30
 800da16:	d0f9      	beq.n	800da0c <_strtod_l+0x134>
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d09f      	beq.n	800d95c <_strtod_l+0x84>
 800da1c:	2301      	movs	r3, #1
 800da1e:	f04f 0900 	mov.w	r9, #0
 800da22:	9304      	str	r3, [sp, #16]
 800da24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800da26:	930a      	str	r3, [sp, #40]	; 0x28
 800da28:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800da2c:	464f      	mov	r7, r9
 800da2e:	220a      	movs	r2, #10
 800da30:	981d      	ldr	r0, [sp, #116]	; 0x74
 800da32:	7806      	ldrb	r6, [r0, #0]
 800da34:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800da38:	b2d9      	uxtb	r1, r3
 800da3a:	2909      	cmp	r1, #9
 800da3c:	d92a      	bls.n	800da94 <_strtod_l+0x1bc>
 800da3e:	9907      	ldr	r1, [sp, #28]
 800da40:	462a      	mov	r2, r5
 800da42:	f002 ff79 	bl	8010938 <strncmp>
 800da46:	b398      	cbz	r0, 800dab0 <_strtod_l+0x1d8>
 800da48:	2000      	movs	r0, #0
 800da4a:	4633      	mov	r3, r6
 800da4c:	463d      	mov	r5, r7
 800da4e:	9007      	str	r0, [sp, #28]
 800da50:	4602      	mov	r2, r0
 800da52:	2b65      	cmp	r3, #101	; 0x65
 800da54:	d001      	beq.n	800da5a <_strtod_l+0x182>
 800da56:	2b45      	cmp	r3, #69	; 0x45
 800da58:	d118      	bne.n	800da8c <_strtod_l+0x1b4>
 800da5a:	b91d      	cbnz	r5, 800da64 <_strtod_l+0x18c>
 800da5c:	9b04      	ldr	r3, [sp, #16]
 800da5e:	4303      	orrs	r3, r0
 800da60:	d098      	beq.n	800d994 <_strtod_l+0xbc>
 800da62:	2500      	movs	r5, #0
 800da64:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800da68:	f108 0301 	add.w	r3, r8, #1
 800da6c:	931d      	str	r3, [sp, #116]	; 0x74
 800da6e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800da72:	2b2b      	cmp	r3, #43	; 0x2b
 800da74:	d075      	beq.n	800db62 <_strtod_l+0x28a>
 800da76:	2b2d      	cmp	r3, #45	; 0x2d
 800da78:	d07b      	beq.n	800db72 <_strtod_l+0x29a>
 800da7a:	f04f 0c00 	mov.w	ip, #0
 800da7e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800da82:	2909      	cmp	r1, #9
 800da84:	f240 8082 	bls.w	800db8c <_strtod_l+0x2b4>
 800da88:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800da8c:	2600      	movs	r6, #0
 800da8e:	e09d      	b.n	800dbcc <_strtod_l+0x2f4>
 800da90:	2300      	movs	r3, #0
 800da92:	e7c4      	b.n	800da1e <_strtod_l+0x146>
 800da94:	2f08      	cmp	r7, #8
 800da96:	bfd8      	it	le
 800da98:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800da9a:	f100 0001 	add.w	r0, r0, #1
 800da9e:	bfda      	itte	le
 800daa0:	fb02 3301 	mlale	r3, r2, r1, r3
 800daa4:	9309      	strle	r3, [sp, #36]	; 0x24
 800daa6:	fb02 3909 	mlagt	r9, r2, r9, r3
 800daaa:	3701      	adds	r7, #1
 800daac:	901d      	str	r0, [sp, #116]	; 0x74
 800daae:	e7bf      	b.n	800da30 <_strtod_l+0x158>
 800dab0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dab2:	195a      	adds	r2, r3, r5
 800dab4:	921d      	str	r2, [sp, #116]	; 0x74
 800dab6:	5d5b      	ldrb	r3, [r3, r5]
 800dab8:	2f00      	cmp	r7, #0
 800daba:	d037      	beq.n	800db2c <_strtod_l+0x254>
 800dabc:	9007      	str	r0, [sp, #28]
 800dabe:	463d      	mov	r5, r7
 800dac0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800dac4:	2a09      	cmp	r2, #9
 800dac6:	d912      	bls.n	800daee <_strtod_l+0x216>
 800dac8:	2201      	movs	r2, #1
 800daca:	e7c2      	b.n	800da52 <_strtod_l+0x17a>
 800dacc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dace:	1c5a      	adds	r2, r3, #1
 800dad0:	921d      	str	r2, [sp, #116]	; 0x74
 800dad2:	785b      	ldrb	r3, [r3, #1]
 800dad4:	3001      	adds	r0, #1
 800dad6:	2b30      	cmp	r3, #48	; 0x30
 800dad8:	d0f8      	beq.n	800dacc <_strtod_l+0x1f4>
 800dada:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800dade:	2a08      	cmp	r2, #8
 800dae0:	f200 84db 	bhi.w	800e49a <_strtod_l+0xbc2>
 800dae4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800dae6:	9007      	str	r0, [sp, #28]
 800dae8:	2000      	movs	r0, #0
 800daea:	920a      	str	r2, [sp, #40]	; 0x28
 800daec:	4605      	mov	r5, r0
 800daee:	3b30      	subs	r3, #48	; 0x30
 800daf0:	f100 0201 	add.w	r2, r0, #1
 800daf4:	d014      	beq.n	800db20 <_strtod_l+0x248>
 800daf6:	9907      	ldr	r1, [sp, #28]
 800daf8:	4411      	add	r1, r2
 800dafa:	9107      	str	r1, [sp, #28]
 800dafc:	462a      	mov	r2, r5
 800dafe:	eb00 0e05 	add.w	lr, r0, r5
 800db02:	210a      	movs	r1, #10
 800db04:	4572      	cmp	r2, lr
 800db06:	d113      	bne.n	800db30 <_strtod_l+0x258>
 800db08:	182a      	adds	r2, r5, r0
 800db0a:	2a08      	cmp	r2, #8
 800db0c:	f105 0501 	add.w	r5, r5, #1
 800db10:	4405      	add	r5, r0
 800db12:	dc1c      	bgt.n	800db4e <_strtod_l+0x276>
 800db14:	9909      	ldr	r1, [sp, #36]	; 0x24
 800db16:	220a      	movs	r2, #10
 800db18:	fb02 3301 	mla	r3, r2, r1, r3
 800db1c:	9309      	str	r3, [sp, #36]	; 0x24
 800db1e:	2200      	movs	r2, #0
 800db20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800db22:	1c59      	adds	r1, r3, #1
 800db24:	911d      	str	r1, [sp, #116]	; 0x74
 800db26:	785b      	ldrb	r3, [r3, #1]
 800db28:	4610      	mov	r0, r2
 800db2a:	e7c9      	b.n	800dac0 <_strtod_l+0x1e8>
 800db2c:	4638      	mov	r0, r7
 800db2e:	e7d2      	b.n	800dad6 <_strtod_l+0x1fe>
 800db30:	2a08      	cmp	r2, #8
 800db32:	dc04      	bgt.n	800db3e <_strtod_l+0x266>
 800db34:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800db36:	434e      	muls	r6, r1
 800db38:	9609      	str	r6, [sp, #36]	; 0x24
 800db3a:	3201      	adds	r2, #1
 800db3c:	e7e2      	b.n	800db04 <_strtod_l+0x22c>
 800db3e:	f102 0c01 	add.w	ip, r2, #1
 800db42:	f1bc 0f10 	cmp.w	ip, #16
 800db46:	bfd8      	it	le
 800db48:	fb01 f909 	mulle.w	r9, r1, r9
 800db4c:	e7f5      	b.n	800db3a <_strtod_l+0x262>
 800db4e:	2d10      	cmp	r5, #16
 800db50:	bfdc      	itt	le
 800db52:	220a      	movle	r2, #10
 800db54:	fb02 3909 	mlale	r9, r2, r9, r3
 800db58:	e7e1      	b.n	800db1e <_strtod_l+0x246>
 800db5a:	2300      	movs	r3, #0
 800db5c:	9307      	str	r3, [sp, #28]
 800db5e:	2201      	movs	r2, #1
 800db60:	e77c      	b.n	800da5c <_strtod_l+0x184>
 800db62:	f04f 0c00 	mov.w	ip, #0
 800db66:	f108 0302 	add.w	r3, r8, #2
 800db6a:	931d      	str	r3, [sp, #116]	; 0x74
 800db6c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800db70:	e785      	b.n	800da7e <_strtod_l+0x1a6>
 800db72:	f04f 0c01 	mov.w	ip, #1
 800db76:	e7f6      	b.n	800db66 <_strtod_l+0x28e>
 800db78:	080128b8 	.word	0x080128b8
 800db7c:	08012668 	.word	0x08012668
 800db80:	7ff00000 	.word	0x7ff00000
 800db84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800db86:	1c59      	adds	r1, r3, #1
 800db88:	911d      	str	r1, [sp, #116]	; 0x74
 800db8a:	785b      	ldrb	r3, [r3, #1]
 800db8c:	2b30      	cmp	r3, #48	; 0x30
 800db8e:	d0f9      	beq.n	800db84 <_strtod_l+0x2ac>
 800db90:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800db94:	2908      	cmp	r1, #8
 800db96:	f63f af79 	bhi.w	800da8c <_strtod_l+0x1b4>
 800db9a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800db9e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dba0:	9308      	str	r3, [sp, #32]
 800dba2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dba4:	1c59      	adds	r1, r3, #1
 800dba6:	911d      	str	r1, [sp, #116]	; 0x74
 800dba8:	785b      	ldrb	r3, [r3, #1]
 800dbaa:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800dbae:	2e09      	cmp	r6, #9
 800dbb0:	d937      	bls.n	800dc22 <_strtod_l+0x34a>
 800dbb2:	9e08      	ldr	r6, [sp, #32]
 800dbb4:	1b89      	subs	r1, r1, r6
 800dbb6:	2908      	cmp	r1, #8
 800dbb8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800dbbc:	dc02      	bgt.n	800dbc4 <_strtod_l+0x2ec>
 800dbbe:	4576      	cmp	r6, lr
 800dbc0:	bfa8      	it	ge
 800dbc2:	4676      	movge	r6, lr
 800dbc4:	f1bc 0f00 	cmp.w	ip, #0
 800dbc8:	d000      	beq.n	800dbcc <_strtod_l+0x2f4>
 800dbca:	4276      	negs	r6, r6
 800dbcc:	2d00      	cmp	r5, #0
 800dbce:	d14f      	bne.n	800dc70 <_strtod_l+0x398>
 800dbd0:	9904      	ldr	r1, [sp, #16]
 800dbd2:	4301      	orrs	r1, r0
 800dbd4:	f47f aec2 	bne.w	800d95c <_strtod_l+0x84>
 800dbd8:	2a00      	cmp	r2, #0
 800dbda:	f47f aedb 	bne.w	800d994 <_strtod_l+0xbc>
 800dbde:	2b69      	cmp	r3, #105	; 0x69
 800dbe0:	d027      	beq.n	800dc32 <_strtod_l+0x35a>
 800dbe2:	dc24      	bgt.n	800dc2e <_strtod_l+0x356>
 800dbe4:	2b49      	cmp	r3, #73	; 0x49
 800dbe6:	d024      	beq.n	800dc32 <_strtod_l+0x35a>
 800dbe8:	2b4e      	cmp	r3, #78	; 0x4e
 800dbea:	f47f aed3 	bne.w	800d994 <_strtod_l+0xbc>
 800dbee:	499e      	ldr	r1, [pc, #632]	; (800de68 <_strtod_l+0x590>)
 800dbf0:	a81d      	add	r0, sp, #116	; 0x74
 800dbf2:	f001 ff23 	bl	800fa3c <__match>
 800dbf6:	2800      	cmp	r0, #0
 800dbf8:	f43f aecc 	beq.w	800d994 <_strtod_l+0xbc>
 800dbfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dbfe:	781b      	ldrb	r3, [r3, #0]
 800dc00:	2b28      	cmp	r3, #40	; 0x28
 800dc02:	d12d      	bne.n	800dc60 <_strtod_l+0x388>
 800dc04:	4999      	ldr	r1, [pc, #612]	; (800de6c <_strtod_l+0x594>)
 800dc06:	aa20      	add	r2, sp, #128	; 0x80
 800dc08:	a81d      	add	r0, sp, #116	; 0x74
 800dc0a:	f001 ff2b 	bl	800fa64 <__hexnan>
 800dc0e:	2805      	cmp	r0, #5
 800dc10:	d126      	bne.n	800dc60 <_strtod_l+0x388>
 800dc12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc14:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800dc18:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800dc1c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800dc20:	e69c      	b.n	800d95c <_strtod_l+0x84>
 800dc22:	210a      	movs	r1, #10
 800dc24:	fb01 3e0e 	mla	lr, r1, lr, r3
 800dc28:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800dc2c:	e7b9      	b.n	800dba2 <_strtod_l+0x2ca>
 800dc2e:	2b6e      	cmp	r3, #110	; 0x6e
 800dc30:	e7db      	b.n	800dbea <_strtod_l+0x312>
 800dc32:	498f      	ldr	r1, [pc, #572]	; (800de70 <_strtod_l+0x598>)
 800dc34:	a81d      	add	r0, sp, #116	; 0x74
 800dc36:	f001 ff01 	bl	800fa3c <__match>
 800dc3a:	2800      	cmp	r0, #0
 800dc3c:	f43f aeaa 	beq.w	800d994 <_strtod_l+0xbc>
 800dc40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dc42:	498c      	ldr	r1, [pc, #560]	; (800de74 <_strtod_l+0x59c>)
 800dc44:	3b01      	subs	r3, #1
 800dc46:	a81d      	add	r0, sp, #116	; 0x74
 800dc48:	931d      	str	r3, [sp, #116]	; 0x74
 800dc4a:	f001 fef7 	bl	800fa3c <__match>
 800dc4e:	b910      	cbnz	r0, 800dc56 <_strtod_l+0x37e>
 800dc50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dc52:	3301      	adds	r3, #1
 800dc54:	931d      	str	r3, [sp, #116]	; 0x74
 800dc56:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800de84 <_strtod_l+0x5ac>
 800dc5a:	f04f 0a00 	mov.w	sl, #0
 800dc5e:	e67d      	b.n	800d95c <_strtod_l+0x84>
 800dc60:	4885      	ldr	r0, [pc, #532]	; (800de78 <_strtod_l+0x5a0>)
 800dc62:	f002 fe61 	bl	8010928 <nan>
 800dc66:	ed8d 0b04 	vstr	d0, [sp, #16]
 800dc6a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800dc6e:	e675      	b.n	800d95c <_strtod_l+0x84>
 800dc70:	9b07      	ldr	r3, [sp, #28]
 800dc72:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc74:	1af3      	subs	r3, r6, r3
 800dc76:	2f00      	cmp	r7, #0
 800dc78:	bf08      	it	eq
 800dc7a:	462f      	moveq	r7, r5
 800dc7c:	2d10      	cmp	r5, #16
 800dc7e:	9308      	str	r3, [sp, #32]
 800dc80:	46a8      	mov	r8, r5
 800dc82:	bfa8      	it	ge
 800dc84:	f04f 0810 	movge.w	r8, #16
 800dc88:	f7f2 fc3c 	bl	8000504 <__aeabi_ui2d>
 800dc8c:	2d09      	cmp	r5, #9
 800dc8e:	4682      	mov	sl, r0
 800dc90:	468b      	mov	fp, r1
 800dc92:	dd13      	ble.n	800dcbc <_strtod_l+0x3e4>
 800dc94:	4b79      	ldr	r3, [pc, #484]	; (800de7c <_strtod_l+0x5a4>)
 800dc96:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800dc9a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800dc9e:	f7f2 fcab 	bl	80005f8 <__aeabi_dmul>
 800dca2:	4682      	mov	sl, r0
 800dca4:	4648      	mov	r0, r9
 800dca6:	468b      	mov	fp, r1
 800dca8:	f7f2 fc2c 	bl	8000504 <__aeabi_ui2d>
 800dcac:	4602      	mov	r2, r0
 800dcae:	460b      	mov	r3, r1
 800dcb0:	4650      	mov	r0, sl
 800dcb2:	4659      	mov	r1, fp
 800dcb4:	f7f2 faea 	bl	800028c <__adddf3>
 800dcb8:	4682      	mov	sl, r0
 800dcba:	468b      	mov	fp, r1
 800dcbc:	2d0f      	cmp	r5, #15
 800dcbe:	dc38      	bgt.n	800dd32 <_strtod_l+0x45a>
 800dcc0:	9b08      	ldr	r3, [sp, #32]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	f43f ae4a 	beq.w	800d95c <_strtod_l+0x84>
 800dcc8:	dd24      	ble.n	800dd14 <_strtod_l+0x43c>
 800dcca:	2b16      	cmp	r3, #22
 800dccc:	dc0b      	bgt.n	800dce6 <_strtod_l+0x40e>
 800dcce:	4d6b      	ldr	r5, [pc, #428]	; (800de7c <_strtod_l+0x5a4>)
 800dcd0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800dcd4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800dcd8:	4652      	mov	r2, sl
 800dcda:	465b      	mov	r3, fp
 800dcdc:	f7f2 fc8c 	bl	80005f8 <__aeabi_dmul>
 800dce0:	4682      	mov	sl, r0
 800dce2:	468b      	mov	fp, r1
 800dce4:	e63a      	b.n	800d95c <_strtod_l+0x84>
 800dce6:	9a08      	ldr	r2, [sp, #32]
 800dce8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800dcec:	4293      	cmp	r3, r2
 800dcee:	db20      	blt.n	800dd32 <_strtod_l+0x45a>
 800dcf0:	4c62      	ldr	r4, [pc, #392]	; (800de7c <_strtod_l+0x5a4>)
 800dcf2:	f1c5 050f 	rsb	r5, r5, #15
 800dcf6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800dcfa:	4652      	mov	r2, sl
 800dcfc:	465b      	mov	r3, fp
 800dcfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd02:	f7f2 fc79 	bl	80005f8 <__aeabi_dmul>
 800dd06:	9b08      	ldr	r3, [sp, #32]
 800dd08:	1b5d      	subs	r5, r3, r5
 800dd0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800dd0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800dd12:	e7e3      	b.n	800dcdc <_strtod_l+0x404>
 800dd14:	9b08      	ldr	r3, [sp, #32]
 800dd16:	3316      	adds	r3, #22
 800dd18:	db0b      	blt.n	800dd32 <_strtod_l+0x45a>
 800dd1a:	9b07      	ldr	r3, [sp, #28]
 800dd1c:	4a57      	ldr	r2, [pc, #348]	; (800de7c <_strtod_l+0x5a4>)
 800dd1e:	1b9e      	subs	r6, r3, r6
 800dd20:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800dd24:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dd28:	4650      	mov	r0, sl
 800dd2a:	4659      	mov	r1, fp
 800dd2c:	f7f2 fd8e 	bl	800084c <__aeabi_ddiv>
 800dd30:	e7d6      	b.n	800dce0 <_strtod_l+0x408>
 800dd32:	9b08      	ldr	r3, [sp, #32]
 800dd34:	eba5 0808 	sub.w	r8, r5, r8
 800dd38:	4498      	add	r8, r3
 800dd3a:	f1b8 0f00 	cmp.w	r8, #0
 800dd3e:	dd71      	ble.n	800de24 <_strtod_l+0x54c>
 800dd40:	f018 030f 	ands.w	r3, r8, #15
 800dd44:	d00a      	beq.n	800dd5c <_strtod_l+0x484>
 800dd46:	494d      	ldr	r1, [pc, #308]	; (800de7c <_strtod_l+0x5a4>)
 800dd48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800dd4c:	4652      	mov	r2, sl
 800dd4e:	465b      	mov	r3, fp
 800dd50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd54:	f7f2 fc50 	bl	80005f8 <__aeabi_dmul>
 800dd58:	4682      	mov	sl, r0
 800dd5a:	468b      	mov	fp, r1
 800dd5c:	f038 080f 	bics.w	r8, r8, #15
 800dd60:	d04d      	beq.n	800ddfe <_strtod_l+0x526>
 800dd62:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800dd66:	dd22      	ble.n	800ddae <_strtod_l+0x4d6>
 800dd68:	2500      	movs	r5, #0
 800dd6a:	462e      	mov	r6, r5
 800dd6c:	9509      	str	r5, [sp, #36]	; 0x24
 800dd6e:	9507      	str	r5, [sp, #28]
 800dd70:	2322      	movs	r3, #34	; 0x22
 800dd72:	f8df b110 	ldr.w	fp, [pc, #272]	; 800de84 <_strtod_l+0x5ac>
 800dd76:	6023      	str	r3, [r4, #0]
 800dd78:	f04f 0a00 	mov.w	sl, #0
 800dd7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	f43f adec 	beq.w	800d95c <_strtod_l+0x84>
 800dd84:	991e      	ldr	r1, [sp, #120]	; 0x78
 800dd86:	4620      	mov	r0, r4
 800dd88:	f001 ff84 	bl	800fc94 <_Bfree>
 800dd8c:	9907      	ldr	r1, [sp, #28]
 800dd8e:	4620      	mov	r0, r4
 800dd90:	f001 ff80 	bl	800fc94 <_Bfree>
 800dd94:	4631      	mov	r1, r6
 800dd96:	4620      	mov	r0, r4
 800dd98:	f001 ff7c 	bl	800fc94 <_Bfree>
 800dd9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd9e:	4620      	mov	r0, r4
 800dda0:	f001 ff78 	bl	800fc94 <_Bfree>
 800dda4:	4629      	mov	r1, r5
 800dda6:	4620      	mov	r0, r4
 800dda8:	f001 ff74 	bl	800fc94 <_Bfree>
 800ddac:	e5d6      	b.n	800d95c <_strtod_l+0x84>
 800ddae:	2300      	movs	r3, #0
 800ddb0:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ddb4:	4650      	mov	r0, sl
 800ddb6:	4659      	mov	r1, fp
 800ddb8:	4699      	mov	r9, r3
 800ddba:	f1b8 0f01 	cmp.w	r8, #1
 800ddbe:	dc21      	bgt.n	800de04 <_strtod_l+0x52c>
 800ddc0:	b10b      	cbz	r3, 800ddc6 <_strtod_l+0x4ee>
 800ddc2:	4682      	mov	sl, r0
 800ddc4:	468b      	mov	fp, r1
 800ddc6:	4b2e      	ldr	r3, [pc, #184]	; (800de80 <_strtod_l+0x5a8>)
 800ddc8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ddcc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ddd0:	4652      	mov	r2, sl
 800ddd2:	465b      	mov	r3, fp
 800ddd4:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ddd8:	f7f2 fc0e 	bl	80005f8 <__aeabi_dmul>
 800dddc:	4b29      	ldr	r3, [pc, #164]	; (800de84 <_strtod_l+0x5ac>)
 800ddde:	460a      	mov	r2, r1
 800dde0:	400b      	ands	r3, r1
 800dde2:	4929      	ldr	r1, [pc, #164]	; (800de88 <_strtod_l+0x5b0>)
 800dde4:	428b      	cmp	r3, r1
 800dde6:	4682      	mov	sl, r0
 800dde8:	d8be      	bhi.n	800dd68 <_strtod_l+0x490>
 800ddea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ddee:	428b      	cmp	r3, r1
 800ddf0:	bf86      	itte	hi
 800ddf2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800de8c <_strtod_l+0x5b4>
 800ddf6:	f04f 3aff 	movhi.w	sl, #4294967295
 800ddfa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ddfe:	2300      	movs	r3, #0
 800de00:	9304      	str	r3, [sp, #16]
 800de02:	e081      	b.n	800df08 <_strtod_l+0x630>
 800de04:	f018 0f01 	tst.w	r8, #1
 800de08:	d007      	beq.n	800de1a <_strtod_l+0x542>
 800de0a:	4b1d      	ldr	r3, [pc, #116]	; (800de80 <_strtod_l+0x5a8>)
 800de0c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800de10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de14:	f7f2 fbf0 	bl	80005f8 <__aeabi_dmul>
 800de18:	2301      	movs	r3, #1
 800de1a:	f109 0901 	add.w	r9, r9, #1
 800de1e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800de22:	e7ca      	b.n	800ddba <_strtod_l+0x4e2>
 800de24:	d0eb      	beq.n	800ddfe <_strtod_l+0x526>
 800de26:	f1c8 0800 	rsb	r8, r8, #0
 800de2a:	f018 020f 	ands.w	r2, r8, #15
 800de2e:	d00a      	beq.n	800de46 <_strtod_l+0x56e>
 800de30:	4b12      	ldr	r3, [pc, #72]	; (800de7c <_strtod_l+0x5a4>)
 800de32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de36:	4650      	mov	r0, sl
 800de38:	4659      	mov	r1, fp
 800de3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3e:	f7f2 fd05 	bl	800084c <__aeabi_ddiv>
 800de42:	4682      	mov	sl, r0
 800de44:	468b      	mov	fp, r1
 800de46:	ea5f 1828 	movs.w	r8, r8, asr #4
 800de4a:	d0d8      	beq.n	800ddfe <_strtod_l+0x526>
 800de4c:	f1b8 0f1f 	cmp.w	r8, #31
 800de50:	dd1e      	ble.n	800de90 <_strtod_l+0x5b8>
 800de52:	2500      	movs	r5, #0
 800de54:	462e      	mov	r6, r5
 800de56:	9509      	str	r5, [sp, #36]	; 0x24
 800de58:	9507      	str	r5, [sp, #28]
 800de5a:	2322      	movs	r3, #34	; 0x22
 800de5c:	f04f 0a00 	mov.w	sl, #0
 800de60:	f04f 0b00 	mov.w	fp, #0
 800de64:	6023      	str	r3, [r4, #0]
 800de66:	e789      	b.n	800dd7c <_strtod_l+0x4a4>
 800de68:	08012639 	.word	0x08012639
 800de6c:	0801267c 	.word	0x0801267c
 800de70:	08012631 	.word	0x08012631
 800de74:	080127bc 	.word	0x080127bc
 800de78:	08012a78 	.word	0x08012a78
 800de7c:	08012958 	.word	0x08012958
 800de80:	08012930 	.word	0x08012930
 800de84:	7ff00000 	.word	0x7ff00000
 800de88:	7ca00000 	.word	0x7ca00000
 800de8c:	7fefffff 	.word	0x7fefffff
 800de90:	f018 0310 	ands.w	r3, r8, #16
 800de94:	bf18      	it	ne
 800de96:	236a      	movne	r3, #106	; 0x6a
 800de98:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800e250 <_strtod_l+0x978>
 800de9c:	9304      	str	r3, [sp, #16]
 800de9e:	4650      	mov	r0, sl
 800dea0:	4659      	mov	r1, fp
 800dea2:	2300      	movs	r3, #0
 800dea4:	f018 0f01 	tst.w	r8, #1
 800dea8:	d004      	beq.n	800deb4 <_strtod_l+0x5dc>
 800deaa:	e9d9 2300 	ldrd	r2, r3, [r9]
 800deae:	f7f2 fba3 	bl	80005f8 <__aeabi_dmul>
 800deb2:	2301      	movs	r3, #1
 800deb4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800deb8:	f109 0908 	add.w	r9, r9, #8
 800debc:	d1f2      	bne.n	800dea4 <_strtod_l+0x5cc>
 800debe:	b10b      	cbz	r3, 800dec4 <_strtod_l+0x5ec>
 800dec0:	4682      	mov	sl, r0
 800dec2:	468b      	mov	fp, r1
 800dec4:	9b04      	ldr	r3, [sp, #16]
 800dec6:	b1bb      	cbz	r3, 800def8 <_strtod_l+0x620>
 800dec8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800decc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	4659      	mov	r1, fp
 800ded4:	dd10      	ble.n	800def8 <_strtod_l+0x620>
 800ded6:	2b1f      	cmp	r3, #31
 800ded8:	f340 8128 	ble.w	800e12c <_strtod_l+0x854>
 800dedc:	2b34      	cmp	r3, #52	; 0x34
 800dede:	bfde      	ittt	le
 800dee0:	3b20      	suble	r3, #32
 800dee2:	f04f 32ff 	movle.w	r2, #4294967295
 800dee6:	fa02 f303 	lslle.w	r3, r2, r3
 800deea:	f04f 0a00 	mov.w	sl, #0
 800deee:	bfcc      	ite	gt
 800def0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800def4:	ea03 0b01 	andle.w	fp, r3, r1
 800def8:	2200      	movs	r2, #0
 800defa:	2300      	movs	r3, #0
 800defc:	4650      	mov	r0, sl
 800defe:	4659      	mov	r1, fp
 800df00:	f7f2 fde2 	bl	8000ac8 <__aeabi_dcmpeq>
 800df04:	2800      	cmp	r0, #0
 800df06:	d1a4      	bne.n	800de52 <_strtod_l+0x57a>
 800df08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df0a:	9300      	str	r3, [sp, #0]
 800df0c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800df0e:	462b      	mov	r3, r5
 800df10:	463a      	mov	r2, r7
 800df12:	4620      	mov	r0, r4
 800df14:	f001 ff2a 	bl	800fd6c <__s2b>
 800df18:	9009      	str	r0, [sp, #36]	; 0x24
 800df1a:	2800      	cmp	r0, #0
 800df1c:	f43f af24 	beq.w	800dd68 <_strtod_l+0x490>
 800df20:	9b07      	ldr	r3, [sp, #28]
 800df22:	1b9e      	subs	r6, r3, r6
 800df24:	9b08      	ldr	r3, [sp, #32]
 800df26:	2b00      	cmp	r3, #0
 800df28:	bfb4      	ite	lt
 800df2a:	4633      	movlt	r3, r6
 800df2c:	2300      	movge	r3, #0
 800df2e:	9310      	str	r3, [sp, #64]	; 0x40
 800df30:	9b08      	ldr	r3, [sp, #32]
 800df32:	2500      	movs	r5, #0
 800df34:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800df38:	9318      	str	r3, [sp, #96]	; 0x60
 800df3a:	462e      	mov	r6, r5
 800df3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df3e:	4620      	mov	r0, r4
 800df40:	6859      	ldr	r1, [r3, #4]
 800df42:	f001 fe67 	bl	800fc14 <_Balloc>
 800df46:	9007      	str	r0, [sp, #28]
 800df48:	2800      	cmp	r0, #0
 800df4a:	f43f af11 	beq.w	800dd70 <_strtod_l+0x498>
 800df4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df50:	691a      	ldr	r2, [r3, #16]
 800df52:	3202      	adds	r2, #2
 800df54:	f103 010c 	add.w	r1, r3, #12
 800df58:	0092      	lsls	r2, r2, #2
 800df5a:	300c      	adds	r0, #12
 800df5c:	f7fe fcd1 	bl	800c902 <memcpy>
 800df60:	ec4b ab10 	vmov	d0, sl, fp
 800df64:	aa20      	add	r2, sp, #128	; 0x80
 800df66:	a91f      	add	r1, sp, #124	; 0x7c
 800df68:	4620      	mov	r0, r4
 800df6a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800df6e:	f002 fa39 	bl	80103e4 <__d2b>
 800df72:	901e      	str	r0, [sp, #120]	; 0x78
 800df74:	2800      	cmp	r0, #0
 800df76:	f43f aefb 	beq.w	800dd70 <_strtod_l+0x498>
 800df7a:	2101      	movs	r1, #1
 800df7c:	4620      	mov	r0, r4
 800df7e:	f001 ff8f 	bl	800fea0 <__i2b>
 800df82:	4606      	mov	r6, r0
 800df84:	2800      	cmp	r0, #0
 800df86:	f43f aef3 	beq.w	800dd70 <_strtod_l+0x498>
 800df8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800df8c:	9904      	ldr	r1, [sp, #16]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	bfab      	itete	ge
 800df92:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800df94:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800df96:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800df98:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800df9c:	bfac      	ite	ge
 800df9e:	eb03 0902 	addge.w	r9, r3, r2
 800dfa2:	1ad7      	sublt	r7, r2, r3
 800dfa4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800dfa6:	eba3 0801 	sub.w	r8, r3, r1
 800dfaa:	4490      	add	r8, r2
 800dfac:	4ba3      	ldr	r3, [pc, #652]	; (800e23c <_strtod_l+0x964>)
 800dfae:	f108 38ff 	add.w	r8, r8, #4294967295
 800dfb2:	4598      	cmp	r8, r3
 800dfb4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800dfb8:	f280 80cc 	bge.w	800e154 <_strtod_l+0x87c>
 800dfbc:	eba3 0308 	sub.w	r3, r3, r8
 800dfc0:	2b1f      	cmp	r3, #31
 800dfc2:	eba2 0203 	sub.w	r2, r2, r3
 800dfc6:	f04f 0101 	mov.w	r1, #1
 800dfca:	f300 80b6 	bgt.w	800e13a <_strtod_l+0x862>
 800dfce:	fa01 f303 	lsl.w	r3, r1, r3
 800dfd2:	9311      	str	r3, [sp, #68]	; 0x44
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	930c      	str	r3, [sp, #48]	; 0x30
 800dfd8:	eb09 0802 	add.w	r8, r9, r2
 800dfdc:	9b04      	ldr	r3, [sp, #16]
 800dfde:	45c1      	cmp	r9, r8
 800dfe0:	4417      	add	r7, r2
 800dfe2:	441f      	add	r7, r3
 800dfe4:	464b      	mov	r3, r9
 800dfe6:	bfa8      	it	ge
 800dfe8:	4643      	movge	r3, r8
 800dfea:	42bb      	cmp	r3, r7
 800dfec:	bfa8      	it	ge
 800dfee:	463b      	movge	r3, r7
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	bfc2      	ittt	gt
 800dff4:	eba8 0803 	subgt.w	r8, r8, r3
 800dff8:	1aff      	subgt	r7, r7, r3
 800dffa:	eba9 0903 	subgt.w	r9, r9, r3
 800dffe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e000:	2b00      	cmp	r3, #0
 800e002:	dd17      	ble.n	800e034 <_strtod_l+0x75c>
 800e004:	4631      	mov	r1, r6
 800e006:	461a      	mov	r2, r3
 800e008:	4620      	mov	r0, r4
 800e00a:	f002 f805 	bl	8010018 <__pow5mult>
 800e00e:	4606      	mov	r6, r0
 800e010:	2800      	cmp	r0, #0
 800e012:	f43f aead 	beq.w	800dd70 <_strtod_l+0x498>
 800e016:	4601      	mov	r1, r0
 800e018:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e01a:	4620      	mov	r0, r4
 800e01c:	f001 ff56 	bl	800fecc <__multiply>
 800e020:	900f      	str	r0, [sp, #60]	; 0x3c
 800e022:	2800      	cmp	r0, #0
 800e024:	f43f aea4 	beq.w	800dd70 <_strtod_l+0x498>
 800e028:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e02a:	4620      	mov	r0, r4
 800e02c:	f001 fe32 	bl	800fc94 <_Bfree>
 800e030:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e032:	931e      	str	r3, [sp, #120]	; 0x78
 800e034:	f1b8 0f00 	cmp.w	r8, #0
 800e038:	f300 8091 	bgt.w	800e15e <_strtod_l+0x886>
 800e03c:	9b08      	ldr	r3, [sp, #32]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	dd08      	ble.n	800e054 <_strtod_l+0x77c>
 800e042:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e044:	9907      	ldr	r1, [sp, #28]
 800e046:	4620      	mov	r0, r4
 800e048:	f001 ffe6 	bl	8010018 <__pow5mult>
 800e04c:	9007      	str	r0, [sp, #28]
 800e04e:	2800      	cmp	r0, #0
 800e050:	f43f ae8e 	beq.w	800dd70 <_strtod_l+0x498>
 800e054:	2f00      	cmp	r7, #0
 800e056:	dd08      	ble.n	800e06a <_strtod_l+0x792>
 800e058:	9907      	ldr	r1, [sp, #28]
 800e05a:	463a      	mov	r2, r7
 800e05c:	4620      	mov	r0, r4
 800e05e:	f002 f835 	bl	80100cc <__lshift>
 800e062:	9007      	str	r0, [sp, #28]
 800e064:	2800      	cmp	r0, #0
 800e066:	f43f ae83 	beq.w	800dd70 <_strtod_l+0x498>
 800e06a:	f1b9 0f00 	cmp.w	r9, #0
 800e06e:	dd08      	ble.n	800e082 <_strtod_l+0x7aa>
 800e070:	4631      	mov	r1, r6
 800e072:	464a      	mov	r2, r9
 800e074:	4620      	mov	r0, r4
 800e076:	f002 f829 	bl	80100cc <__lshift>
 800e07a:	4606      	mov	r6, r0
 800e07c:	2800      	cmp	r0, #0
 800e07e:	f43f ae77 	beq.w	800dd70 <_strtod_l+0x498>
 800e082:	9a07      	ldr	r2, [sp, #28]
 800e084:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e086:	4620      	mov	r0, r4
 800e088:	f002 f8a8 	bl	80101dc <__mdiff>
 800e08c:	4605      	mov	r5, r0
 800e08e:	2800      	cmp	r0, #0
 800e090:	f43f ae6e 	beq.w	800dd70 <_strtod_l+0x498>
 800e094:	68c3      	ldr	r3, [r0, #12]
 800e096:	930f      	str	r3, [sp, #60]	; 0x3c
 800e098:	2300      	movs	r3, #0
 800e09a:	60c3      	str	r3, [r0, #12]
 800e09c:	4631      	mov	r1, r6
 800e09e:	f002 f881 	bl	80101a4 <__mcmp>
 800e0a2:	2800      	cmp	r0, #0
 800e0a4:	da65      	bge.n	800e172 <_strtod_l+0x89a>
 800e0a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0a8:	ea53 030a 	orrs.w	r3, r3, sl
 800e0ac:	f040 8087 	bne.w	800e1be <_strtod_l+0x8e6>
 800e0b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	f040 8082 	bne.w	800e1be <_strtod_l+0x8e6>
 800e0ba:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e0be:	0d1b      	lsrs	r3, r3, #20
 800e0c0:	051b      	lsls	r3, r3, #20
 800e0c2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e0c6:	d97a      	bls.n	800e1be <_strtod_l+0x8e6>
 800e0c8:	696b      	ldr	r3, [r5, #20]
 800e0ca:	b913      	cbnz	r3, 800e0d2 <_strtod_l+0x7fa>
 800e0cc:	692b      	ldr	r3, [r5, #16]
 800e0ce:	2b01      	cmp	r3, #1
 800e0d0:	dd75      	ble.n	800e1be <_strtod_l+0x8e6>
 800e0d2:	4629      	mov	r1, r5
 800e0d4:	2201      	movs	r2, #1
 800e0d6:	4620      	mov	r0, r4
 800e0d8:	f001 fff8 	bl	80100cc <__lshift>
 800e0dc:	4631      	mov	r1, r6
 800e0de:	4605      	mov	r5, r0
 800e0e0:	f002 f860 	bl	80101a4 <__mcmp>
 800e0e4:	2800      	cmp	r0, #0
 800e0e6:	dd6a      	ble.n	800e1be <_strtod_l+0x8e6>
 800e0e8:	9904      	ldr	r1, [sp, #16]
 800e0ea:	4a55      	ldr	r2, [pc, #340]	; (800e240 <_strtod_l+0x968>)
 800e0ec:	465b      	mov	r3, fp
 800e0ee:	2900      	cmp	r1, #0
 800e0f0:	f000 8085 	beq.w	800e1fe <_strtod_l+0x926>
 800e0f4:	ea02 010b 	and.w	r1, r2, fp
 800e0f8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e0fc:	dc7f      	bgt.n	800e1fe <_strtod_l+0x926>
 800e0fe:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e102:	f77f aeaa 	ble.w	800de5a <_strtod_l+0x582>
 800e106:	4a4f      	ldr	r2, [pc, #316]	; (800e244 <_strtod_l+0x96c>)
 800e108:	2300      	movs	r3, #0
 800e10a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800e10e:	4650      	mov	r0, sl
 800e110:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800e114:	4659      	mov	r1, fp
 800e116:	f7f2 fa6f 	bl	80005f8 <__aeabi_dmul>
 800e11a:	460b      	mov	r3, r1
 800e11c:	4303      	orrs	r3, r0
 800e11e:	bf08      	it	eq
 800e120:	2322      	moveq	r3, #34	; 0x22
 800e122:	4682      	mov	sl, r0
 800e124:	468b      	mov	fp, r1
 800e126:	bf08      	it	eq
 800e128:	6023      	streq	r3, [r4, #0]
 800e12a:	e62b      	b.n	800dd84 <_strtod_l+0x4ac>
 800e12c:	f04f 32ff 	mov.w	r2, #4294967295
 800e130:	fa02 f303 	lsl.w	r3, r2, r3
 800e134:	ea03 0a0a 	and.w	sl, r3, sl
 800e138:	e6de      	b.n	800def8 <_strtod_l+0x620>
 800e13a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800e13e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800e142:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800e146:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800e14a:	fa01 f308 	lsl.w	r3, r1, r8
 800e14e:	930c      	str	r3, [sp, #48]	; 0x30
 800e150:	9111      	str	r1, [sp, #68]	; 0x44
 800e152:	e741      	b.n	800dfd8 <_strtod_l+0x700>
 800e154:	2300      	movs	r3, #0
 800e156:	930c      	str	r3, [sp, #48]	; 0x30
 800e158:	2301      	movs	r3, #1
 800e15a:	9311      	str	r3, [sp, #68]	; 0x44
 800e15c:	e73c      	b.n	800dfd8 <_strtod_l+0x700>
 800e15e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e160:	4642      	mov	r2, r8
 800e162:	4620      	mov	r0, r4
 800e164:	f001 ffb2 	bl	80100cc <__lshift>
 800e168:	901e      	str	r0, [sp, #120]	; 0x78
 800e16a:	2800      	cmp	r0, #0
 800e16c:	f47f af66 	bne.w	800e03c <_strtod_l+0x764>
 800e170:	e5fe      	b.n	800dd70 <_strtod_l+0x498>
 800e172:	465f      	mov	r7, fp
 800e174:	d16e      	bne.n	800e254 <_strtod_l+0x97c>
 800e176:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e178:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e17c:	b342      	cbz	r2, 800e1d0 <_strtod_l+0x8f8>
 800e17e:	4a32      	ldr	r2, [pc, #200]	; (800e248 <_strtod_l+0x970>)
 800e180:	4293      	cmp	r3, r2
 800e182:	d128      	bne.n	800e1d6 <_strtod_l+0x8fe>
 800e184:	9b04      	ldr	r3, [sp, #16]
 800e186:	4650      	mov	r0, sl
 800e188:	b1eb      	cbz	r3, 800e1c6 <_strtod_l+0x8ee>
 800e18a:	4a2d      	ldr	r2, [pc, #180]	; (800e240 <_strtod_l+0x968>)
 800e18c:	403a      	ands	r2, r7
 800e18e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800e192:	f04f 31ff 	mov.w	r1, #4294967295
 800e196:	d819      	bhi.n	800e1cc <_strtod_l+0x8f4>
 800e198:	0d12      	lsrs	r2, r2, #20
 800e19a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e19e:	fa01 f303 	lsl.w	r3, r1, r3
 800e1a2:	4298      	cmp	r0, r3
 800e1a4:	d117      	bne.n	800e1d6 <_strtod_l+0x8fe>
 800e1a6:	4b29      	ldr	r3, [pc, #164]	; (800e24c <_strtod_l+0x974>)
 800e1a8:	429f      	cmp	r7, r3
 800e1aa:	d102      	bne.n	800e1b2 <_strtod_l+0x8da>
 800e1ac:	3001      	adds	r0, #1
 800e1ae:	f43f addf 	beq.w	800dd70 <_strtod_l+0x498>
 800e1b2:	4b23      	ldr	r3, [pc, #140]	; (800e240 <_strtod_l+0x968>)
 800e1b4:	403b      	ands	r3, r7
 800e1b6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800e1ba:	f04f 0a00 	mov.w	sl, #0
 800e1be:	9b04      	ldr	r3, [sp, #16]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d1a0      	bne.n	800e106 <_strtod_l+0x82e>
 800e1c4:	e5de      	b.n	800dd84 <_strtod_l+0x4ac>
 800e1c6:	f04f 33ff 	mov.w	r3, #4294967295
 800e1ca:	e7ea      	b.n	800e1a2 <_strtod_l+0x8ca>
 800e1cc:	460b      	mov	r3, r1
 800e1ce:	e7e8      	b.n	800e1a2 <_strtod_l+0x8ca>
 800e1d0:	ea53 030a 	orrs.w	r3, r3, sl
 800e1d4:	d088      	beq.n	800e0e8 <_strtod_l+0x810>
 800e1d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e1d8:	b1db      	cbz	r3, 800e212 <_strtod_l+0x93a>
 800e1da:	423b      	tst	r3, r7
 800e1dc:	d0ef      	beq.n	800e1be <_strtod_l+0x8e6>
 800e1de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1e0:	9a04      	ldr	r2, [sp, #16]
 800e1e2:	4650      	mov	r0, sl
 800e1e4:	4659      	mov	r1, fp
 800e1e6:	b1c3      	cbz	r3, 800e21a <_strtod_l+0x942>
 800e1e8:	f7ff fb59 	bl	800d89e <sulp>
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	460b      	mov	r3, r1
 800e1f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e1f4:	f7f2 f84a 	bl	800028c <__adddf3>
 800e1f8:	4682      	mov	sl, r0
 800e1fa:	468b      	mov	fp, r1
 800e1fc:	e7df      	b.n	800e1be <_strtod_l+0x8e6>
 800e1fe:	4013      	ands	r3, r2
 800e200:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e204:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e208:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e20c:	f04f 3aff 	mov.w	sl, #4294967295
 800e210:	e7d5      	b.n	800e1be <_strtod_l+0x8e6>
 800e212:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e214:	ea13 0f0a 	tst.w	r3, sl
 800e218:	e7e0      	b.n	800e1dc <_strtod_l+0x904>
 800e21a:	f7ff fb40 	bl	800d89e <sulp>
 800e21e:	4602      	mov	r2, r0
 800e220:	460b      	mov	r3, r1
 800e222:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e226:	f7f2 f82f 	bl	8000288 <__aeabi_dsub>
 800e22a:	2200      	movs	r2, #0
 800e22c:	2300      	movs	r3, #0
 800e22e:	4682      	mov	sl, r0
 800e230:	468b      	mov	fp, r1
 800e232:	f7f2 fc49 	bl	8000ac8 <__aeabi_dcmpeq>
 800e236:	2800      	cmp	r0, #0
 800e238:	d0c1      	beq.n	800e1be <_strtod_l+0x8e6>
 800e23a:	e60e      	b.n	800de5a <_strtod_l+0x582>
 800e23c:	fffffc02 	.word	0xfffffc02
 800e240:	7ff00000 	.word	0x7ff00000
 800e244:	39500000 	.word	0x39500000
 800e248:	000fffff 	.word	0x000fffff
 800e24c:	7fefffff 	.word	0x7fefffff
 800e250:	08012690 	.word	0x08012690
 800e254:	4631      	mov	r1, r6
 800e256:	4628      	mov	r0, r5
 800e258:	f002 f920 	bl	801049c <__ratio>
 800e25c:	ec59 8b10 	vmov	r8, r9, d0
 800e260:	ee10 0a10 	vmov	r0, s0
 800e264:	2200      	movs	r2, #0
 800e266:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e26a:	4649      	mov	r1, r9
 800e26c:	f7f2 fc40 	bl	8000af0 <__aeabi_dcmple>
 800e270:	2800      	cmp	r0, #0
 800e272:	d07c      	beq.n	800e36e <_strtod_l+0xa96>
 800e274:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e276:	2b00      	cmp	r3, #0
 800e278:	d04c      	beq.n	800e314 <_strtod_l+0xa3c>
 800e27a:	4b95      	ldr	r3, [pc, #596]	; (800e4d0 <_strtod_l+0xbf8>)
 800e27c:	2200      	movs	r2, #0
 800e27e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800e282:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800e4d0 <_strtod_l+0xbf8>
 800e286:	f04f 0800 	mov.w	r8, #0
 800e28a:	4b92      	ldr	r3, [pc, #584]	; (800e4d4 <_strtod_l+0xbfc>)
 800e28c:	403b      	ands	r3, r7
 800e28e:	9311      	str	r3, [sp, #68]	; 0x44
 800e290:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e292:	4b91      	ldr	r3, [pc, #580]	; (800e4d8 <_strtod_l+0xc00>)
 800e294:	429a      	cmp	r2, r3
 800e296:	f040 80b2 	bne.w	800e3fe <_strtod_l+0xb26>
 800e29a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e29e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e2a2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800e2a6:	ec4b ab10 	vmov	d0, sl, fp
 800e2aa:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800e2ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e2b2:	f002 f81b 	bl	80102ec <__ulp>
 800e2b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e2ba:	ec53 2b10 	vmov	r2, r3, d0
 800e2be:	f7f2 f99b 	bl	80005f8 <__aeabi_dmul>
 800e2c2:	4652      	mov	r2, sl
 800e2c4:	465b      	mov	r3, fp
 800e2c6:	f7f1 ffe1 	bl	800028c <__adddf3>
 800e2ca:	460b      	mov	r3, r1
 800e2cc:	4981      	ldr	r1, [pc, #516]	; (800e4d4 <_strtod_l+0xbfc>)
 800e2ce:	4a83      	ldr	r2, [pc, #524]	; (800e4dc <_strtod_l+0xc04>)
 800e2d0:	4019      	ands	r1, r3
 800e2d2:	4291      	cmp	r1, r2
 800e2d4:	4682      	mov	sl, r0
 800e2d6:	d95e      	bls.n	800e396 <_strtod_l+0xabe>
 800e2d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2da:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800e2de:	4293      	cmp	r3, r2
 800e2e0:	d103      	bne.n	800e2ea <_strtod_l+0xa12>
 800e2e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2e4:	3301      	adds	r3, #1
 800e2e6:	f43f ad43 	beq.w	800dd70 <_strtod_l+0x498>
 800e2ea:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800e4e8 <_strtod_l+0xc10>
 800e2ee:	f04f 3aff 	mov.w	sl, #4294967295
 800e2f2:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e2f4:	4620      	mov	r0, r4
 800e2f6:	f001 fccd 	bl	800fc94 <_Bfree>
 800e2fa:	9907      	ldr	r1, [sp, #28]
 800e2fc:	4620      	mov	r0, r4
 800e2fe:	f001 fcc9 	bl	800fc94 <_Bfree>
 800e302:	4631      	mov	r1, r6
 800e304:	4620      	mov	r0, r4
 800e306:	f001 fcc5 	bl	800fc94 <_Bfree>
 800e30a:	4629      	mov	r1, r5
 800e30c:	4620      	mov	r0, r4
 800e30e:	f001 fcc1 	bl	800fc94 <_Bfree>
 800e312:	e613      	b.n	800df3c <_strtod_l+0x664>
 800e314:	f1ba 0f00 	cmp.w	sl, #0
 800e318:	d11b      	bne.n	800e352 <_strtod_l+0xa7a>
 800e31a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e31e:	b9f3      	cbnz	r3, 800e35e <_strtod_l+0xa86>
 800e320:	4b6b      	ldr	r3, [pc, #428]	; (800e4d0 <_strtod_l+0xbf8>)
 800e322:	2200      	movs	r2, #0
 800e324:	4640      	mov	r0, r8
 800e326:	4649      	mov	r1, r9
 800e328:	f7f2 fbd8 	bl	8000adc <__aeabi_dcmplt>
 800e32c:	b9d0      	cbnz	r0, 800e364 <_strtod_l+0xa8c>
 800e32e:	4640      	mov	r0, r8
 800e330:	4649      	mov	r1, r9
 800e332:	4b6b      	ldr	r3, [pc, #428]	; (800e4e0 <_strtod_l+0xc08>)
 800e334:	2200      	movs	r2, #0
 800e336:	f7f2 f95f 	bl	80005f8 <__aeabi_dmul>
 800e33a:	4680      	mov	r8, r0
 800e33c:	4689      	mov	r9, r1
 800e33e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e342:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800e346:	931b      	str	r3, [sp, #108]	; 0x6c
 800e348:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800e34c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800e350:	e79b      	b.n	800e28a <_strtod_l+0x9b2>
 800e352:	f1ba 0f01 	cmp.w	sl, #1
 800e356:	d102      	bne.n	800e35e <_strtod_l+0xa86>
 800e358:	2f00      	cmp	r7, #0
 800e35a:	f43f ad7e 	beq.w	800de5a <_strtod_l+0x582>
 800e35e:	4b61      	ldr	r3, [pc, #388]	; (800e4e4 <_strtod_l+0xc0c>)
 800e360:	2200      	movs	r2, #0
 800e362:	e78c      	b.n	800e27e <_strtod_l+0x9a6>
 800e364:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800e4e0 <_strtod_l+0xc08>
 800e368:	f04f 0800 	mov.w	r8, #0
 800e36c:	e7e7      	b.n	800e33e <_strtod_l+0xa66>
 800e36e:	4b5c      	ldr	r3, [pc, #368]	; (800e4e0 <_strtod_l+0xc08>)
 800e370:	4640      	mov	r0, r8
 800e372:	4649      	mov	r1, r9
 800e374:	2200      	movs	r2, #0
 800e376:	f7f2 f93f 	bl	80005f8 <__aeabi_dmul>
 800e37a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e37c:	4680      	mov	r8, r0
 800e37e:	4689      	mov	r9, r1
 800e380:	b933      	cbnz	r3, 800e390 <_strtod_l+0xab8>
 800e382:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e386:	9012      	str	r0, [sp, #72]	; 0x48
 800e388:	9313      	str	r3, [sp, #76]	; 0x4c
 800e38a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800e38e:	e7dd      	b.n	800e34c <_strtod_l+0xa74>
 800e390:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800e394:	e7f9      	b.n	800e38a <_strtod_l+0xab2>
 800e396:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800e39a:	9b04      	ldr	r3, [sp, #16]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d1a8      	bne.n	800e2f2 <_strtod_l+0xa1a>
 800e3a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e3a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e3a6:	0d1b      	lsrs	r3, r3, #20
 800e3a8:	051b      	lsls	r3, r3, #20
 800e3aa:	429a      	cmp	r2, r3
 800e3ac:	d1a1      	bne.n	800e2f2 <_strtod_l+0xa1a>
 800e3ae:	4640      	mov	r0, r8
 800e3b0:	4649      	mov	r1, r9
 800e3b2:	f7f2 fc81 	bl	8000cb8 <__aeabi_d2lz>
 800e3b6:	f7f2 f8f1 	bl	800059c <__aeabi_l2d>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	460b      	mov	r3, r1
 800e3be:	4640      	mov	r0, r8
 800e3c0:	4649      	mov	r1, r9
 800e3c2:	f7f1 ff61 	bl	8000288 <__aeabi_dsub>
 800e3c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e3c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e3cc:	ea43 030a 	orr.w	r3, r3, sl
 800e3d0:	4313      	orrs	r3, r2
 800e3d2:	4680      	mov	r8, r0
 800e3d4:	4689      	mov	r9, r1
 800e3d6:	d053      	beq.n	800e480 <_strtod_l+0xba8>
 800e3d8:	a335      	add	r3, pc, #212	; (adr r3, 800e4b0 <_strtod_l+0xbd8>)
 800e3da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3de:	f7f2 fb7d 	bl	8000adc <__aeabi_dcmplt>
 800e3e2:	2800      	cmp	r0, #0
 800e3e4:	f47f acce 	bne.w	800dd84 <_strtod_l+0x4ac>
 800e3e8:	a333      	add	r3, pc, #204	; (adr r3, 800e4b8 <_strtod_l+0xbe0>)
 800e3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ee:	4640      	mov	r0, r8
 800e3f0:	4649      	mov	r1, r9
 800e3f2:	f7f2 fb91 	bl	8000b18 <__aeabi_dcmpgt>
 800e3f6:	2800      	cmp	r0, #0
 800e3f8:	f43f af7b 	beq.w	800e2f2 <_strtod_l+0xa1a>
 800e3fc:	e4c2      	b.n	800dd84 <_strtod_l+0x4ac>
 800e3fe:	9b04      	ldr	r3, [sp, #16]
 800e400:	b333      	cbz	r3, 800e450 <_strtod_l+0xb78>
 800e402:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e404:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e408:	d822      	bhi.n	800e450 <_strtod_l+0xb78>
 800e40a:	a32d      	add	r3, pc, #180	; (adr r3, 800e4c0 <_strtod_l+0xbe8>)
 800e40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e410:	4640      	mov	r0, r8
 800e412:	4649      	mov	r1, r9
 800e414:	f7f2 fb6c 	bl	8000af0 <__aeabi_dcmple>
 800e418:	b1a0      	cbz	r0, 800e444 <_strtod_l+0xb6c>
 800e41a:	4649      	mov	r1, r9
 800e41c:	4640      	mov	r0, r8
 800e41e:	f7f2 fbc3 	bl	8000ba8 <__aeabi_d2uiz>
 800e422:	2801      	cmp	r0, #1
 800e424:	bf38      	it	cc
 800e426:	2001      	movcc	r0, #1
 800e428:	f7f2 f86c 	bl	8000504 <__aeabi_ui2d>
 800e42c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e42e:	4680      	mov	r8, r0
 800e430:	4689      	mov	r9, r1
 800e432:	bb13      	cbnz	r3, 800e47a <_strtod_l+0xba2>
 800e434:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e438:	9014      	str	r0, [sp, #80]	; 0x50
 800e43a:	9315      	str	r3, [sp, #84]	; 0x54
 800e43c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800e440:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800e444:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e446:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e448:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e44c:	1a9b      	subs	r3, r3, r2
 800e44e:	930d      	str	r3, [sp, #52]	; 0x34
 800e450:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e454:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800e458:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e45c:	f001 ff46 	bl	80102ec <__ulp>
 800e460:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e464:	ec53 2b10 	vmov	r2, r3, d0
 800e468:	f7f2 f8c6 	bl	80005f8 <__aeabi_dmul>
 800e46c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e470:	f7f1 ff0c 	bl	800028c <__adddf3>
 800e474:	4682      	mov	sl, r0
 800e476:	468b      	mov	fp, r1
 800e478:	e78f      	b.n	800e39a <_strtod_l+0xac2>
 800e47a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800e47e:	e7dd      	b.n	800e43c <_strtod_l+0xb64>
 800e480:	a311      	add	r3, pc, #68	; (adr r3, 800e4c8 <_strtod_l+0xbf0>)
 800e482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e486:	f7f2 fb29 	bl	8000adc <__aeabi_dcmplt>
 800e48a:	e7b4      	b.n	800e3f6 <_strtod_l+0xb1e>
 800e48c:	2300      	movs	r3, #0
 800e48e:	930e      	str	r3, [sp, #56]	; 0x38
 800e490:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e492:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e494:	6013      	str	r3, [r2, #0]
 800e496:	f7ff ba65 	b.w	800d964 <_strtod_l+0x8c>
 800e49a:	2b65      	cmp	r3, #101	; 0x65
 800e49c:	f43f ab5d 	beq.w	800db5a <_strtod_l+0x282>
 800e4a0:	2b45      	cmp	r3, #69	; 0x45
 800e4a2:	f43f ab5a 	beq.w	800db5a <_strtod_l+0x282>
 800e4a6:	2201      	movs	r2, #1
 800e4a8:	f7ff bb92 	b.w	800dbd0 <_strtod_l+0x2f8>
 800e4ac:	f3af 8000 	nop.w
 800e4b0:	94a03595 	.word	0x94a03595
 800e4b4:	3fdfffff 	.word	0x3fdfffff
 800e4b8:	35afe535 	.word	0x35afe535
 800e4bc:	3fe00000 	.word	0x3fe00000
 800e4c0:	ffc00000 	.word	0xffc00000
 800e4c4:	41dfffff 	.word	0x41dfffff
 800e4c8:	94a03595 	.word	0x94a03595
 800e4cc:	3fcfffff 	.word	0x3fcfffff
 800e4d0:	3ff00000 	.word	0x3ff00000
 800e4d4:	7ff00000 	.word	0x7ff00000
 800e4d8:	7fe00000 	.word	0x7fe00000
 800e4dc:	7c9fffff 	.word	0x7c9fffff
 800e4e0:	3fe00000 	.word	0x3fe00000
 800e4e4:	bff00000 	.word	0xbff00000
 800e4e8:	7fefffff 	.word	0x7fefffff

0800e4ec <_strtod_r>:
 800e4ec:	4b01      	ldr	r3, [pc, #4]	; (800e4f4 <_strtod_r+0x8>)
 800e4ee:	f7ff b9f3 	b.w	800d8d8 <_strtod_l>
 800e4f2:	bf00      	nop
 800e4f4:	200000a8 	.word	0x200000a8

0800e4f8 <_strtol_l.isra.0>:
 800e4f8:	2b01      	cmp	r3, #1
 800e4fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4fe:	d001      	beq.n	800e504 <_strtol_l.isra.0+0xc>
 800e500:	2b24      	cmp	r3, #36	; 0x24
 800e502:	d906      	bls.n	800e512 <_strtol_l.isra.0+0x1a>
 800e504:	f7fe f8da 	bl	800c6bc <__errno>
 800e508:	2316      	movs	r3, #22
 800e50a:	6003      	str	r3, [r0, #0]
 800e50c:	2000      	movs	r0, #0
 800e50e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e512:	4f3a      	ldr	r7, [pc, #232]	; (800e5fc <_strtol_l.isra.0+0x104>)
 800e514:	468e      	mov	lr, r1
 800e516:	4676      	mov	r6, lr
 800e518:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800e51c:	5de5      	ldrb	r5, [r4, r7]
 800e51e:	f015 0508 	ands.w	r5, r5, #8
 800e522:	d1f8      	bne.n	800e516 <_strtol_l.isra.0+0x1e>
 800e524:	2c2d      	cmp	r4, #45	; 0x2d
 800e526:	d134      	bne.n	800e592 <_strtol_l.isra.0+0x9a>
 800e528:	f89e 4000 	ldrb.w	r4, [lr]
 800e52c:	f04f 0801 	mov.w	r8, #1
 800e530:	f106 0e02 	add.w	lr, r6, #2
 800e534:	2b00      	cmp	r3, #0
 800e536:	d05c      	beq.n	800e5f2 <_strtol_l.isra.0+0xfa>
 800e538:	2b10      	cmp	r3, #16
 800e53a:	d10c      	bne.n	800e556 <_strtol_l.isra.0+0x5e>
 800e53c:	2c30      	cmp	r4, #48	; 0x30
 800e53e:	d10a      	bne.n	800e556 <_strtol_l.isra.0+0x5e>
 800e540:	f89e 4000 	ldrb.w	r4, [lr]
 800e544:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e548:	2c58      	cmp	r4, #88	; 0x58
 800e54a:	d14d      	bne.n	800e5e8 <_strtol_l.isra.0+0xf0>
 800e54c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800e550:	2310      	movs	r3, #16
 800e552:	f10e 0e02 	add.w	lr, lr, #2
 800e556:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800e55a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e55e:	2600      	movs	r6, #0
 800e560:	fbbc f9f3 	udiv	r9, ip, r3
 800e564:	4635      	mov	r5, r6
 800e566:	fb03 ca19 	mls	sl, r3, r9, ip
 800e56a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800e56e:	2f09      	cmp	r7, #9
 800e570:	d818      	bhi.n	800e5a4 <_strtol_l.isra.0+0xac>
 800e572:	463c      	mov	r4, r7
 800e574:	42a3      	cmp	r3, r4
 800e576:	dd24      	ble.n	800e5c2 <_strtol_l.isra.0+0xca>
 800e578:	2e00      	cmp	r6, #0
 800e57a:	db1f      	blt.n	800e5bc <_strtol_l.isra.0+0xc4>
 800e57c:	45a9      	cmp	r9, r5
 800e57e:	d31d      	bcc.n	800e5bc <_strtol_l.isra.0+0xc4>
 800e580:	d101      	bne.n	800e586 <_strtol_l.isra.0+0x8e>
 800e582:	45a2      	cmp	sl, r4
 800e584:	db1a      	blt.n	800e5bc <_strtol_l.isra.0+0xc4>
 800e586:	fb05 4503 	mla	r5, r5, r3, r4
 800e58a:	2601      	movs	r6, #1
 800e58c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800e590:	e7eb      	b.n	800e56a <_strtol_l.isra.0+0x72>
 800e592:	2c2b      	cmp	r4, #43	; 0x2b
 800e594:	bf08      	it	eq
 800e596:	f89e 4000 	ldrbeq.w	r4, [lr]
 800e59a:	46a8      	mov	r8, r5
 800e59c:	bf08      	it	eq
 800e59e:	f106 0e02 	addeq.w	lr, r6, #2
 800e5a2:	e7c7      	b.n	800e534 <_strtol_l.isra.0+0x3c>
 800e5a4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800e5a8:	2f19      	cmp	r7, #25
 800e5aa:	d801      	bhi.n	800e5b0 <_strtol_l.isra.0+0xb8>
 800e5ac:	3c37      	subs	r4, #55	; 0x37
 800e5ae:	e7e1      	b.n	800e574 <_strtol_l.isra.0+0x7c>
 800e5b0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800e5b4:	2f19      	cmp	r7, #25
 800e5b6:	d804      	bhi.n	800e5c2 <_strtol_l.isra.0+0xca>
 800e5b8:	3c57      	subs	r4, #87	; 0x57
 800e5ba:	e7db      	b.n	800e574 <_strtol_l.isra.0+0x7c>
 800e5bc:	f04f 36ff 	mov.w	r6, #4294967295
 800e5c0:	e7e4      	b.n	800e58c <_strtol_l.isra.0+0x94>
 800e5c2:	2e00      	cmp	r6, #0
 800e5c4:	da05      	bge.n	800e5d2 <_strtol_l.isra.0+0xda>
 800e5c6:	2322      	movs	r3, #34	; 0x22
 800e5c8:	6003      	str	r3, [r0, #0]
 800e5ca:	4665      	mov	r5, ip
 800e5cc:	b942      	cbnz	r2, 800e5e0 <_strtol_l.isra.0+0xe8>
 800e5ce:	4628      	mov	r0, r5
 800e5d0:	e79d      	b.n	800e50e <_strtol_l.isra.0+0x16>
 800e5d2:	f1b8 0f00 	cmp.w	r8, #0
 800e5d6:	d000      	beq.n	800e5da <_strtol_l.isra.0+0xe2>
 800e5d8:	426d      	negs	r5, r5
 800e5da:	2a00      	cmp	r2, #0
 800e5dc:	d0f7      	beq.n	800e5ce <_strtol_l.isra.0+0xd6>
 800e5de:	b10e      	cbz	r6, 800e5e4 <_strtol_l.isra.0+0xec>
 800e5e0:	f10e 31ff 	add.w	r1, lr, #4294967295
 800e5e4:	6011      	str	r1, [r2, #0]
 800e5e6:	e7f2      	b.n	800e5ce <_strtol_l.isra.0+0xd6>
 800e5e8:	2430      	movs	r4, #48	; 0x30
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d1b3      	bne.n	800e556 <_strtol_l.isra.0+0x5e>
 800e5ee:	2308      	movs	r3, #8
 800e5f0:	e7b1      	b.n	800e556 <_strtol_l.isra.0+0x5e>
 800e5f2:	2c30      	cmp	r4, #48	; 0x30
 800e5f4:	d0a4      	beq.n	800e540 <_strtol_l.isra.0+0x48>
 800e5f6:	230a      	movs	r3, #10
 800e5f8:	e7ad      	b.n	800e556 <_strtol_l.isra.0+0x5e>
 800e5fa:	bf00      	nop
 800e5fc:	080126b9 	.word	0x080126b9

0800e600 <_strtol_r>:
 800e600:	f7ff bf7a 	b.w	800e4f8 <_strtol_l.isra.0>

0800e604 <_write_r>:
 800e604:	b538      	push	{r3, r4, r5, lr}
 800e606:	4d07      	ldr	r5, [pc, #28]	; (800e624 <_write_r+0x20>)
 800e608:	4604      	mov	r4, r0
 800e60a:	4608      	mov	r0, r1
 800e60c:	4611      	mov	r1, r2
 800e60e:	2200      	movs	r2, #0
 800e610:	602a      	str	r2, [r5, #0]
 800e612:	461a      	mov	r2, r3
 800e614:	f7f5 f955 	bl	80038c2 <_write>
 800e618:	1c43      	adds	r3, r0, #1
 800e61a:	d102      	bne.n	800e622 <_write_r+0x1e>
 800e61c:	682b      	ldr	r3, [r5, #0]
 800e61e:	b103      	cbz	r3, 800e622 <_write_r+0x1e>
 800e620:	6023      	str	r3, [r4, #0]
 800e622:	bd38      	pop	{r3, r4, r5, pc}
 800e624:	200062d4 	.word	0x200062d4

0800e628 <_close_r>:
 800e628:	b538      	push	{r3, r4, r5, lr}
 800e62a:	4d06      	ldr	r5, [pc, #24]	; (800e644 <_close_r+0x1c>)
 800e62c:	2300      	movs	r3, #0
 800e62e:	4604      	mov	r4, r0
 800e630:	4608      	mov	r0, r1
 800e632:	602b      	str	r3, [r5, #0]
 800e634:	f7f5 f961 	bl	80038fa <_close>
 800e638:	1c43      	adds	r3, r0, #1
 800e63a:	d102      	bne.n	800e642 <_close_r+0x1a>
 800e63c:	682b      	ldr	r3, [r5, #0]
 800e63e:	b103      	cbz	r3, 800e642 <_close_r+0x1a>
 800e640:	6023      	str	r3, [r4, #0]
 800e642:	bd38      	pop	{r3, r4, r5, pc}
 800e644:	200062d4 	.word	0x200062d4

0800e648 <quorem>:
 800e648:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e64c:	6903      	ldr	r3, [r0, #16]
 800e64e:	690c      	ldr	r4, [r1, #16]
 800e650:	42a3      	cmp	r3, r4
 800e652:	4607      	mov	r7, r0
 800e654:	f2c0 8081 	blt.w	800e75a <quorem+0x112>
 800e658:	3c01      	subs	r4, #1
 800e65a:	f101 0814 	add.w	r8, r1, #20
 800e65e:	f100 0514 	add.w	r5, r0, #20
 800e662:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e666:	9301      	str	r3, [sp, #4]
 800e668:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e66c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e670:	3301      	adds	r3, #1
 800e672:	429a      	cmp	r2, r3
 800e674:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e678:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e67c:	fbb2 f6f3 	udiv	r6, r2, r3
 800e680:	d331      	bcc.n	800e6e6 <quorem+0x9e>
 800e682:	f04f 0e00 	mov.w	lr, #0
 800e686:	4640      	mov	r0, r8
 800e688:	46ac      	mov	ip, r5
 800e68a:	46f2      	mov	sl, lr
 800e68c:	f850 2b04 	ldr.w	r2, [r0], #4
 800e690:	b293      	uxth	r3, r2
 800e692:	fb06 e303 	mla	r3, r6, r3, lr
 800e696:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e69a:	b29b      	uxth	r3, r3
 800e69c:	ebaa 0303 	sub.w	r3, sl, r3
 800e6a0:	0c12      	lsrs	r2, r2, #16
 800e6a2:	f8dc a000 	ldr.w	sl, [ip]
 800e6a6:	fb06 e202 	mla	r2, r6, r2, lr
 800e6aa:	fa13 f38a 	uxtah	r3, r3, sl
 800e6ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e6b2:	fa1f fa82 	uxth.w	sl, r2
 800e6b6:	f8dc 2000 	ldr.w	r2, [ip]
 800e6ba:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800e6be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e6c2:	b29b      	uxth	r3, r3
 800e6c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e6c8:	4581      	cmp	r9, r0
 800e6ca:	f84c 3b04 	str.w	r3, [ip], #4
 800e6ce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e6d2:	d2db      	bcs.n	800e68c <quorem+0x44>
 800e6d4:	f855 300b 	ldr.w	r3, [r5, fp]
 800e6d8:	b92b      	cbnz	r3, 800e6e6 <quorem+0x9e>
 800e6da:	9b01      	ldr	r3, [sp, #4]
 800e6dc:	3b04      	subs	r3, #4
 800e6de:	429d      	cmp	r5, r3
 800e6e0:	461a      	mov	r2, r3
 800e6e2:	d32e      	bcc.n	800e742 <quorem+0xfa>
 800e6e4:	613c      	str	r4, [r7, #16]
 800e6e6:	4638      	mov	r0, r7
 800e6e8:	f001 fd5c 	bl	80101a4 <__mcmp>
 800e6ec:	2800      	cmp	r0, #0
 800e6ee:	db24      	blt.n	800e73a <quorem+0xf2>
 800e6f0:	3601      	adds	r6, #1
 800e6f2:	4628      	mov	r0, r5
 800e6f4:	f04f 0c00 	mov.w	ip, #0
 800e6f8:	f858 2b04 	ldr.w	r2, [r8], #4
 800e6fc:	f8d0 e000 	ldr.w	lr, [r0]
 800e700:	b293      	uxth	r3, r2
 800e702:	ebac 0303 	sub.w	r3, ip, r3
 800e706:	0c12      	lsrs	r2, r2, #16
 800e708:	fa13 f38e 	uxtah	r3, r3, lr
 800e70c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e710:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e714:	b29b      	uxth	r3, r3
 800e716:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e71a:	45c1      	cmp	r9, r8
 800e71c:	f840 3b04 	str.w	r3, [r0], #4
 800e720:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e724:	d2e8      	bcs.n	800e6f8 <quorem+0xb0>
 800e726:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e72a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e72e:	b922      	cbnz	r2, 800e73a <quorem+0xf2>
 800e730:	3b04      	subs	r3, #4
 800e732:	429d      	cmp	r5, r3
 800e734:	461a      	mov	r2, r3
 800e736:	d30a      	bcc.n	800e74e <quorem+0x106>
 800e738:	613c      	str	r4, [r7, #16]
 800e73a:	4630      	mov	r0, r6
 800e73c:	b003      	add	sp, #12
 800e73e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e742:	6812      	ldr	r2, [r2, #0]
 800e744:	3b04      	subs	r3, #4
 800e746:	2a00      	cmp	r2, #0
 800e748:	d1cc      	bne.n	800e6e4 <quorem+0x9c>
 800e74a:	3c01      	subs	r4, #1
 800e74c:	e7c7      	b.n	800e6de <quorem+0x96>
 800e74e:	6812      	ldr	r2, [r2, #0]
 800e750:	3b04      	subs	r3, #4
 800e752:	2a00      	cmp	r2, #0
 800e754:	d1f0      	bne.n	800e738 <quorem+0xf0>
 800e756:	3c01      	subs	r4, #1
 800e758:	e7eb      	b.n	800e732 <quorem+0xea>
 800e75a:	2000      	movs	r0, #0
 800e75c:	e7ee      	b.n	800e73c <quorem+0xf4>
	...

0800e760 <_dtoa_r>:
 800e760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e764:	ed2d 8b02 	vpush	{d8}
 800e768:	ec57 6b10 	vmov	r6, r7, d0
 800e76c:	b095      	sub	sp, #84	; 0x54
 800e76e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e770:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e774:	9105      	str	r1, [sp, #20]
 800e776:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800e77a:	4604      	mov	r4, r0
 800e77c:	9209      	str	r2, [sp, #36]	; 0x24
 800e77e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e780:	b975      	cbnz	r5, 800e7a0 <_dtoa_r+0x40>
 800e782:	2010      	movs	r0, #16
 800e784:	f001 fa20 	bl	800fbc8 <malloc>
 800e788:	4602      	mov	r2, r0
 800e78a:	6260      	str	r0, [r4, #36]	; 0x24
 800e78c:	b920      	cbnz	r0, 800e798 <_dtoa_r+0x38>
 800e78e:	4bb2      	ldr	r3, [pc, #712]	; (800ea58 <_dtoa_r+0x2f8>)
 800e790:	21ea      	movs	r1, #234	; 0xea
 800e792:	48b2      	ldr	r0, [pc, #712]	; (800ea5c <_dtoa_r+0x2fc>)
 800e794:	f002 f8f0 	bl	8010978 <__assert_func>
 800e798:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e79c:	6005      	str	r5, [r0, #0]
 800e79e:	60c5      	str	r5, [r0, #12]
 800e7a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e7a2:	6819      	ldr	r1, [r3, #0]
 800e7a4:	b151      	cbz	r1, 800e7bc <_dtoa_r+0x5c>
 800e7a6:	685a      	ldr	r2, [r3, #4]
 800e7a8:	604a      	str	r2, [r1, #4]
 800e7aa:	2301      	movs	r3, #1
 800e7ac:	4093      	lsls	r3, r2
 800e7ae:	608b      	str	r3, [r1, #8]
 800e7b0:	4620      	mov	r0, r4
 800e7b2:	f001 fa6f 	bl	800fc94 <_Bfree>
 800e7b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	601a      	str	r2, [r3, #0]
 800e7bc:	1e3b      	subs	r3, r7, #0
 800e7be:	bfb9      	ittee	lt
 800e7c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e7c4:	9303      	strlt	r3, [sp, #12]
 800e7c6:	2300      	movge	r3, #0
 800e7c8:	f8c8 3000 	strge.w	r3, [r8]
 800e7cc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800e7d0:	4ba3      	ldr	r3, [pc, #652]	; (800ea60 <_dtoa_r+0x300>)
 800e7d2:	bfbc      	itt	lt
 800e7d4:	2201      	movlt	r2, #1
 800e7d6:	f8c8 2000 	strlt.w	r2, [r8]
 800e7da:	ea33 0309 	bics.w	r3, r3, r9
 800e7de:	d11b      	bne.n	800e818 <_dtoa_r+0xb8>
 800e7e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e7e2:	f242 730f 	movw	r3, #9999	; 0x270f
 800e7e6:	6013      	str	r3, [r2, #0]
 800e7e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e7ec:	4333      	orrs	r3, r6
 800e7ee:	f000 857a 	beq.w	800f2e6 <_dtoa_r+0xb86>
 800e7f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e7f4:	b963      	cbnz	r3, 800e810 <_dtoa_r+0xb0>
 800e7f6:	4b9b      	ldr	r3, [pc, #620]	; (800ea64 <_dtoa_r+0x304>)
 800e7f8:	e024      	b.n	800e844 <_dtoa_r+0xe4>
 800e7fa:	4b9b      	ldr	r3, [pc, #620]	; (800ea68 <_dtoa_r+0x308>)
 800e7fc:	9300      	str	r3, [sp, #0]
 800e7fe:	3308      	adds	r3, #8
 800e800:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e802:	6013      	str	r3, [r2, #0]
 800e804:	9800      	ldr	r0, [sp, #0]
 800e806:	b015      	add	sp, #84	; 0x54
 800e808:	ecbd 8b02 	vpop	{d8}
 800e80c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e810:	4b94      	ldr	r3, [pc, #592]	; (800ea64 <_dtoa_r+0x304>)
 800e812:	9300      	str	r3, [sp, #0]
 800e814:	3303      	adds	r3, #3
 800e816:	e7f3      	b.n	800e800 <_dtoa_r+0xa0>
 800e818:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e81c:	2200      	movs	r2, #0
 800e81e:	ec51 0b17 	vmov	r0, r1, d7
 800e822:	2300      	movs	r3, #0
 800e824:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800e828:	f7f2 f94e 	bl	8000ac8 <__aeabi_dcmpeq>
 800e82c:	4680      	mov	r8, r0
 800e82e:	b158      	cbz	r0, 800e848 <_dtoa_r+0xe8>
 800e830:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e832:	2301      	movs	r3, #1
 800e834:	6013      	str	r3, [r2, #0]
 800e836:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e838:	2b00      	cmp	r3, #0
 800e83a:	f000 8551 	beq.w	800f2e0 <_dtoa_r+0xb80>
 800e83e:	488b      	ldr	r0, [pc, #556]	; (800ea6c <_dtoa_r+0x30c>)
 800e840:	6018      	str	r0, [r3, #0]
 800e842:	1e43      	subs	r3, r0, #1
 800e844:	9300      	str	r3, [sp, #0]
 800e846:	e7dd      	b.n	800e804 <_dtoa_r+0xa4>
 800e848:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800e84c:	aa12      	add	r2, sp, #72	; 0x48
 800e84e:	a913      	add	r1, sp, #76	; 0x4c
 800e850:	4620      	mov	r0, r4
 800e852:	f001 fdc7 	bl	80103e4 <__d2b>
 800e856:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e85a:	4683      	mov	fp, r0
 800e85c:	2d00      	cmp	r5, #0
 800e85e:	d07c      	beq.n	800e95a <_dtoa_r+0x1fa>
 800e860:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e862:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e866:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e86a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800e86e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800e872:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800e876:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e87a:	4b7d      	ldr	r3, [pc, #500]	; (800ea70 <_dtoa_r+0x310>)
 800e87c:	2200      	movs	r2, #0
 800e87e:	4630      	mov	r0, r6
 800e880:	4639      	mov	r1, r7
 800e882:	f7f1 fd01 	bl	8000288 <__aeabi_dsub>
 800e886:	a36e      	add	r3, pc, #440	; (adr r3, 800ea40 <_dtoa_r+0x2e0>)
 800e888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e88c:	f7f1 feb4 	bl	80005f8 <__aeabi_dmul>
 800e890:	a36d      	add	r3, pc, #436	; (adr r3, 800ea48 <_dtoa_r+0x2e8>)
 800e892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e896:	f7f1 fcf9 	bl	800028c <__adddf3>
 800e89a:	4606      	mov	r6, r0
 800e89c:	4628      	mov	r0, r5
 800e89e:	460f      	mov	r7, r1
 800e8a0:	f7f1 fe40 	bl	8000524 <__aeabi_i2d>
 800e8a4:	a36a      	add	r3, pc, #424	; (adr r3, 800ea50 <_dtoa_r+0x2f0>)
 800e8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8aa:	f7f1 fea5 	bl	80005f8 <__aeabi_dmul>
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	460b      	mov	r3, r1
 800e8b2:	4630      	mov	r0, r6
 800e8b4:	4639      	mov	r1, r7
 800e8b6:	f7f1 fce9 	bl	800028c <__adddf3>
 800e8ba:	4606      	mov	r6, r0
 800e8bc:	460f      	mov	r7, r1
 800e8be:	f7f2 f94b 	bl	8000b58 <__aeabi_d2iz>
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	4682      	mov	sl, r0
 800e8c6:	2300      	movs	r3, #0
 800e8c8:	4630      	mov	r0, r6
 800e8ca:	4639      	mov	r1, r7
 800e8cc:	f7f2 f906 	bl	8000adc <__aeabi_dcmplt>
 800e8d0:	b148      	cbz	r0, 800e8e6 <_dtoa_r+0x186>
 800e8d2:	4650      	mov	r0, sl
 800e8d4:	f7f1 fe26 	bl	8000524 <__aeabi_i2d>
 800e8d8:	4632      	mov	r2, r6
 800e8da:	463b      	mov	r3, r7
 800e8dc:	f7f2 f8f4 	bl	8000ac8 <__aeabi_dcmpeq>
 800e8e0:	b908      	cbnz	r0, 800e8e6 <_dtoa_r+0x186>
 800e8e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e8e6:	f1ba 0f16 	cmp.w	sl, #22
 800e8ea:	d854      	bhi.n	800e996 <_dtoa_r+0x236>
 800e8ec:	4b61      	ldr	r3, [pc, #388]	; (800ea74 <_dtoa_r+0x314>)
 800e8ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e8fa:	f7f2 f8ef 	bl	8000adc <__aeabi_dcmplt>
 800e8fe:	2800      	cmp	r0, #0
 800e900:	d04b      	beq.n	800e99a <_dtoa_r+0x23a>
 800e902:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e906:	2300      	movs	r3, #0
 800e908:	930e      	str	r3, [sp, #56]	; 0x38
 800e90a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e90c:	1b5d      	subs	r5, r3, r5
 800e90e:	1e6b      	subs	r3, r5, #1
 800e910:	9304      	str	r3, [sp, #16]
 800e912:	bf43      	ittte	mi
 800e914:	2300      	movmi	r3, #0
 800e916:	f1c5 0801 	rsbmi	r8, r5, #1
 800e91a:	9304      	strmi	r3, [sp, #16]
 800e91c:	f04f 0800 	movpl.w	r8, #0
 800e920:	f1ba 0f00 	cmp.w	sl, #0
 800e924:	db3b      	blt.n	800e99e <_dtoa_r+0x23e>
 800e926:	9b04      	ldr	r3, [sp, #16]
 800e928:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800e92c:	4453      	add	r3, sl
 800e92e:	9304      	str	r3, [sp, #16]
 800e930:	2300      	movs	r3, #0
 800e932:	9306      	str	r3, [sp, #24]
 800e934:	9b05      	ldr	r3, [sp, #20]
 800e936:	2b09      	cmp	r3, #9
 800e938:	d869      	bhi.n	800ea0e <_dtoa_r+0x2ae>
 800e93a:	2b05      	cmp	r3, #5
 800e93c:	bfc4      	itt	gt
 800e93e:	3b04      	subgt	r3, #4
 800e940:	9305      	strgt	r3, [sp, #20]
 800e942:	9b05      	ldr	r3, [sp, #20]
 800e944:	f1a3 0302 	sub.w	r3, r3, #2
 800e948:	bfcc      	ite	gt
 800e94a:	2500      	movgt	r5, #0
 800e94c:	2501      	movle	r5, #1
 800e94e:	2b03      	cmp	r3, #3
 800e950:	d869      	bhi.n	800ea26 <_dtoa_r+0x2c6>
 800e952:	e8df f003 	tbb	[pc, r3]
 800e956:	4e2c      	.short	0x4e2c
 800e958:	5a4c      	.short	0x5a4c
 800e95a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800e95e:	441d      	add	r5, r3
 800e960:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800e964:	2b20      	cmp	r3, #32
 800e966:	bfc1      	itttt	gt
 800e968:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e96c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800e970:	fa09 f303 	lslgt.w	r3, r9, r3
 800e974:	fa26 f000 	lsrgt.w	r0, r6, r0
 800e978:	bfda      	itte	le
 800e97a:	f1c3 0320 	rsble	r3, r3, #32
 800e97e:	fa06 f003 	lslle.w	r0, r6, r3
 800e982:	4318      	orrgt	r0, r3
 800e984:	f7f1 fdbe 	bl	8000504 <__aeabi_ui2d>
 800e988:	2301      	movs	r3, #1
 800e98a:	4606      	mov	r6, r0
 800e98c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800e990:	3d01      	subs	r5, #1
 800e992:	9310      	str	r3, [sp, #64]	; 0x40
 800e994:	e771      	b.n	800e87a <_dtoa_r+0x11a>
 800e996:	2301      	movs	r3, #1
 800e998:	e7b6      	b.n	800e908 <_dtoa_r+0x1a8>
 800e99a:	900e      	str	r0, [sp, #56]	; 0x38
 800e99c:	e7b5      	b.n	800e90a <_dtoa_r+0x1aa>
 800e99e:	f1ca 0300 	rsb	r3, sl, #0
 800e9a2:	9306      	str	r3, [sp, #24]
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	eba8 080a 	sub.w	r8, r8, sl
 800e9aa:	930d      	str	r3, [sp, #52]	; 0x34
 800e9ac:	e7c2      	b.n	800e934 <_dtoa_r+0x1d4>
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	9308      	str	r3, [sp, #32]
 800e9b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	dc39      	bgt.n	800ea2c <_dtoa_r+0x2cc>
 800e9b8:	f04f 0901 	mov.w	r9, #1
 800e9bc:	f8cd 9004 	str.w	r9, [sp, #4]
 800e9c0:	464b      	mov	r3, r9
 800e9c2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800e9c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	6042      	str	r2, [r0, #4]
 800e9cc:	2204      	movs	r2, #4
 800e9ce:	f102 0614 	add.w	r6, r2, #20
 800e9d2:	429e      	cmp	r6, r3
 800e9d4:	6841      	ldr	r1, [r0, #4]
 800e9d6:	d92f      	bls.n	800ea38 <_dtoa_r+0x2d8>
 800e9d8:	4620      	mov	r0, r4
 800e9da:	f001 f91b 	bl	800fc14 <_Balloc>
 800e9de:	9000      	str	r0, [sp, #0]
 800e9e0:	2800      	cmp	r0, #0
 800e9e2:	d14b      	bne.n	800ea7c <_dtoa_r+0x31c>
 800e9e4:	4b24      	ldr	r3, [pc, #144]	; (800ea78 <_dtoa_r+0x318>)
 800e9e6:	4602      	mov	r2, r0
 800e9e8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e9ec:	e6d1      	b.n	800e792 <_dtoa_r+0x32>
 800e9ee:	2301      	movs	r3, #1
 800e9f0:	e7de      	b.n	800e9b0 <_dtoa_r+0x250>
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	9308      	str	r3, [sp, #32]
 800e9f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9f8:	eb0a 0903 	add.w	r9, sl, r3
 800e9fc:	f109 0301 	add.w	r3, r9, #1
 800ea00:	2b01      	cmp	r3, #1
 800ea02:	9301      	str	r3, [sp, #4]
 800ea04:	bfb8      	it	lt
 800ea06:	2301      	movlt	r3, #1
 800ea08:	e7dd      	b.n	800e9c6 <_dtoa_r+0x266>
 800ea0a:	2301      	movs	r3, #1
 800ea0c:	e7f2      	b.n	800e9f4 <_dtoa_r+0x294>
 800ea0e:	2501      	movs	r5, #1
 800ea10:	2300      	movs	r3, #0
 800ea12:	9305      	str	r3, [sp, #20]
 800ea14:	9508      	str	r5, [sp, #32]
 800ea16:	f04f 39ff 	mov.w	r9, #4294967295
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	f8cd 9004 	str.w	r9, [sp, #4]
 800ea20:	2312      	movs	r3, #18
 800ea22:	9209      	str	r2, [sp, #36]	; 0x24
 800ea24:	e7cf      	b.n	800e9c6 <_dtoa_r+0x266>
 800ea26:	2301      	movs	r3, #1
 800ea28:	9308      	str	r3, [sp, #32]
 800ea2a:	e7f4      	b.n	800ea16 <_dtoa_r+0x2b6>
 800ea2c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800ea30:	f8cd 9004 	str.w	r9, [sp, #4]
 800ea34:	464b      	mov	r3, r9
 800ea36:	e7c6      	b.n	800e9c6 <_dtoa_r+0x266>
 800ea38:	3101      	adds	r1, #1
 800ea3a:	6041      	str	r1, [r0, #4]
 800ea3c:	0052      	lsls	r2, r2, #1
 800ea3e:	e7c6      	b.n	800e9ce <_dtoa_r+0x26e>
 800ea40:	636f4361 	.word	0x636f4361
 800ea44:	3fd287a7 	.word	0x3fd287a7
 800ea48:	8b60c8b3 	.word	0x8b60c8b3
 800ea4c:	3fc68a28 	.word	0x3fc68a28
 800ea50:	509f79fb 	.word	0x509f79fb
 800ea54:	3fd34413 	.word	0x3fd34413
 800ea58:	080127c6 	.word	0x080127c6
 800ea5c:	080127dd 	.word	0x080127dd
 800ea60:	7ff00000 	.word	0x7ff00000
 800ea64:	080127c2 	.word	0x080127c2
 800ea68:	080127b9 	.word	0x080127b9
 800ea6c:	0801263d 	.word	0x0801263d
 800ea70:	3ff80000 	.word	0x3ff80000
 800ea74:	08012958 	.word	0x08012958
 800ea78:	0801283c 	.word	0x0801283c
 800ea7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea7e:	9a00      	ldr	r2, [sp, #0]
 800ea80:	601a      	str	r2, [r3, #0]
 800ea82:	9b01      	ldr	r3, [sp, #4]
 800ea84:	2b0e      	cmp	r3, #14
 800ea86:	f200 80ad 	bhi.w	800ebe4 <_dtoa_r+0x484>
 800ea8a:	2d00      	cmp	r5, #0
 800ea8c:	f000 80aa 	beq.w	800ebe4 <_dtoa_r+0x484>
 800ea90:	f1ba 0f00 	cmp.w	sl, #0
 800ea94:	dd36      	ble.n	800eb04 <_dtoa_r+0x3a4>
 800ea96:	4ac3      	ldr	r2, [pc, #780]	; (800eda4 <_dtoa_r+0x644>)
 800ea98:	f00a 030f 	and.w	r3, sl, #15
 800ea9c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800eaa0:	ed93 7b00 	vldr	d7, [r3]
 800eaa4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800eaa8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800eaac:	eeb0 8a47 	vmov.f32	s16, s14
 800eab0:	eef0 8a67 	vmov.f32	s17, s15
 800eab4:	d016      	beq.n	800eae4 <_dtoa_r+0x384>
 800eab6:	4bbc      	ldr	r3, [pc, #752]	; (800eda8 <_dtoa_r+0x648>)
 800eab8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800eabc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eac0:	f7f1 fec4 	bl	800084c <__aeabi_ddiv>
 800eac4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eac8:	f007 070f 	and.w	r7, r7, #15
 800eacc:	2503      	movs	r5, #3
 800eace:	4eb6      	ldr	r6, [pc, #728]	; (800eda8 <_dtoa_r+0x648>)
 800ead0:	b957      	cbnz	r7, 800eae8 <_dtoa_r+0x388>
 800ead2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ead6:	ec53 2b18 	vmov	r2, r3, d8
 800eada:	f7f1 feb7 	bl	800084c <__aeabi_ddiv>
 800eade:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eae2:	e029      	b.n	800eb38 <_dtoa_r+0x3d8>
 800eae4:	2502      	movs	r5, #2
 800eae6:	e7f2      	b.n	800eace <_dtoa_r+0x36e>
 800eae8:	07f9      	lsls	r1, r7, #31
 800eaea:	d508      	bpl.n	800eafe <_dtoa_r+0x39e>
 800eaec:	ec51 0b18 	vmov	r0, r1, d8
 800eaf0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800eaf4:	f7f1 fd80 	bl	80005f8 <__aeabi_dmul>
 800eaf8:	ec41 0b18 	vmov	d8, r0, r1
 800eafc:	3501      	adds	r5, #1
 800eafe:	107f      	asrs	r7, r7, #1
 800eb00:	3608      	adds	r6, #8
 800eb02:	e7e5      	b.n	800ead0 <_dtoa_r+0x370>
 800eb04:	f000 80a6 	beq.w	800ec54 <_dtoa_r+0x4f4>
 800eb08:	f1ca 0600 	rsb	r6, sl, #0
 800eb0c:	4ba5      	ldr	r3, [pc, #660]	; (800eda4 <_dtoa_r+0x644>)
 800eb0e:	4fa6      	ldr	r7, [pc, #664]	; (800eda8 <_dtoa_r+0x648>)
 800eb10:	f006 020f 	and.w	r2, r6, #15
 800eb14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800eb20:	f7f1 fd6a 	bl	80005f8 <__aeabi_dmul>
 800eb24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb28:	1136      	asrs	r6, r6, #4
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	2502      	movs	r5, #2
 800eb2e:	2e00      	cmp	r6, #0
 800eb30:	f040 8085 	bne.w	800ec3e <_dtoa_r+0x4de>
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d1d2      	bne.n	800eade <_dtoa_r+0x37e>
 800eb38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	f000 808c 	beq.w	800ec58 <_dtoa_r+0x4f8>
 800eb40:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800eb44:	4b99      	ldr	r3, [pc, #612]	; (800edac <_dtoa_r+0x64c>)
 800eb46:	2200      	movs	r2, #0
 800eb48:	4630      	mov	r0, r6
 800eb4a:	4639      	mov	r1, r7
 800eb4c:	f7f1 ffc6 	bl	8000adc <__aeabi_dcmplt>
 800eb50:	2800      	cmp	r0, #0
 800eb52:	f000 8081 	beq.w	800ec58 <_dtoa_r+0x4f8>
 800eb56:	9b01      	ldr	r3, [sp, #4]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d07d      	beq.n	800ec58 <_dtoa_r+0x4f8>
 800eb5c:	f1b9 0f00 	cmp.w	r9, #0
 800eb60:	dd3c      	ble.n	800ebdc <_dtoa_r+0x47c>
 800eb62:	f10a 33ff 	add.w	r3, sl, #4294967295
 800eb66:	9307      	str	r3, [sp, #28]
 800eb68:	2200      	movs	r2, #0
 800eb6a:	4b91      	ldr	r3, [pc, #580]	; (800edb0 <_dtoa_r+0x650>)
 800eb6c:	4630      	mov	r0, r6
 800eb6e:	4639      	mov	r1, r7
 800eb70:	f7f1 fd42 	bl	80005f8 <__aeabi_dmul>
 800eb74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb78:	3501      	adds	r5, #1
 800eb7a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800eb7e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800eb82:	4628      	mov	r0, r5
 800eb84:	f7f1 fcce 	bl	8000524 <__aeabi_i2d>
 800eb88:	4632      	mov	r2, r6
 800eb8a:	463b      	mov	r3, r7
 800eb8c:	f7f1 fd34 	bl	80005f8 <__aeabi_dmul>
 800eb90:	4b88      	ldr	r3, [pc, #544]	; (800edb4 <_dtoa_r+0x654>)
 800eb92:	2200      	movs	r2, #0
 800eb94:	f7f1 fb7a 	bl	800028c <__adddf3>
 800eb98:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800eb9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eba0:	9303      	str	r3, [sp, #12]
 800eba2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d15c      	bne.n	800ec62 <_dtoa_r+0x502>
 800eba8:	4b83      	ldr	r3, [pc, #524]	; (800edb8 <_dtoa_r+0x658>)
 800ebaa:	2200      	movs	r2, #0
 800ebac:	4630      	mov	r0, r6
 800ebae:	4639      	mov	r1, r7
 800ebb0:	f7f1 fb6a 	bl	8000288 <__aeabi_dsub>
 800ebb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ebb8:	4606      	mov	r6, r0
 800ebba:	460f      	mov	r7, r1
 800ebbc:	f7f1 ffac 	bl	8000b18 <__aeabi_dcmpgt>
 800ebc0:	2800      	cmp	r0, #0
 800ebc2:	f040 8296 	bne.w	800f0f2 <_dtoa_r+0x992>
 800ebc6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ebca:	4630      	mov	r0, r6
 800ebcc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ebd0:	4639      	mov	r1, r7
 800ebd2:	f7f1 ff83 	bl	8000adc <__aeabi_dcmplt>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	f040 8288 	bne.w	800f0ec <_dtoa_r+0x98c>
 800ebdc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ebe0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ebe4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	f2c0 8158 	blt.w	800ee9c <_dtoa_r+0x73c>
 800ebec:	f1ba 0f0e 	cmp.w	sl, #14
 800ebf0:	f300 8154 	bgt.w	800ee9c <_dtoa_r+0x73c>
 800ebf4:	4b6b      	ldr	r3, [pc, #428]	; (800eda4 <_dtoa_r+0x644>)
 800ebf6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ebfa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ebfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	f280 80e3 	bge.w	800edcc <_dtoa_r+0x66c>
 800ec06:	9b01      	ldr	r3, [sp, #4]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	f300 80df 	bgt.w	800edcc <_dtoa_r+0x66c>
 800ec0e:	f040 826d 	bne.w	800f0ec <_dtoa_r+0x98c>
 800ec12:	4b69      	ldr	r3, [pc, #420]	; (800edb8 <_dtoa_r+0x658>)
 800ec14:	2200      	movs	r2, #0
 800ec16:	4640      	mov	r0, r8
 800ec18:	4649      	mov	r1, r9
 800ec1a:	f7f1 fced 	bl	80005f8 <__aeabi_dmul>
 800ec1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec22:	f7f1 ff6f 	bl	8000b04 <__aeabi_dcmpge>
 800ec26:	9e01      	ldr	r6, [sp, #4]
 800ec28:	4637      	mov	r7, r6
 800ec2a:	2800      	cmp	r0, #0
 800ec2c:	f040 8243 	bne.w	800f0b6 <_dtoa_r+0x956>
 800ec30:	9d00      	ldr	r5, [sp, #0]
 800ec32:	2331      	movs	r3, #49	; 0x31
 800ec34:	f805 3b01 	strb.w	r3, [r5], #1
 800ec38:	f10a 0a01 	add.w	sl, sl, #1
 800ec3c:	e23f      	b.n	800f0be <_dtoa_r+0x95e>
 800ec3e:	07f2      	lsls	r2, r6, #31
 800ec40:	d505      	bpl.n	800ec4e <_dtoa_r+0x4ee>
 800ec42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec46:	f7f1 fcd7 	bl	80005f8 <__aeabi_dmul>
 800ec4a:	3501      	adds	r5, #1
 800ec4c:	2301      	movs	r3, #1
 800ec4e:	1076      	asrs	r6, r6, #1
 800ec50:	3708      	adds	r7, #8
 800ec52:	e76c      	b.n	800eb2e <_dtoa_r+0x3ce>
 800ec54:	2502      	movs	r5, #2
 800ec56:	e76f      	b.n	800eb38 <_dtoa_r+0x3d8>
 800ec58:	9b01      	ldr	r3, [sp, #4]
 800ec5a:	f8cd a01c 	str.w	sl, [sp, #28]
 800ec5e:	930c      	str	r3, [sp, #48]	; 0x30
 800ec60:	e78d      	b.n	800eb7e <_dtoa_r+0x41e>
 800ec62:	9900      	ldr	r1, [sp, #0]
 800ec64:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ec66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ec68:	4b4e      	ldr	r3, [pc, #312]	; (800eda4 <_dtoa_r+0x644>)
 800ec6a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ec6e:	4401      	add	r1, r0
 800ec70:	9102      	str	r1, [sp, #8]
 800ec72:	9908      	ldr	r1, [sp, #32]
 800ec74:	eeb0 8a47 	vmov.f32	s16, s14
 800ec78:	eef0 8a67 	vmov.f32	s17, s15
 800ec7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ec80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ec84:	2900      	cmp	r1, #0
 800ec86:	d045      	beq.n	800ed14 <_dtoa_r+0x5b4>
 800ec88:	494c      	ldr	r1, [pc, #304]	; (800edbc <_dtoa_r+0x65c>)
 800ec8a:	2000      	movs	r0, #0
 800ec8c:	f7f1 fdde 	bl	800084c <__aeabi_ddiv>
 800ec90:	ec53 2b18 	vmov	r2, r3, d8
 800ec94:	f7f1 faf8 	bl	8000288 <__aeabi_dsub>
 800ec98:	9d00      	ldr	r5, [sp, #0]
 800ec9a:	ec41 0b18 	vmov	d8, r0, r1
 800ec9e:	4639      	mov	r1, r7
 800eca0:	4630      	mov	r0, r6
 800eca2:	f7f1 ff59 	bl	8000b58 <__aeabi_d2iz>
 800eca6:	900c      	str	r0, [sp, #48]	; 0x30
 800eca8:	f7f1 fc3c 	bl	8000524 <__aeabi_i2d>
 800ecac:	4602      	mov	r2, r0
 800ecae:	460b      	mov	r3, r1
 800ecb0:	4630      	mov	r0, r6
 800ecb2:	4639      	mov	r1, r7
 800ecb4:	f7f1 fae8 	bl	8000288 <__aeabi_dsub>
 800ecb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ecba:	3330      	adds	r3, #48	; 0x30
 800ecbc:	f805 3b01 	strb.w	r3, [r5], #1
 800ecc0:	ec53 2b18 	vmov	r2, r3, d8
 800ecc4:	4606      	mov	r6, r0
 800ecc6:	460f      	mov	r7, r1
 800ecc8:	f7f1 ff08 	bl	8000adc <__aeabi_dcmplt>
 800eccc:	2800      	cmp	r0, #0
 800ecce:	d165      	bne.n	800ed9c <_dtoa_r+0x63c>
 800ecd0:	4632      	mov	r2, r6
 800ecd2:	463b      	mov	r3, r7
 800ecd4:	4935      	ldr	r1, [pc, #212]	; (800edac <_dtoa_r+0x64c>)
 800ecd6:	2000      	movs	r0, #0
 800ecd8:	f7f1 fad6 	bl	8000288 <__aeabi_dsub>
 800ecdc:	ec53 2b18 	vmov	r2, r3, d8
 800ece0:	f7f1 fefc 	bl	8000adc <__aeabi_dcmplt>
 800ece4:	2800      	cmp	r0, #0
 800ece6:	f040 80b9 	bne.w	800ee5c <_dtoa_r+0x6fc>
 800ecea:	9b02      	ldr	r3, [sp, #8]
 800ecec:	429d      	cmp	r5, r3
 800ecee:	f43f af75 	beq.w	800ebdc <_dtoa_r+0x47c>
 800ecf2:	4b2f      	ldr	r3, [pc, #188]	; (800edb0 <_dtoa_r+0x650>)
 800ecf4:	ec51 0b18 	vmov	r0, r1, d8
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	f7f1 fc7d 	bl	80005f8 <__aeabi_dmul>
 800ecfe:	4b2c      	ldr	r3, [pc, #176]	; (800edb0 <_dtoa_r+0x650>)
 800ed00:	ec41 0b18 	vmov	d8, r0, r1
 800ed04:	2200      	movs	r2, #0
 800ed06:	4630      	mov	r0, r6
 800ed08:	4639      	mov	r1, r7
 800ed0a:	f7f1 fc75 	bl	80005f8 <__aeabi_dmul>
 800ed0e:	4606      	mov	r6, r0
 800ed10:	460f      	mov	r7, r1
 800ed12:	e7c4      	b.n	800ec9e <_dtoa_r+0x53e>
 800ed14:	ec51 0b17 	vmov	r0, r1, d7
 800ed18:	f7f1 fc6e 	bl	80005f8 <__aeabi_dmul>
 800ed1c:	9b02      	ldr	r3, [sp, #8]
 800ed1e:	9d00      	ldr	r5, [sp, #0]
 800ed20:	930c      	str	r3, [sp, #48]	; 0x30
 800ed22:	ec41 0b18 	vmov	d8, r0, r1
 800ed26:	4639      	mov	r1, r7
 800ed28:	4630      	mov	r0, r6
 800ed2a:	f7f1 ff15 	bl	8000b58 <__aeabi_d2iz>
 800ed2e:	9011      	str	r0, [sp, #68]	; 0x44
 800ed30:	f7f1 fbf8 	bl	8000524 <__aeabi_i2d>
 800ed34:	4602      	mov	r2, r0
 800ed36:	460b      	mov	r3, r1
 800ed38:	4630      	mov	r0, r6
 800ed3a:	4639      	mov	r1, r7
 800ed3c:	f7f1 faa4 	bl	8000288 <__aeabi_dsub>
 800ed40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ed42:	3330      	adds	r3, #48	; 0x30
 800ed44:	f805 3b01 	strb.w	r3, [r5], #1
 800ed48:	9b02      	ldr	r3, [sp, #8]
 800ed4a:	429d      	cmp	r5, r3
 800ed4c:	4606      	mov	r6, r0
 800ed4e:	460f      	mov	r7, r1
 800ed50:	f04f 0200 	mov.w	r2, #0
 800ed54:	d134      	bne.n	800edc0 <_dtoa_r+0x660>
 800ed56:	4b19      	ldr	r3, [pc, #100]	; (800edbc <_dtoa_r+0x65c>)
 800ed58:	ec51 0b18 	vmov	r0, r1, d8
 800ed5c:	f7f1 fa96 	bl	800028c <__adddf3>
 800ed60:	4602      	mov	r2, r0
 800ed62:	460b      	mov	r3, r1
 800ed64:	4630      	mov	r0, r6
 800ed66:	4639      	mov	r1, r7
 800ed68:	f7f1 fed6 	bl	8000b18 <__aeabi_dcmpgt>
 800ed6c:	2800      	cmp	r0, #0
 800ed6e:	d175      	bne.n	800ee5c <_dtoa_r+0x6fc>
 800ed70:	ec53 2b18 	vmov	r2, r3, d8
 800ed74:	4911      	ldr	r1, [pc, #68]	; (800edbc <_dtoa_r+0x65c>)
 800ed76:	2000      	movs	r0, #0
 800ed78:	f7f1 fa86 	bl	8000288 <__aeabi_dsub>
 800ed7c:	4602      	mov	r2, r0
 800ed7e:	460b      	mov	r3, r1
 800ed80:	4630      	mov	r0, r6
 800ed82:	4639      	mov	r1, r7
 800ed84:	f7f1 feaa 	bl	8000adc <__aeabi_dcmplt>
 800ed88:	2800      	cmp	r0, #0
 800ed8a:	f43f af27 	beq.w	800ebdc <_dtoa_r+0x47c>
 800ed8e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ed90:	1e6b      	subs	r3, r5, #1
 800ed92:	930c      	str	r3, [sp, #48]	; 0x30
 800ed94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ed98:	2b30      	cmp	r3, #48	; 0x30
 800ed9a:	d0f8      	beq.n	800ed8e <_dtoa_r+0x62e>
 800ed9c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800eda0:	e04a      	b.n	800ee38 <_dtoa_r+0x6d8>
 800eda2:	bf00      	nop
 800eda4:	08012958 	.word	0x08012958
 800eda8:	08012930 	.word	0x08012930
 800edac:	3ff00000 	.word	0x3ff00000
 800edb0:	40240000 	.word	0x40240000
 800edb4:	401c0000 	.word	0x401c0000
 800edb8:	40140000 	.word	0x40140000
 800edbc:	3fe00000 	.word	0x3fe00000
 800edc0:	4baf      	ldr	r3, [pc, #700]	; (800f080 <_dtoa_r+0x920>)
 800edc2:	f7f1 fc19 	bl	80005f8 <__aeabi_dmul>
 800edc6:	4606      	mov	r6, r0
 800edc8:	460f      	mov	r7, r1
 800edca:	e7ac      	b.n	800ed26 <_dtoa_r+0x5c6>
 800edcc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800edd0:	9d00      	ldr	r5, [sp, #0]
 800edd2:	4642      	mov	r2, r8
 800edd4:	464b      	mov	r3, r9
 800edd6:	4630      	mov	r0, r6
 800edd8:	4639      	mov	r1, r7
 800edda:	f7f1 fd37 	bl	800084c <__aeabi_ddiv>
 800edde:	f7f1 febb 	bl	8000b58 <__aeabi_d2iz>
 800ede2:	9002      	str	r0, [sp, #8]
 800ede4:	f7f1 fb9e 	bl	8000524 <__aeabi_i2d>
 800ede8:	4642      	mov	r2, r8
 800edea:	464b      	mov	r3, r9
 800edec:	f7f1 fc04 	bl	80005f8 <__aeabi_dmul>
 800edf0:	4602      	mov	r2, r0
 800edf2:	460b      	mov	r3, r1
 800edf4:	4630      	mov	r0, r6
 800edf6:	4639      	mov	r1, r7
 800edf8:	f7f1 fa46 	bl	8000288 <__aeabi_dsub>
 800edfc:	9e02      	ldr	r6, [sp, #8]
 800edfe:	9f01      	ldr	r7, [sp, #4]
 800ee00:	3630      	adds	r6, #48	; 0x30
 800ee02:	f805 6b01 	strb.w	r6, [r5], #1
 800ee06:	9e00      	ldr	r6, [sp, #0]
 800ee08:	1bae      	subs	r6, r5, r6
 800ee0a:	42b7      	cmp	r7, r6
 800ee0c:	4602      	mov	r2, r0
 800ee0e:	460b      	mov	r3, r1
 800ee10:	d137      	bne.n	800ee82 <_dtoa_r+0x722>
 800ee12:	f7f1 fa3b 	bl	800028c <__adddf3>
 800ee16:	4642      	mov	r2, r8
 800ee18:	464b      	mov	r3, r9
 800ee1a:	4606      	mov	r6, r0
 800ee1c:	460f      	mov	r7, r1
 800ee1e:	f7f1 fe7b 	bl	8000b18 <__aeabi_dcmpgt>
 800ee22:	b9c8      	cbnz	r0, 800ee58 <_dtoa_r+0x6f8>
 800ee24:	4642      	mov	r2, r8
 800ee26:	464b      	mov	r3, r9
 800ee28:	4630      	mov	r0, r6
 800ee2a:	4639      	mov	r1, r7
 800ee2c:	f7f1 fe4c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee30:	b110      	cbz	r0, 800ee38 <_dtoa_r+0x6d8>
 800ee32:	9b02      	ldr	r3, [sp, #8]
 800ee34:	07d9      	lsls	r1, r3, #31
 800ee36:	d40f      	bmi.n	800ee58 <_dtoa_r+0x6f8>
 800ee38:	4620      	mov	r0, r4
 800ee3a:	4659      	mov	r1, fp
 800ee3c:	f000 ff2a 	bl	800fc94 <_Bfree>
 800ee40:	2300      	movs	r3, #0
 800ee42:	702b      	strb	r3, [r5, #0]
 800ee44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ee46:	f10a 0001 	add.w	r0, sl, #1
 800ee4a:	6018      	str	r0, [r3, #0]
 800ee4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	f43f acd8 	beq.w	800e804 <_dtoa_r+0xa4>
 800ee54:	601d      	str	r5, [r3, #0]
 800ee56:	e4d5      	b.n	800e804 <_dtoa_r+0xa4>
 800ee58:	f8cd a01c 	str.w	sl, [sp, #28]
 800ee5c:	462b      	mov	r3, r5
 800ee5e:	461d      	mov	r5, r3
 800ee60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ee64:	2a39      	cmp	r2, #57	; 0x39
 800ee66:	d108      	bne.n	800ee7a <_dtoa_r+0x71a>
 800ee68:	9a00      	ldr	r2, [sp, #0]
 800ee6a:	429a      	cmp	r2, r3
 800ee6c:	d1f7      	bne.n	800ee5e <_dtoa_r+0x6fe>
 800ee6e:	9a07      	ldr	r2, [sp, #28]
 800ee70:	9900      	ldr	r1, [sp, #0]
 800ee72:	3201      	adds	r2, #1
 800ee74:	9207      	str	r2, [sp, #28]
 800ee76:	2230      	movs	r2, #48	; 0x30
 800ee78:	700a      	strb	r2, [r1, #0]
 800ee7a:	781a      	ldrb	r2, [r3, #0]
 800ee7c:	3201      	adds	r2, #1
 800ee7e:	701a      	strb	r2, [r3, #0]
 800ee80:	e78c      	b.n	800ed9c <_dtoa_r+0x63c>
 800ee82:	4b7f      	ldr	r3, [pc, #508]	; (800f080 <_dtoa_r+0x920>)
 800ee84:	2200      	movs	r2, #0
 800ee86:	f7f1 fbb7 	bl	80005f8 <__aeabi_dmul>
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	4606      	mov	r6, r0
 800ee90:	460f      	mov	r7, r1
 800ee92:	f7f1 fe19 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee96:	2800      	cmp	r0, #0
 800ee98:	d09b      	beq.n	800edd2 <_dtoa_r+0x672>
 800ee9a:	e7cd      	b.n	800ee38 <_dtoa_r+0x6d8>
 800ee9c:	9a08      	ldr	r2, [sp, #32]
 800ee9e:	2a00      	cmp	r2, #0
 800eea0:	f000 80c4 	beq.w	800f02c <_dtoa_r+0x8cc>
 800eea4:	9a05      	ldr	r2, [sp, #20]
 800eea6:	2a01      	cmp	r2, #1
 800eea8:	f300 80a8 	bgt.w	800effc <_dtoa_r+0x89c>
 800eeac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800eeae:	2a00      	cmp	r2, #0
 800eeb0:	f000 80a0 	beq.w	800eff4 <_dtoa_r+0x894>
 800eeb4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800eeb8:	9e06      	ldr	r6, [sp, #24]
 800eeba:	4645      	mov	r5, r8
 800eebc:	9a04      	ldr	r2, [sp, #16]
 800eebe:	2101      	movs	r1, #1
 800eec0:	441a      	add	r2, r3
 800eec2:	4620      	mov	r0, r4
 800eec4:	4498      	add	r8, r3
 800eec6:	9204      	str	r2, [sp, #16]
 800eec8:	f000 ffea 	bl	800fea0 <__i2b>
 800eecc:	4607      	mov	r7, r0
 800eece:	2d00      	cmp	r5, #0
 800eed0:	dd0b      	ble.n	800eeea <_dtoa_r+0x78a>
 800eed2:	9b04      	ldr	r3, [sp, #16]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	dd08      	ble.n	800eeea <_dtoa_r+0x78a>
 800eed8:	42ab      	cmp	r3, r5
 800eeda:	9a04      	ldr	r2, [sp, #16]
 800eedc:	bfa8      	it	ge
 800eede:	462b      	movge	r3, r5
 800eee0:	eba8 0803 	sub.w	r8, r8, r3
 800eee4:	1aed      	subs	r5, r5, r3
 800eee6:	1ad3      	subs	r3, r2, r3
 800eee8:	9304      	str	r3, [sp, #16]
 800eeea:	9b06      	ldr	r3, [sp, #24]
 800eeec:	b1fb      	cbz	r3, 800ef2e <_dtoa_r+0x7ce>
 800eeee:	9b08      	ldr	r3, [sp, #32]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	f000 809f 	beq.w	800f034 <_dtoa_r+0x8d4>
 800eef6:	2e00      	cmp	r6, #0
 800eef8:	dd11      	ble.n	800ef1e <_dtoa_r+0x7be>
 800eefa:	4639      	mov	r1, r7
 800eefc:	4632      	mov	r2, r6
 800eefe:	4620      	mov	r0, r4
 800ef00:	f001 f88a 	bl	8010018 <__pow5mult>
 800ef04:	465a      	mov	r2, fp
 800ef06:	4601      	mov	r1, r0
 800ef08:	4607      	mov	r7, r0
 800ef0a:	4620      	mov	r0, r4
 800ef0c:	f000 ffde 	bl	800fecc <__multiply>
 800ef10:	4659      	mov	r1, fp
 800ef12:	9007      	str	r0, [sp, #28]
 800ef14:	4620      	mov	r0, r4
 800ef16:	f000 febd 	bl	800fc94 <_Bfree>
 800ef1a:	9b07      	ldr	r3, [sp, #28]
 800ef1c:	469b      	mov	fp, r3
 800ef1e:	9b06      	ldr	r3, [sp, #24]
 800ef20:	1b9a      	subs	r2, r3, r6
 800ef22:	d004      	beq.n	800ef2e <_dtoa_r+0x7ce>
 800ef24:	4659      	mov	r1, fp
 800ef26:	4620      	mov	r0, r4
 800ef28:	f001 f876 	bl	8010018 <__pow5mult>
 800ef2c:	4683      	mov	fp, r0
 800ef2e:	2101      	movs	r1, #1
 800ef30:	4620      	mov	r0, r4
 800ef32:	f000 ffb5 	bl	800fea0 <__i2b>
 800ef36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	4606      	mov	r6, r0
 800ef3c:	dd7c      	ble.n	800f038 <_dtoa_r+0x8d8>
 800ef3e:	461a      	mov	r2, r3
 800ef40:	4601      	mov	r1, r0
 800ef42:	4620      	mov	r0, r4
 800ef44:	f001 f868 	bl	8010018 <__pow5mult>
 800ef48:	9b05      	ldr	r3, [sp, #20]
 800ef4a:	2b01      	cmp	r3, #1
 800ef4c:	4606      	mov	r6, r0
 800ef4e:	dd76      	ble.n	800f03e <_dtoa_r+0x8de>
 800ef50:	2300      	movs	r3, #0
 800ef52:	9306      	str	r3, [sp, #24]
 800ef54:	6933      	ldr	r3, [r6, #16]
 800ef56:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ef5a:	6918      	ldr	r0, [r3, #16]
 800ef5c:	f000 ff50 	bl	800fe00 <__hi0bits>
 800ef60:	f1c0 0020 	rsb	r0, r0, #32
 800ef64:	9b04      	ldr	r3, [sp, #16]
 800ef66:	4418      	add	r0, r3
 800ef68:	f010 001f 	ands.w	r0, r0, #31
 800ef6c:	f000 8086 	beq.w	800f07c <_dtoa_r+0x91c>
 800ef70:	f1c0 0320 	rsb	r3, r0, #32
 800ef74:	2b04      	cmp	r3, #4
 800ef76:	dd7f      	ble.n	800f078 <_dtoa_r+0x918>
 800ef78:	f1c0 001c 	rsb	r0, r0, #28
 800ef7c:	9b04      	ldr	r3, [sp, #16]
 800ef7e:	4403      	add	r3, r0
 800ef80:	4480      	add	r8, r0
 800ef82:	4405      	add	r5, r0
 800ef84:	9304      	str	r3, [sp, #16]
 800ef86:	f1b8 0f00 	cmp.w	r8, #0
 800ef8a:	dd05      	ble.n	800ef98 <_dtoa_r+0x838>
 800ef8c:	4659      	mov	r1, fp
 800ef8e:	4642      	mov	r2, r8
 800ef90:	4620      	mov	r0, r4
 800ef92:	f001 f89b 	bl	80100cc <__lshift>
 800ef96:	4683      	mov	fp, r0
 800ef98:	9b04      	ldr	r3, [sp, #16]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	dd05      	ble.n	800efaa <_dtoa_r+0x84a>
 800ef9e:	4631      	mov	r1, r6
 800efa0:	461a      	mov	r2, r3
 800efa2:	4620      	mov	r0, r4
 800efa4:	f001 f892 	bl	80100cc <__lshift>
 800efa8:	4606      	mov	r6, r0
 800efaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800efac:	2b00      	cmp	r3, #0
 800efae:	d069      	beq.n	800f084 <_dtoa_r+0x924>
 800efb0:	4631      	mov	r1, r6
 800efb2:	4658      	mov	r0, fp
 800efb4:	f001 f8f6 	bl	80101a4 <__mcmp>
 800efb8:	2800      	cmp	r0, #0
 800efba:	da63      	bge.n	800f084 <_dtoa_r+0x924>
 800efbc:	2300      	movs	r3, #0
 800efbe:	4659      	mov	r1, fp
 800efc0:	220a      	movs	r2, #10
 800efc2:	4620      	mov	r0, r4
 800efc4:	f000 fe88 	bl	800fcd8 <__multadd>
 800efc8:	9b08      	ldr	r3, [sp, #32]
 800efca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800efce:	4683      	mov	fp, r0
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	f000 818f 	beq.w	800f2f4 <_dtoa_r+0xb94>
 800efd6:	4639      	mov	r1, r7
 800efd8:	2300      	movs	r3, #0
 800efda:	220a      	movs	r2, #10
 800efdc:	4620      	mov	r0, r4
 800efde:	f000 fe7b 	bl	800fcd8 <__multadd>
 800efe2:	f1b9 0f00 	cmp.w	r9, #0
 800efe6:	4607      	mov	r7, r0
 800efe8:	f300 808e 	bgt.w	800f108 <_dtoa_r+0x9a8>
 800efec:	9b05      	ldr	r3, [sp, #20]
 800efee:	2b02      	cmp	r3, #2
 800eff0:	dc50      	bgt.n	800f094 <_dtoa_r+0x934>
 800eff2:	e089      	b.n	800f108 <_dtoa_r+0x9a8>
 800eff4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eff6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800effa:	e75d      	b.n	800eeb8 <_dtoa_r+0x758>
 800effc:	9b01      	ldr	r3, [sp, #4]
 800effe:	1e5e      	subs	r6, r3, #1
 800f000:	9b06      	ldr	r3, [sp, #24]
 800f002:	42b3      	cmp	r3, r6
 800f004:	bfbf      	itttt	lt
 800f006:	9b06      	ldrlt	r3, [sp, #24]
 800f008:	9606      	strlt	r6, [sp, #24]
 800f00a:	1af2      	sublt	r2, r6, r3
 800f00c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800f00e:	bfb6      	itet	lt
 800f010:	189b      	addlt	r3, r3, r2
 800f012:	1b9e      	subge	r6, r3, r6
 800f014:	930d      	strlt	r3, [sp, #52]	; 0x34
 800f016:	9b01      	ldr	r3, [sp, #4]
 800f018:	bfb8      	it	lt
 800f01a:	2600      	movlt	r6, #0
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	bfb5      	itete	lt
 800f020:	eba8 0503 	sublt.w	r5, r8, r3
 800f024:	9b01      	ldrge	r3, [sp, #4]
 800f026:	2300      	movlt	r3, #0
 800f028:	4645      	movge	r5, r8
 800f02a:	e747      	b.n	800eebc <_dtoa_r+0x75c>
 800f02c:	9e06      	ldr	r6, [sp, #24]
 800f02e:	9f08      	ldr	r7, [sp, #32]
 800f030:	4645      	mov	r5, r8
 800f032:	e74c      	b.n	800eece <_dtoa_r+0x76e>
 800f034:	9a06      	ldr	r2, [sp, #24]
 800f036:	e775      	b.n	800ef24 <_dtoa_r+0x7c4>
 800f038:	9b05      	ldr	r3, [sp, #20]
 800f03a:	2b01      	cmp	r3, #1
 800f03c:	dc18      	bgt.n	800f070 <_dtoa_r+0x910>
 800f03e:	9b02      	ldr	r3, [sp, #8]
 800f040:	b9b3      	cbnz	r3, 800f070 <_dtoa_r+0x910>
 800f042:	9b03      	ldr	r3, [sp, #12]
 800f044:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f048:	b9a3      	cbnz	r3, 800f074 <_dtoa_r+0x914>
 800f04a:	9b03      	ldr	r3, [sp, #12]
 800f04c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f050:	0d1b      	lsrs	r3, r3, #20
 800f052:	051b      	lsls	r3, r3, #20
 800f054:	b12b      	cbz	r3, 800f062 <_dtoa_r+0x902>
 800f056:	9b04      	ldr	r3, [sp, #16]
 800f058:	3301      	adds	r3, #1
 800f05a:	9304      	str	r3, [sp, #16]
 800f05c:	f108 0801 	add.w	r8, r8, #1
 800f060:	2301      	movs	r3, #1
 800f062:	9306      	str	r3, [sp, #24]
 800f064:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f066:	2b00      	cmp	r3, #0
 800f068:	f47f af74 	bne.w	800ef54 <_dtoa_r+0x7f4>
 800f06c:	2001      	movs	r0, #1
 800f06e:	e779      	b.n	800ef64 <_dtoa_r+0x804>
 800f070:	2300      	movs	r3, #0
 800f072:	e7f6      	b.n	800f062 <_dtoa_r+0x902>
 800f074:	9b02      	ldr	r3, [sp, #8]
 800f076:	e7f4      	b.n	800f062 <_dtoa_r+0x902>
 800f078:	d085      	beq.n	800ef86 <_dtoa_r+0x826>
 800f07a:	4618      	mov	r0, r3
 800f07c:	301c      	adds	r0, #28
 800f07e:	e77d      	b.n	800ef7c <_dtoa_r+0x81c>
 800f080:	40240000 	.word	0x40240000
 800f084:	9b01      	ldr	r3, [sp, #4]
 800f086:	2b00      	cmp	r3, #0
 800f088:	dc38      	bgt.n	800f0fc <_dtoa_r+0x99c>
 800f08a:	9b05      	ldr	r3, [sp, #20]
 800f08c:	2b02      	cmp	r3, #2
 800f08e:	dd35      	ble.n	800f0fc <_dtoa_r+0x99c>
 800f090:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f094:	f1b9 0f00 	cmp.w	r9, #0
 800f098:	d10d      	bne.n	800f0b6 <_dtoa_r+0x956>
 800f09a:	4631      	mov	r1, r6
 800f09c:	464b      	mov	r3, r9
 800f09e:	2205      	movs	r2, #5
 800f0a0:	4620      	mov	r0, r4
 800f0a2:	f000 fe19 	bl	800fcd8 <__multadd>
 800f0a6:	4601      	mov	r1, r0
 800f0a8:	4606      	mov	r6, r0
 800f0aa:	4658      	mov	r0, fp
 800f0ac:	f001 f87a 	bl	80101a4 <__mcmp>
 800f0b0:	2800      	cmp	r0, #0
 800f0b2:	f73f adbd 	bgt.w	800ec30 <_dtoa_r+0x4d0>
 800f0b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0b8:	9d00      	ldr	r5, [sp, #0]
 800f0ba:	ea6f 0a03 	mvn.w	sl, r3
 800f0be:	f04f 0800 	mov.w	r8, #0
 800f0c2:	4631      	mov	r1, r6
 800f0c4:	4620      	mov	r0, r4
 800f0c6:	f000 fde5 	bl	800fc94 <_Bfree>
 800f0ca:	2f00      	cmp	r7, #0
 800f0cc:	f43f aeb4 	beq.w	800ee38 <_dtoa_r+0x6d8>
 800f0d0:	f1b8 0f00 	cmp.w	r8, #0
 800f0d4:	d005      	beq.n	800f0e2 <_dtoa_r+0x982>
 800f0d6:	45b8      	cmp	r8, r7
 800f0d8:	d003      	beq.n	800f0e2 <_dtoa_r+0x982>
 800f0da:	4641      	mov	r1, r8
 800f0dc:	4620      	mov	r0, r4
 800f0de:	f000 fdd9 	bl	800fc94 <_Bfree>
 800f0e2:	4639      	mov	r1, r7
 800f0e4:	4620      	mov	r0, r4
 800f0e6:	f000 fdd5 	bl	800fc94 <_Bfree>
 800f0ea:	e6a5      	b.n	800ee38 <_dtoa_r+0x6d8>
 800f0ec:	2600      	movs	r6, #0
 800f0ee:	4637      	mov	r7, r6
 800f0f0:	e7e1      	b.n	800f0b6 <_dtoa_r+0x956>
 800f0f2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f0f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800f0f8:	4637      	mov	r7, r6
 800f0fa:	e599      	b.n	800ec30 <_dtoa_r+0x4d0>
 800f0fc:	9b08      	ldr	r3, [sp, #32]
 800f0fe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f102:	2b00      	cmp	r3, #0
 800f104:	f000 80fd 	beq.w	800f302 <_dtoa_r+0xba2>
 800f108:	2d00      	cmp	r5, #0
 800f10a:	dd05      	ble.n	800f118 <_dtoa_r+0x9b8>
 800f10c:	4639      	mov	r1, r7
 800f10e:	462a      	mov	r2, r5
 800f110:	4620      	mov	r0, r4
 800f112:	f000 ffdb 	bl	80100cc <__lshift>
 800f116:	4607      	mov	r7, r0
 800f118:	9b06      	ldr	r3, [sp, #24]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d05c      	beq.n	800f1d8 <_dtoa_r+0xa78>
 800f11e:	6879      	ldr	r1, [r7, #4]
 800f120:	4620      	mov	r0, r4
 800f122:	f000 fd77 	bl	800fc14 <_Balloc>
 800f126:	4605      	mov	r5, r0
 800f128:	b928      	cbnz	r0, 800f136 <_dtoa_r+0x9d6>
 800f12a:	4b80      	ldr	r3, [pc, #512]	; (800f32c <_dtoa_r+0xbcc>)
 800f12c:	4602      	mov	r2, r0
 800f12e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f132:	f7ff bb2e 	b.w	800e792 <_dtoa_r+0x32>
 800f136:	693a      	ldr	r2, [r7, #16]
 800f138:	3202      	adds	r2, #2
 800f13a:	0092      	lsls	r2, r2, #2
 800f13c:	f107 010c 	add.w	r1, r7, #12
 800f140:	300c      	adds	r0, #12
 800f142:	f7fd fbde 	bl	800c902 <memcpy>
 800f146:	2201      	movs	r2, #1
 800f148:	4629      	mov	r1, r5
 800f14a:	4620      	mov	r0, r4
 800f14c:	f000 ffbe 	bl	80100cc <__lshift>
 800f150:	9b00      	ldr	r3, [sp, #0]
 800f152:	3301      	adds	r3, #1
 800f154:	9301      	str	r3, [sp, #4]
 800f156:	9b00      	ldr	r3, [sp, #0]
 800f158:	444b      	add	r3, r9
 800f15a:	9307      	str	r3, [sp, #28]
 800f15c:	9b02      	ldr	r3, [sp, #8]
 800f15e:	f003 0301 	and.w	r3, r3, #1
 800f162:	46b8      	mov	r8, r7
 800f164:	9306      	str	r3, [sp, #24]
 800f166:	4607      	mov	r7, r0
 800f168:	9b01      	ldr	r3, [sp, #4]
 800f16a:	4631      	mov	r1, r6
 800f16c:	3b01      	subs	r3, #1
 800f16e:	4658      	mov	r0, fp
 800f170:	9302      	str	r3, [sp, #8]
 800f172:	f7ff fa69 	bl	800e648 <quorem>
 800f176:	4603      	mov	r3, r0
 800f178:	3330      	adds	r3, #48	; 0x30
 800f17a:	9004      	str	r0, [sp, #16]
 800f17c:	4641      	mov	r1, r8
 800f17e:	4658      	mov	r0, fp
 800f180:	9308      	str	r3, [sp, #32]
 800f182:	f001 f80f 	bl	80101a4 <__mcmp>
 800f186:	463a      	mov	r2, r7
 800f188:	4681      	mov	r9, r0
 800f18a:	4631      	mov	r1, r6
 800f18c:	4620      	mov	r0, r4
 800f18e:	f001 f825 	bl	80101dc <__mdiff>
 800f192:	68c2      	ldr	r2, [r0, #12]
 800f194:	9b08      	ldr	r3, [sp, #32]
 800f196:	4605      	mov	r5, r0
 800f198:	bb02      	cbnz	r2, 800f1dc <_dtoa_r+0xa7c>
 800f19a:	4601      	mov	r1, r0
 800f19c:	4658      	mov	r0, fp
 800f19e:	f001 f801 	bl	80101a4 <__mcmp>
 800f1a2:	9b08      	ldr	r3, [sp, #32]
 800f1a4:	4602      	mov	r2, r0
 800f1a6:	4629      	mov	r1, r5
 800f1a8:	4620      	mov	r0, r4
 800f1aa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800f1ae:	f000 fd71 	bl	800fc94 <_Bfree>
 800f1b2:	9b05      	ldr	r3, [sp, #20]
 800f1b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f1b6:	9d01      	ldr	r5, [sp, #4]
 800f1b8:	ea43 0102 	orr.w	r1, r3, r2
 800f1bc:	9b06      	ldr	r3, [sp, #24]
 800f1be:	430b      	orrs	r3, r1
 800f1c0:	9b08      	ldr	r3, [sp, #32]
 800f1c2:	d10d      	bne.n	800f1e0 <_dtoa_r+0xa80>
 800f1c4:	2b39      	cmp	r3, #57	; 0x39
 800f1c6:	d029      	beq.n	800f21c <_dtoa_r+0xabc>
 800f1c8:	f1b9 0f00 	cmp.w	r9, #0
 800f1cc:	dd01      	ble.n	800f1d2 <_dtoa_r+0xa72>
 800f1ce:	9b04      	ldr	r3, [sp, #16]
 800f1d0:	3331      	adds	r3, #49	; 0x31
 800f1d2:	9a02      	ldr	r2, [sp, #8]
 800f1d4:	7013      	strb	r3, [r2, #0]
 800f1d6:	e774      	b.n	800f0c2 <_dtoa_r+0x962>
 800f1d8:	4638      	mov	r0, r7
 800f1da:	e7b9      	b.n	800f150 <_dtoa_r+0x9f0>
 800f1dc:	2201      	movs	r2, #1
 800f1de:	e7e2      	b.n	800f1a6 <_dtoa_r+0xa46>
 800f1e0:	f1b9 0f00 	cmp.w	r9, #0
 800f1e4:	db06      	blt.n	800f1f4 <_dtoa_r+0xa94>
 800f1e6:	9905      	ldr	r1, [sp, #20]
 800f1e8:	ea41 0909 	orr.w	r9, r1, r9
 800f1ec:	9906      	ldr	r1, [sp, #24]
 800f1ee:	ea59 0101 	orrs.w	r1, r9, r1
 800f1f2:	d120      	bne.n	800f236 <_dtoa_r+0xad6>
 800f1f4:	2a00      	cmp	r2, #0
 800f1f6:	ddec      	ble.n	800f1d2 <_dtoa_r+0xa72>
 800f1f8:	4659      	mov	r1, fp
 800f1fa:	2201      	movs	r2, #1
 800f1fc:	4620      	mov	r0, r4
 800f1fe:	9301      	str	r3, [sp, #4]
 800f200:	f000 ff64 	bl	80100cc <__lshift>
 800f204:	4631      	mov	r1, r6
 800f206:	4683      	mov	fp, r0
 800f208:	f000 ffcc 	bl	80101a4 <__mcmp>
 800f20c:	2800      	cmp	r0, #0
 800f20e:	9b01      	ldr	r3, [sp, #4]
 800f210:	dc02      	bgt.n	800f218 <_dtoa_r+0xab8>
 800f212:	d1de      	bne.n	800f1d2 <_dtoa_r+0xa72>
 800f214:	07da      	lsls	r2, r3, #31
 800f216:	d5dc      	bpl.n	800f1d2 <_dtoa_r+0xa72>
 800f218:	2b39      	cmp	r3, #57	; 0x39
 800f21a:	d1d8      	bne.n	800f1ce <_dtoa_r+0xa6e>
 800f21c:	9a02      	ldr	r2, [sp, #8]
 800f21e:	2339      	movs	r3, #57	; 0x39
 800f220:	7013      	strb	r3, [r2, #0]
 800f222:	462b      	mov	r3, r5
 800f224:	461d      	mov	r5, r3
 800f226:	3b01      	subs	r3, #1
 800f228:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f22c:	2a39      	cmp	r2, #57	; 0x39
 800f22e:	d050      	beq.n	800f2d2 <_dtoa_r+0xb72>
 800f230:	3201      	adds	r2, #1
 800f232:	701a      	strb	r2, [r3, #0]
 800f234:	e745      	b.n	800f0c2 <_dtoa_r+0x962>
 800f236:	2a00      	cmp	r2, #0
 800f238:	dd03      	ble.n	800f242 <_dtoa_r+0xae2>
 800f23a:	2b39      	cmp	r3, #57	; 0x39
 800f23c:	d0ee      	beq.n	800f21c <_dtoa_r+0xabc>
 800f23e:	3301      	adds	r3, #1
 800f240:	e7c7      	b.n	800f1d2 <_dtoa_r+0xa72>
 800f242:	9a01      	ldr	r2, [sp, #4]
 800f244:	9907      	ldr	r1, [sp, #28]
 800f246:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f24a:	428a      	cmp	r2, r1
 800f24c:	d02a      	beq.n	800f2a4 <_dtoa_r+0xb44>
 800f24e:	4659      	mov	r1, fp
 800f250:	2300      	movs	r3, #0
 800f252:	220a      	movs	r2, #10
 800f254:	4620      	mov	r0, r4
 800f256:	f000 fd3f 	bl	800fcd8 <__multadd>
 800f25a:	45b8      	cmp	r8, r7
 800f25c:	4683      	mov	fp, r0
 800f25e:	f04f 0300 	mov.w	r3, #0
 800f262:	f04f 020a 	mov.w	r2, #10
 800f266:	4641      	mov	r1, r8
 800f268:	4620      	mov	r0, r4
 800f26a:	d107      	bne.n	800f27c <_dtoa_r+0xb1c>
 800f26c:	f000 fd34 	bl	800fcd8 <__multadd>
 800f270:	4680      	mov	r8, r0
 800f272:	4607      	mov	r7, r0
 800f274:	9b01      	ldr	r3, [sp, #4]
 800f276:	3301      	adds	r3, #1
 800f278:	9301      	str	r3, [sp, #4]
 800f27a:	e775      	b.n	800f168 <_dtoa_r+0xa08>
 800f27c:	f000 fd2c 	bl	800fcd8 <__multadd>
 800f280:	4639      	mov	r1, r7
 800f282:	4680      	mov	r8, r0
 800f284:	2300      	movs	r3, #0
 800f286:	220a      	movs	r2, #10
 800f288:	4620      	mov	r0, r4
 800f28a:	f000 fd25 	bl	800fcd8 <__multadd>
 800f28e:	4607      	mov	r7, r0
 800f290:	e7f0      	b.n	800f274 <_dtoa_r+0xb14>
 800f292:	f1b9 0f00 	cmp.w	r9, #0
 800f296:	9a00      	ldr	r2, [sp, #0]
 800f298:	bfcc      	ite	gt
 800f29a:	464d      	movgt	r5, r9
 800f29c:	2501      	movle	r5, #1
 800f29e:	4415      	add	r5, r2
 800f2a0:	f04f 0800 	mov.w	r8, #0
 800f2a4:	4659      	mov	r1, fp
 800f2a6:	2201      	movs	r2, #1
 800f2a8:	4620      	mov	r0, r4
 800f2aa:	9301      	str	r3, [sp, #4]
 800f2ac:	f000 ff0e 	bl	80100cc <__lshift>
 800f2b0:	4631      	mov	r1, r6
 800f2b2:	4683      	mov	fp, r0
 800f2b4:	f000 ff76 	bl	80101a4 <__mcmp>
 800f2b8:	2800      	cmp	r0, #0
 800f2ba:	dcb2      	bgt.n	800f222 <_dtoa_r+0xac2>
 800f2bc:	d102      	bne.n	800f2c4 <_dtoa_r+0xb64>
 800f2be:	9b01      	ldr	r3, [sp, #4]
 800f2c0:	07db      	lsls	r3, r3, #31
 800f2c2:	d4ae      	bmi.n	800f222 <_dtoa_r+0xac2>
 800f2c4:	462b      	mov	r3, r5
 800f2c6:	461d      	mov	r5, r3
 800f2c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f2cc:	2a30      	cmp	r2, #48	; 0x30
 800f2ce:	d0fa      	beq.n	800f2c6 <_dtoa_r+0xb66>
 800f2d0:	e6f7      	b.n	800f0c2 <_dtoa_r+0x962>
 800f2d2:	9a00      	ldr	r2, [sp, #0]
 800f2d4:	429a      	cmp	r2, r3
 800f2d6:	d1a5      	bne.n	800f224 <_dtoa_r+0xac4>
 800f2d8:	f10a 0a01 	add.w	sl, sl, #1
 800f2dc:	2331      	movs	r3, #49	; 0x31
 800f2de:	e779      	b.n	800f1d4 <_dtoa_r+0xa74>
 800f2e0:	4b13      	ldr	r3, [pc, #76]	; (800f330 <_dtoa_r+0xbd0>)
 800f2e2:	f7ff baaf 	b.w	800e844 <_dtoa_r+0xe4>
 800f2e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	f47f aa86 	bne.w	800e7fa <_dtoa_r+0x9a>
 800f2ee:	4b11      	ldr	r3, [pc, #68]	; (800f334 <_dtoa_r+0xbd4>)
 800f2f0:	f7ff baa8 	b.w	800e844 <_dtoa_r+0xe4>
 800f2f4:	f1b9 0f00 	cmp.w	r9, #0
 800f2f8:	dc03      	bgt.n	800f302 <_dtoa_r+0xba2>
 800f2fa:	9b05      	ldr	r3, [sp, #20]
 800f2fc:	2b02      	cmp	r3, #2
 800f2fe:	f73f aec9 	bgt.w	800f094 <_dtoa_r+0x934>
 800f302:	9d00      	ldr	r5, [sp, #0]
 800f304:	4631      	mov	r1, r6
 800f306:	4658      	mov	r0, fp
 800f308:	f7ff f99e 	bl	800e648 <quorem>
 800f30c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f310:	f805 3b01 	strb.w	r3, [r5], #1
 800f314:	9a00      	ldr	r2, [sp, #0]
 800f316:	1aaa      	subs	r2, r5, r2
 800f318:	4591      	cmp	r9, r2
 800f31a:	ddba      	ble.n	800f292 <_dtoa_r+0xb32>
 800f31c:	4659      	mov	r1, fp
 800f31e:	2300      	movs	r3, #0
 800f320:	220a      	movs	r2, #10
 800f322:	4620      	mov	r0, r4
 800f324:	f000 fcd8 	bl	800fcd8 <__multadd>
 800f328:	4683      	mov	fp, r0
 800f32a:	e7eb      	b.n	800f304 <_dtoa_r+0xba4>
 800f32c:	0801283c 	.word	0x0801283c
 800f330:	0801263c 	.word	0x0801263c
 800f334:	080127b9 	.word	0x080127b9

0800f338 <__sflush_r>:
 800f338:	898a      	ldrh	r2, [r1, #12]
 800f33a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f33e:	4605      	mov	r5, r0
 800f340:	0710      	lsls	r0, r2, #28
 800f342:	460c      	mov	r4, r1
 800f344:	d458      	bmi.n	800f3f8 <__sflush_r+0xc0>
 800f346:	684b      	ldr	r3, [r1, #4]
 800f348:	2b00      	cmp	r3, #0
 800f34a:	dc05      	bgt.n	800f358 <__sflush_r+0x20>
 800f34c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f34e:	2b00      	cmp	r3, #0
 800f350:	dc02      	bgt.n	800f358 <__sflush_r+0x20>
 800f352:	2000      	movs	r0, #0
 800f354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f358:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f35a:	2e00      	cmp	r6, #0
 800f35c:	d0f9      	beq.n	800f352 <__sflush_r+0x1a>
 800f35e:	2300      	movs	r3, #0
 800f360:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f364:	682f      	ldr	r7, [r5, #0]
 800f366:	602b      	str	r3, [r5, #0]
 800f368:	d032      	beq.n	800f3d0 <__sflush_r+0x98>
 800f36a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f36c:	89a3      	ldrh	r3, [r4, #12]
 800f36e:	075a      	lsls	r2, r3, #29
 800f370:	d505      	bpl.n	800f37e <__sflush_r+0x46>
 800f372:	6863      	ldr	r3, [r4, #4]
 800f374:	1ac0      	subs	r0, r0, r3
 800f376:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f378:	b10b      	cbz	r3, 800f37e <__sflush_r+0x46>
 800f37a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f37c:	1ac0      	subs	r0, r0, r3
 800f37e:	2300      	movs	r3, #0
 800f380:	4602      	mov	r2, r0
 800f382:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f384:	6a21      	ldr	r1, [r4, #32]
 800f386:	4628      	mov	r0, r5
 800f388:	47b0      	blx	r6
 800f38a:	1c43      	adds	r3, r0, #1
 800f38c:	89a3      	ldrh	r3, [r4, #12]
 800f38e:	d106      	bne.n	800f39e <__sflush_r+0x66>
 800f390:	6829      	ldr	r1, [r5, #0]
 800f392:	291d      	cmp	r1, #29
 800f394:	d82c      	bhi.n	800f3f0 <__sflush_r+0xb8>
 800f396:	4a2a      	ldr	r2, [pc, #168]	; (800f440 <__sflush_r+0x108>)
 800f398:	40ca      	lsrs	r2, r1
 800f39a:	07d6      	lsls	r6, r2, #31
 800f39c:	d528      	bpl.n	800f3f0 <__sflush_r+0xb8>
 800f39e:	2200      	movs	r2, #0
 800f3a0:	6062      	str	r2, [r4, #4]
 800f3a2:	04d9      	lsls	r1, r3, #19
 800f3a4:	6922      	ldr	r2, [r4, #16]
 800f3a6:	6022      	str	r2, [r4, #0]
 800f3a8:	d504      	bpl.n	800f3b4 <__sflush_r+0x7c>
 800f3aa:	1c42      	adds	r2, r0, #1
 800f3ac:	d101      	bne.n	800f3b2 <__sflush_r+0x7a>
 800f3ae:	682b      	ldr	r3, [r5, #0]
 800f3b0:	b903      	cbnz	r3, 800f3b4 <__sflush_r+0x7c>
 800f3b2:	6560      	str	r0, [r4, #84]	; 0x54
 800f3b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f3b6:	602f      	str	r7, [r5, #0]
 800f3b8:	2900      	cmp	r1, #0
 800f3ba:	d0ca      	beq.n	800f352 <__sflush_r+0x1a>
 800f3bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f3c0:	4299      	cmp	r1, r3
 800f3c2:	d002      	beq.n	800f3ca <__sflush_r+0x92>
 800f3c4:	4628      	mov	r0, r5
 800f3c6:	f001 f8ef 	bl	80105a8 <_free_r>
 800f3ca:	2000      	movs	r0, #0
 800f3cc:	6360      	str	r0, [r4, #52]	; 0x34
 800f3ce:	e7c1      	b.n	800f354 <__sflush_r+0x1c>
 800f3d0:	6a21      	ldr	r1, [r4, #32]
 800f3d2:	2301      	movs	r3, #1
 800f3d4:	4628      	mov	r0, r5
 800f3d6:	47b0      	blx	r6
 800f3d8:	1c41      	adds	r1, r0, #1
 800f3da:	d1c7      	bne.n	800f36c <__sflush_r+0x34>
 800f3dc:	682b      	ldr	r3, [r5, #0]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d0c4      	beq.n	800f36c <__sflush_r+0x34>
 800f3e2:	2b1d      	cmp	r3, #29
 800f3e4:	d001      	beq.n	800f3ea <__sflush_r+0xb2>
 800f3e6:	2b16      	cmp	r3, #22
 800f3e8:	d101      	bne.n	800f3ee <__sflush_r+0xb6>
 800f3ea:	602f      	str	r7, [r5, #0]
 800f3ec:	e7b1      	b.n	800f352 <__sflush_r+0x1a>
 800f3ee:	89a3      	ldrh	r3, [r4, #12]
 800f3f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f3f4:	81a3      	strh	r3, [r4, #12]
 800f3f6:	e7ad      	b.n	800f354 <__sflush_r+0x1c>
 800f3f8:	690f      	ldr	r7, [r1, #16]
 800f3fa:	2f00      	cmp	r7, #0
 800f3fc:	d0a9      	beq.n	800f352 <__sflush_r+0x1a>
 800f3fe:	0793      	lsls	r3, r2, #30
 800f400:	680e      	ldr	r6, [r1, #0]
 800f402:	bf08      	it	eq
 800f404:	694b      	ldreq	r3, [r1, #20]
 800f406:	600f      	str	r7, [r1, #0]
 800f408:	bf18      	it	ne
 800f40a:	2300      	movne	r3, #0
 800f40c:	eba6 0807 	sub.w	r8, r6, r7
 800f410:	608b      	str	r3, [r1, #8]
 800f412:	f1b8 0f00 	cmp.w	r8, #0
 800f416:	dd9c      	ble.n	800f352 <__sflush_r+0x1a>
 800f418:	6a21      	ldr	r1, [r4, #32]
 800f41a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f41c:	4643      	mov	r3, r8
 800f41e:	463a      	mov	r2, r7
 800f420:	4628      	mov	r0, r5
 800f422:	47b0      	blx	r6
 800f424:	2800      	cmp	r0, #0
 800f426:	dc06      	bgt.n	800f436 <__sflush_r+0xfe>
 800f428:	89a3      	ldrh	r3, [r4, #12]
 800f42a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f42e:	81a3      	strh	r3, [r4, #12]
 800f430:	f04f 30ff 	mov.w	r0, #4294967295
 800f434:	e78e      	b.n	800f354 <__sflush_r+0x1c>
 800f436:	4407      	add	r7, r0
 800f438:	eba8 0800 	sub.w	r8, r8, r0
 800f43c:	e7e9      	b.n	800f412 <__sflush_r+0xda>
 800f43e:	bf00      	nop
 800f440:	20400001 	.word	0x20400001

0800f444 <_fflush_r>:
 800f444:	b538      	push	{r3, r4, r5, lr}
 800f446:	690b      	ldr	r3, [r1, #16]
 800f448:	4605      	mov	r5, r0
 800f44a:	460c      	mov	r4, r1
 800f44c:	b913      	cbnz	r3, 800f454 <_fflush_r+0x10>
 800f44e:	2500      	movs	r5, #0
 800f450:	4628      	mov	r0, r5
 800f452:	bd38      	pop	{r3, r4, r5, pc}
 800f454:	b118      	cbz	r0, 800f45e <_fflush_r+0x1a>
 800f456:	6983      	ldr	r3, [r0, #24]
 800f458:	b90b      	cbnz	r3, 800f45e <_fflush_r+0x1a>
 800f45a:	f7fd f98d 	bl	800c778 <__sinit>
 800f45e:	4b14      	ldr	r3, [pc, #80]	; (800f4b0 <_fflush_r+0x6c>)
 800f460:	429c      	cmp	r4, r3
 800f462:	d11b      	bne.n	800f49c <_fflush_r+0x58>
 800f464:	686c      	ldr	r4, [r5, #4]
 800f466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d0ef      	beq.n	800f44e <_fflush_r+0xa>
 800f46e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f470:	07d0      	lsls	r0, r2, #31
 800f472:	d404      	bmi.n	800f47e <_fflush_r+0x3a>
 800f474:	0599      	lsls	r1, r3, #22
 800f476:	d402      	bmi.n	800f47e <_fflush_r+0x3a>
 800f478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f47a:	f7fd fa40 	bl	800c8fe <__retarget_lock_acquire_recursive>
 800f47e:	4628      	mov	r0, r5
 800f480:	4621      	mov	r1, r4
 800f482:	f7ff ff59 	bl	800f338 <__sflush_r>
 800f486:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f488:	07da      	lsls	r2, r3, #31
 800f48a:	4605      	mov	r5, r0
 800f48c:	d4e0      	bmi.n	800f450 <_fflush_r+0xc>
 800f48e:	89a3      	ldrh	r3, [r4, #12]
 800f490:	059b      	lsls	r3, r3, #22
 800f492:	d4dd      	bmi.n	800f450 <_fflush_r+0xc>
 800f494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f496:	f7fd fa33 	bl	800c900 <__retarget_lock_release_recursive>
 800f49a:	e7d9      	b.n	800f450 <_fflush_r+0xc>
 800f49c:	4b05      	ldr	r3, [pc, #20]	; (800f4b4 <_fflush_r+0x70>)
 800f49e:	429c      	cmp	r4, r3
 800f4a0:	d101      	bne.n	800f4a6 <_fflush_r+0x62>
 800f4a2:	68ac      	ldr	r4, [r5, #8]
 800f4a4:	e7df      	b.n	800f466 <_fflush_r+0x22>
 800f4a6:	4b04      	ldr	r3, [pc, #16]	; (800f4b8 <_fflush_r+0x74>)
 800f4a8:	429c      	cmp	r4, r3
 800f4aa:	bf08      	it	eq
 800f4ac:	68ec      	ldreq	r4, [r5, #12]
 800f4ae:	e7da      	b.n	800f466 <_fflush_r+0x22>
 800f4b0:	080125e8 	.word	0x080125e8
 800f4b4:	08012608 	.word	0x08012608
 800f4b8:	080125c8 	.word	0x080125c8

0800f4bc <rshift>:
 800f4bc:	6903      	ldr	r3, [r0, #16]
 800f4be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f4c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f4c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f4ca:	f100 0414 	add.w	r4, r0, #20
 800f4ce:	dd45      	ble.n	800f55c <rshift+0xa0>
 800f4d0:	f011 011f 	ands.w	r1, r1, #31
 800f4d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f4d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f4dc:	d10c      	bne.n	800f4f8 <rshift+0x3c>
 800f4de:	f100 0710 	add.w	r7, r0, #16
 800f4e2:	4629      	mov	r1, r5
 800f4e4:	42b1      	cmp	r1, r6
 800f4e6:	d334      	bcc.n	800f552 <rshift+0x96>
 800f4e8:	1a9b      	subs	r3, r3, r2
 800f4ea:	009b      	lsls	r3, r3, #2
 800f4ec:	1eea      	subs	r2, r5, #3
 800f4ee:	4296      	cmp	r6, r2
 800f4f0:	bf38      	it	cc
 800f4f2:	2300      	movcc	r3, #0
 800f4f4:	4423      	add	r3, r4
 800f4f6:	e015      	b.n	800f524 <rshift+0x68>
 800f4f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f4fc:	f1c1 0820 	rsb	r8, r1, #32
 800f500:	40cf      	lsrs	r7, r1
 800f502:	f105 0e04 	add.w	lr, r5, #4
 800f506:	46a1      	mov	r9, r4
 800f508:	4576      	cmp	r6, lr
 800f50a:	46f4      	mov	ip, lr
 800f50c:	d815      	bhi.n	800f53a <rshift+0x7e>
 800f50e:	1a9b      	subs	r3, r3, r2
 800f510:	009a      	lsls	r2, r3, #2
 800f512:	3a04      	subs	r2, #4
 800f514:	3501      	adds	r5, #1
 800f516:	42ae      	cmp	r6, r5
 800f518:	bf38      	it	cc
 800f51a:	2200      	movcc	r2, #0
 800f51c:	18a3      	adds	r3, r4, r2
 800f51e:	50a7      	str	r7, [r4, r2]
 800f520:	b107      	cbz	r7, 800f524 <rshift+0x68>
 800f522:	3304      	adds	r3, #4
 800f524:	1b1a      	subs	r2, r3, r4
 800f526:	42a3      	cmp	r3, r4
 800f528:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f52c:	bf08      	it	eq
 800f52e:	2300      	moveq	r3, #0
 800f530:	6102      	str	r2, [r0, #16]
 800f532:	bf08      	it	eq
 800f534:	6143      	streq	r3, [r0, #20]
 800f536:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f53a:	f8dc c000 	ldr.w	ip, [ip]
 800f53e:	fa0c fc08 	lsl.w	ip, ip, r8
 800f542:	ea4c 0707 	orr.w	r7, ip, r7
 800f546:	f849 7b04 	str.w	r7, [r9], #4
 800f54a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f54e:	40cf      	lsrs	r7, r1
 800f550:	e7da      	b.n	800f508 <rshift+0x4c>
 800f552:	f851 cb04 	ldr.w	ip, [r1], #4
 800f556:	f847 cf04 	str.w	ip, [r7, #4]!
 800f55a:	e7c3      	b.n	800f4e4 <rshift+0x28>
 800f55c:	4623      	mov	r3, r4
 800f55e:	e7e1      	b.n	800f524 <rshift+0x68>

0800f560 <__hexdig_fun>:
 800f560:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f564:	2b09      	cmp	r3, #9
 800f566:	d802      	bhi.n	800f56e <__hexdig_fun+0xe>
 800f568:	3820      	subs	r0, #32
 800f56a:	b2c0      	uxtb	r0, r0
 800f56c:	4770      	bx	lr
 800f56e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f572:	2b05      	cmp	r3, #5
 800f574:	d801      	bhi.n	800f57a <__hexdig_fun+0x1a>
 800f576:	3847      	subs	r0, #71	; 0x47
 800f578:	e7f7      	b.n	800f56a <__hexdig_fun+0xa>
 800f57a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f57e:	2b05      	cmp	r3, #5
 800f580:	d801      	bhi.n	800f586 <__hexdig_fun+0x26>
 800f582:	3827      	subs	r0, #39	; 0x27
 800f584:	e7f1      	b.n	800f56a <__hexdig_fun+0xa>
 800f586:	2000      	movs	r0, #0
 800f588:	4770      	bx	lr
	...

0800f58c <__gethex>:
 800f58c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f590:	ed2d 8b02 	vpush	{d8}
 800f594:	b089      	sub	sp, #36	; 0x24
 800f596:	ee08 0a10 	vmov	s16, r0
 800f59a:	9304      	str	r3, [sp, #16]
 800f59c:	4bbc      	ldr	r3, [pc, #752]	; (800f890 <__gethex+0x304>)
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	9301      	str	r3, [sp, #4]
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	468b      	mov	fp, r1
 800f5a6:	4690      	mov	r8, r2
 800f5a8:	f7f0 fe12 	bl	80001d0 <strlen>
 800f5ac:	9b01      	ldr	r3, [sp, #4]
 800f5ae:	f8db 2000 	ldr.w	r2, [fp]
 800f5b2:	4403      	add	r3, r0
 800f5b4:	4682      	mov	sl, r0
 800f5b6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f5ba:	9305      	str	r3, [sp, #20]
 800f5bc:	1c93      	adds	r3, r2, #2
 800f5be:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800f5c2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800f5c6:	32fe      	adds	r2, #254	; 0xfe
 800f5c8:	18d1      	adds	r1, r2, r3
 800f5ca:	461f      	mov	r7, r3
 800f5cc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f5d0:	9100      	str	r1, [sp, #0]
 800f5d2:	2830      	cmp	r0, #48	; 0x30
 800f5d4:	d0f8      	beq.n	800f5c8 <__gethex+0x3c>
 800f5d6:	f7ff ffc3 	bl	800f560 <__hexdig_fun>
 800f5da:	4604      	mov	r4, r0
 800f5dc:	2800      	cmp	r0, #0
 800f5de:	d13a      	bne.n	800f656 <__gethex+0xca>
 800f5e0:	9901      	ldr	r1, [sp, #4]
 800f5e2:	4652      	mov	r2, sl
 800f5e4:	4638      	mov	r0, r7
 800f5e6:	f001 f9a7 	bl	8010938 <strncmp>
 800f5ea:	4605      	mov	r5, r0
 800f5ec:	2800      	cmp	r0, #0
 800f5ee:	d168      	bne.n	800f6c2 <__gethex+0x136>
 800f5f0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800f5f4:	eb07 060a 	add.w	r6, r7, sl
 800f5f8:	f7ff ffb2 	bl	800f560 <__hexdig_fun>
 800f5fc:	2800      	cmp	r0, #0
 800f5fe:	d062      	beq.n	800f6c6 <__gethex+0x13a>
 800f600:	4633      	mov	r3, r6
 800f602:	7818      	ldrb	r0, [r3, #0]
 800f604:	2830      	cmp	r0, #48	; 0x30
 800f606:	461f      	mov	r7, r3
 800f608:	f103 0301 	add.w	r3, r3, #1
 800f60c:	d0f9      	beq.n	800f602 <__gethex+0x76>
 800f60e:	f7ff ffa7 	bl	800f560 <__hexdig_fun>
 800f612:	2301      	movs	r3, #1
 800f614:	fab0 f480 	clz	r4, r0
 800f618:	0964      	lsrs	r4, r4, #5
 800f61a:	4635      	mov	r5, r6
 800f61c:	9300      	str	r3, [sp, #0]
 800f61e:	463a      	mov	r2, r7
 800f620:	4616      	mov	r6, r2
 800f622:	3201      	adds	r2, #1
 800f624:	7830      	ldrb	r0, [r6, #0]
 800f626:	f7ff ff9b 	bl	800f560 <__hexdig_fun>
 800f62a:	2800      	cmp	r0, #0
 800f62c:	d1f8      	bne.n	800f620 <__gethex+0x94>
 800f62e:	9901      	ldr	r1, [sp, #4]
 800f630:	4652      	mov	r2, sl
 800f632:	4630      	mov	r0, r6
 800f634:	f001 f980 	bl	8010938 <strncmp>
 800f638:	b980      	cbnz	r0, 800f65c <__gethex+0xd0>
 800f63a:	b94d      	cbnz	r5, 800f650 <__gethex+0xc4>
 800f63c:	eb06 050a 	add.w	r5, r6, sl
 800f640:	462a      	mov	r2, r5
 800f642:	4616      	mov	r6, r2
 800f644:	3201      	adds	r2, #1
 800f646:	7830      	ldrb	r0, [r6, #0]
 800f648:	f7ff ff8a 	bl	800f560 <__hexdig_fun>
 800f64c:	2800      	cmp	r0, #0
 800f64e:	d1f8      	bne.n	800f642 <__gethex+0xb6>
 800f650:	1bad      	subs	r5, r5, r6
 800f652:	00ad      	lsls	r5, r5, #2
 800f654:	e004      	b.n	800f660 <__gethex+0xd4>
 800f656:	2400      	movs	r4, #0
 800f658:	4625      	mov	r5, r4
 800f65a:	e7e0      	b.n	800f61e <__gethex+0x92>
 800f65c:	2d00      	cmp	r5, #0
 800f65e:	d1f7      	bne.n	800f650 <__gethex+0xc4>
 800f660:	7833      	ldrb	r3, [r6, #0]
 800f662:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f666:	2b50      	cmp	r3, #80	; 0x50
 800f668:	d13b      	bne.n	800f6e2 <__gethex+0x156>
 800f66a:	7873      	ldrb	r3, [r6, #1]
 800f66c:	2b2b      	cmp	r3, #43	; 0x2b
 800f66e:	d02c      	beq.n	800f6ca <__gethex+0x13e>
 800f670:	2b2d      	cmp	r3, #45	; 0x2d
 800f672:	d02e      	beq.n	800f6d2 <__gethex+0x146>
 800f674:	1c71      	adds	r1, r6, #1
 800f676:	f04f 0900 	mov.w	r9, #0
 800f67a:	7808      	ldrb	r0, [r1, #0]
 800f67c:	f7ff ff70 	bl	800f560 <__hexdig_fun>
 800f680:	1e43      	subs	r3, r0, #1
 800f682:	b2db      	uxtb	r3, r3
 800f684:	2b18      	cmp	r3, #24
 800f686:	d82c      	bhi.n	800f6e2 <__gethex+0x156>
 800f688:	f1a0 0210 	sub.w	r2, r0, #16
 800f68c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f690:	f7ff ff66 	bl	800f560 <__hexdig_fun>
 800f694:	1e43      	subs	r3, r0, #1
 800f696:	b2db      	uxtb	r3, r3
 800f698:	2b18      	cmp	r3, #24
 800f69a:	d91d      	bls.n	800f6d8 <__gethex+0x14c>
 800f69c:	f1b9 0f00 	cmp.w	r9, #0
 800f6a0:	d000      	beq.n	800f6a4 <__gethex+0x118>
 800f6a2:	4252      	negs	r2, r2
 800f6a4:	4415      	add	r5, r2
 800f6a6:	f8cb 1000 	str.w	r1, [fp]
 800f6aa:	b1e4      	cbz	r4, 800f6e6 <__gethex+0x15a>
 800f6ac:	9b00      	ldr	r3, [sp, #0]
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	bf14      	ite	ne
 800f6b2:	2700      	movne	r7, #0
 800f6b4:	2706      	moveq	r7, #6
 800f6b6:	4638      	mov	r0, r7
 800f6b8:	b009      	add	sp, #36	; 0x24
 800f6ba:	ecbd 8b02 	vpop	{d8}
 800f6be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6c2:	463e      	mov	r6, r7
 800f6c4:	4625      	mov	r5, r4
 800f6c6:	2401      	movs	r4, #1
 800f6c8:	e7ca      	b.n	800f660 <__gethex+0xd4>
 800f6ca:	f04f 0900 	mov.w	r9, #0
 800f6ce:	1cb1      	adds	r1, r6, #2
 800f6d0:	e7d3      	b.n	800f67a <__gethex+0xee>
 800f6d2:	f04f 0901 	mov.w	r9, #1
 800f6d6:	e7fa      	b.n	800f6ce <__gethex+0x142>
 800f6d8:	230a      	movs	r3, #10
 800f6da:	fb03 0202 	mla	r2, r3, r2, r0
 800f6de:	3a10      	subs	r2, #16
 800f6e0:	e7d4      	b.n	800f68c <__gethex+0x100>
 800f6e2:	4631      	mov	r1, r6
 800f6e4:	e7df      	b.n	800f6a6 <__gethex+0x11a>
 800f6e6:	1bf3      	subs	r3, r6, r7
 800f6e8:	3b01      	subs	r3, #1
 800f6ea:	4621      	mov	r1, r4
 800f6ec:	2b07      	cmp	r3, #7
 800f6ee:	dc0b      	bgt.n	800f708 <__gethex+0x17c>
 800f6f0:	ee18 0a10 	vmov	r0, s16
 800f6f4:	f000 fa8e 	bl	800fc14 <_Balloc>
 800f6f8:	4604      	mov	r4, r0
 800f6fa:	b940      	cbnz	r0, 800f70e <__gethex+0x182>
 800f6fc:	4b65      	ldr	r3, [pc, #404]	; (800f894 <__gethex+0x308>)
 800f6fe:	4602      	mov	r2, r0
 800f700:	21de      	movs	r1, #222	; 0xde
 800f702:	4865      	ldr	r0, [pc, #404]	; (800f898 <__gethex+0x30c>)
 800f704:	f001 f938 	bl	8010978 <__assert_func>
 800f708:	3101      	adds	r1, #1
 800f70a:	105b      	asrs	r3, r3, #1
 800f70c:	e7ee      	b.n	800f6ec <__gethex+0x160>
 800f70e:	f100 0914 	add.w	r9, r0, #20
 800f712:	f04f 0b00 	mov.w	fp, #0
 800f716:	f1ca 0301 	rsb	r3, sl, #1
 800f71a:	f8cd 9008 	str.w	r9, [sp, #8]
 800f71e:	f8cd b000 	str.w	fp, [sp]
 800f722:	9306      	str	r3, [sp, #24]
 800f724:	42b7      	cmp	r7, r6
 800f726:	d340      	bcc.n	800f7aa <__gethex+0x21e>
 800f728:	9802      	ldr	r0, [sp, #8]
 800f72a:	9b00      	ldr	r3, [sp, #0]
 800f72c:	f840 3b04 	str.w	r3, [r0], #4
 800f730:	eba0 0009 	sub.w	r0, r0, r9
 800f734:	1080      	asrs	r0, r0, #2
 800f736:	0146      	lsls	r6, r0, #5
 800f738:	6120      	str	r0, [r4, #16]
 800f73a:	4618      	mov	r0, r3
 800f73c:	f000 fb60 	bl	800fe00 <__hi0bits>
 800f740:	1a30      	subs	r0, r6, r0
 800f742:	f8d8 6000 	ldr.w	r6, [r8]
 800f746:	42b0      	cmp	r0, r6
 800f748:	dd63      	ble.n	800f812 <__gethex+0x286>
 800f74a:	1b87      	subs	r7, r0, r6
 800f74c:	4639      	mov	r1, r7
 800f74e:	4620      	mov	r0, r4
 800f750:	f000 fefa 	bl	8010548 <__any_on>
 800f754:	4682      	mov	sl, r0
 800f756:	b1a8      	cbz	r0, 800f784 <__gethex+0x1f8>
 800f758:	1e7b      	subs	r3, r7, #1
 800f75a:	1159      	asrs	r1, r3, #5
 800f75c:	f003 021f 	and.w	r2, r3, #31
 800f760:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f764:	f04f 0a01 	mov.w	sl, #1
 800f768:	fa0a f202 	lsl.w	r2, sl, r2
 800f76c:	420a      	tst	r2, r1
 800f76e:	d009      	beq.n	800f784 <__gethex+0x1f8>
 800f770:	4553      	cmp	r3, sl
 800f772:	dd05      	ble.n	800f780 <__gethex+0x1f4>
 800f774:	1eb9      	subs	r1, r7, #2
 800f776:	4620      	mov	r0, r4
 800f778:	f000 fee6 	bl	8010548 <__any_on>
 800f77c:	2800      	cmp	r0, #0
 800f77e:	d145      	bne.n	800f80c <__gethex+0x280>
 800f780:	f04f 0a02 	mov.w	sl, #2
 800f784:	4639      	mov	r1, r7
 800f786:	4620      	mov	r0, r4
 800f788:	f7ff fe98 	bl	800f4bc <rshift>
 800f78c:	443d      	add	r5, r7
 800f78e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f792:	42ab      	cmp	r3, r5
 800f794:	da4c      	bge.n	800f830 <__gethex+0x2a4>
 800f796:	ee18 0a10 	vmov	r0, s16
 800f79a:	4621      	mov	r1, r4
 800f79c:	f000 fa7a 	bl	800fc94 <_Bfree>
 800f7a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	6013      	str	r3, [r2, #0]
 800f7a6:	27a3      	movs	r7, #163	; 0xa3
 800f7a8:	e785      	b.n	800f6b6 <__gethex+0x12a>
 800f7aa:	1e73      	subs	r3, r6, #1
 800f7ac:	9a05      	ldr	r2, [sp, #20]
 800f7ae:	9303      	str	r3, [sp, #12]
 800f7b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f7b4:	4293      	cmp	r3, r2
 800f7b6:	d019      	beq.n	800f7ec <__gethex+0x260>
 800f7b8:	f1bb 0f20 	cmp.w	fp, #32
 800f7bc:	d107      	bne.n	800f7ce <__gethex+0x242>
 800f7be:	9b02      	ldr	r3, [sp, #8]
 800f7c0:	9a00      	ldr	r2, [sp, #0]
 800f7c2:	f843 2b04 	str.w	r2, [r3], #4
 800f7c6:	9302      	str	r3, [sp, #8]
 800f7c8:	2300      	movs	r3, #0
 800f7ca:	9300      	str	r3, [sp, #0]
 800f7cc:	469b      	mov	fp, r3
 800f7ce:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f7d2:	f7ff fec5 	bl	800f560 <__hexdig_fun>
 800f7d6:	9b00      	ldr	r3, [sp, #0]
 800f7d8:	f000 000f 	and.w	r0, r0, #15
 800f7dc:	fa00 f00b 	lsl.w	r0, r0, fp
 800f7e0:	4303      	orrs	r3, r0
 800f7e2:	9300      	str	r3, [sp, #0]
 800f7e4:	f10b 0b04 	add.w	fp, fp, #4
 800f7e8:	9b03      	ldr	r3, [sp, #12]
 800f7ea:	e00d      	b.n	800f808 <__gethex+0x27c>
 800f7ec:	9b03      	ldr	r3, [sp, #12]
 800f7ee:	9a06      	ldr	r2, [sp, #24]
 800f7f0:	4413      	add	r3, r2
 800f7f2:	42bb      	cmp	r3, r7
 800f7f4:	d3e0      	bcc.n	800f7b8 <__gethex+0x22c>
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	9901      	ldr	r1, [sp, #4]
 800f7fa:	9307      	str	r3, [sp, #28]
 800f7fc:	4652      	mov	r2, sl
 800f7fe:	f001 f89b 	bl	8010938 <strncmp>
 800f802:	9b07      	ldr	r3, [sp, #28]
 800f804:	2800      	cmp	r0, #0
 800f806:	d1d7      	bne.n	800f7b8 <__gethex+0x22c>
 800f808:	461e      	mov	r6, r3
 800f80a:	e78b      	b.n	800f724 <__gethex+0x198>
 800f80c:	f04f 0a03 	mov.w	sl, #3
 800f810:	e7b8      	b.n	800f784 <__gethex+0x1f8>
 800f812:	da0a      	bge.n	800f82a <__gethex+0x29e>
 800f814:	1a37      	subs	r7, r6, r0
 800f816:	4621      	mov	r1, r4
 800f818:	ee18 0a10 	vmov	r0, s16
 800f81c:	463a      	mov	r2, r7
 800f81e:	f000 fc55 	bl	80100cc <__lshift>
 800f822:	1bed      	subs	r5, r5, r7
 800f824:	4604      	mov	r4, r0
 800f826:	f100 0914 	add.w	r9, r0, #20
 800f82a:	f04f 0a00 	mov.w	sl, #0
 800f82e:	e7ae      	b.n	800f78e <__gethex+0x202>
 800f830:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f834:	42a8      	cmp	r0, r5
 800f836:	dd72      	ble.n	800f91e <__gethex+0x392>
 800f838:	1b45      	subs	r5, r0, r5
 800f83a:	42ae      	cmp	r6, r5
 800f83c:	dc36      	bgt.n	800f8ac <__gethex+0x320>
 800f83e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f842:	2b02      	cmp	r3, #2
 800f844:	d02a      	beq.n	800f89c <__gethex+0x310>
 800f846:	2b03      	cmp	r3, #3
 800f848:	d02c      	beq.n	800f8a4 <__gethex+0x318>
 800f84a:	2b01      	cmp	r3, #1
 800f84c:	d115      	bne.n	800f87a <__gethex+0x2ee>
 800f84e:	42ae      	cmp	r6, r5
 800f850:	d113      	bne.n	800f87a <__gethex+0x2ee>
 800f852:	2e01      	cmp	r6, #1
 800f854:	d10b      	bne.n	800f86e <__gethex+0x2e2>
 800f856:	9a04      	ldr	r2, [sp, #16]
 800f858:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f85c:	6013      	str	r3, [r2, #0]
 800f85e:	2301      	movs	r3, #1
 800f860:	6123      	str	r3, [r4, #16]
 800f862:	f8c9 3000 	str.w	r3, [r9]
 800f866:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f868:	2762      	movs	r7, #98	; 0x62
 800f86a:	601c      	str	r4, [r3, #0]
 800f86c:	e723      	b.n	800f6b6 <__gethex+0x12a>
 800f86e:	1e71      	subs	r1, r6, #1
 800f870:	4620      	mov	r0, r4
 800f872:	f000 fe69 	bl	8010548 <__any_on>
 800f876:	2800      	cmp	r0, #0
 800f878:	d1ed      	bne.n	800f856 <__gethex+0x2ca>
 800f87a:	ee18 0a10 	vmov	r0, s16
 800f87e:	4621      	mov	r1, r4
 800f880:	f000 fa08 	bl	800fc94 <_Bfree>
 800f884:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f886:	2300      	movs	r3, #0
 800f888:	6013      	str	r3, [r2, #0]
 800f88a:	2750      	movs	r7, #80	; 0x50
 800f88c:	e713      	b.n	800f6b6 <__gethex+0x12a>
 800f88e:	bf00      	nop
 800f890:	080128b8 	.word	0x080128b8
 800f894:	0801283c 	.word	0x0801283c
 800f898:	0801284d 	.word	0x0801284d
 800f89c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d1eb      	bne.n	800f87a <__gethex+0x2ee>
 800f8a2:	e7d8      	b.n	800f856 <__gethex+0x2ca>
 800f8a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d1d5      	bne.n	800f856 <__gethex+0x2ca>
 800f8aa:	e7e6      	b.n	800f87a <__gethex+0x2ee>
 800f8ac:	1e6f      	subs	r7, r5, #1
 800f8ae:	f1ba 0f00 	cmp.w	sl, #0
 800f8b2:	d131      	bne.n	800f918 <__gethex+0x38c>
 800f8b4:	b127      	cbz	r7, 800f8c0 <__gethex+0x334>
 800f8b6:	4639      	mov	r1, r7
 800f8b8:	4620      	mov	r0, r4
 800f8ba:	f000 fe45 	bl	8010548 <__any_on>
 800f8be:	4682      	mov	sl, r0
 800f8c0:	117b      	asrs	r3, r7, #5
 800f8c2:	2101      	movs	r1, #1
 800f8c4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800f8c8:	f007 071f 	and.w	r7, r7, #31
 800f8cc:	fa01 f707 	lsl.w	r7, r1, r7
 800f8d0:	421f      	tst	r7, r3
 800f8d2:	4629      	mov	r1, r5
 800f8d4:	4620      	mov	r0, r4
 800f8d6:	bf18      	it	ne
 800f8d8:	f04a 0a02 	orrne.w	sl, sl, #2
 800f8dc:	1b76      	subs	r6, r6, r5
 800f8de:	f7ff fded 	bl	800f4bc <rshift>
 800f8e2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f8e6:	2702      	movs	r7, #2
 800f8e8:	f1ba 0f00 	cmp.w	sl, #0
 800f8ec:	d048      	beq.n	800f980 <__gethex+0x3f4>
 800f8ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f8f2:	2b02      	cmp	r3, #2
 800f8f4:	d015      	beq.n	800f922 <__gethex+0x396>
 800f8f6:	2b03      	cmp	r3, #3
 800f8f8:	d017      	beq.n	800f92a <__gethex+0x39e>
 800f8fa:	2b01      	cmp	r3, #1
 800f8fc:	d109      	bne.n	800f912 <__gethex+0x386>
 800f8fe:	f01a 0f02 	tst.w	sl, #2
 800f902:	d006      	beq.n	800f912 <__gethex+0x386>
 800f904:	f8d9 0000 	ldr.w	r0, [r9]
 800f908:	ea4a 0a00 	orr.w	sl, sl, r0
 800f90c:	f01a 0f01 	tst.w	sl, #1
 800f910:	d10e      	bne.n	800f930 <__gethex+0x3a4>
 800f912:	f047 0710 	orr.w	r7, r7, #16
 800f916:	e033      	b.n	800f980 <__gethex+0x3f4>
 800f918:	f04f 0a01 	mov.w	sl, #1
 800f91c:	e7d0      	b.n	800f8c0 <__gethex+0x334>
 800f91e:	2701      	movs	r7, #1
 800f920:	e7e2      	b.n	800f8e8 <__gethex+0x35c>
 800f922:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f924:	f1c3 0301 	rsb	r3, r3, #1
 800f928:	9315      	str	r3, [sp, #84]	; 0x54
 800f92a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d0f0      	beq.n	800f912 <__gethex+0x386>
 800f930:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f934:	f104 0314 	add.w	r3, r4, #20
 800f938:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f93c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f940:	f04f 0c00 	mov.w	ip, #0
 800f944:	4618      	mov	r0, r3
 800f946:	f853 2b04 	ldr.w	r2, [r3], #4
 800f94a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f94e:	d01c      	beq.n	800f98a <__gethex+0x3fe>
 800f950:	3201      	adds	r2, #1
 800f952:	6002      	str	r2, [r0, #0]
 800f954:	2f02      	cmp	r7, #2
 800f956:	f104 0314 	add.w	r3, r4, #20
 800f95a:	d13f      	bne.n	800f9dc <__gethex+0x450>
 800f95c:	f8d8 2000 	ldr.w	r2, [r8]
 800f960:	3a01      	subs	r2, #1
 800f962:	42b2      	cmp	r2, r6
 800f964:	d10a      	bne.n	800f97c <__gethex+0x3f0>
 800f966:	1171      	asrs	r1, r6, #5
 800f968:	2201      	movs	r2, #1
 800f96a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f96e:	f006 061f 	and.w	r6, r6, #31
 800f972:	fa02 f606 	lsl.w	r6, r2, r6
 800f976:	421e      	tst	r6, r3
 800f978:	bf18      	it	ne
 800f97a:	4617      	movne	r7, r2
 800f97c:	f047 0720 	orr.w	r7, r7, #32
 800f980:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f982:	601c      	str	r4, [r3, #0]
 800f984:	9b04      	ldr	r3, [sp, #16]
 800f986:	601d      	str	r5, [r3, #0]
 800f988:	e695      	b.n	800f6b6 <__gethex+0x12a>
 800f98a:	4299      	cmp	r1, r3
 800f98c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f990:	d8d8      	bhi.n	800f944 <__gethex+0x3b8>
 800f992:	68a3      	ldr	r3, [r4, #8]
 800f994:	459b      	cmp	fp, r3
 800f996:	db19      	blt.n	800f9cc <__gethex+0x440>
 800f998:	6861      	ldr	r1, [r4, #4]
 800f99a:	ee18 0a10 	vmov	r0, s16
 800f99e:	3101      	adds	r1, #1
 800f9a0:	f000 f938 	bl	800fc14 <_Balloc>
 800f9a4:	4681      	mov	r9, r0
 800f9a6:	b918      	cbnz	r0, 800f9b0 <__gethex+0x424>
 800f9a8:	4b1a      	ldr	r3, [pc, #104]	; (800fa14 <__gethex+0x488>)
 800f9aa:	4602      	mov	r2, r0
 800f9ac:	2184      	movs	r1, #132	; 0x84
 800f9ae:	e6a8      	b.n	800f702 <__gethex+0x176>
 800f9b0:	6922      	ldr	r2, [r4, #16]
 800f9b2:	3202      	adds	r2, #2
 800f9b4:	f104 010c 	add.w	r1, r4, #12
 800f9b8:	0092      	lsls	r2, r2, #2
 800f9ba:	300c      	adds	r0, #12
 800f9bc:	f7fc ffa1 	bl	800c902 <memcpy>
 800f9c0:	4621      	mov	r1, r4
 800f9c2:	ee18 0a10 	vmov	r0, s16
 800f9c6:	f000 f965 	bl	800fc94 <_Bfree>
 800f9ca:	464c      	mov	r4, r9
 800f9cc:	6923      	ldr	r3, [r4, #16]
 800f9ce:	1c5a      	adds	r2, r3, #1
 800f9d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f9d4:	6122      	str	r2, [r4, #16]
 800f9d6:	2201      	movs	r2, #1
 800f9d8:	615a      	str	r2, [r3, #20]
 800f9da:	e7bb      	b.n	800f954 <__gethex+0x3c8>
 800f9dc:	6922      	ldr	r2, [r4, #16]
 800f9de:	455a      	cmp	r2, fp
 800f9e0:	dd0b      	ble.n	800f9fa <__gethex+0x46e>
 800f9e2:	2101      	movs	r1, #1
 800f9e4:	4620      	mov	r0, r4
 800f9e6:	f7ff fd69 	bl	800f4bc <rshift>
 800f9ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f9ee:	3501      	adds	r5, #1
 800f9f0:	42ab      	cmp	r3, r5
 800f9f2:	f6ff aed0 	blt.w	800f796 <__gethex+0x20a>
 800f9f6:	2701      	movs	r7, #1
 800f9f8:	e7c0      	b.n	800f97c <__gethex+0x3f0>
 800f9fa:	f016 061f 	ands.w	r6, r6, #31
 800f9fe:	d0fa      	beq.n	800f9f6 <__gethex+0x46a>
 800fa00:	449a      	add	sl, r3
 800fa02:	f1c6 0620 	rsb	r6, r6, #32
 800fa06:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800fa0a:	f000 f9f9 	bl	800fe00 <__hi0bits>
 800fa0e:	42b0      	cmp	r0, r6
 800fa10:	dbe7      	blt.n	800f9e2 <__gethex+0x456>
 800fa12:	e7f0      	b.n	800f9f6 <__gethex+0x46a>
 800fa14:	0801283c 	.word	0x0801283c

0800fa18 <L_shift>:
 800fa18:	f1c2 0208 	rsb	r2, r2, #8
 800fa1c:	0092      	lsls	r2, r2, #2
 800fa1e:	b570      	push	{r4, r5, r6, lr}
 800fa20:	f1c2 0620 	rsb	r6, r2, #32
 800fa24:	6843      	ldr	r3, [r0, #4]
 800fa26:	6804      	ldr	r4, [r0, #0]
 800fa28:	fa03 f506 	lsl.w	r5, r3, r6
 800fa2c:	432c      	orrs	r4, r5
 800fa2e:	40d3      	lsrs	r3, r2
 800fa30:	6004      	str	r4, [r0, #0]
 800fa32:	f840 3f04 	str.w	r3, [r0, #4]!
 800fa36:	4288      	cmp	r0, r1
 800fa38:	d3f4      	bcc.n	800fa24 <L_shift+0xc>
 800fa3a:	bd70      	pop	{r4, r5, r6, pc}

0800fa3c <__match>:
 800fa3c:	b530      	push	{r4, r5, lr}
 800fa3e:	6803      	ldr	r3, [r0, #0]
 800fa40:	3301      	adds	r3, #1
 800fa42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fa46:	b914      	cbnz	r4, 800fa4e <__match+0x12>
 800fa48:	6003      	str	r3, [r0, #0]
 800fa4a:	2001      	movs	r0, #1
 800fa4c:	bd30      	pop	{r4, r5, pc}
 800fa4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa52:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800fa56:	2d19      	cmp	r5, #25
 800fa58:	bf98      	it	ls
 800fa5a:	3220      	addls	r2, #32
 800fa5c:	42a2      	cmp	r2, r4
 800fa5e:	d0f0      	beq.n	800fa42 <__match+0x6>
 800fa60:	2000      	movs	r0, #0
 800fa62:	e7f3      	b.n	800fa4c <__match+0x10>

0800fa64 <__hexnan>:
 800fa64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa68:	680b      	ldr	r3, [r1, #0]
 800fa6a:	6801      	ldr	r1, [r0, #0]
 800fa6c:	115e      	asrs	r6, r3, #5
 800fa6e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fa72:	f013 031f 	ands.w	r3, r3, #31
 800fa76:	b087      	sub	sp, #28
 800fa78:	bf18      	it	ne
 800fa7a:	3604      	addne	r6, #4
 800fa7c:	2500      	movs	r5, #0
 800fa7e:	1f37      	subs	r7, r6, #4
 800fa80:	4682      	mov	sl, r0
 800fa82:	4690      	mov	r8, r2
 800fa84:	9301      	str	r3, [sp, #4]
 800fa86:	f846 5c04 	str.w	r5, [r6, #-4]
 800fa8a:	46b9      	mov	r9, r7
 800fa8c:	463c      	mov	r4, r7
 800fa8e:	9502      	str	r5, [sp, #8]
 800fa90:	46ab      	mov	fp, r5
 800fa92:	784a      	ldrb	r2, [r1, #1]
 800fa94:	1c4b      	adds	r3, r1, #1
 800fa96:	9303      	str	r3, [sp, #12]
 800fa98:	b342      	cbz	r2, 800faec <__hexnan+0x88>
 800fa9a:	4610      	mov	r0, r2
 800fa9c:	9105      	str	r1, [sp, #20]
 800fa9e:	9204      	str	r2, [sp, #16]
 800faa0:	f7ff fd5e 	bl	800f560 <__hexdig_fun>
 800faa4:	2800      	cmp	r0, #0
 800faa6:	d14f      	bne.n	800fb48 <__hexnan+0xe4>
 800faa8:	9a04      	ldr	r2, [sp, #16]
 800faaa:	9905      	ldr	r1, [sp, #20]
 800faac:	2a20      	cmp	r2, #32
 800faae:	d818      	bhi.n	800fae2 <__hexnan+0x7e>
 800fab0:	9b02      	ldr	r3, [sp, #8]
 800fab2:	459b      	cmp	fp, r3
 800fab4:	dd13      	ble.n	800fade <__hexnan+0x7a>
 800fab6:	454c      	cmp	r4, r9
 800fab8:	d206      	bcs.n	800fac8 <__hexnan+0x64>
 800faba:	2d07      	cmp	r5, #7
 800fabc:	dc04      	bgt.n	800fac8 <__hexnan+0x64>
 800fabe:	462a      	mov	r2, r5
 800fac0:	4649      	mov	r1, r9
 800fac2:	4620      	mov	r0, r4
 800fac4:	f7ff ffa8 	bl	800fa18 <L_shift>
 800fac8:	4544      	cmp	r4, r8
 800faca:	d950      	bls.n	800fb6e <__hexnan+0x10a>
 800facc:	2300      	movs	r3, #0
 800face:	f1a4 0904 	sub.w	r9, r4, #4
 800fad2:	f844 3c04 	str.w	r3, [r4, #-4]
 800fad6:	f8cd b008 	str.w	fp, [sp, #8]
 800fada:	464c      	mov	r4, r9
 800fadc:	461d      	mov	r5, r3
 800fade:	9903      	ldr	r1, [sp, #12]
 800fae0:	e7d7      	b.n	800fa92 <__hexnan+0x2e>
 800fae2:	2a29      	cmp	r2, #41	; 0x29
 800fae4:	d156      	bne.n	800fb94 <__hexnan+0x130>
 800fae6:	3102      	adds	r1, #2
 800fae8:	f8ca 1000 	str.w	r1, [sl]
 800faec:	f1bb 0f00 	cmp.w	fp, #0
 800faf0:	d050      	beq.n	800fb94 <__hexnan+0x130>
 800faf2:	454c      	cmp	r4, r9
 800faf4:	d206      	bcs.n	800fb04 <__hexnan+0xa0>
 800faf6:	2d07      	cmp	r5, #7
 800faf8:	dc04      	bgt.n	800fb04 <__hexnan+0xa0>
 800fafa:	462a      	mov	r2, r5
 800fafc:	4649      	mov	r1, r9
 800fafe:	4620      	mov	r0, r4
 800fb00:	f7ff ff8a 	bl	800fa18 <L_shift>
 800fb04:	4544      	cmp	r4, r8
 800fb06:	d934      	bls.n	800fb72 <__hexnan+0x10e>
 800fb08:	f1a8 0204 	sub.w	r2, r8, #4
 800fb0c:	4623      	mov	r3, r4
 800fb0e:	f853 1b04 	ldr.w	r1, [r3], #4
 800fb12:	f842 1f04 	str.w	r1, [r2, #4]!
 800fb16:	429f      	cmp	r7, r3
 800fb18:	d2f9      	bcs.n	800fb0e <__hexnan+0xaa>
 800fb1a:	1b3b      	subs	r3, r7, r4
 800fb1c:	f023 0303 	bic.w	r3, r3, #3
 800fb20:	3304      	adds	r3, #4
 800fb22:	3401      	adds	r4, #1
 800fb24:	3e03      	subs	r6, #3
 800fb26:	42b4      	cmp	r4, r6
 800fb28:	bf88      	it	hi
 800fb2a:	2304      	movhi	r3, #4
 800fb2c:	4443      	add	r3, r8
 800fb2e:	2200      	movs	r2, #0
 800fb30:	f843 2b04 	str.w	r2, [r3], #4
 800fb34:	429f      	cmp	r7, r3
 800fb36:	d2fb      	bcs.n	800fb30 <__hexnan+0xcc>
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	b91b      	cbnz	r3, 800fb44 <__hexnan+0xe0>
 800fb3c:	4547      	cmp	r7, r8
 800fb3e:	d127      	bne.n	800fb90 <__hexnan+0x12c>
 800fb40:	2301      	movs	r3, #1
 800fb42:	603b      	str	r3, [r7, #0]
 800fb44:	2005      	movs	r0, #5
 800fb46:	e026      	b.n	800fb96 <__hexnan+0x132>
 800fb48:	3501      	adds	r5, #1
 800fb4a:	2d08      	cmp	r5, #8
 800fb4c:	f10b 0b01 	add.w	fp, fp, #1
 800fb50:	dd06      	ble.n	800fb60 <__hexnan+0xfc>
 800fb52:	4544      	cmp	r4, r8
 800fb54:	d9c3      	bls.n	800fade <__hexnan+0x7a>
 800fb56:	2300      	movs	r3, #0
 800fb58:	f844 3c04 	str.w	r3, [r4, #-4]
 800fb5c:	2501      	movs	r5, #1
 800fb5e:	3c04      	subs	r4, #4
 800fb60:	6822      	ldr	r2, [r4, #0]
 800fb62:	f000 000f 	and.w	r0, r0, #15
 800fb66:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800fb6a:	6022      	str	r2, [r4, #0]
 800fb6c:	e7b7      	b.n	800fade <__hexnan+0x7a>
 800fb6e:	2508      	movs	r5, #8
 800fb70:	e7b5      	b.n	800fade <__hexnan+0x7a>
 800fb72:	9b01      	ldr	r3, [sp, #4]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d0df      	beq.n	800fb38 <__hexnan+0xd4>
 800fb78:	f04f 32ff 	mov.w	r2, #4294967295
 800fb7c:	f1c3 0320 	rsb	r3, r3, #32
 800fb80:	fa22 f303 	lsr.w	r3, r2, r3
 800fb84:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fb88:	401a      	ands	r2, r3
 800fb8a:	f846 2c04 	str.w	r2, [r6, #-4]
 800fb8e:	e7d3      	b.n	800fb38 <__hexnan+0xd4>
 800fb90:	3f04      	subs	r7, #4
 800fb92:	e7d1      	b.n	800fb38 <__hexnan+0xd4>
 800fb94:	2004      	movs	r0, #4
 800fb96:	b007      	add	sp, #28
 800fb98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fb9c <_localeconv_r>:
 800fb9c:	4800      	ldr	r0, [pc, #0]	; (800fba0 <_localeconv_r+0x4>)
 800fb9e:	4770      	bx	lr
 800fba0:	20000198 	.word	0x20000198

0800fba4 <_lseek_r>:
 800fba4:	b538      	push	{r3, r4, r5, lr}
 800fba6:	4d07      	ldr	r5, [pc, #28]	; (800fbc4 <_lseek_r+0x20>)
 800fba8:	4604      	mov	r4, r0
 800fbaa:	4608      	mov	r0, r1
 800fbac:	4611      	mov	r1, r2
 800fbae:	2200      	movs	r2, #0
 800fbb0:	602a      	str	r2, [r5, #0]
 800fbb2:	461a      	mov	r2, r3
 800fbb4:	f7f3 fec8 	bl	8003948 <_lseek>
 800fbb8:	1c43      	adds	r3, r0, #1
 800fbba:	d102      	bne.n	800fbc2 <_lseek_r+0x1e>
 800fbbc:	682b      	ldr	r3, [r5, #0]
 800fbbe:	b103      	cbz	r3, 800fbc2 <_lseek_r+0x1e>
 800fbc0:	6023      	str	r3, [r4, #0]
 800fbc2:	bd38      	pop	{r3, r4, r5, pc}
 800fbc4:	200062d4 	.word	0x200062d4

0800fbc8 <malloc>:
 800fbc8:	4b02      	ldr	r3, [pc, #8]	; (800fbd4 <malloc+0xc>)
 800fbca:	4601      	mov	r1, r0
 800fbcc:	6818      	ldr	r0, [r3, #0]
 800fbce:	f7fc beaf 	b.w	800c930 <_malloc_r>
 800fbd2:	bf00      	nop
 800fbd4:	20000040 	.word	0x20000040

0800fbd8 <__ascii_mbtowc>:
 800fbd8:	b082      	sub	sp, #8
 800fbda:	b901      	cbnz	r1, 800fbde <__ascii_mbtowc+0x6>
 800fbdc:	a901      	add	r1, sp, #4
 800fbde:	b142      	cbz	r2, 800fbf2 <__ascii_mbtowc+0x1a>
 800fbe0:	b14b      	cbz	r3, 800fbf6 <__ascii_mbtowc+0x1e>
 800fbe2:	7813      	ldrb	r3, [r2, #0]
 800fbe4:	600b      	str	r3, [r1, #0]
 800fbe6:	7812      	ldrb	r2, [r2, #0]
 800fbe8:	1e10      	subs	r0, r2, #0
 800fbea:	bf18      	it	ne
 800fbec:	2001      	movne	r0, #1
 800fbee:	b002      	add	sp, #8
 800fbf0:	4770      	bx	lr
 800fbf2:	4610      	mov	r0, r2
 800fbf4:	e7fb      	b.n	800fbee <__ascii_mbtowc+0x16>
 800fbf6:	f06f 0001 	mvn.w	r0, #1
 800fbfa:	e7f8      	b.n	800fbee <__ascii_mbtowc+0x16>

0800fbfc <__malloc_lock>:
 800fbfc:	4801      	ldr	r0, [pc, #4]	; (800fc04 <__malloc_lock+0x8>)
 800fbfe:	f7fc be7e 	b.w	800c8fe <__retarget_lock_acquire_recursive>
 800fc02:	bf00      	nop
 800fc04:	200062cc 	.word	0x200062cc

0800fc08 <__malloc_unlock>:
 800fc08:	4801      	ldr	r0, [pc, #4]	; (800fc10 <__malloc_unlock+0x8>)
 800fc0a:	f7fc be79 	b.w	800c900 <__retarget_lock_release_recursive>
 800fc0e:	bf00      	nop
 800fc10:	200062cc 	.word	0x200062cc

0800fc14 <_Balloc>:
 800fc14:	b570      	push	{r4, r5, r6, lr}
 800fc16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fc18:	4604      	mov	r4, r0
 800fc1a:	460d      	mov	r5, r1
 800fc1c:	b976      	cbnz	r6, 800fc3c <_Balloc+0x28>
 800fc1e:	2010      	movs	r0, #16
 800fc20:	f7ff ffd2 	bl	800fbc8 <malloc>
 800fc24:	4602      	mov	r2, r0
 800fc26:	6260      	str	r0, [r4, #36]	; 0x24
 800fc28:	b920      	cbnz	r0, 800fc34 <_Balloc+0x20>
 800fc2a:	4b18      	ldr	r3, [pc, #96]	; (800fc8c <_Balloc+0x78>)
 800fc2c:	4818      	ldr	r0, [pc, #96]	; (800fc90 <_Balloc+0x7c>)
 800fc2e:	2166      	movs	r1, #102	; 0x66
 800fc30:	f000 fea2 	bl	8010978 <__assert_func>
 800fc34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fc38:	6006      	str	r6, [r0, #0]
 800fc3a:	60c6      	str	r6, [r0, #12]
 800fc3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fc3e:	68f3      	ldr	r3, [r6, #12]
 800fc40:	b183      	cbz	r3, 800fc64 <_Balloc+0x50>
 800fc42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc44:	68db      	ldr	r3, [r3, #12]
 800fc46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fc4a:	b9b8      	cbnz	r0, 800fc7c <_Balloc+0x68>
 800fc4c:	2101      	movs	r1, #1
 800fc4e:	fa01 f605 	lsl.w	r6, r1, r5
 800fc52:	1d72      	adds	r2, r6, #5
 800fc54:	0092      	lsls	r2, r2, #2
 800fc56:	4620      	mov	r0, r4
 800fc58:	f000 fc97 	bl	801058a <_calloc_r>
 800fc5c:	b160      	cbz	r0, 800fc78 <_Balloc+0x64>
 800fc5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fc62:	e00e      	b.n	800fc82 <_Balloc+0x6e>
 800fc64:	2221      	movs	r2, #33	; 0x21
 800fc66:	2104      	movs	r1, #4
 800fc68:	4620      	mov	r0, r4
 800fc6a:	f000 fc8e 	bl	801058a <_calloc_r>
 800fc6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc70:	60f0      	str	r0, [r6, #12]
 800fc72:	68db      	ldr	r3, [r3, #12]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d1e4      	bne.n	800fc42 <_Balloc+0x2e>
 800fc78:	2000      	movs	r0, #0
 800fc7a:	bd70      	pop	{r4, r5, r6, pc}
 800fc7c:	6802      	ldr	r2, [r0, #0]
 800fc7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fc82:	2300      	movs	r3, #0
 800fc84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fc88:	e7f7      	b.n	800fc7a <_Balloc+0x66>
 800fc8a:	bf00      	nop
 800fc8c:	080127c6 	.word	0x080127c6
 800fc90:	080128cc 	.word	0x080128cc

0800fc94 <_Bfree>:
 800fc94:	b570      	push	{r4, r5, r6, lr}
 800fc96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fc98:	4605      	mov	r5, r0
 800fc9a:	460c      	mov	r4, r1
 800fc9c:	b976      	cbnz	r6, 800fcbc <_Bfree+0x28>
 800fc9e:	2010      	movs	r0, #16
 800fca0:	f7ff ff92 	bl	800fbc8 <malloc>
 800fca4:	4602      	mov	r2, r0
 800fca6:	6268      	str	r0, [r5, #36]	; 0x24
 800fca8:	b920      	cbnz	r0, 800fcb4 <_Bfree+0x20>
 800fcaa:	4b09      	ldr	r3, [pc, #36]	; (800fcd0 <_Bfree+0x3c>)
 800fcac:	4809      	ldr	r0, [pc, #36]	; (800fcd4 <_Bfree+0x40>)
 800fcae:	218a      	movs	r1, #138	; 0x8a
 800fcb0:	f000 fe62 	bl	8010978 <__assert_func>
 800fcb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fcb8:	6006      	str	r6, [r0, #0]
 800fcba:	60c6      	str	r6, [r0, #12]
 800fcbc:	b13c      	cbz	r4, 800fcce <_Bfree+0x3a>
 800fcbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fcc0:	6862      	ldr	r2, [r4, #4]
 800fcc2:	68db      	ldr	r3, [r3, #12]
 800fcc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fcc8:	6021      	str	r1, [r4, #0]
 800fcca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fcce:	bd70      	pop	{r4, r5, r6, pc}
 800fcd0:	080127c6 	.word	0x080127c6
 800fcd4:	080128cc 	.word	0x080128cc

0800fcd8 <__multadd>:
 800fcd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcdc:	690e      	ldr	r6, [r1, #16]
 800fcde:	4607      	mov	r7, r0
 800fce0:	4698      	mov	r8, r3
 800fce2:	460c      	mov	r4, r1
 800fce4:	f101 0014 	add.w	r0, r1, #20
 800fce8:	2300      	movs	r3, #0
 800fcea:	6805      	ldr	r5, [r0, #0]
 800fcec:	b2a9      	uxth	r1, r5
 800fcee:	fb02 8101 	mla	r1, r2, r1, r8
 800fcf2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800fcf6:	0c2d      	lsrs	r5, r5, #16
 800fcf8:	fb02 c505 	mla	r5, r2, r5, ip
 800fcfc:	b289      	uxth	r1, r1
 800fcfe:	3301      	adds	r3, #1
 800fd00:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800fd04:	429e      	cmp	r6, r3
 800fd06:	f840 1b04 	str.w	r1, [r0], #4
 800fd0a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800fd0e:	dcec      	bgt.n	800fcea <__multadd+0x12>
 800fd10:	f1b8 0f00 	cmp.w	r8, #0
 800fd14:	d022      	beq.n	800fd5c <__multadd+0x84>
 800fd16:	68a3      	ldr	r3, [r4, #8]
 800fd18:	42b3      	cmp	r3, r6
 800fd1a:	dc19      	bgt.n	800fd50 <__multadd+0x78>
 800fd1c:	6861      	ldr	r1, [r4, #4]
 800fd1e:	4638      	mov	r0, r7
 800fd20:	3101      	adds	r1, #1
 800fd22:	f7ff ff77 	bl	800fc14 <_Balloc>
 800fd26:	4605      	mov	r5, r0
 800fd28:	b928      	cbnz	r0, 800fd36 <__multadd+0x5e>
 800fd2a:	4602      	mov	r2, r0
 800fd2c:	4b0d      	ldr	r3, [pc, #52]	; (800fd64 <__multadd+0x8c>)
 800fd2e:	480e      	ldr	r0, [pc, #56]	; (800fd68 <__multadd+0x90>)
 800fd30:	21b5      	movs	r1, #181	; 0xb5
 800fd32:	f000 fe21 	bl	8010978 <__assert_func>
 800fd36:	6922      	ldr	r2, [r4, #16]
 800fd38:	3202      	adds	r2, #2
 800fd3a:	f104 010c 	add.w	r1, r4, #12
 800fd3e:	0092      	lsls	r2, r2, #2
 800fd40:	300c      	adds	r0, #12
 800fd42:	f7fc fdde 	bl	800c902 <memcpy>
 800fd46:	4621      	mov	r1, r4
 800fd48:	4638      	mov	r0, r7
 800fd4a:	f7ff ffa3 	bl	800fc94 <_Bfree>
 800fd4e:	462c      	mov	r4, r5
 800fd50:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800fd54:	3601      	adds	r6, #1
 800fd56:	f8c3 8014 	str.w	r8, [r3, #20]
 800fd5a:	6126      	str	r6, [r4, #16]
 800fd5c:	4620      	mov	r0, r4
 800fd5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd62:	bf00      	nop
 800fd64:	0801283c 	.word	0x0801283c
 800fd68:	080128cc 	.word	0x080128cc

0800fd6c <__s2b>:
 800fd6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd70:	460c      	mov	r4, r1
 800fd72:	4615      	mov	r5, r2
 800fd74:	461f      	mov	r7, r3
 800fd76:	2209      	movs	r2, #9
 800fd78:	3308      	adds	r3, #8
 800fd7a:	4606      	mov	r6, r0
 800fd7c:	fb93 f3f2 	sdiv	r3, r3, r2
 800fd80:	2100      	movs	r1, #0
 800fd82:	2201      	movs	r2, #1
 800fd84:	429a      	cmp	r2, r3
 800fd86:	db09      	blt.n	800fd9c <__s2b+0x30>
 800fd88:	4630      	mov	r0, r6
 800fd8a:	f7ff ff43 	bl	800fc14 <_Balloc>
 800fd8e:	b940      	cbnz	r0, 800fda2 <__s2b+0x36>
 800fd90:	4602      	mov	r2, r0
 800fd92:	4b19      	ldr	r3, [pc, #100]	; (800fdf8 <__s2b+0x8c>)
 800fd94:	4819      	ldr	r0, [pc, #100]	; (800fdfc <__s2b+0x90>)
 800fd96:	21ce      	movs	r1, #206	; 0xce
 800fd98:	f000 fdee 	bl	8010978 <__assert_func>
 800fd9c:	0052      	lsls	r2, r2, #1
 800fd9e:	3101      	adds	r1, #1
 800fda0:	e7f0      	b.n	800fd84 <__s2b+0x18>
 800fda2:	9b08      	ldr	r3, [sp, #32]
 800fda4:	6143      	str	r3, [r0, #20]
 800fda6:	2d09      	cmp	r5, #9
 800fda8:	f04f 0301 	mov.w	r3, #1
 800fdac:	6103      	str	r3, [r0, #16]
 800fdae:	dd16      	ble.n	800fdde <__s2b+0x72>
 800fdb0:	f104 0909 	add.w	r9, r4, #9
 800fdb4:	46c8      	mov	r8, r9
 800fdb6:	442c      	add	r4, r5
 800fdb8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fdbc:	4601      	mov	r1, r0
 800fdbe:	3b30      	subs	r3, #48	; 0x30
 800fdc0:	220a      	movs	r2, #10
 800fdc2:	4630      	mov	r0, r6
 800fdc4:	f7ff ff88 	bl	800fcd8 <__multadd>
 800fdc8:	45a0      	cmp	r8, r4
 800fdca:	d1f5      	bne.n	800fdb8 <__s2b+0x4c>
 800fdcc:	f1a5 0408 	sub.w	r4, r5, #8
 800fdd0:	444c      	add	r4, r9
 800fdd2:	1b2d      	subs	r5, r5, r4
 800fdd4:	1963      	adds	r3, r4, r5
 800fdd6:	42bb      	cmp	r3, r7
 800fdd8:	db04      	blt.n	800fde4 <__s2b+0x78>
 800fdda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdde:	340a      	adds	r4, #10
 800fde0:	2509      	movs	r5, #9
 800fde2:	e7f6      	b.n	800fdd2 <__s2b+0x66>
 800fde4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fde8:	4601      	mov	r1, r0
 800fdea:	3b30      	subs	r3, #48	; 0x30
 800fdec:	220a      	movs	r2, #10
 800fdee:	4630      	mov	r0, r6
 800fdf0:	f7ff ff72 	bl	800fcd8 <__multadd>
 800fdf4:	e7ee      	b.n	800fdd4 <__s2b+0x68>
 800fdf6:	bf00      	nop
 800fdf8:	0801283c 	.word	0x0801283c
 800fdfc:	080128cc 	.word	0x080128cc

0800fe00 <__hi0bits>:
 800fe00:	0c03      	lsrs	r3, r0, #16
 800fe02:	041b      	lsls	r3, r3, #16
 800fe04:	b9d3      	cbnz	r3, 800fe3c <__hi0bits+0x3c>
 800fe06:	0400      	lsls	r0, r0, #16
 800fe08:	2310      	movs	r3, #16
 800fe0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fe0e:	bf04      	itt	eq
 800fe10:	0200      	lsleq	r0, r0, #8
 800fe12:	3308      	addeq	r3, #8
 800fe14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800fe18:	bf04      	itt	eq
 800fe1a:	0100      	lsleq	r0, r0, #4
 800fe1c:	3304      	addeq	r3, #4
 800fe1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800fe22:	bf04      	itt	eq
 800fe24:	0080      	lsleq	r0, r0, #2
 800fe26:	3302      	addeq	r3, #2
 800fe28:	2800      	cmp	r0, #0
 800fe2a:	db05      	blt.n	800fe38 <__hi0bits+0x38>
 800fe2c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800fe30:	f103 0301 	add.w	r3, r3, #1
 800fe34:	bf08      	it	eq
 800fe36:	2320      	moveq	r3, #32
 800fe38:	4618      	mov	r0, r3
 800fe3a:	4770      	bx	lr
 800fe3c:	2300      	movs	r3, #0
 800fe3e:	e7e4      	b.n	800fe0a <__hi0bits+0xa>

0800fe40 <__lo0bits>:
 800fe40:	6803      	ldr	r3, [r0, #0]
 800fe42:	f013 0207 	ands.w	r2, r3, #7
 800fe46:	4601      	mov	r1, r0
 800fe48:	d00b      	beq.n	800fe62 <__lo0bits+0x22>
 800fe4a:	07da      	lsls	r2, r3, #31
 800fe4c:	d424      	bmi.n	800fe98 <__lo0bits+0x58>
 800fe4e:	0798      	lsls	r0, r3, #30
 800fe50:	bf49      	itett	mi
 800fe52:	085b      	lsrmi	r3, r3, #1
 800fe54:	089b      	lsrpl	r3, r3, #2
 800fe56:	2001      	movmi	r0, #1
 800fe58:	600b      	strmi	r3, [r1, #0]
 800fe5a:	bf5c      	itt	pl
 800fe5c:	600b      	strpl	r3, [r1, #0]
 800fe5e:	2002      	movpl	r0, #2
 800fe60:	4770      	bx	lr
 800fe62:	b298      	uxth	r0, r3
 800fe64:	b9b0      	cbnz	r0, 800fe94 <__lo0bits+0x54>
 800fe66:	0c1b      	lsrs	r3, r3, #16
 800fe68:	2010      	movs	r0, #16
 800fe6a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800fe6e:	bf04      	itt	eq
 800fe70:	0a1b      	lsreq	r3, r3, #8
 800fe72:	3008      	addeq	r0, #8
 800fe74:	071a      	lsls	r2, r3, #28
 800fe76:	bf04      	itt	eq
 800fe78:	091b      	lsreq	r3, r3, #4
 800fe7a:	3004      	addeq	r0, #4
 800fe7c:	079a      	lsls	r2, r3, #30
 800fe7e:	bf04      	itt	eq
 800fe80:	089b      	lsreq	r3, r3, #2
 800fe82:	3002      	addeq	r0, #2
 800fe84:	07da      	lsls	r2, r3, #31
 800fe86:	d403      	bmi.n	800fe90 <__lo0bits+0x50>
 800fe88:	085b      	lsrs	r3, r3, #1
 800fe8a:	f100 0001 	add.w	r0, r0, #1
 800fe8e:	d005      	beq.n	800fe9c <__lo0bits+0x5c>
 800fe90:	600b      	str	r3, [r1, #0]
 800fe92:	4770      	bx	lr
 800fe94:	4610      	mov	r0, r2
 800fe96:	e7e8      	b.n	800fe6a <__lo0bits+0x2a>
 800fe98:	2000      	movs	r0, #0
 800fe9a:	4770      	bx	lr
 800fe9c:	2020      	movs	r0, #32
 800fe9e:	4770      	bx	lr

0800fea0 <__i2b>:
 800fea0:	b510      	push	{r4, lr}
 800fea2:	460c      	mov	r4, r1
 800fea4:	2101      	movs	r1, #1
 800fea6:	f7ff feb5 	bl	800fc14 <_Balloc>
 800feaa:	4602      	mov	r2, r0
 800feac:	b928      	cbnz	r0, 800feba <__i2b+0x1a>
 800feae:	4b05      	ldr	r3, [pc, #20]	; (800fec4 <__i2b+0x24>)
 800feb0:	4805      	ldr	r0, [pc, #20]	; (800fec8 <__i2b+0x28>)
 800feb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800feb6:	f000 fd5f 	bl	8010978 <__assert_func>
 800feba:	2301      	movs	r3, #1
 800febc:	6144      	str	r4, [r0, #20]
 800febe:	6103      	str	r3, [r0, #16]
 800fec0:	bd10      	pop	{r4, pc}
 800fec2:	bf00      	nop
 800fec4:	0801283c 	.word	0x0801283c
 800fec8:	080128cc 	.word	0x080128cc

0800fecc <__multiply>:
 800fecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed0:	4614      	mov	r4, r2
 800fed2:	690a      	ldr	r2, [r1, #16]
 800fed4:	6923      	ldr	r3, [r4, #16]
 800fed6:	429a      	cmp	r2, r3
 800fed8:	bfb8      	it	lt
 800feda:	460b      	movlt	r3, r1
 800fedc:	460d      	mov	r5, r1
 800fede:	bfbc      	itt	lt
 800fee0:	4625      	movlt	r5, r4
 800fee2:	461c      	movlt	r4, r3
 800fee4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800fee8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800feec:	68ab      	ldr	r3, [r5, #8]
 800feee:	6869      	ldr	r1, [r5, #4]
 800fef0:	eb0a 0709 	add.w	r7, sl, r9
 800fef4:	42bb      	cmp	r3, r7
 800fef6:	b085      	sub	sp, #20
 800fef8:	bfb8      	it	lt
 800fefa:	3101      	addlt	r1, #1
 800fefc:	f7ff fe8a 	bl	800fc14 <_Balloc>
 800ff00:	b930      	cbnz	r0, 800ff10 <__multiply+0x44>
 800ff02:	4602      	mov	r2, r0
 800ff04:	4b42      	ldr	r3, [pc, #264]	; (8010010 <__multiply+0x144>)
 800ff06:	4843      	ldr	r0, [pc, #268]	; (8010014 <__multiply+0x148>)
 800ff08:	f240 115d 	movw	r1, #349	; 0x15d
 800ff0c:	f000 fd34 	bl	8010978 <__assert_func>
 800ff10:	f100 0614 	add.w	r6, r0, #20
 800ff14:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ff18:	4633      	mov	r3, r6
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	4543      	cmp	r3, r8
 800ff1e:	d31e      	bcc.n	800ff5e <__multiply+0x92>
 800ff20:	f105 0c14 	add.w	ip, r5, #20
 800ff24:	f104 0314 	add.w	r3, r4, #20
 800ff28:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800ff2c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ff30:	9202      	str	r2, [sp, #8]
 800ff32:	ebac 0205 	sub.w	r2, ip, r5
 800ff36:	3a15      	subs	r2, #21
 800ff38:	f022 0203 	bic.w	r2, r2, #3
 800ff3c:	3204      	adds	r2, #4
 800ff3e:	f105 0115 	add.w	r1, r5, #21
 800ff42:	458c      	cmp	ip, r1
 800ff44:	bf38      	it	cc
 800ff46:	2204      	movcc	r2, #4
 800ff48:	9201      	str	r2, [sp, #4]
 800ff4a:	9a02      	ldr	r2, [sp, #8]
 800ff4c:	9303      	str	r3, [sp, #12]
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	d808      	bhi.n	800ff64 <__multiply+0x98>
 800ff52:	2f00      	cmp	r7, #0
 800ff54:	dc55      	bgt.n	8010002 <__multiply+0x136>
 800ff56:	6107      	str	r7, [r0, #16]
 800ff58:	b005      	add	sp, #20
 800ff5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff5e:	f843 2b04 	str.w	r2, [r3], #4
 800ff62:	e7db      	b.n	800ff1c <__multiply+0x50>
 800ff64:	f8b3 a000 	ldrh.w	sl, [r3]
 800ff68:	f1ba 0f00 	cmp.w	sl, #0
 800ff6c:	d020      	beq.n	800ffb0 <__multiply+0xe4>
 800ff6e:	f105 0e14 	add.w	lr, r5, #20
 800ff72:	46b1      	mov	r9, r6
 800ff74:	2200      	movs	r2, #0
 800ff76:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ff7a:	f8d9 b000 	ldr.w	fp, [r9]
 800ff7e:	b2a1      	uxth	r1, r4
 800ff80:	fa1f fb8b 	uxth.w	fp, fp
 800ff84:	fb0a b101 	mla	r1, sl, r1, fp
 800ff88:	4411      	add	r1, r2
 800ff8a:	f8d9 2000 	ldr.w	r2, [r9]
 800ff8e:	0c24      	lsrs	r4, r4, #16
 800ff90:	0c12      	lsrs	r2, r2, #16
 800ff92:	fb0a 2404 	mla	r4, sl, r4, r2
 800ff96:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ff9a:	b289      	uxth	r1, r1
 800ff9c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ffa0:	45f4      	cmp	ip, lr
 800ffa2:	f849 1b04 	str.w	r1, [r9], #4
 800ffa6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ffaa:	d8e4      	bhi.n	800ff76 <__multiply+0xaa>
 800ffac:	9901      	ldr	r1, [sp, #4]
 800ffae:	5072      	str	r2, [r6, r1]
 800ffb0:	9a03      	ldr	r2, [sp, #12]
 800ffb2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ffb6:	3304      	adds	r3, #4
 800ffb8:	f1b9 0f00 	cmp.w	r9, #0
 800ffbc:	d01f      	beq.n	800fffe <__multiply+0x132>
 800ffbe:	6834      	ldr	r4, [r6, #0]
 800ffc0:	f105 0114 	add.w	r1, r5, #20
 800ffc4:	46b6      	mov	lr, r6
 800ffc6:	f04f 0a00 	mov.w	sl, #0
 800ffca:	880a      	ldrh	r2, [r1, #0]
 800ffcc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ffd0:	fb09 b202 	mla	r2, r9, r2, fp
 800ffd4:	4492      	add	sl, r2
 800ffd6:	b2a4      	uxth	r4, r4
 800ffd8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ffdc:	f84e 4b04 	str.w	r4, [lr], #4
 800ffe0:	f851 4b04 	ldr.w	r4, [r1], #4
 800ffe4:	f8be 2000 	ldrh.w	r2, [lr]
 800ffe8:	0c24      	lsrs	r4, r4, #16
 800ffea:	fb09 2404 	mla	r4, r9, r4, r2
 800ffee:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800fff2:	458c      	cmp	ip, r1
 800fff4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fff8:	d8e7      	bhi.n	800ffca <__multiply+0xfe>
 800fffa:	9a01      	ldr	r2, [sp, #4]
 800fffc:	50b4      	str	r4, [r6, r2]
 800fffe:	3604      	adds	r6, #4
 8010000:	e7a3      	b.n	800ff4a <__multiply+0x7e>
 8010002:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010006:	2b00      	cmp	r3, #0
 8010008:	d1a5      	bne.n	800ff56 <__multiply+0x8a>
 801000a:	3f01      	subs	r7, #1
 801000c:	e7a1      	b.n	800ff52 <__multiply+0x86>
 801000e:	bf00      	nop
 8010010:	0801283c 	.word	0x0801283c
 8010014:	080128cc 	.word	0x080128cc

08010018 <__pow5mult>:
 8010018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801001c:	4615      	mov	r5, r2
 801001e:	f012 0203 	ands.w	r2, r2, #3
 8010022:	4606      	mov	r6, r0
 8010024:	460f      	mov	r7, r1
 8010026:	d007      	beq.n	8010038 <__pow5mult+0x20>
 8010028:	4c25      	ldr	r4, [pc, #148]	; (80100c0 <__pow5mult+0xa8>)
 801002a:	3a01      	subs	r2, #1
 801002c:	2300      	movs	r3, #0
 801002e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010032:	f7ff fe51 	bl	800fcd8 <__multadd>
 8010036:	4607      	mov	r7, r0
 8010038:	10ad      	asrs	r5, r5, #2
 801003a:	d03d      	beq.n	80100b8 <__pow5mult+0xa0>
 801003c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801003e:	b97c      	cbnz	r4, 8010060 <__pow5mult+0x48>
 8010040:	2010      	movs	r0, #16
 8010042:	f7ff fdc1 	bl	800fbc8 <malloc>
 8010046:	4602      	mov	r2, r0
 8010048:	6270      	str	r0, [r6, #36]	; 0x24
 801004a:	b928      	cbnz	r0, 8010058 <__pow5mult+0x40>
 801004c:	4b1d      	ldr	r3, [pc, #116]	; (80100c4 <__pow5mult+0xac>)
 801004e:	481e      	ldr	r0, [pc, #120]	; (80100c8 <__pow5mult+0xb0>)
 8010050:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010054:	f000 fc90 	bl	8010978 <__assert_func>
 8010058:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801005c:	6004      	str	r4, [r0, #0]
 801005e:	60c4      	str	r4, [r0, #12]
 8010060:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010064:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010068:	b94c      	cbnz	r4, 801007e <__pow5mult+0x66>
 801006a:	f240 2171 	movw	r1, #625	; 0x271
 801006e:	4630      	mov	r0, r6
 8010070:	f7ff ff16 	bl	800fea0 <__i2b>
 8010074:	2300      	movs	r3, #0
 8010076:	f8c8 0008 	str.w	r0, [r8, #8]
 801007a:	4604      	mov	r4, r0
 801007c:	6003      	str	r3, [r0, #0]
 801007e:	f04f 0900 	mov.w	r9, #0
 8010082:	07eb      	lsls	r3, r5, #31
 8010084:	d50a      	bpl.n	801009c <__pow5mult+0x84>
 8010086:	4639      	mov	r1, r7
 8010088:	4622      	mov	r2, r4
 801008a:	4630      	mov	r0, r6
 801008c:	f7ff ff1e 	bl	800fecc <__multiply>
 8010090:	4639      	mov	r1, r7
 8010092:	4680      	mov	r8, r0
 8010094:	4630      	mov	r0, r6
 8010096:	f7ff fdfd 	bl	800fc94 <_Bfree>
 801009a:	4647      	mov	r7, r8
 801009c:	106d      	asrs	r5, r5, #1
 801009e:	d00b      	beq.n	80100b8 <__pow5mult+0xa0>
 80100a0:	6820      	ldr	r0, [r4, #0]
 80100a2:	b938      	cbnz	r0, 80100b4 <__pow5mult+0x9c>
 80100a4:	4622      	mov	r2, r4
 80100a6:	4621      	mov	r1, r4
 80100a8:	4630      	mov	r0, r6
 80100aa:	f7ff ff0f 	bl	800fecc <__multiply>
 80100ae:	6020      	str	r0, [r4, #0]
 80100b0:	f8c0 9000 	str.w	r9, [r0]
 80100b4:	4604      	mov	r4, r0
 80100b6:	e7e4      	b.n	8010082 <__pow5mult+0x6a>
 80100b8:	4638      	mov	r0, r7
 80100ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100be:	bf00      	nop
 80100c0:	08012a20 	.word	0x08012a20
 80100c4:	080127c6 	.word	0x080127c6
 80100c8:	080128cc 	.word	0x080128cc

080100cc <__lshift>:
 80100cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100d0:	460c      	mov	r4, r1
 80100d2:	6849      	ldr	r1, [r1, #4]
 80100d4:	6923      	ldr	r3, [r4, #16]
 80100d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80100da:	68a3      	ldr	r3, [r4, #8]
 80100dc:	4607      	mov	r7, r0
 80100de:	4691      	mov	r9, r2
 80100e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80100e4:	f108 0601 	add.w	r6, r8, #1
 80100e8:	42b3      	cmp	r3, r6
 80100ea:	db0b      	blt.n	8010104 <__lshift+0x38>
 80100ec:	4638      	mov	r0, r7
 80100ee:	f7ff fd91 	bl	800fc14 <_Balloc>
 80100f2:	4605      	mov	r5, r0
 80100f4:	b948      	cbnz	r0, 801010a <__lshift+0x3e>
 80100f6:	4602      	mov	r2, r0
 80100f8:	4b28      	ldr	r3, [pc, #160]	; (801019c <__lshift+0xd0>)
 80100fa:	4829      	ldr	r0, [pc, #164]	; (80101a0 <__lshift+0xd4>)
 80100fc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010100:	f000 fc3a 	bl	8010978 <__assert_func>
 8010104:	3101      	adds	r1, #1
 8010106:	005b      	lsls	r3, r3, #1
 8010108:	e7ee      	b.n	80100e8 <__lshift+0x1c>
 801010a:	2300      	movs	r3, #0
 801010c:	f100 0114 	add.w	r1, r0, #20
 8010110:	f100 0210 	add.w	r2, r0, #16
 8010114:	4618      	mov	r0, r3
 8010116:	4553      	cmp	r3, sl
 8010118:	db33      	blt.n	8010182 <__lshift+0xb6>
 801011a:	6920      	ldr	r0, [r4, #16]
 801011c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010120:	f104 0314 	add.w	r3, r4, #20
 8010124:	f019 091f 	ands.w	r9, r9, #31
 8010128:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801012c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010130:	d02b      	beq.n	801018a <__lshift+0xbe>
 8010132:	f1c9 0e20 	rsb	lr, r9, #32
 8010136:	468a      	mov	sl, r1
 8010138:	2200      	movs	r2, #0
 801013a:	6818      	ldr	r0, [r3, #0]
 801013c:	fa00 f009 	lsl.w	r0, r0, r9
 8010140:	4302      	orrs	r2, r0
 8010142:	f84a 2b04 	str.w	r2, [sl], #4
 8010146:	f853 2b04 	ldr.w	r2, [r3], #4
 801014a:	459c      	cmp	ip, r3
 801014c:	fa22 f20e 	lsr.w	r2, r2, lr
 8010150:	d8f3      	bhi.n	801013a <__lshift+0x6e>
 8010152:	ebac 0304 	sub.w	r3, ip, r4
 8010156:	3b15      	subs	r3, #21
 8010158:	f023 0303 	bic.w	r3, r3, #3
 801015c:	3304      	adds	r3, #4
 801015e:	f104 0015 	add.w	r0, r4, #21
 8010162:	4584      	cmp	ip, r0
 8010164:	bf38      	it	cc
 8010166:	2304      	movcc	r3, #4
 8010168:	50ca      	str	r2, [r1, r3]
 801016a:	b10a      	cbz	r2, 8010170 <__lshift+0xa4>
 801016c:	f108 0602 	add.w	r6, r8, #2
 8010170:	3e01      	subs	r6, #1
 8010172:	4638      	mov	r0, r7
 8010174:	612e      	str	r6, [r5, #16]
 8010176:	4621      	mov	r1, r4
 8010178:	f7ff fd8c 	bl	800fc94 <_Bfree>
 801017c:	4628      	mov	r0, r5
 801017e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010182:	f842 0f04 	str.w	r0, [r2, #4]!
 8010186:	3301      	adds	r3, #1
 8010188:	e7c5      	b.n	8010116 <__lshift+0x4a>
 801018a:	3904      	subs	r1, #4
 801018c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010190:	f841 2f04 	str.w	r2, [r1, #4]!
 8010194:	459c      	cmp	ip, r3
 8010196:	d8f9      	bhi.n	801018c <__lshift+0xc0>
 8010198:	e7ea      	b.n	8010170 <__lshift+0xa4>
 801019a:	bf00      	nop
 801019c:	0801283c 	.word	0x0801283c
 80101a0:	080128cc 	.word	0x080128cc

080101a4 <__mcmp>:
 80101a4:	b530      	push	{r4, r5, lr}
 80101a6:	6902      	ldr	r2, [r0, #16]
 80101a8:	690c      	ldr	r4, [r1, #16]
 80101aa:	1b12      	subs	r2, r2, r4
 80101ac:	d10e      	bne.n	80101cc <__mcmp+0x28>
 80101ae:	f100 0314 	add.w	r3, r0, #20
 80101b2:	3114      	adds	r1, #20
 80101b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80101b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80101bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80101c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80101c4:	42a5      	cmp	r5, r4
 80101c6:	d003      	beq.n	80101d0 <__mcmp+0x2c>
 80101c8:	d305      	bcc.n	80101d6 <__mcmp+0x32>
 80101ca:	2201      	movs	r2, #1
 80101cc:	4610      	mov	r0, r2
 80101ce:	bd30      	pop	{r4, r5, pc}
 80101d0:	4283      	cmp	r3, r0
 80101d2:	d3f3      	bcc.n	80101bc <__mcmp+0x18>
 80101d4:	e7fa      	b.n	80101cc <__mcmp+0x28>
 80101d6:	f04f 32ff 	mov.w	r2, #4294967295
 80101da:	e7f7      	b.n	80101cc <__mcmp+0x28>

080101dc <__mdiff>:
 80101dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101e0:	460c      	mov	r4, r1
 80101e2:	4606      	mov	r6, r0
 80101e4:	4611      	mov	r1, r2
 80101e6:	4620      	mov	r0, r4
 80101e8:	4617      	mov	r7, r2
 80101ea:	f7ff ffdb 	bl	80101a4 <__mcmp>
 80101ee:	1e05      	subs	r5, r0, #0
 80101f0:	d110      	bne.n	8010214 <__mdiff+0x38>
 80101f2:	4629      	mov	r1, r5
 80101f4:	4630      	mov	r0, r6
 80101f6:	f7ff fd0d 	bl	800fc14 <_Balloc>
 80101fa:	b930      	cbnz	r0, 801020a <__mdiff+0x2e>
 80101fc:	4b39      	ldr	r3, [pc, #228]	; (80102e4 <__mdiff+0x108>)
 80101fe:	4602      	mov	r2, r0
 8010200:	f240 2132 	movw	r1, #562	; 0x232
 8010204:	4838      	ldr	r0, [pc, #224]	; (80102e8 <__mdiff+0x10c>)
 8010206:	f000 fbb7 	bl	8010978 <__assert_func>
 801020a:	2301      	movs	r3, #1
 801020c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010210:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010214:	bfa4      	itt	ge
 8010216:	463b      	movge	r3, r7
 8010218:	4627      	movge	r7, r4
 801021a:	4630      	mov	r0, r6
 801021c:	6879      	ldr	r1, [r7, #4]
 801021e:	bfa6      	itte	ge
 8010220:	461c      	movge	r4, r3
 8010222:	2500      	movge	r5, #0
 8010224:	2501      	movlt	r5, #1
 8010226:	f7ff fcf5 	bl	800fc14 <_Balloc>
 801022a:	b920      	cbnz	r0, 8010236 <__mdiff+0x5a>
 801022c:	4b2d      	ldr	r3, [pc, #180]	; (80102e4 <__mdiff+0x108>)
 801022e:	4602      	mov	r2, r0
 8010230:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010234:	e7e6      	b.n	8010204 <__mdiff+0x28>
 8010236:	693e      	ldr	r6, [r7, #16]
 8010238:	60c5      	str	r5, [r0, #12]
 801023a:	6925      	ldr	r5, [r4, #16]
 801023c:	f107 0114 	add.w	r1, r7, #20
 8010240:	f104 0914 	add.w	r9, r4, #20
 8010244:	f100 0e14 	add.w	lr, r0, #20
 8010248:	f107 0210 	add.w	r2, r7, #16
 801024c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8010250:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8010254:	46f2      	mov	sl, lr
 8010256:	2700      	movs	r7, #0
 8010258:	f859 3b04 	ldr.w	r3, [r9], #4
 801025c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010260:	fa1f f883 	uxth.w	r8, r3
 8010264:	fa17 f78b 	uxtah	r7, r7, fp
 8010268:	0c1b      	lsrs	r3, r3, #16
 801026a:	eba7 0808 	sub.w	r8, r7, r8
 801026e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010272:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010276:	fa1f f888 	uxth.w	r8, r8
 801027a:	141f      	asrs	r7, r3, #16
 801027c:	454d      	cmp	r5, r9
 801027e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010282:	f84a 3b04 	str.w	r3, [sl], #4
 8010286:	d8e7      	bhi.n	8010258 <__mdiff+0x7c>
 8010288:	1b2b      	subs	r3, r5, r4
 801028a:	3b15      	subs	r3, #21
 801028c:	f023 0303 	bic.w	r3, r3, #3
 8010290:	3304      	adds	r3, #4
 8010292:	3415      	adds	r4, #21
 8010294:	42a5      	cmp	r5, r4
 8010296:	bf38      	it	cc
 8010298:	2304      	movcc	r3, #4
 801029a:	4419      	add	r1, r3
 801029c:	4473      	add	r3, lr
 801029e:	469e      	mov	lr, r3
 80102a0:	460d      	mov	r5, r1
 80102a2:	4565      	cmp	r5, ip
 80102a4:	d30e      	bcc.n	80102c4 <__mdiff+0xe8>
 80102a6:	f10c 0203 	add.w	r2, ip, #3
 80102aa:	1a52      	subs	r2, r2, r1
 80102ac:	f022 0203 	bic.w	r2, r2, #3
 80102b0:	3903      	subs	r1, #3
 80102b2:	458c      	cmp	ip, r1
 80102b4:	bf38      	it	cc
 80102b6:	2200      	movcc	r2, #0
 80102b8:	441a      	add	r2, r3
 80102ba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80102be:	b17b      	cbz	r3, 80102e0 <__mdiff+0x104>
 80102c0:	6106      	str	r6, [r0, #16]
 80102c2:	e7a5      	b.n	8010210 <__mdiff+0x34>
 80102c4:	f855 8b04 	ldr.w	r8, [r5], #4
 80102c8:	fa17 f488 	uxtah	r4, r7, r8
 80102cc:	1422      	asrs	r2, r4, #16
 80102ce:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80102d2:	b2a4      	uxth	r4, r4
 80102d4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80102d8:	f84e 4b04 	str.w	r4, [lr], #4
 80102dc:	1417      	asrs	r7, r2, #16
 80102de:	e7e0      	b.n	80102a2 <__mdiff+0xc6>
 80102e0:	3e01      	subs	r6, #1
 80102e2:	e7ea      	b.n	80102ba <__mdiff+0xde>
 80102e4:	0801283c 	.word	0x0801283c
 80102e8:	080128cc 	.word	0x080128cc

080102ec <__ulp>:
 80102ec:	b082      	sub	sp, #8
 80102ee:	ed8d 0b00 	vstr	d0, [sp]
 80102f2:	9b01      	ldr	r3, [sp, #4]
 80102f4:	4912      	ldr	r1, [pc, #72]	; (8010340 <__ulp+0x54>)
 80102f6:	4019      	ands	r1, r3
 80102f8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80102fc:	2900      	cmp	r1, #0
 80102fe:	dd05      	ble.n	801030c <__ulp+0x20>
 8010300:	2200      	movs	r2, #0
 8010302:	460b      	mov	r3, r1
 8010304:	ec43 2b10 	vmov	d0, r2, r3
 8010308:	b002      	add	sp, #8
 801030a:	4770      	bx	lr
 801030c:	4249      	negs	r1, r1
 801030e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8010312:	ea4f 5021 	mov.w	r0, r1, asr #20
 8010316:	f04f 0200 	mov.w	r2, #0
 801031a:	f04f 0300 	mov.w	r3, #0
 801031e:	da04      	bge.n	801032a <__ulp+0x3e>
 8010320:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8010324:	fa41 f300 	asr.w	r3, r1, r0
 8010328:	e7ec      	b.n	8010304 <__ulp+0x18>
 801032a:	f1a0 0114 	sub.w	r1, r0, #20
 801032e:	291e      	cmp	r1, #30
 8010330:	bfda      	itte	le
 8010332:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8010336:	fa20 f101 	lsrle.w	r1, r0, r1
 801033a:	2101      	movgt	r1, #1
 801033c:	460a      	mov	r2, r1
 801033e:	e7e1      	b.n	8010304 <__ulp+0x18>
 8010340:	7ff00000 	.word	0x7ff00000

08010344 <__b2d>:
 8010344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010346:	6905      	ldr	r5, [r0, #16]
 8010348:	f100 0714 	add.w	r7, r0, #20
 801034c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010350:	1f2e      	subs	r6, r5, #4
 8010352:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010356:	4620      	mov	r0, r4
 8010358:	f7ff fd52 	bl	800fe00 <__hi0bits>
 801035c:	f1c0 0320 	rsb	r3, r0, #32
 8010360:	280a      	cmp	r0, #10
 8010362:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80103e0 <__b2d+0x9c>
 8010366:	600b      	str	r3, [r1, #0]
 8010368:	dc14      	bgt.n	8010394 <__b2d+0x50>
 801036a:	f1c0 0e0b 	rsb	lr, r0, #11
 801036e:	fa24 f10e 	lsr.w	r1, r4, lr
 8010372:	42b7      	cmp	r7, r6
 8010374:	ea41 030c 	orr.w	r3, r1, ip
 8010378:	bf34      	ite	cc
 801037a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801037e:	2100      	movcs	r1, #0
 8010380:	3015      	adds	r0, #21
 8010382:	fa04 f000 	lsl.w	r0, r4, r0
 8010386:	fa21 f10e 	lsr.w	r1, r1, lr
 801038a:	ea40 0201 	orr.w	r2, r0, r1
 801038e:	ec43 2b10 	vmov	d0, r2, r3
 8010392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010394:	42b7      	cmp	r7, r6
 8010396:	bf3a      	itte	cc
 8010398:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801039c:	f1a5 0608 	subcc.w	r6, r5, #8
 80103a0:	2100      	movcs	r1, #0
 80103a2:	380b      	subs	r0, #11
 80103a4:	d017      	beq.n	80103d6 <__b2d+0x92>
 80103a6:	f1c0 0c20 	rsb	ip, r0, #32
 80103aa:	fa04 f500 	lsl.w	r5, r4, r0
 80103ae:	42be      	cmp	r6, r7
 80103b0:	fa21 f40c 	lsr.w	r4, r1, ip
 80103b4:	ea45 0504 	orr.w	r5, r5, r4
 80103b8:	bf8c      	ite	hi
 80103ba:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80103be:	2400      	movls	r4, #0
 80103c0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80103c4:	fa01 f000 	lsl.w	r0, r1, r0
 80103c8:	fa24 f40c 	lsr.w	r4, r4, ip
 80103cc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80103d0:	ea40 0204 	orr.w	r2, r0, r4
 80103d4:	e7db      	b.n	801038e <__b2d+0x4a>
 80103d6:	ea44 030c 	orr.w	r3, r4, ip
 80103da:	460a      	mov	r2, r1
 80103dc:	e7d7      	b.n	801038e <__b2d+0x4a>
 80103de:	bf00      	nop
 80103e0:	3ff00000 	.word	0x3ff00000

080103e4 <__d2b>:
 80103e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80103e8:	4689      	mov	r9, r1
 80103ea:	2101      	movs	r1, #1
 80103ec:	ec57 6b10 	vmov	r6, r7, d0
 80103f0:	4690      	mov	r8, r2
 80103f2:	f7ff fc0f 	bl	800fc14 <_Balloc>
 80103f6:	4604      	mov	r4, r0
 80103f8:	b930      	cbnz	r0, 8010408 <__d2b+0x24>
 80103fa:	4602      	mov	r2, r0
 80103fc:	4b25      	ldr	r3, [pc, #148]	; (8010494 <__d2b+0xb0>)
 80103fe:	4826      	ldr	r0, [pc, #152]	; (8010498 <__d2b+0xb4>)
 8010400:	f240 310a 	movw	r1, #778	; 0x30a
 8010404:	f000 fab8 	bl	8010978 <__assert_func>
 8010408:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801040c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010410:	bb35      	cbnz	r5, 8010460 <__d2b+0x7c>
 8010412:	2e00      	cmp	r6, #0
 8010414:	9301      	str	r3, [sp, #4]
 8010416:	d028      	beq.n	801046a <__d2b+0x86>
 8010418:	4668      	mov	r0, sp
 801041a:	9600      	str	r6, [sp, #0]
 801041c:	f7ff fd10 	bl	800fe40 <__lo0bits>
 8010420:	9900      	ldr	r1, [sp, #0]
 8010422:	b300      	cbz	r0, 8010466 <__d2b+0x82>
 8010424:	9a01      	ldr	r2, [sp, #4]
 8010426:	f1c0 0320 	rsb	r3, r0, #32
 801042a:	fa02 f303 	lsl.w	r3, r2, r3
 801042e:	430b      	orrs	r3, r1
 8010430:	40c2      	lsrs	r2, r0
 8010432:	6163      	str	r3, [r4, #20]
 8010434:	9201      	str	r2, [sp, #4]
 8010436:	9b01      	ldr	r3, [sp, #4]
 8010438:	61a3      	str	r3, [r4, #24]
 801043a:	2b00      	cmp	r3, #0
 801043c:	bf14      	ite	ne
 801043e:	2202      	movne	r2, #2
 8010440:	2201      	moveq	r2, #1
 8010442:	6122      	str	r2, [r4, #16]
 8010444:	b1d5      	cbz	r5, 801047c <__d2b+0x98>
 8010446:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801044a:	4405      	add	r5, r0
 801044c:	f8c9 5000 	str.w	r5, [r9]
 8010450:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010454:	f8c8 0000 	str.w	r0, [r8]
 8010458:	4620      	mov	r0, r4
 801045a:	b003      	add	sp, #12
 801045c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010460:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010464:	e7d5      	b.n	8010412 <__d2b+0x2e>
 8010466:	6161      	str	r1, [r4, #20]
 8010468:	e7e5      	b.n	8010436 <__d2b+0x52>
 801046a:	a801      	add	r0, sp, #4
 801046c:	f7ff fce8 	bl	800fe40 <__lo0bits>
 8010470:	9b01      	ldr	r3, [sp, #4]
 8010472:	6163      	str	r3, [r4, #20]
 8010474:	2201      	movs	r2, #1
 8010476:	6122      	str	r2, [r4, #16]
 8010478:	3020      	adds	r0, #32
 801047a:	e7e3      	b.n	8010444 <__d2b+0x60>
 801047c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010480:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010484:	f8c9 0000 	str.w	r0, [r9]
 8010488:	6918      	ldr	r0, [r3, #16]
 801048a:	f7ff fcb9 	bl	800fe00 <__hi0bits>
 801048e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010492:	e7df      	b.n	8010454 <__d2b+0x70>
 8010494:	0801283c 	.word	0x0801283c
 8010498:	080128cc 	.word	0x080128cc

0801049c <__ratio>:
 801049c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104a0:	4688      	mov	r8, r1
 80104a2:	4669      	mov	r1, sp
 80104a4:	4681      	mov	r9, r0
 80104a6:	f7ff ff4d 	bl	8010344 <__b2d>
 80104aa:	a901      	add	r1, sp, #4
 80104ac:	4640      	mov	r0, r8
 80104ae:	ec55 4b10 	vmov	r4, r5, d0
 80104b2:	f7ff ff47 	bl	8010344 <__b2d>
 80104b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80104ba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80104be:	eba3 0c02 	sub.w	ip, r3, r2
 80104c2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80104c6:	1a9b      	subs	r3, r3, r2
 80104c8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80104cc:	ec51 0b10 	vmov	r0, r1, d0
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	bfd6      	itet	le
 80104d4:	460a      	movle	r2, r1
 80104d6:	462a      	movgt	r2, r5
 80104d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80104dc:	468b      	mov	fp, r1
 80104de:	462f      	mov	r7, r5
 80104e0:	bfd4      	ite	le
 80104e2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80104e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80104ea:	4620      	mov	r0, r4
 80104ec:	ee10 2a10 	vmov	r2, s0
 80104f0:	465b      	mov	r3, fp
 80104f2:	4639      	mov	r1, r7
 80104f4:	f7f0 f9aa 	bl	800084c <__aeabi_ddiv>
 80104f8:	ec41 0b10 	vmov	d0, r0, r1
 80104fc:	b003      	add	sp, #12
 80104fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010502 <__copybits>:
 8010502:	3901      	subs	r1, #1
 8010504:	b570      	push	{r4, r5, r6, lr}
 8010506:	1149      	asrs	r1, r1, #5
 8010508:	6914      	ldr	r4, [r2, #16]
 801050a:	3101      	adds	r1, #1
 801050c:	f102 0314 	add.w	r3, r2, #20
 8010510:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010514:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010518:	1f05      	subs	r5, r0, #4
 801051a:	42a3      	cmp	r3, r4
 801051c:	d30c      	bcc.n	8010538 <__copybits+0x36>
 801051e:	1aa3      	subs	r3, r4, r2
 8010520:	3b11      	subs	r3, #17
 8010522:	f023 0303 	bic.w	r3, r3, #3
 8010526:	3211      	adds	r2, #17
 8010528:	42a2      	cmp	r2, r4
 801052a:	bf88      	it	hi
 801052c:	2300      	movhi	r3, #0
 801052e:	4418      	add	r0, r3
 8010530:	2300      	movs	r3, #0
 8010532:	4288      	cmp	r0, r1
 8010534:	d305      	bcc.n	8010542 <__copybits+0x40>
 8010536:	bd70      	pop	{r4, r5, r6, pc}
 8010538:	f853 6b04 	ldr.w	r6, [r3], #4
 801053c:	f845 6f04 	str.w	r6, [r5, #4]!
 8010540:	e7eb      	b.n	801051a <__copybits+0x18>
 8010542:	f840 3b04 	str.w	r3, [r0], #4
 8010546:	e7f4      	b.n	8010532 <__copybits+0x30>

08010548 <__any_on>:
 8010548:	f100 0214 	add.w	r2, r0, #20
 801054c:	6900      	ldr	r0, [r0, #16]
 801054e:	114b      	asrs	r3, r1, #5
 8010550:	4298      	cmp	r0, r3
 8010552:	b510      	push	{r4, lr}
 8010554:	db11      	blt.n	801057a <__any_on+0x32>
 8010556:	dd0a      	ble.n	801056e <__any_on+0x26>
 8010558:	f011 011f 	ands.w	r1, r1, #31
 801055c:	d007      	beq.n	801056e <__any_on+0x26>
 801055e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010562:	fa24 f001 	lsr.w	r0, r4, r1
 8010566:	fa00 f101 	lsl.w	r1, r0, r1
 801056a:	428c      	cmp	r4, r1
 801056c:	d10b      	bne.n	8010586 <__any_on+0x3e>
 801056e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010572:	4293      	cmp	r3, r2
 8010574:	d803      	bhi.n	801057e <__any_on+0x36>
 8010576:	2000      	movs	r0, #0
 8010578:	bd10      	pop	{r4, pc}
 801057a:	4603      	mov	r3, r0
 801057c:	e7f7      	b.n	801056e <__any_on+0x26>
 801057e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010582:	2900      	cmp	r1, #0
 8010584:	d0f5      	beq.n	8010572 <__any_on+0x2a>
 8010586:	2001      	movs	r0, #1
 8010588:	e7f6      	b.n	8010578 <__any_on+0x30>

0801058a <_calloc_r>:
 801058a:	b513      	push	{r0, r1, r4, lr}
 801058c:	434a      	muls	r2, r1
 801058e:	4611      	mov	r1, r2
 8010590:	9201      	str	r2, [sp, #4]
 8010592:	f7fc f9cd 	bl	800c930 <_malloc_r>
 8010596:	4604      	mov	r4, r0
 8010598:	b118      	cbz	r0, 80105a2 <_calloc_r+0x18>
 801059a:	9a01      	ldr	r2, [sp, #4]
 801059c:	2100      	movs	r1, #0
 801059e:	f7fc f9be 	bl	800c91e <memset>
 80105a2:	4620      	mov	r0, r4
 80105a4:	b002      	add	sp, #8
 80105a6:	bd10      	pop	{r4, pc}

080105a8 <_free_r>:
 80105a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80105aa:	2900      	cmp	r1, #0
 80105ac:	d048      	beq.n	8010640 <_free_r+0x98>
 80105ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80105b2:	9001      	str	r0, [sp, #4]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	f1a1 0404 	sub.w	r4, r1, #4
 80105ba:	bfb8      	it	lt
 80105bc:	18e4      	addlt	r4, r4, r3
 80105be:	f7ff fb1d 	bl	800fbfc <__malloc_lock>
 80105c2:	4a20      	ldr	r2, [pc, #128]	; (8010644 <_free_r+0x9c>)
 80105c4:	9801      	ldr	r0, [sp, #4]
 80105c6:	6813      	ldr	r3, [r2, #0]
 80105c8:	4615      	mov	r5, r2
 80105ca:	b933      	cbnz	r3, 80105da <_free_r+0x32>
 80105cc:	6063      	str	r3, [r4, #4]
 80105ce:	6014      	str	r4, [r2, #0]
 80105d0:	b003      	add	sp, #12
 80105d2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80105d6:	f7ff bb17 	b.w	800fc08 <__malloc_unlock>
 80105da:	42a3      	cmp	r3, r4
 80105dc:	d90b      	bls.n	80105f6 <_free_r+0x4e>
 80105de:	6821      	ldr	r1, [r4, #0]
 80105e0:	1862      	adds	r2, r4, r1
 80105e2:	4293      	cmp	r3, r2
 80105e4:	bf04      	itt	eq
 80105e6:	681a      	ldreq	r2, [r3, #0]
 80105e8:	685b      	ldreq	r3, [r3, #4]
 80105ea:	6063      	str	r3, [r4, #4]
 80105ec:	bf04      	itt	eq
 80105ee:	1852      	addeq	r2, r2, r1
 80105f0:	6022      	streq	r2, [r4, #0]
 80105f2:	602c      	str	r4, [r5, #0]
 80105f4:	e7ec      	b.n	80105d0 <_free_r+0x28>
 80105f6:	461a      	mov	r2, r3
 80105f8:	685b      	ldr	r3, [r3, #4]
 80105fa:	b10b      	cbz	r3, 8010600 <_free_r+0x58>
 80105fc:	42a3      	cmp	r3, r4
 80105fe:	d9fa      	bls.n	80105f6 <_free_r+0x4e>
 8010600:	6811      	ldr	r1, [r2, #0]
 8010602:	1855      	adds	r5, r2, r1
 8010604:	42a5      	cmp	r5, r4
 8010606:	d10b      	bne.n	8010620 <_free_r+0x78>
 8010608:	6824      	ldr	r4, [r4, #0]
 801060a:	4421      	add	r1, r4
 801060c:	1854      	adds	r4, r2, r1
 801060e:	42a3      	cmp	r3, r4
 8010610:	6011      	str	r1, [r2, #0]
 8010612:	d1dd      	bne.n	80105d0 <_free_r+0x28>
 8010614:	681c      	ldr	r4, [r3, #0]
 8010616:	685b      	ldr	r3, [r3, #4]
 8010618:	6053      	str	r3, [r2, #4]
 801061a:	4421      	add	r1, r4
 801061c:	6011      	str	r1, [r2, #0]
 801061e:	e7d7      	b.n	80105d0 <_free_r+0x28>
 8010620:	d902      	bls.n	8010628 <_free_r+0x80>
 8010622:	230c      	movs	r3, #12
 8010624:	6003      	str	r3, [r0, #0]
 8010626:	e7d3      	b.n	80105d0 <_free_r+0x28>
 8010628:	6825      	ldr	r5, [r4, #0]
 801062a:	1961      	adds	r1, r4, r5
 801062c:	428b      	cmp	r3, r1
 801062e:	bf04      	itt	eq
 8010630:	6819      	ldreq	r1, [r3, #0]
 8010632:	685b      	ldreq	r3, [r3, #4]
 8010634:	6063      	str	r3, [r4, #4]
 8010636:	bf04      	itt	eq
 8010638:	1949      	addeq	r1, r1, r5
 801063a:	6021      	streq	r1, [r4, #0]
 801063c:	6054      	str	r4, [r2, #4]
 801063e:	e7c7      	b.n	80105d0 <_free_r+0x28>
 8010640:	b003      	add	sp, #12
 8010642:	bd30      	pop	{r4, r5, pc}
 8010644:	20005988 	.word	0x20005988

08010648 <__ssputs_r>:
 8010648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801064c:	688e      	ldr	r6, [r1, #8]
 801064e:	429e      	cmp	r6, r3
 8010650:	4682      	mov	sl, r0
 8010652:	460c      	mov	r4, r1
 8010654:	4690      	mov	r8, r2
 8010656:	461f      	mov	r7, r3
 8010658:	d838      	bhi.n	80106cc <__ssputs_r+0x84>
 801065a:	898a      	ldrh	r2, [r1, #12]
 801065c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010660:	d032      	beq.n	80106c8 <__ssputs_r+0x80>
 8010662:	6825      	ldr	r5, [r4, #0]
 8010664:	6909      	ldr	r1, [r1, #16]
 8010666:	eba5 0901 	sub.w	r9, r5, r1
 801066a:	6965      	ldr	r5, [r4, #20]
 801066c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010670:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010674:	3301      	adds	r3, #1
 8010676:	444b      	add	r3, r9
 8010678:	106d      	asrs	r5, r5, #1
 801067a:	429d      	cmp	r5, r3
 801067c:	bf38      	it	cc
 801067e:	461d      	movcc	r5, r3
 8010680:	0553      	lsls	r3, r2, #21
 8010682:	d531      	bpl.n	80106e8 <__ssputs_r+0xa0>
 8010684:	4629      	mov	r1, r5
 8010686:	f7fc f953 	bl	800c930 <_malloc_r>
 801068a:	4606      	mov	r6, r0
 801068c:	b950      	cbnz	r0, 80106a4 <__ssputs_r+0x5c>
 801068e:	230c      	movs	r3, #12
 8010690:	f8ca 3000 	str.w	r3, [sl]
 8010694:	89a3      	ldrh	r3, [r4, #12]
 8010696:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801069a:	81a3      	strh	r3, [r4, #12]
 801069c:	f04f 30ff 	mov.w	r0, #4294967295
 80106a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106a4:	6921      	ldr	r1, [r4, #16]
 80106a6:	464a      	mov	r2, r9
 80106a8:	f7fc f92b 	bl	800c902 <memcpy>
 80106ac:	89a3      	ldrh	r3, [r4, #12]
 80106ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80106b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80106b6:	81a3      	strh	r3, [r4, #12]
 80106b8:	6126      	str	r6, [r4, #16]
 80106ba:	6165      	str	r5, [r4, #20]
 80106bc:	444e      	add	r6, r9
 80106be:	eba5 0509 	sub.w	r5, r5, r9
 80106c2:	6026      	str	r6, [r4, #0]
 80106c4:	60a5      	str	r5, [r4, #8]
 80106c6:	463e      	mov	r6, r7
 80106c8:	42be      	cmp	r6, r7
 80106ca:	d900      	bls.n	80106ce <__ssputs_r+0x86>
 80106cc:	463e      	mov	r6, r7
 80106ce:	4632      	mov	r2, r6
 80106d0:	6820      	ldr	r0, [r4, #0]
 80106d2:	4641      	mov	r1, r8
 80106d4:	f000 f980 	bl	80109d8 <memmove>
 80106d8:	68a3      	ldr	r3, [r4, #8]
 80106da:	6822      	ldr	r2, [r4, #0]
 80106dc:	1b9b      	subs	r3, r3, r6
 80106de:	4432      	add	r2, r6
 80106e0:	60a3      	str	r3, [r4, #8]
 80106e2:	6022      	str	r2, [r4, #0]
 80106e4:	2000      	movs	r0, #0
 80106e6:	e7db      	b.n	80106a0 <__ssputs_r+0x58>
 80106e8:	462a      	mov	r2, r5
 80106ea:	f000 f98f 	bl	8010a0c <_realloc_r>
 80106ee:	4606      	mov	r6, r0
 80106f0:	2800      	cmp	r0, #0
 80106f2:	d1e1      	bne.n	80106b8 <__ssputs_r+0x70>
 80106f4:	6921      	ldr	r1, [r4, #16]
 80106f6:	4650      	mov	r0, sl
 80106f8:	f7ff ff56 	bl	80105a8 <_free_r>
 80106fc:	e7c7      	b.n	801068e <__ssputs_r+0x46>
	...

08010700 <_svfiprintf_r>:
 8010700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010704:	4698      	mov	r8, r3
 8010706:	898b      	ldrh	r3, [r1, #12]
 8010708:	061b      	lsls	r3, r3, #24
 801070a:	b09d      	sub	sp, #116	; 0x74
 801070c:	4607      	mov	r7, r0
 801070e:	460d      	mov	r5, r1
 8010710:	4614      	mov	r4, r2
 8010712:	d50e      	bpl.n	8010732 <_svfiprintf_r+0x32>
 8010714:	690b      	ldr	r3, [r1, #16]
 8010716:	b963      	cbnz	r3, 8010732 <_svfiprintf_r+0x32>
 8010718:	2140      	movs	r1, #64	; 0x40
 801071a:	f7fc f909 	bl	800c930 <_malloc_r>
 801071e:	6028      	str	r0, [r5, #0]
 8010720:	6128      	str	r0, [r5, #16]
 8010722:	b920      	cbnz	r0, 801072e <_svfiprintf_r+0x2e>
 8010724:	230c      	movs	r3, #12
 8010726:	603b      	str	r3, [r7, #0]
 8010728:	f04f 30ff 	mov.w	r0, #4294967295
 801072c:	e0d1      	b.n	80108d2 <_svfiprintf_r+0x1d2>
 801072e:	2340      	movs	r3, #64	; 0x40
 8010730:	616b      	str	r3, [r5, #20]
 8010732:	2300      	movs	r3, #0
 8010734:	9309      	str	r3, [sp, #36]	; 0x24
 8010736:	2320      	movs	r3, #32
 8010738:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801073c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010740:	2330      	movs	r3, #48	; 0x30
 8010742:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80108ec <_svfiprintf_r+0x1ec>
 8010746:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801074a:	f04f 0901 	mov.w	r9, #1
 801074e:	4623      	mov	r3, r4
 8010750:	469a      	mov	sl, r3
 8010752:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010756:	b10a      	cbz	r2, 801075c <_svfiprintf_r+0x5c>
 8010758:	2a25      	cmp	r2, #37	; 0x25
 801075a:	d1f9      	bne.n	8010750 <_svfiprintf_r+0x50>
 801075c:	ebba 0b04 	subs.w	fp, sl, r4
 8010760:	d00b      	beq.n	801077a <_svfiprintf_r+0x7a>
 8010762:	465b      	mov	r3, fp
 8010764:	4622      	mov	r2, r4
 8010766:	4629      	mov	r1, r5
 8010768:	4638      	mov	r0, r7
 801076a:	f7ff ff6d 	bl	8010648 <__ssputs_r>
 801076e:	3001      	adds	r0, #1
 8010770:	f000 80aa 	beq.w	80108c8 <_svfiprintf_r+0x1c8>
 8010774:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010776:	445a      	add	r2, fp
 8010778:	9209      	str	r2, [sp, #36]	; 0x24
 801077a:	f89a 3000 	ldrb.w	r3, [sl]
 801077e:	2b00      	cmp	r3, #0
 8010780:	f000 80a2 	beq.w	80108c8 <_svfiprintf_r+0x1c8>
 8010784:	2300      	movs	r3, #0
 8010786:	f04f 32ff 	mov.w	r2, #4294967295
 801078a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801078e:	f10a 0a01 	add.w	sl, sl, #1
 8010792:	9304      	str	r3, [sp, #16]
 8010794:	9307      	str	r3, [sp, #28]
 8010796:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801079a:	931a      	str	r3, [sp, #104]	; 0x68
 801079c:	4654      	mov	r4, sl
 801079e:	2205      	movs	r2, #5
 80107a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107a4:	4851      	ldr	r0, [pc, #324]	; (80108ec <_svfiprintf_r+0x1ec>)
 80107a6:	f7ef fd1b 	bl	80001e0 <memchr>
 80107aa:	9a04      	ldr	r2, [sp, #16]
 80107ac:	b9d8      	cbnz	r0, 80107e6 <_svfiprintf_r+0xe6>
 80107ae:	06d0      	lsls	r0, r2, #27
 80107b0:	bf44      	itt	mi
 80107b2:	2320      	movmi	r3, #32
 80107b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80107b8:	0711      	lsls	r1, r2, #28
 80107ba:	bf44      	itt	mi
 80107bc:	232b      	movmi	r3, #43	; 0x2b
 80107be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80107c2:	f89a 3000 	ldrb.w	r3, [sl]
 80107c6:	2b2a      	cmp	r3, #42	; 0x2a
 80107c8:	d015      	beq.n	80107f6 <_svfiprintf_r+0xf6>
 80107ca:	9a07      	ldr	r2, [sp, #28]
 80107cc:	4654      	mov	r4, sl
 80107ce:	2000      	movs	r0, #0
 80107d0:	f04f 0c0a 	mov.w	ip, #10
 80107d4:	4621      	mov	r1, r4
 80107d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80107da:	3b30      	subs	r3, #48	; 0x30
 80107dc:	2b09      	cmp	r3, #9
 80107de:	d94e      	bls.n	801087e <_svfiprintf_r+0x17e>
 80107e0:	b1b0      	cbz	r0, 8010810 <_svfiprintf_r+0x110>
 80107e2:	9207      	str	r2, [sp, #28]
 80107e4:	e014      	b.n	8010810 <_svfiprintf_r+0x110>
 80107e6:	eba0 0308 	sub.w	r3, r0, r8
 80107ea:	fa09 f303 	lsl.w	r3, r9, r3
 80107ee:	4313      	orrs	r3, r2
 80107f0:	9304      	str	r3, [sp, #16]
 80107f2:	46a2      	mov	sl, r4
 80107f4:	e7d2      	b.n	801079c <_svfiprintf_r+0x9c>
 80107f6:	9b03      	ldr	r3, [sp, #12]
 80107f8:	1d19      	adds	r1, r3, #4
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	9103      	str	r1, [sp, #12]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	bfbb      	ittet	lt
 8010802:	425b      	neglt	r3, r3
 8010804:	f042 0202 	orrlt.w	r2, r2, #2
 8010808:	9307      	strge	r3, [sp, #28]
 801080a:	9307      	strlt	r3, [sp, #28]
 801080c:	bfb8      	it	lt
 801080e:	9204      	strlt	r2, [sp, #16]
 8010810:	7823      	ldrb	r3, [r4, #0]
 8010812:	2b2e      	cmp	r3, #46	; 0x2e
 8010814:	d10c      	bne.n	8010830 <_svfiprintf_r+0x130>
 8010816:	7863      	ldrb	r3, [r4, #1]
 8010818:	2b2a      	cmp	r3, #42	; 0x2a
 801081a:	d135      	bne.n	8010888 <_svfiprintf_r+0x188>
 801081c:	9b03      	ldr	r3, [sp, #12]
 801081e:	1d1a      	adds	r2, r3, #4
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	9203      	str	r2, [sp, #12]
 8010824:	2b00      	cmp	r3, #0
 8010826:	bfb8      	it	lt
 8010828:	f04f 33ff 	movlt.w	r3, #4294967295
 801082c:	3402      	adds	r4, #2
 801082e:	9305      	str	r3, [sp, #20]
 8010830:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80108fc <_svfiprintf_r+0x1fc>
 8010834:	7821      	ldrb	r1, [r4, #0]
 8010836:	2203      	movs	r2, #3
 8010838:	4650      	mov	r0, sl
 801083a:	f7ef fcd1 	bl	80001e0 <memchr>
 801083e:	b140      	cbz	r0, 8010852 <_svfiprintf_r+0x152>
 8010840:	2340      	movs	r3, #64	; 0x40
 8010842:	eba0 000a 	sub.w	r0, r0, sl
 8010846:	fa03 f000 	lsl.w	r0, r3, r0
 801084a:	9b04      	ldr	r3, [sp, #16]
 801084c:	4303      	orrs	r3, r0
 801084e:	3401      	adds	r4, #1
 8010850:	9304      	str	r3, [sp, #16]
 8010852:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010856:	4826      	ldr	r0, [pc, #152]	; (80108f0 <_svfiprintf_r+0x1f0>)
 8010858:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801085c:	2206      	movs	r2, #6
 801085e:	f7ef fcbf 	bl	80001e0 <memchr>
 8010862:	2800      	cmp	r0, #0
 8010864:	d038      	beq.n	80108d8 <_svfiprintf_r+0x1d8>
 8010866:	4b23      	ldr	r3, [pc, #140]	; (80108f4 <_svfiprintf_r+0x1f4>)
 8010868:	bb1b      	cbnz	r3, 80108b2 <_svfiprintf_r+0x1b2>
 801086a:	9b03      	ldr	r3, [sp, #12]
 801086c:	3307      	adds	r3, #7
 801086e:	f023 0307 	bic.w	r3, r3, #7
 8010872:	3308      	adds	r3, #8
 8010874:	9303      	str	r3, [sp, #12]
 8010876:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010878:	4433      	add	r3, r6
 801087a:	9309      	str	r3, [sp, #36]	; 0x24
 801087c:	e767      	b.n	801074e <_svfiprintf_r+0x4e>
 801087e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010882:	460c      	mov	r4, r1
 8010884:	2001      	movs	r0, #1
 8010886:	e7a5      	b.n	80107d4 <_svfiprintf_r+0xd4>
 8010888:	2300      	movs	r3, #0
 801088a:	3401      	adds	r4, #1
 801088c:	9305      	str	r3, [sp, #20]
 801088e:	4619      	mov	r1, r3
 8010890:	f04f 0c0a 	mov.w	ip, #10
 8010894:	4620      	mov	r0, r4
 8010896:	f810 2b01 	ldrb.w	r2, [r0], #1
 801089a:	3a30      	subs	r2, #48	; 0x30
 801089c:	2a09      	cmp	r2, #9
 801089e:	d903      	bls.n	80108a8 <_svfiprintf_r+0x1a8>
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d0c5      	beq.n	8010830 <_svfiprintf_r+0x130>
 80108a4:	9105      	str	r1, [sp, #20]
 80108a6:	e7c3      	b.n	8010830 <_svfiprintf_r+0x130>
 80108a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80108ac:	4604      	mov	r4, r0
 80108ae:	2301      	movs	r3, #1
 80108b0:	e7f0      	b.n	8010894 <_svfiprintf_r+0x194>
 80108b2:	ab03      	add	r3, sp, #12
 80108b4:	9300      	str	r3, [sp, #0]
 80108b6:	462a      	mov	r2, r5
 80108b8:	4b0f      	ldr	r3, [pc, #60]	; (80108f8 <_svfiprintf_r+0x1f8>)
 80108ba:	a904      	add	r1, sp, #16
 80108bc:	4638      	mov	r0, r7
 80108be:	f7fc f931 	bl	800cb24 <_printf_float>
 80108c2:	1c42      	adds	r2, r0, #1
 80108c4:	4606      	mov	r6, r0
 80108c6:	d1d6      	bne.n	8010876 <_svfiprintf_r+0x176>
 80108c8:	89ab      	ldrh	r3, [r5, #12]
 80108ca:	065b      	lsls	r3, r3, #25
 80108cc:	f53f af2c 	bmi.w	8010728 <_svfiprintf_r+0x28>
 80108d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80108d2:	b01d      	add	sp, #116	; 0x74
 80108d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108d8:	ab03      	add	r3, sp, #12
 80108da:	9300      	str	r3, [sp, #0]
 80108dc:	462a      	mov	r2, r5
 80108de:	4b06      	ldr	r3, [pc, #24]	; (80108f8 <_svfiprintf_r+0x1f8>)
 80108e0:	a904      	add	r1, sp, #16
 80108e2:	4638      	mov	r0, r7
 80108e4:	f7fc fbc2 	bl	800d06c <_printf_i>
 80108e8:	e7eb      	b.n	80108c2 <_svfiprintf_r+0x1c2>
 80108ea:	bf00      	nop
 80108ec:	08012a2c 	.word	0x08012a2c
 80108f0:	08012a36 	.word	0x08012a36
 80108f4:	0800cb25 	.word	0x0800cb25
 80108f8:	08010649 	.word	0x08010649
 80108fc:	08012a32 	.word	0x08012a32

08010900 <_read_r>:
 8010900:	b538      	push	{r3, r4, r5, lr}
 8010902:	4d07      	ldr	r5, [pc, #28]	; (8010920 <_read_r+0x20>)
 8010904:	4604      	mov	r4, r0
 8010906:	4608      	mov	r0, r1
 8010908:	4611      	mov	r1, r2
 801090a:	2200      	movs	r2, #0
 801090c:	602a      	str	r2, [r5, #0]
 801090e:	461a      	mov	r2, r3
 8010910:	f7f2 ffba 	bl	8003888 <_read>
 8010914:	1c43      	adds	r3, r0, #1
 8010916:	d102      	bne.n	801091e <_read_r+0x1e>
 8010918:	682b      	ldr	r3, [r5, #0]
 801091a:	b103      	cbz	r3, 801091e <_read_r+0x1e>
 801091c:	6023      	str	r3, [r4, #0]
 801091e:	bd38      	pop	{r3, r4, r5, pc}
 8010920:	200062d4 	.word	0x200062d4
 8010924:	00000000 	.word	0x00000000

08010928 <nan>:
 8010928:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010930 <nan+0x8>
 801092c:	4770      	bx	lr
 801092e:	bf00      	nop
 8010930:	00000000 	.word	0x00000000
 8010934:	7ff80000 	.word	0x7ff80000

08010938 <strncmp>:
 8010938:	b510      	push	{r4, lr}
 801093a:	b16a      	cbz	r2, 8010958 <strncmp+0x20>
 801093c:	3901      	subs	r1, #1
 801093e:	1884      	adds	r4, r0, r2
 8010940:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010944:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010948:	4293      	cmp	r3, r2
 801094a:	d103      	bne.n	8010954 <strncmp+0x1c>
 801094c:	42a0      	cmp	r0, r4
 801094e:	d001      	beq.n	8010954 <strncmp+0x1c>
 8010950:	2b00      	cmp	r3, #0
 8010952:	d1f5      	bne.n	8010940 <strncmp+0x8>
 8010954:	1a98      	subs	r0, r3, r2
 8010956:	bd10      	pop	{r4, pc}
 8010958:	4610      	mov	r0, r2
 801095a:	e7fc      	b.n	8010956 <strncmp+0x1e>

0801095c <__ascii_wctomb>:
 801095c:	b149      	cbz	r1, 8010972 <__ascii_wctomb+0x16>
 801095e:	2aff      	cmp	r2, #255	; 0xff
 8010960:	bf85      	ittet	hi
 8010962:	238a      	movhi	r3, #138	; 0x8a
 8010964:	6003      	strhi	r3, [r0, #0]
 8010966:	700a      	strbls	r2, [r1, #0]
 8010968:	f04f 30ff 	movhi.w	r0, #4294967295
 801096c:	bf98      	it	ls
 801096e:	2001      	movls	r0, #1
 8010970:	4770      	bx	lr
 8010972:	4608      	mov	r0, r1
 8010974:	4770      	bx	lr
	...

08010978 <__assert_func>:
 8010978:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801097a:	4614      	mov	r4, r2
 801097c:	461a      	mov	r2, r3
 801097e:	4b09      	ldr	r3, [pc, #36]	; (80109a4 <__assert_func+0x2c>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	4605      	mov	r5, r0
 8010984:	68d8      	ldr	r0, [r3, #12]
 8010986:	b14c      	cbz	r4, 801099c <__assert_func+0x24>
 8010988:	4b07      	ldr	r3, [pc, #28]	; (80109a8 <__assert_func+0x30>)
 801098a:	9100      	str	r1, [sp, #0]
 801098c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010990:	4906      	ldr	r1, [pc, #24]	; (80109ac <__assert_func+0x34>)
 8010992:	462b      	mov	r3, r5
 8010994:	f000 f80e 	bl	80109b4 <fiprintf>
 8010998:	f000 fa78 	bl	8010e8c <abort>
 801099c:	4b04      	ldr	r3, [pc, #16]	; (80109b0 <__assert_func+0x38>)
 801099e:	461c      	mov	r4, r3
 80109a0:	e7f3      	b.n	801098a <__assert_func+0x12>
 80109a2:	bf00      	nop
 80109a4:	20000040 	.word	0x20000040
 80109a8:	08012a3d 	.word	0x08012a3d
 80109ac:	08012a4a 	.word	0x08012a4a
 80109b0:	08012a78 	.word	0x08012a78

080109b4 <fiprintf>:
 80109b4:	b40e      	push	{r1, r2, r3}
 80109b6:	b503      	push	{r0, r1, lr}
 80109b8:	4601      	mov	r1, r0
 80109ba:	ab03      	add	r3, sp, #12
 80109bc:	4805      	ldr	r0, [pc, #20]	; (80109d4 <fiprintf+0x20>)
 80109be:	f853 2b04 	ldr.w	r2, [r3], #4
 80109c2:	6800      	ldr	r0, [r0, #0]
 80109c4:	9301      	str	r3, [sp, #4]
 80109c6:	f000 f871 	bl	8010aac <_vfiprintf_r>
 80109ca:	b002      	add	sp, #8
 80109cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80109d0:	b003      	add	sp, #12
 80109d2:	4770      	bx	lr
 80109d4:	20000040 	.word	0x20000040

080109d8 <memmove>:
 80109d8:	4288      	cmp	r0, r1
 80109da:	b510      	push	{r4, lr}
 80109dc:	eb01 0402 	add.w	r4, r1, r2
 80109e0:	d902      	bls.n	80109e8 <memmove+0x10>
 80109e2:	4284      	cmp	r4, r0
 80109e4:	4623      	mov	r3, r4
 80109e6:	d807      	bhi.n	80109f8 <memmove+0x20>
 80109e8:	1e43      	subs	r3, r0, #1
 80109ea:	42a1      	cmp	r1, r4
 80109ec:	d008      	beq.n	8010a00 <memmove+0x28>
 80109ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80109f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80109f6:	e7f8      	b.n	80109ea <memmove+0x12>
 80109f8:	4402      	add	r2, r0
 80109fa:	4601      	mov	r1, r0
 80109fc:	428a      	cmp	r2, r1
 80109fe:	d100      	bne.n	8010a02 <memmove+0x2a>
 8010a00:	bd10      	pop	{r4, pc}
 8010a02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010a06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010a0a:	e7f7      	b.n	80109fc <memmove+0x24>

08010a0c <_realloc_r>:
 8010a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a0e:	4607      	mov	r7, r0
 8010a10:	4614      	mov	r4, r2
 8010a12:	460e      	mov	r6, r1
 8010a14:	b921      	cbnz	r1, 8010a20 <_realloc_r+0x14>
 8010a16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010a1a:	4611      	mov	r1, r2
 8010a1c:	f7fb bf88 	b.w	800c930 <_malloc_r>
 8010a20:	b922      	cbnz	r2, 8010a2c <_realloc_r+0x20>
 8010a22:	f7ff fdc1 	bl	80105a8 <_free_r>
 8010a26:	4625      	mov	r5, r4
 8010a28:	4628      	mov	r0, r5
 8010a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a2c:	f000 fa9a 	bl	8010f64 <_malloc_usable_size_r>
 8010a30:	42a0      	cmp	r0, r4
 8010a32:	d20f      	bcs.n	8010a54 <_realloc_r+0x48>
 8010a34:	4621      	mov	r1, r4
 8010a36:	4638      	mov	r0, r7
 8010a38:	f7fb ff7a 	bl	800c930 <_malloc_r>
 8010a3c:	4605      	mov	r5, r0
 8010a3e:	2800      	cmp	r0, #0
 8010a40:	d0f2      	beq.n	8010a28 <_realloc_r+0x1c>
 8010a42:	4631      	mov	r1, r6
 8010a44:	4622      	mov	r2, r4
 8010a46:	f7fb ff5c 	bl	800c902 <memcpy>
 8010a4a:	4631      	mov	r1, r6
 8010a4c:	4638      	mov	r0, r7
 8010a4e:	f7ff fdab 	bl	80105a8 <_free_r>
 8010a52:	e7e9      	b.n	8010a28 <_realloc_r+0x1c>
 8010a54:	4635      	mov	r5, r6
 8010a56:	e7e7      	b.n	8010a28 <_realloc_r+0x1c>

08010a58 <__sfputc_r>:
 8010a58:	6893      	ldr	r3, [r2, #8]
 8010a5a:	3b01      	subs	r3, #1
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	b410      	push	{r4}
 8010a60:	6093      	str	r3, [r2, #8]
 8010a62:	da08      	bge.n	8010a76 <__sfputc_r+0x1e>
 8010a64:	6994      	ldr	r4, [r2, #24]
 8010a66:	42a3      	cmp	r3, r4
 8010a68:	db01      	blt.n	8010a6e <__sfputc_r+0x16>
 8010a6a:	290a      	cmp	r1, #10
 8010a6c:	d103      	bne.n	8010a76 <__sfputc_r+0x1e>
 8010a6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a72:	f000 b94b 	b.w	8010d0c <__swbuf_r>
 8010a76:	6813      	ldr	r3, [r2, #0]
 8010a78:	1c58      	adds	r0, r3, #1
 8010a7a:	6010      	str	r0, [r2, #0]
 8010a7c:	7019      	strb	r1, [r3, #0]
 8010a7e:	4608      	mov	r0, r1
 8010a80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a84:	4770      	bx	lr

08010a86 <__sfputs_r>:
 8010a86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a88:	4606      	mov	r6, r0
 8010a8a:	460f      	mov	r7, r1
 8010a8c:	4614      	mov	r4, r2
 8010a8e:	18d5      	adds	r5, r2, r3
 8010a90:	42ac      	cmp	r4, r5
 8010a92:	d101      	bne.n	8010a98 <__sfputs_r+0x12>
 8010a94:	2000      	movs	r0, #0
 8010a96:	e007      	b.n	8010aa8 <__sfputs_r+0x22>
 8010a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a9c:	463a      	mov	r2, r7
 8010a9e:	4630      	mov	r0, r6
 8010aa0:	f7ff ffda 	bl	8010a58 <__sfputc_r>
 8010aa4:	1c43      	adds	r3, r0, #1
 8010aa6:	d1f3      	bne.n	8010a90 <__sfputs_r+0xa>
 8010aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010aac <_vfiprintf_r>:
 8010aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ab0:	460d      	mov	r5, r1
 8010ab2:	b09d      	sub	sp, #116	; 0x74
 8010ab4:	4614      	mov	r4, r2
 8010ab6:	4698      	mov	r8, r3
 8010ab8:	4606      	mov	r6, r0
 8010aba:	b118      	cbz	r0, 8010ac4 <_vfiprintf_r+0x18>
 8010abc:	6983      	ldr	r3, [r0, #24]
 8010abe:	b90b      	cbnz	r3, 8010ac4 <_vfiprintf_r+0x18>
 8010ac0:	f7fb fe5a 	bl	800c778 <__sinit>
 8010ac4:	4b89      	ldr	r3, [pc, #548]	; (8010cec <_vfiprintf_r+0x240>)
 8010ac6:	429d      	cmp	r5, r3
 8010ac8:	d11b      	bne.n	8010b02 <_vfiprintf_r+0x56>
 8010aca:	6875      	ldr	r5, [r6, #4]
 8010acc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010ace:	07d9      	lsls	r1, r3, #31
 8010ad0:	d405      	bmi.n	8010ade <_vfiprintf_r+0x32>
 8010ad2:	89ab      	ldrh	r3, [r5, #12]
 8010ad4:	059a      	lsls	r2, r3, #22
 8010ad6:	d402      	bmi.n	8010ade <_vfiprintf_r+0x32>
 8010ad8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010ada:	f7fb ff10 	bl	800c8fe <__retarget_lock_acquire_recursive>
 8010ade:	89ab      	ldrh	r3, [r5, #12]
 8010ae0:	071b      	lsls	r3, r3, #28
 8010ae2:	d501      	bpl.n	8010ae8 <_vfiprintf_r+0x3c>
 8010ae4:	692b      	ldr	r3, [r5, #16]
 8010ae6:	b9eb      	cbnz	r3, 8010b24 <_vfiprintf_r+0x78>
 8010ae8:	4629      	mov	r1, r5
 8010aea:	4630      	mov	r0, r6
 8010aec:	f000 f960 	bl	8010db0 <__swsetup_r>
 8010af0:	b1c0      	cbz	r0, 8010b24 <_vfiprintf_r+0x78>
 8010af2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010af4:	07dc      	lsls	r4, r3, #31
 8010af6:	d50e      	bpl.n	8010b16 <_vfiprintf_r+0x6a>
 8010af8:	f04f 30ff 	mov.w	r0, #4294967295
 8010afc:	b01d      	add	sp, #116	; 0x74
 8010afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b02:	4b7b      	ldr	r3, [pc, #492]	; (8010cf0 <_vfiprintf_r+0x244>)
 8010b04:	429d      	cmp	r5, r3
 8010b06:	d101      	bne.n	8010b0c <_vfiprintf_r+0x60>
 8010b08:	68b5      	ldr	r5, [r6, #8]
 8010b0a:	e7df      	b.n	8010acc <_vfiprintf_r+0x20>
 8010b0c:	4b79      	ldr	r3, [pc, #484]	; (8010cf4 <_vfiprintf_r+0x248>)
 8010b0e:	429d      	cmp	r5, r3
 8010b10:	bf08      	it	eq
 8010b12:	68f5      	ldreq	r5, [r6, #12]
 8010b14:	e7da      	b.n	8010acc <_vfiprintf_r+0x20>
 8010b16:	89ab      	ldrh	r3, [r5, #12]
 8010b18:	0598      	lsls	r0, r3, #22
 8010b1a:	d4ed      	bmi.n	8010af8 <_vfiprintf_r+0x4c>
 8010b1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010b1e:	f7fb feef 	bl	800c900 <__retarget_lock_release_recursive>
 8010b22:	e7e9      	b.n	8010af8 <_vfiprintf_r+0x4c>
 8010b24:	2300      	movs	r3, #0
 8010b26:	9309      	str	r3, [sp, #36]	; 0x24
 8010b28:	2320      	movs	r3, #32
 8010b2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010b2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b32:	2330      	movs	r3, #48	; 0x30
 8010b34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010cf8 <_vfiprintf_r+0x24c>
 8010b38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010b3c:	f04f 0901 	mov.w	r9, #1
 8010b40:	4623      	mov	r3, r4
 8010b42:	469a      	mov	sl, r3
 8010b44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b48:	b10a      	cbz	r2, 8010b4e <_vfiprintf_r+0xa2>
 8010b4a:	2a25      	cmp	r2, #37	; 0x25
 8010b4c:	d1f9      	bne.n	8010b42 <_vfiprintf_r+0x96>
 8010b4e:	ebba 0b04 	subs.w	fp, sl, r4
 8010b52:	d00b      	beq.n	8010b6c <_vfiprintf_r+0xc0>
 8010b54:	465b      	mov	r3, fp
 8010b56:	4622      	mov	r2, r4
 8010b58:	4629      	mov	r1, r5
 8010b5a:	4630      	mov	r0, r6
 8010b5c:	f7ff ff93 	bl	8010a86 <__sfputs_r>
 8010b60:	3001      	adds	r0, #1
 8010b62:	f000 80aa 	beq.w	8010cba <_vfiprintf_r+0x20e>
 8010b66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010b68:	445a      	add	r2, fp
 8010b6a:	9209      	str	r2, [sp, #36]	; 0x24
 8010b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	f000 80a2 	beq.w	8010cba <_vfiprintf_r+0x20e>
 8010b76:	2300      	movs	r3, #0
 8010b78:	f04f 32ff 	mov.w	r2, #4294967295
 8010b7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010b80:	f10a 0a01 	add.w	sl, sl, #1
 8010b84:	9304      	str	r3, [sp, #16]
 8010b86:	9307      	str	r3, [sp, #28]
 8010b88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010b8c:	931a      	str	r3, [sp, #104]	; 0x68
 8010b8e:	4654      	mov	r4, sl
 8010b90:	2205      	movs	r2, #5
 8010b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b96:	4858      	ldr	r0, [pc, #352]	; (8010cf8 <_vfiprintf_r+0x24c>)
 8010b98:	f7ef fb22 	bl	80001e0 <memchr>
 8010b9c:	9a04      	ldr	r2, [sp, #16]
 8010b9e:	b9d8      	cbnz	r0, 8010bd8 <_vfiprintf_r+0x12c>
 8010ba0:	06d1      	lsls	r1, r2, #27
 8010ba2:	bf44      	itt	mi
 8010ba4:	2320      	movmi	r3, #32
 8010ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010baa:	0713      	lsls	r3, r2, #28
 8010bac:	bf44      	itt	mi
 8010bae:	232b      	movmi	r3, #43	; 0x2b
 8010bb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8010bb8:	2b2a      	cmp	r3, #42	; 0x2a
 8010bba:	d015      	beq.n	8010be8 <_vfiprintf_r+0x13c>
 8010bbc:	9a07      	ldr	r2, [sp, #28]
 8010bbe:	4654      	mov	r4, sl
 8010bc0:	2000      	movs	r0, #0
 8010bc2:	f04f 0c0a 	mov.w	ip, #10
 8010bc6:	4621      	mov	r1, r4
 8010bc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010bcc:	3b30      	subs	r3, #48	; 0x30
 8010bce:	2b09      	cmp	r3, #9
 8010bd0:	d94e      	bls.n	8010c70 <_vfiprintf_r+0x1c4>
 8010bd2:	b1b0      	cbz	r0, 8010c02 <_vfiprintf_r+0x156>
 8010bd4:	9207      	str	r2, [sp, #28]
 8010bd6:	e014      	b.n	8010c02 <_vfiprintf_r+0x156>
 8010bd8:	eba0 0308 	sub.w	r3, r0, r8
 8010bdc:	fa09 f303 	lsl.w	r3, r9, r3
 8010be0:	4313      	orrs	r3, r2
 8010be2:	9304      	str	r3, [sp, #16]
 8010be4:	46a2      	mov	sl, r4
 8010be6:	e7d2      	b.n	8010b8e <_vfiprintf_r+0xe2>
 8010be8:	9b03      	ldr	r3, [sp, #12]
 8010bea:	1d19      	adds	r1, r3, #4
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	9103      	str	r1, [sp, #12]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	bfbb      	ittet	lt
 8010bf4:	425b      	neglt	r3, r3
 8010bf6:	f042 0202 	orrlt.w	r2, r2, #2
 8010bfa:	9307      	strge	r3, [sp, #28]
 8010bfc:	9307      	strlt	r3, [sp, #28]
 8010bfe:	bfb8      	it	lt
 8010c00:	9204      	strlt	r2, [sp, #16]
 8010c02:	7823      	ldrb	r3, [r4, #0]
 8010c04:	2b2e      	cmp	r3, #46	; 0x2e
 8010c06:	d10c      	bne.n	8010c22 <_vfiprintf_r+0x176>
 8010c08:	7863      	ldrb	r3, [r4, #1]
 8010c0a:	2b2a      	cmp	r3, #42	; 0x2a
 8010c0c:	d135      	bne.n	8010c7a <_vfiprintf_r+0x1ce>
 8010c0e:	9b03      	ldr	r3, [sp, #12]
 8010c10:	1d1a      	adds	r2, r3, #4
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	9203      	str	r2, [sp, #12]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	bfb8      	it	lt
 8010c1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8010c1e:	3402      	adds	r4, #2
 8010c20:	9305      	str	r3, [sp, #20]
 8010c22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010d08 <_vfiprintf_r+0x25c>
 8010c26:	7821      	ldrb	r1, [r4, #0]
 8010c28:	2203      	movs	r2, #3
 8010c2a:	4650      	mov	r0, sl
 8010c2c:	f7ef fad8 	bl	80001e0 <memchr>
 8010c30:	b140      	cbz	r0, 8010c44 <_vfiprintf_r+0x198>
 8010c32:	2340      	movs	r3, #64	; 0x40
 8010c34:	eba0 000a 	sub.w	r0, r0, sl
 8010c38:	fa03 f000 	lsl.w	r0, r3, r0
 8010c3c:	9b04      	ldr	r3, [sp, #16]
 8010c3e:	4303      	orrs	r3, r0
 8010c40:	3401      	adds	r4, #1
 8010c42:	9304      	str	r3, [sp, #16]
 8010c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c48:	482c      	ldr	r0, [pc, #176]	; (8010cfc <_vfiprintf_r+0x250>)
 8010c4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010c4e:	2206      	movs	r2, #6
 8010c50:	f7ef fac6 	bl	80001e0 <memchr>
 8010c54:	2800      	cmp	r0, #0
 8010c56:	d03f      	beq.n	8010cd8 <_vfiprintf_r+0x22c>
 8010c58:	4b29      	ldr	r3, [pc, #164]	; (8010d00 <_vfiprintf_r+0x254>)
 8010c5a:	bb1b      	cbnz	r3, 8010ca4 <_vfiprintf_r+0x1f8>
 8010c5c:	9b03      	ldr	r3, [sp, #12]
 8010c5e:	3307      	adds	r3, #7
 8010c60:	f023 0307 	bic.w	r3, r3, #7
 8010c64:	3308      	adds	r3, #8
 8010c66:	9303      	str	r3, [sp, #12]
 8010c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c6a:	443b      	add	r3, r7
 8010c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8010c6e:	e767      	b.n	8010b40 <_vfiprintf_r+0x94>
 8010c70:	fb0c 3202 	mla	r2, ip, r2, r3
 8010c74:	460c      	mov	r4, r1
 8010c76:	2001      	movs	r0, #1
 8010c78:	e7a5      	b.n	8010bc6 <_vfiprintf_r+0x11a>
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	3401      	adds	r4, #1
 8010c7e:	9305      	str	r3, [sp, #20]
 8010c80:	4619      	mov	r1, r3
 8010c82:	f04f 0c0a 	mov.w	ip, #10
 8010c86:	4620      	mov	r0, r4
 8010c88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010c8c:	3a30      	subs	r2, #48	; 0x30
 8010c8e:	2a09      	cmp	r2, #9
 8010c90:	d903      	bls.n	8010c9a <_vfiprintf_r+0x1ee>
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d0c5      	beq.n	8010c22 <_vfiprintf_r+0x176>
 8010c96:	9105      	str	r1, [sp, #20]
 8010c98:	e7c3      	b.n	8010c22 <_vfiprintf_r+0x176>
 8010c9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8010c9e:	4604      	mov	r4, r0
 8010ca0:	2301      	movs	r3, #1
 8010ca2:	e7f0      	b.n	8010c86 <_vfiprintf_r+0x1da>
 8010ca4:	ab03      	add	r3, sp, #12
 8010ca6:	9300      	str	r3, [sp, #0]
 8010ca8:	462a      	mov	r2, r5
 8010caa:	4b16      	ldr	r3, [pc, #88]	; (8010d04 <_vfiprintf_r+0x258>)
 8010cac:	a904      	add	r1, sp, #16
 8010cae:	4630      	mov	r0, r6
 8010cb0:	f7fb ff38 	bl	800cb24 <_printf_float>
 8010cb4:	4607      	mov	r7, r0
 8010cb6:	1c78      	adds	r0, r7, #1
 8010cb8:	d1d6      	bne.n	8010c68 <_vfiprintf_r+0x1bc>
 8010cba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010cbc:	07d9      	lsls	r1, r3, #31
 8010cbe:	d405      	bmi.n	8010ccc <_vfiprintf_r+0x220>
 8010cc0:	89ab      	ldrh	r3, [r5, #12]
 8010cc2:	059a      	lsls	r2, r3, #22
 8010cc4:	d402      	bmi.n	8010ccc <_vfiprintf_r+0x220>
 8010cc6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010cc8:	f7fb fe1a 	bl	800c900 <__retarget_lock_release_recursive>
 8010ccc:	89ab      	ldrh	r3, [r5, #12]
 8010cce:	065b      	lsls	r3, r3, #25
 8010cd0:	f53f af12 	bmi.w	8010af8 <_vfiprintf_r+0x4c>
 8010cd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010cd6:	e711      	b.n	8010afc <_vfiprintf_r+0x50>
 8010cd8:	ab03      	add	r3, sp, #12
 8010cda:	9300      	str	r3, [sp, #0]
 8010cdc:	462a      	mov	r2, r5
 8010cde:	4b09      	ldr	r3, [pc, #36]	; (8010d04 <_vfiprintf_r+0x258>)
 8010ce0:	a904      	add	r1, sp, #16
 8010ce2:	4630      	mov	r0, r6
 8010ce4:	f7fc f9c2 	bl	800d06c <_printf_i>
 8010ce8:	e7e4      	b.n	8010cb4 <_vfiprintf_r+0x208>
 8010cea:	bf00      	nop
 8010cec:	080125e8 	.word	0x080125e8
 8010cf0:	08012608 	.word	0x08012608
 8010cf4:	080125c8 	.word	0x080125c8
 8010cf8:	08012a2c 	.word	0x08012a2c
 8010cfc:	08012a36 	.word	0x08012a36
 8010d00:	0800cb25 	.word	0x0800cb25
 8010d04:	08010a87 	.word	0x08010a87
 8010d08:	08012a32 	.word	0x08012a32

08010d0c <__swbuf_r>:
 8010d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d0e:	460e      	mov	r6, r1
 8010d10:	4614      	mov	r4, r2
 8010d12:	4605      	mov	r5, r0
 8010d14:	b118      	cbz	r0, 8010d1e <__swbuf_r+0x12>
 8010d16:	6983      	ldr	r3, [r0, #24]
 8010d18:	b90b      	cbnz	r3, 8010d1e <__swbuf_r+0x12>
 8010d1a:	f7fb fd2d 	bl	800c778 <__sinit>
 8010d1e:	4b21      	ldr	r3, [pc, #132]	; (8010da4 <__swbuf_r+0x98>)
 8010d20:	429c      	cmp	r4, r3
 8010d22:	d12b      	bne.n	8010d7c <__swbuf_r+0x70>
 8010d24:	686c      	ldr	r4, [r5, #4]
 8010d26:	69a3      	ldr	r3, [r4, #24]
 8010d28:	60a3      	str	r3, [r4, #8]
 8010d2a:	89a3      	ldrh	r3, [r4, #12]
 8010d2c:	071a      	lsls	r2, r3, #28
 8010d2e:	d52f      	bpl.n	8010d90 <__swbuf_r+0x84>
 8010d30:	6923      	ldr	r3, [r4, #16]
 8010d32:	b36b      	cbz	r3, 8010d90 <__swbuf_r+0x84>
 8010d34:	6923      	ldr	r3, [r4, #16]
 8010d36:	6820      	ldr	r0, [r4, #0]
 8010d38:	1ac0      	subs	r0, r0, r3
 8010d3a:	6963      	ldr	r3, [r4, #20]
 8010d3c:	b2f6      	uxtb	r6, r6
 8010d3e:	4283      	cmp	r3, r0
 8010d40:	4637      	mov	r7, r6
 8010d42:	dc04      	bgt.n	8010d4e <__swbuf_r+0x42>
 8010d44:	4621      	mov	r1, r4
 8010d46:	4628      	mov	r0, r5
 8010d48:	f7fe fb7c 	bl	800f444 <_fflush_r>
 8010d4c:	bb30      	cbnz	r0, 8010d9c <__swbuf_r+0x90>
 8010d4e:	68a3      	ldr	r3, [r4, #8]
 8010d50:	3b01      	subs	r3, #1
 8010d52:	60a3      	str	r3, [r4, #8]
 8010d54:	6823      	ldr	r3, [r4, #0]
 8010d56:	1c5a      	adds	r2, r3, #1
 8010d58:	6022      	str	r2, [r4, #0]
 8010d5a:	701e      	strb	r6, [r3, #0]
 8010d5c:	6963      	ldr	r3, [r4, #20]
 8010d5e:	3001      	adds	r0, #1
 8010d60:	4283      	cmp	r3, r0
 8010d62:	d004      	beq.n	8010d6e <__swbuf_r+0x62>
 8010d64:	89a3      	ldrh	r3, [r4, #12]
 8010d66:	07db      	lsls	r3, r3, #31
 8010d68:	d506      	bpl.n	8010d78 <__swbuf_r+0x6c>
 8010d6a:	2e0a      	cmp	r6, #10
 8010d6c:	d104      	bne.n	8010d78 <__swbuf_r+0x6c>
 8010d6e:	4621      	mov	r1, r4
 8010d70:	4628      	mov	r0, r5
 8010d72:	f7fe fb67 	bl	800f444 <_fflush_r>
 8010d76:	b988      	cbnz	r0, 8010d9c <__swbuf_r+0x90>
 8010d78:	4638      	mov	r0, r7
 8010d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d7c:	4b0a      	ldr	r3, [pc, #40]	; (8010da8 <__swbuf_r+0x9c>)
 8010d7e:	429c      	cmp	r4, r3
 8010d80:	d101      	bne.n	8010d86 <__swbuf_r+0x7a>
 8010d82:	68ac      	ldr	r4, [r5, #8]
 8010d84:	e7cf      	b.n	8010d26 <__swbuf_r+0x1a>
 8010d86:	4b09      	ldr	r3, [pc, #36]	; (8010dac <__swbuf_r+0xa0>)
 8010d88:	429c      	cmp	r4, r3
 8010d8a:	bf08      	it	eq
 8010d8c:	68ec      	ldreq	r4, [r5, #12]
 8010d8e:	e7ca      	b.n	8010d26 <__swbuf_r+0x1a>
 8010d90:	4621      	mov	r1, r4
 8010d92:	4628      	mov	r0, r5
 8010d94:	f000 f80c 	bl	8010db0 <__swsetup_r>
 8010d98:	2800      	cmp	r0, #0
 8010d9a:	d0cb      	beq.n	8010d34 <__swbuf_r+0x28>
 8010d9c:	f04f 37ff 	mov.w	r7, #4294967295
 8010da0:	e7ea      	b.n	8010d78 <__swbuf_r+0x6c>
 8010da2:	bf00      	nop
 8010da4:	080125e8 	.word	0x080125e8
 8010da8:	08012608 	.word	0x08012608
 8010dac:	080125c8 	.word	0x080125c8

08010db0 <__swsetup_r>:
 8010db0:	4b32      	ldr	r3, [pc, #200]	; (8010e7c <__swsetup_r+0xcc>)
 8010db2:	b570      	push	{r4, r5, r6, lr}
 8010db4:	681d      	ldr	r5, [r3, #0]
 8010db6:	4606      	mov	r6, r0
 8010db8:	460c      	mov	r4, r1
 8010dba:	b125      	cbz	r5, 8010dc6 <__swsetup_r+0x16>
 8010dbc:	69ab      	ldr	r3, [r5, #24]
 8010dbe:	b913      	cbnz	r3, 8010dc6 <__swsetup_r+0x16>
 8010dc0:	4628      	mov	r0, r5
 8010dc2:	f7fb fcd9 	bl	800c778 <__sinit>
 8010dc6:	4b2e      	ldr	r3, [pc, #184]	; (8010e80 <__swsetup_r+0xd0>)
 8010dc8:	429c      	cmp	r4, r3
 8010dca:	d10f      	bne.n	8010dec <__swsetup_r+0x3c>
 8010dcc:	686c      	ldr	r4, [r5, #4]
 8010dce:	89a3      	ldrh	r3, [r4, #12]
 8010dd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010dd4:	0719      	lsls	r1, r3, #28
 8010dd6:	d42c      	bmi.n	8010e32 <__swsetup_r+0x82>
 8010dd8:	06dd      	lsls	r5, r3, #27
 8010dda:	d411      	bmi.n	8010e00 <__swsetup_r+0x50>
 8010ddc:	2309      	movs	r3, #9
 8010dde:	6033      	str	r3, [r6, #0]
 8010de0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010de4:	81a3      	strh	r3, [r4, #12]
 8010de6:	f04f 30ff 	mov.w	r0, #4294967295
 8010dea:	e03e      	b.n	8010e6a <__swsetup_r+0xba>
 8010dec:	4b25      	ldr	r3, [pc, #148]	; (8010e84 <__swsetup_r+0xd4>)
 8010dee:	429c      	cmp	r4, r3
 8010df0:	d101      	bne.n	8010df6 <__swsetup_r+0x46>
 8010df2:	68ac      	ldr	r4, [r5, #8]
 8010df4:	e7eb      	b.n	8010dce <__swsetup_r+0x1e>
 8010df6:	4b24      	ldr	r3, [pc, #144]	; (8010e88 <__swsetup_r+0xd8>)
 8010df8:	429c      	cmp	r4, r3
 8010dfa:	bf08      	it	eq
 8010dfc:	68ec      	ldreq	r4, [r5, #12]
 8010dfe:	e7e6      	b.n	8010dce <__swsetup_r+0x1e>
 8010e00:	0758      	lsls	r0, r3, #29
 8010e02:	d512      	bpl.n	8010e2a <__swsetup_r+0x7a>
 8010e04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010e06:	b141      	cbz	r1, 8010e1a <__swsetup_r+0x6a>
 8010e08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010e0c:	4299      	cmp	r1, r3
 8010e0e:	d002      	beq.n	8010e16 <__swsetup_r+0x66>
 8010e10:	4630      	mov	r0, r6
 8010e12:	f7ff fbc9 	bl	80105a8 <_free_r>
 8010e16:	2300      	movs	r3, #0
 8010e18:	6363      	str	r3, [r4, #52]	; 0x34
 8010e1a:	89a3      	ldrh	r3, [r4, #12]
 8010e1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010e20:	81a3      	strh	r3, [r4, #12]
 8010e22:	2300      	movs	r3, #0
 8010e24:	6063      	str	r3, [r4, #4]
 8010e26:	6923      	ldr	r3, [r4, #16]
 8010e28:	6023      	str	r3, [r4, #0]
 8010e2a:	89a3      	ldrh	r3, [r4, #12]
 8010e2c:	f043 0308 	orr.w	r3, r3, #8
 8010e30:	81a3      	strh	r3, [r4, #12]
 8010e32:	6923      	ldr	r3, [r4, #16]
 8010e34:	b94b      	cbnz	r3, 8010e4a <__swsetup_r+0x9a>
 8010e36:	89a3      	ldrh	r3, [r4, #12]
 8010e38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010e3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010e40:	d003      	beq.n	8010e4a <__swsetup_r+0x9a>
 8010e42:	4621      	mov	r1, r4
 8010e44:	4630      	mov	r0, r6
 8010e46:	f000 f84d 	bl	8010ee4 <__smakebuf_r>
 8010e4a:	89a0      	ldrh	r0, [r4, #12]
 8010e4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010e50:	f010 0301 	ands.w	r3, r0, #1
 8010e54:	d00a      	beq.n	8010e6c <__swsetup_r+0xbc>
 8010e56:	2300      	movs	r3, #0
 8010e58:	60a3      	str	r3, [r4, #8]
 8010e5a:	6963      	ldr	r3, [r4, #20]
 8010e5c:	425b      	negs	r3, r3
 8010e5e:	61a3      	str	r3, [r4, #24]
 8010e60:	6923      	ldr	r3, [r4, #16]
 8010e62:	b943      	cbnz	r3, 8010e76 <__swsetup_r+0xc6>
 8010e64:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010e68:	d1ba      	bne.n	8010de0 <__swsetup_r+0x30>
 8010e6a:	bd70      	pop	{r4, r5, r6, pc}
 8010e6c:	0781      	lsls	r1, r0, #30
 8010e6e:	bf58      	it	pl
 8010e70:	6963      	ldrpl	r3, [r4, #20]
 8010e72:	60a3      	str	r3, [r4, #8]
 8010e74:	e7f4      	b.n	8010e60 <__swsetup_r+0xb0>
 8010e76:	2000      	movs	r0, #0
 8010e78:	e7f7      	b.n	8010e6a <__swsetup_r+0xba>
 8010e7a:	bf00      	nop
 8010e7c:	20000040 	.word	0x20000040
 8010e80:	080125e8 	.word	0x080125e8
 8010e84:	08012608 	.word	0x08012608
 8010e88:	080125c8 	.word	0x080125c8

08010e8c <abort>:
 8010e8c:	b508      	push	{r3, lr}
 8010e8e:	2006      	movs	r0, #6
 8010e90:	f000 f898 	bl	8010fc4 <raise>
 8010e94:	2001      	movs	r0, #1
 8010e96:	f7f2 fced 	bl	8003874 <_exit>

08010e9a <__swhatbuf_r>:
 8010e9a:	b570      	push	{r4, r5, r6, lr}
 8010e9c:	460e      	mov	r6, r1
 8010e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ea2:	2900      	cmp	r1, #0
 8010ea4:	b096      	sub	sp, #88	; 0x58
 8010ea6:	4614      	mov	r4, r2
 8010ea8:	461d      	mov	r5, r3
 8010eaa:	da07      	bge.n	8010ebc <__swhatbuf_r+0x22>
 8010eac:	2300      	movs	r3, #0
 8010eae:	602b      	str	r3, [r5, #0]
 8010eb0:	89b3      	ldrh	r3, [r6, #12]
 8010eb2:	061a      	lsls	r2, r3, #24
 8010eb4:	d410      	bmi.n	8010ed8 <__swhatbuf_r+0x3e>
 8010eb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010eba:	e00e      	b.n	8010eda <__swhatbuf_r+0x40>
 8010ebc:	466a      	mov	r2, sp
 8010ebe:	f000 f89d 	bl	8010ffc <_fstat_r>
 8010ec2:	2800      	cmp	r0, #0
 8010ec4:	dbf2      	blt.n	8010eac <__swhatbuf_r+0x12>
 8010ec6:	9a01      	ldr	r2, [sp, #4]
 8010ec8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010ecc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010ed0:	425a      	negs	r2, r3
 8010ed2:	415a      	adcs	r2, r3
 8010ed4:	602a      	str	r2, [r5, #0]
 8010ed6:	e7ee      	b.n	8010eb6 <__swhatbuf_r+0x1c>
 8010ed8:	2340      	movs	r3, #64	; 0x40
 8010eda:	2000      	movs	r0, #0
 8010edc:	6023      	str	r3, [r4, #0]
 8010ede:	b016      	add	sp, #88	; 0x58
 8010ee0:	bd70      	pop	{r4, r5, r6, pc}
	...

08010ee4 <__smakebuf_r>:
 8010ee4:	898b      	ldrh	r3, [r1, #12]
 8010ee6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010ee8:	079d      	lsls	r5, r3, #30
 8010eea:	4606      	mov	r6, r0
 8010eec:	460c      	mov	r4, r1
 8010eee:	d507      	bpl.n	8010f00 <__smakebuf_r+0x1c>
 8010ef0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010ef4:	6023      	str	r3, [r4, #0]
 8010ef6:	6123      	str	r3, [r4, #16]
 8010ef8:	2301      	movs	r3, #1
 8010efa:	6163      	str	r3, [r4, #20]
 8010efc:	b002      	add	sp, #8
 8010efe:	bd70      	pop	{r4, r5, r6, pc}
 8010f00:	ab01      	add	r3, sp, #4
 8010f02:	466a      	mov	r2, sp
 8010f04:	f7ff ffc9 	bl	8010e9a <__swhatbuf_r>
 8010f08:	9900      	ldr	r1, [sp, #0]
 8010f0a:	4605      	mov	r5, r0
 8010f0c:	4630      	mov	r0, r6
 8010f0e:	f7fb fd0f 	bl	800c930 <_malloc_r>
 8010f12:	b948      	cbnz	r0, 8010f28 <__smakebuf_r+0x44>
 8010f14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f18:	059a      	lsls	r2, r3, #22
 8010f1a:	d4ef      	bmi.n	8010efc <__smakebuf_r+0x18>
 8010f1c:	f023 0303 	bic.w	r3, r3, #3
 8010f20:	f043 0302 	orr.w	r3, r3, #2
 8010f24:	81a3      	strh	r3, [r4, #12]
 8010f26:	e7e3      	b.n	8010ef0 <__smakebuf_r+0xc>
 8010f28:	4b0d      	ldr	r3, [pc, #52]	; (8010f60 <__smakebuf_r+0x7c>)
 8010f2a:	62b3      	str	r3, [r6, #40]	; 0x28
 8010f2c:	89a3      	ldrh	r3, [r4, #12]
 8010f2e:	6020      	str	r0, [r4, #0]
 8010f30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f34:	81a3      	strh	r3, [r4, #12]
 8010f36:	9b00      	ldr	r3, [sp, #0]
 8010f38:	6163      	str	r3, [r4, #20]
 8010f3a:	9b01      	ldr	r3, [sp, #4]
 8010f3c:	6120      	str	r0, [r4, #16]
 8010f3e:	b15b      	cbz	r3, 8010f58 <__smakebuf_r+0x74>
 8010f40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010f44:	4630      	mov	r0, r6
 8010f46:	f000 f86b 	bl	8011020 <_isatty_r>
 8010f4a:	b128      	cbz	r0, 8010f58 <__smakebuf_r+0x74>
 8010f4c:	89a3      	ldrh	r3, [r4, #12]
 8010f4e:	f023 0303 	bic.w	r3, r3, #3
 8010f52:	f043 0301 	orr.w	r3, r3, #1
 8010f56:	81a3      	strh	r3, [r4, #12]
 8010f58:	89a0      	ldrh	r0, [r4, #12]
 8010f5a:	4305      	orrs	r5, r0
 8010f5c:	81a5      	strh	r5, [r4, #12]
 8010f5e:	e7cd      	b.n	8010efc <__smakebuf_r+0x18>
 8010f60:	0800c711 	.word	0x0800c711

08010f64 <_malloc_usable_size_r>:
 8010f64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010f68:	1f18      	subs	r0, r3, #4
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	bfbc      	itt	lt
 8010f6e:	580b      	ldrlt	r3, [r1, r0]
 8010f70:	18c0      	addlt	r0, r0, r3
 8010f72:	4770      	bx	lr

08010f74 <_raise_r>:
 8010f74:	291f      	cmp	r1, #31
 8010f76:	b538      	push	{r3, r4, r5, lr}
 8010f78:	4604      	mov	r4, r0
 8010f7a:	460d      	mov	r5, r1
 8010f7c:	d904      	bls.n	8010f88 <_raise_r+0x14>
 8010f7e:	2316      	movs	r3, #22
 8010f80:	6003      	str	r3, [r0, #0]
 8010f82:	f04f 30ff 	mov.w	r0, #4294967295
 8010f86:	bd38      	pop	{r3, r4, r5, pc}
 8010f88:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010f8a:	b112      	cbz	r2, 8010f92 <_raise_r+0x1e>
 8010f8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010f90:	b94b      	cbnz	r3, 8010fa6 <_raise_r+0x32>
 8010f92:	4620      	mov	r0, r4
 8010f94:	f000 f830 	bl	8010ff8 <_getpid_r>
 8010f98:	462a      	mov	r2, r5
 8010f9a:	4601      	mov	r1, r0
 8010f9c:	4620      	mov	r0, r4
 8010f9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010fa2:	f000 b817 	b.w	8010fd4 <_kill_r>
 8010fa6:	2b01      	cmp	r3, #1
 8010fa8:	d00a      	beq.n	8010fc0 <_raise_r+0x4c>
 8010faa:	1c59      	adds	r1, r3, #1
 8010fac:	d103      	bne.n	8010fb6 <_raise_r+0x42>
 8010fae:	2316      	movs	r3, #22
 8010fb0:	6003      	str	r3, [r0, #0]
 8010fb2:	2001      	movs	r0, #1
 8010fb4:	e7e7      	b.n	8010f86 <_raise_r+0x12>
 8010fb6:	2400      	movs	r4, #0
 8010fb8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010fbc:	4628      	mov	r0, r5
 8010fbe:	4798      	blx	r3
 8010fc0:	2000      	movs	r0, #0
 8010fc2:	e7e0      	b.n	8010f86 <_raise_r+0x12>

08010fc4 <raise>:
 8010fc4:	4b02      	ldr	r3, [pc, #8]	; (8010fd0 <raise+0xc>)
 8010fc6:	4601      	mov	r1, r0
 8010fc8:	6818      	ldr	r0, [r3, #0]
 8010fca:	f7ff bfd3 	b.w	8010f74 <_raise_r>
 8010fce:	bf00      	nop
 8010fd0:	20000040 	.word	0x20000040

08010fd4 <_kill_r>:
 8010fd4:	b538      	push	{r3, r4, r5, lr}
 8010fd6:	4d07      	ldr	r5, [pc, #28]	; (8010ff4 <_kill_r+0x20>)
 8010fd8:	2300      	movs	r3, #0
 8010fda:	4604      	mov	r4, r0
 8010fdc:	4608      	mov	r0, r1
 8010fde:	4611      	mov	r1, r2
 8010fe0:	602b      	str	r3, [r5, #0]
 8010fe2:	f7f2 fc37 	bl	8003854 <_kill>
 8010fe6:	1c43      	adds	r3, r0, #1
 8010fe8:	d102      	bne.n	8010ff0 <_kill_r+0x1c>
 8010fea:	682b      	ldr	r3, [r5, #0]
 8010fec:	b103      	cbz	r3, 8010ff0 <_kill_r+0x1c>
 8010fee:	6023      	str	r3, [r4, #0]
 8010ff0:	bd38      	pop	{r3, r4, r5, pc}
 8010ff2:	bf00      	nop
 8010ff4:	200062d4 	.word	0x200062d4

08010ff8 <_getpid_r>:
 8010ff8:	f7f2 bc24 	b.w	8003844 <_getpid>

08010ffc <_fstat_r>:
 8010ffc:	b538      	push	{r3, r4, r5, lr}
 8010ffe:	4d07      	ldr	r5, [pc, #28]	; (801101c <_fstat_r+0x20>)
 8011000:	2300      	movs	r3, #0
 8011002:	4604      	mov	r4, r0
 8011004:	4608      	mov	r0, r1
 8011006:	4611      	mov	r1, r2
 8011008:	602b      	str	r3, [r5, #0]
 801100a:	f7f2 fc82 	bl	8003912 <_fstat>
 801100e:	1c43      	adds	r3, r0, #1
 8011010:	d102      	bne.n	8011018 <_fstat_r+0x1c>
 8011012:	682b      	ldr	r3, [r5, #0]
 8011014:	b103      	cbz	r3, 8011018 <_fstat_r+0x1c>
 8011016:	6023      	str	r3, [r4, #0]
 8011018:	bd38      	pop	{r3, r4, r5, pc}
 801101a:	bf00      	nop
 801101c:	200062d4 	.word	0x200062d4

08011020 <_isatty_r>:
 8011020:	b538      	push	{r3, r4, r5, lr}
 8011022:	4d06      	ldr	r5, [pc, #24]	; (801103c <_isatty_r+0x1c>)
 8011024:	2300      	movs	r3, #0
 8011026:	4604      	mov	r4, r0
 8011028:	4608      	mov	r0, r1
 801102a:	602b      	str	r3, [r5, #0]
 801102c:	f7f2 fc81 	bl	8003932 <_isatty>
 8011030:	1c43      	adds	r3, r0, #1
 8011032:	d102      	bne.n	801103a <_isatty_r+0x1a>
 8011034:	682b      	ldr	r3, [r5, #0]
 8011036:	b103      	cbz	r3, 801103a <_isatty_r+0x1a>
 8011038:	6023      	str	r3, [r4, #0]
 801103a:	bd38      	pop	{r3, r4, r5, pc}
 801103c:	200062d4 	.word	0x200062d4

08011040 <pow>:
 8011040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011044:	ec59 8b10 	vmov	r8, r9, d0
 8011048:	ec57 6b11 	vmov	r6, r7, d1
 801104c:	f000 f8a8 	bl	80111a0 <__ieee754_pow>
 8011050:	4b4e      	ldr	r3, [pc, #312]	; (801118c <pow+0x14c>)
 8011052:	f993 3000 	ldrsb.w	r3, [r3]
 8011056:	3301      	adds	r3, #1
 8011058:	ec55 4b10 	vmov	r4, r5, d0
 801105c:	d015      	beq.n	801108a <pow+0x4a>
 801105e:	4632      	mov	r2, r6
 8011060:	463b      	mov	r3, r7
 8011062:	4630      	mov	r0, r6
 8011064:	4639      	mov	r1, r7
 8011066:	f7ef fd61 	bl	8000b2c <__aeabi_dcmpun>
 801106a:	b970      	cbnz	r0, 801108a <pow+0x4a>
 801106c:	4642      	mov	r2, r8
 801106e:	464b      	mov	r3, r9
 8011070:	4640      	mov	r0, r8
 8011072:	4649      	mov	r1, r9
 8011074:	f7ef fd5a 	bl	8000b2c <__aeabi_dcmpun>
 8011078:	2200      	movs	r2, #0
 801107a:	2300      	movs	r3, #0
 801107c:	b148      	cbz	r0, 8011092 <pow+0x52>
 801107e:	4630      	mov	r0, r6
 8011080:	4639      	mov	r1, r7
 8011082:	f7ef fd21 	bl	8000ac8 <__aeabi_dcmpeq>
 8011086:	2800      	cmp	r0, #0
 8011088:	d17d      	bne.n	8011186 <pow+0x146>
 801108a:	ec45 4b10 	vmov	d0, r4, r5
 801108e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011092:	4640      	mov	r0, r8
 8011094:	4649      	mov	r1, r9
 8011096:	f7ef fd17 	bl	8000ac8 <__aeabi_dcmpeq>
 801109a:	b1e0      	cbz	r0, 80110d6 <pow+0x96>
 801109c:	2200      	movs	r2, #0
 801109e:	2300      	movs	r3, #0
 80110a0:	4630      	mov	r0, r6
 80110a2:	4639      	mov	r1, r7
 80110a4:	f7ef fd10 	bl	8000ac8 <__aeabi_dcmpeq>
 80110a8:	2800      	cmp	r0, #0
 80110aa:	d16c      	bne.n	8011186 <pow+0x146>
 80110ac:	ec47 6b10 	vmov	d0, r6, r7
 80110b0:	f000 fe55 	bl	8011d5e <finite>
 80110b4:	2800      	cmp	r0, #0
 80110b6:	d0e8      	beq.n	801108a <pow+0x4a>
 80110b8:	2200      	movs	r2, #0
 80110ba:	2300      	movs	r3, #0
 80110bc:	4630      	mov	r0, r6
 80110be:	4639      	mov	r1, r7
 80110c0:	f7ef fd0c 	bl	8000adc <__aeabi_dcmplt>
 80110c4:	2800      	cmp	r0, #0
 80110c6:	d0e0      	beq.n	801108a <pow+0x4a>
 80110c8:	f7fb faf8 	bl	800c6bc <__errno>
 80110cc:	2321      	movs	r3, #33	; 0x21
 80110ce:	6003      	str	r3, [r0, #0]
 80110d0:	2400      	movs	r4, #0
 80110d2:	4d2f      	ldr	r5, [pc, #188]	; (8011190 <pow+0x150>)
 80110d4:	e7d9      	b.n	801108a <pow+0x4a>
 80110d6:	ec45 4b10 	vmov	d0, r4, r5
 80110da:	f000 fe40 	bl	8011d5e <finite>
 80110de:	bbb8      	cbnz	r0, 8011150 <pow+0x110>
 80110e0:	ec49 8b10 	vmov	d0, r8, r9
 80110e4:	f000 fe3b 	bl	8011d5e <finite>
 80110e8:	b390      	cbz	r0, 8011150 <pow+0x110>
 80110ea:	ec47 6b10 	vmov	d0, r6, r7
 80110ee:	f000 fe36 	bl	8011d5e <finite>
 80110f2:	b368      	cbz	r0, 8011150 <pow+0x110>
 80110f4:	4622      	mov	r2, r4
 80110f6:	462b      	mov	r3, r5
 80110f8:	4620      	mov	r0, r4
 80110fa:	4629      	mov	r1, r5
 80110fc:	f7ef fd16 	bl	8000b2c <__aeabi_dcmpun>
 8011100:	b160      	cbz	r0, 801111c <pow+0xdc>
 8011102:	f7fb fadb 	bl	800c6bc <__errno>
 8011106:	2321      	movs	r3, #33	; 0x21
 8011108:	6003      	str	r3, [r0, #0]
 801110a:	2200      	movs	r2, #0
 801110c:	2300      	movs	r3, #0
 801110e:	4610      	mov	r0, r2
 8011110:	4619      	mov	r1, r3
 8011112:	f7ef fb9b 	bl	800084c <__aeabi_ddiv>
 8011116:	4604      	mov	r4, r0
 8011118:	460d      	mov	r5, r1
 801111a:	e7b6      	b.n	801108a <pow+0x4a>
 801111c:	f7fb face 	bl	800c6bc <__errno>
 8011120:	2322      	movs	r3, #34	; 0x22
 8011122:	6003      	str	r3, [r0, #0]
 8011124:	2200      	movs	r2, #0
 8011126:	2300      	movs	r3, #0
 8011128:	4640      	mov	r0, r8
 801112a:	4649      	mov	r1, r9
 801112c:	f7ef fcd6 	bl	8000adc <__aeabi_dcmplt>
 8011130:	2400      	movs	r4, #0
 8011132:	b158      	cbz	r0, 801114c <pow+0x10c>
 8011134:	ec47 6b10 	vmov	d0, r6, r7
 8011138:	f000 fe1c 	bl	8011d74 <rint>
 801113c:	4632      	mov	r2, r6
 801113e:	ec51 0b10 	vmov	r0, r1, d0
 8011142:	463b      	mov	r3, r7
 8011144:	f7ef fcc0 	bl	8000ac8 <__aeabi_dcmpeq>
 8011148:	2800      	cmp	r0, #0
 801114a:	d0c2      	beq.n	80110d2 <pow+0x92>
 801114c:	4d11      	ldr	r5, [pc, #68]	; (8011194 <pow+0x154>)
 801114e:	e79c      	b.n	801108a <pow+0x4a>
 8011150:	2200      	movs	r2, #0
 8011152:	2300      	movs	r3, #0
 8011154:	4620      	mov	r0, r4
 8011156:	4629      	mov	r1, r5
 8011158:	f7ef fcb6 	bl	8000ac8 <__aeabi_dcmpeq>
 801115c:	2800      	cmp	r0, #0
 801115e:	d094      	beq.n	801108a <pow+0x4a>
 8011160:	ec49 8b10 	vmov	d0, r8, r9
 8011164:	f000 fdfb 	bl	8011d5e <finite>
 8011168:	2800      	cmp	r0, #0
 801116a:	d08e      	beq.n	801108a <pow+0x4a>
 801116c:	ec47 6b10 	vmov	d0, r6, r7
 8011170:	f000 fdf5 	bl	8011d5e <finite>
 8011174:	2800      	cmp	r0, #0
 8011176:	d088      	beq.n	801108a <pow+0x4a>
 8011178:	f7fb faa0 	bl	800c6bc <__errno>
 801117c:	2322      	movs	r3, #34	; 0x22
 801117e:	6003      	str	r3, [r0, #0]
 8011180:	2400      	movs	r4, #0
 8011182:	2500      	movs	r5, #0
 8011184:	e781      	b.n	801108a <pow+0x4a>
 8011186:	4d04      	ldr	r5, [pc, #16]	; (8011198 <pow+0x158>)
 8011188:	2400      	movs	r4, #0
 801118a:	e77e      	b.n	801108a <pow+0x4a>
 801118c:	20000214 	.word	0x20000214
 8011190:	fff00000 	.word	0xfff00000
 8011194:	7ff00000 	.word	0x7ff00000
 8011198:	3ff00000 	.word	0x3ff00000
 801119c:	00000000 	.word	0x00000000

080111a0 <__ieee754_pow>:
 80111a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111a4:	ed2d 8b06 	vpush	{d8-d10}
 80111a8:	b08d      	sub	sp, #52	; 0x34
 80111aa:	ed8d 1b02 	vstr	d1, [sp, #8]
 80111ae:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 80111b2:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80111b6:	ea56 0100 	orrs.w	r1, r6, r0
 80111ba:	ec53 2b10 	vmov	r2, r3, d0
 80111be:	f000 84d1 	beq.w	8011b64 <__ieee754_pow+0x9c4>
 80111c2:	497f      	ldr	r1, [pc, #508]	; (80113c0 <__ieee754_pow+0x220>)
 80111c4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80111c8:	428c      	cmp	r4, r1
 80111ca:	ee10 8a10 	vmov	r8, s0
 80111ce:	4699      	mov	r9, r3
 80111d0:	dc09      	bgt.n	80111e6 <__ieee754_pow+0x46>
 80111d2:	d103      	bne.n	80111dc <__ieee754_pow+0x3c>
 80111d4:	b97a      	cbnz	r2, 80111f6 <__ieee754_pow+0x56>
 80111d6:	42a6      	cmp	r6, r4
 80111d8:	dd02      	ble.n	80111e0 <__ieee754_pow+0x40>
 80111da:	e00c      	b.n	80111f6 <__ieee754_pow+0x56>
 80111dc:	428e      	cmp	r6, r1
 80111de:	dc02      	bgt.n	80111e6 <__ieee754_pow+0x46>
 80111e0:	428e      	cmp	r6, r1
 80111e2:	d110      	bne.n	8011206 <__ieee754_pow+0x66>
 80111e4:	b178      	cbz	r0, 8011206 <__ieee754_pow+0x66>
 80111e6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80111ea:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80111ee:	ea54 0308 	orrs.w	r3, r4, r8
 80111f2:	f000 84b7 	beq.w	8011b64 <__ieee754_pow+0x9c4>
 80111f6:	4873      	ldr	r0, [pc, #460]	; (80113c4 <__ieee754_pow+0x224>)
 80111f8:	b00d      	add	sp, #52	; 0x34
 80111fa:	ecbd 8b06 	vpop	{d8-d10}
 80111fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011202:	f7ff bb91 	b.w	8010928 <nan>
 8011206:	f1b9 0f00 	cmp.w	r9, #0
 801120a:	da36      	bge.n	801127a <__ieee754_pow+0xda>
 801120c:	496e      	ldr	r1, [pc, #440]	; (80113c8 <__ieee754_pow+0x228>)
 801120e:	428e      	cmp	r6, r1
 8011210:	dc51      	bgt.n	80112b6 <__ieee754_pow+0x116>
 8011212:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8011216:	428e      	cmp	r6, r1
 8011218:	f340 84af 	ble.w	8011b7a <__ieee754_pow+0x9da>
 801121c:	1531      	asrs	r1, r6, #20
 801121e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8011222:	2914      	cmp	r1, #20
 8011224:	dd0f      	ble.n	8011246 <__ieee754_pow+0xa6>
 8011226:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 801122a:	fa20 fc01 	lsr.w	ip, r0, r1
 801122e:	fa0c f101 	lsl.w	r1, ip, r1
 8011232:	4281      	cmp	r1, r0
 8011234:	f040 84a1 	bne.w	8011b7a <__ieee754_pow+0x9da>
 8011238:	f00c 0c01 	and.w	ip, ip, #1
 801123c:	f1cc 0102 	rsb	r1, ip, #2
 8011240:	9100      	str	r1, [sp, #0]
 8011242:	b180      	cbz	r0, 8011266 <__ieee754_pow+0xc6>
 8011244:	e059      	b.n	80112fa <__ieee754_pow+0x15a>
 8011246:	2800      	cmp	r0, #0
 8011248:	d155      	bne.n	80112f6 <__ieee754_pow+0x156>
 801124a:	f1c1 0114 	rsb	r1, r1, #20
 801124e:	fa46 fc01 	asr.w	ip, r6, r1
 8011252:	fa0c f101 	lsl.w	r1, ip, r1
 8011256:	42b1      	cmp	r1, r6
 8011258:	f040 848c 	bne.w	8011b74 <__ieee754_pow+0x9d4>
 801125c:	f00c 0c01 	and.w	ip, ip, #1
 8011260:	f1cc 0102 	rsb	r1, ip, #2
 8011264:	9100      	str	r1, [sp, #0]
 8011266:	4959      	ldr	r1, [pc, #356]	; (80113cc <__ieee754_pow+0x22c>)
 8011268:	428e      	cmp	r6, r1
 801126a:	d12d      	bne.n	80112c8 <__ieee754_pow+0x128>
 801126c:	2f00      	cmp	r7, #0
 801126e:	da79      	bge.n	8011364 <__ieee754_pow+0x1c4>
 8011270:	4956      	ldr	r1, [pc, #344]	; (80113cc <__ieee754_pow+0x22c>)
 8011272:	2000      	movs	r0, #0
 8011274:	f7ef faea 	bl	800084c <__aeabi_ddiv>
 8011278:	e016      	b.n	80112a8 <__ieee754_pow+0x108>
 801127a:	2100      	movs	r1, #0
 801127c:	9100      	str	r1, [sp, #0]
 801127e:	2800      	cmp	r0, #0
 8011280:	d13b      	bne.n	80112fa <__ieee754_pow+0x15a>
 8011282:	494f      	ldr	r1, [pc, #316]	; (80113c0 <__ieee754_pow+0x220>)
 8011284:	428e      	cmp	r6, r1
 8011286:	d1ee      	bne.n	8011266 <__ieee754_pow+0xc6>
 8011288:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801128c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8011290:	ea53 0308 	orrs.w	r3, r3, r8
 8011294:	f000 8466 	beq.w	8011b64 <__ieee754_pow+0x9c4>
 8011298:	4b4d      	ldr	r3, [pc, #308]	; (80113d0 <__ieee754_pow+0x230>)
 801129a:	429c      	cmp	r4, r3
 801129c:	dd0d      	ble.n	80112ba <__ieee754_pow+0x11a>
 801129e:	2f00      	cmp	r7, #0
 80112a0:	f280 8464 	bge.w	8011b6c <__ieee754_pow+0x9cc>
 80112a4:	2000      	movs	r0, #0
 80112a6:	2100      	movs	r1, #0
 80112a8:	ec41 0b10 	vmov	d0, r0, r1
 80112ac:	b00d      	add	sp, #52	; 0x34
 80112ae:	ecbd 8b06 	vpop	{d8-d10}
 80112b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112b6:	2102      	movs	r1, #2
 80112b8:	e7e0      	b.n	801127c <__ieee754_pow+0xdc>
 80112ba:	2f00      	cmp	r7, #0
 80112bc:	daf2      	bge.n	80112a4 <__ieee754_pow+0x104>
 80112be:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 80112c2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80112c6:	e7ef      	b.n	80112a8 <__ieee754_pow+0x108>
 80112c8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80112cc:	d104      	bne.n	80112d8 <__ieee754_pow+0x138>
 80112ce:	4610      	mov	r0, r2
 80112d0:	4619      	mov	r1, r3
 80112d2:	f7ef f991 	bl	80005f8 <__aeabi_dmul>
 80112d6:	e7e7      	b.n	80112a8 <__ieee754_pow+0x108>
 80112d8:	493e      	ldr	r1, [pc, #248]	; (80113d4 <__ieee754_pow+0x234>)
 80112da:	428f      	cmp	r7, r1
 80112dc:	d10d      	bne.n	80112fa <__ieee754_pow+0x15a>
 80112de:	f1b9 0f00 	cmp.w	r9, #0
 80112e2:	db0a      	blt.n	80112fa <__ieee754_pow+0x15a>
 80112e4:	ec43 2b10 	vmov	d0, r2, r3
 80112e8:	b00d      	add	sp, #52	; 0x34
 80112ea:	ecbd 8b06 	vpop	{d8-d10}
 80112ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112f2:	f000 bc77 	b.w	8011be4 <__ieee754_sqrt>
 80112f6:	2100      	movs	r1, #0
 80112f8:	9100      	str	r1, [sp, #0]
 80112fa:	ec43 2b10 	vmov	d0, r2, r3
 80112fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011302:	f000 fd23 	bl	8011d4c <fabs>
 8011306:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801130a:	ec51 0b10 	vmov	r0, r1, d0
 801130e:	f1b8 0f00 	cmp.w	r8, #0
 8011312:	d12a      	bne.n	801136a <__ieee754_pow+0x1ca>
 8011314:	b12c      	cbz	r4, 8011322 <__ieee754_pow+0x182>
 8011316:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 80113cc <__ieee754_pow+0x22c>
 801131a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 801131e:	45e6      	cmp	lr, ip
 8011320:	d123      	bne.n	801136a <__ieee754_pow+0x1ca>
 8011322:	2f00      	cmp	r7, #0
 8011324:	da05      	bge.n	8011332 <__ieee754_pow+0x192>
 8011326:	4602      	mov	r2, r0
 8011328:	460b      	mov	r3, r1
 801132a:	2000      	movs	r0, #0
 801132c:	4927      	ldr	r1, [pc, #156]	; (80113cc <__ieee754_pow+0x22c>)
 801132e:	f7ef fa8d 	bl	800084c <__aeabi_ddiv>
 8011332:	f1b9 0f00 	cmp.w	r9, #0
 8011336:	dab7      	bge.n	80112a8 <__ieee754_pow+0x108>
 8011338:	9b00      	ldr	r3, [sp, #0]
 801133a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801133e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011342:	4323      	orrs	r3, r4
 8011344:	d108      	bne.n	8011358 <__ieee754_pow+0x1b8>
 8011346:	4602      	mov	r2, r0
 8011348:	460b      	mov	r3, r1
 801134a:	4610      	mov	r0, r2
 801134c:	4619      	mov	r1, r3
 801134e:	f7ee ff9b 	bl	8000288 <__aeabi_dsub>
 8011352:	4602      	mov	r2, r0
 8011354:	460b      	mov	r3, r1
 8011356:	e78d      	b.n	8011274 <__ieee754_pow+0xd4>
 8011358:	9b00      	ldr	r3, [sp, #0]
 801135a:	2b01      	cmp	r3, #1
 801135c:	d1a4      	bne.n	80112a8 <__ieee754_pow+0x108>
 801135e:	4602      	mov	r2, r0
 8011360:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011364:	4610      	mov	r0, r2
 8011366:	4619      	mov	r1, r3
 8011368:	e79e      	b.n	80112a8 <__ieee754_pow+0x108>
 801136a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 801136e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8011372:	950a      	str	r5, [sp, #40]	; 0x28
 8011374:	9d00      	ldr	r5, [sp, #0]
 8011376:	46ac      	mov	ip, r5
 8011378:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801137a:	ea5c 0505 	orrs.w	r5, ip, r5
 801137e:	d0e4      	beq.n	801134a <__ieee754_pow+0x1aa>
 8011380:	4b15      	ldr	r3, [pc, #84]	; (80113d8 <__ieee754_pow+0x238>)
 8011382:	429e      	cmp	r6, r3
 8011384:	f340 80fc 	ble.w	8011580 <__ieee754_pow+0x3e0>
 8011388:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801138c:	429e      	cmp	r6, r3
 801138e:	4b10      	ldr	r3, [pc, #64]	; (80113d0 <__ieee754_pow+0x230>)
 8011390:	dd07      	ble.n	80113a2 <__ieee754_pow+0x202>
 8011392:	429c      	cmp	r4, r3
 8011394:	dc0a      	bgt.n	80113ac <__ieee754_pow+0x20c>
 8011396:	2f00      	cmp	r7, #0
 8011398:	da84      	bge.n	80112a4 <__ieee754_pow+0x104>
 801139a:	a307      	add	r3, pc, #28	; (adr r3, 80113b8 <__ieee754_pow+0x218>)
 801139c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113a0:	e795      	b.n	80112ce <__ieee754_pow+0x12e>
 80113a2:	429c      	cmp	r4, r3
 80113a4:	dbf7      	blt.n	8011396 <__ieee754_pow+0x1f6>
 80113a6:	4b09      	ldr	r3, [pc, #36]	; (80113cc <__ieee754_pow+0x22c>)
 80113a8:	429c      	cmp	r4, r3
 80113aa:	dd17      	ble.n	80113dc <__ieee754_pow+0x23c>
 80113ac:	2f00      	cmp	r7, #0
 80113ae:	dcf4      	bgt.n	801139a <__ieee754_pow+0x1fa>
 80113b0:	e778      	b.n	80112a4 <__ieee754_pow+0x104>
 80113b2:	bf00      	nop
 80113b4:	f3af 8000 	nop.w
 80113b8:	8800759c 	.word	0x8800759c
 80113bc:	7e37e43c 	.word	0x7e37e43c
 80113c0:	7ff00000 	.word	0x7ff00000
 80113c4:	08012a78 	.word	0x08012a78
 80113c8:	433fffff 	.word	0x433fffff
 80113cc:	3ff00000 	.word	0x3ff00000
 80113d0:	3fefffff 	.word	0x3fefffff
 80113d4:	3fe00000 	.word	0x3fe00000
 80113d8:	41e00000 	.word	0x41e00000
 80113dc:	4b64      	ldr	r3, [pc, #400]	; (8011570 <__ieee754_pow+0x3d0>)
 80113de:	2200      	movs	r2, #0
 80113e0:	f7ee ff52 	bl	8000288 <__aeabi_dsub>
 80113e4:	a356      	add	r3, pc, #344	; (adr r3, 8011540 <__ieee754_pow+0x3a0>)
 80113e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113ea:	4604      	mov	r4, r0
 80113ec:	460d      	mov	r5, r1
 80113ee:	f7ef f903 	bl	80005f8 <__aeabi_dmul>
 80113f2:	a355      	add	r3, pc, #340	; (adr r3, 8011548 <__ieee754_pow+0x3a8>)
 80113f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113f8:	4606      	mov	r6, r0
 80113fa:	460f      	mov	r7, r1
 80113fc:	4620      	mov	r0, r4
 80113fe:	4629      	mov	r1, r5
 8011400:	f7ef f8fa 	bl	80005f8 <__aeabi_dmul>
 8011404:	4b5b      	ldr	r3, [pc, #364]	; (8011574 <__ieee754_pow+0x3d4>)
 8011406:	4682      	mov	sl, r0
 8011408:	468b      	mov	fp, r1
 801140a:	2200      	movs	r2, #0
 801140c:	4620      	mov	r0, r4
 801140e:	4629      	mov	r1, r5
 8011410:	f7ef f8f2 	bl	80005f8 <__aeabi_dmul>
 8011414:	4602      	mov	r2, r0
 8011416:	460b      	mov	r3, r1
 8011418:	a14d      	add	r1, pc, #308	; (adr r1, 8011550 <__ieee754_pow+0x3b0>)
 801141a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801141e:	f7ee ff33 	bl	8000288 <__aeabi_dsub>
 8011422:	4622      	mov	r2, r4
 8011424:	462b      	mov	r3, r5
 8011426:	f7ef f8e7 	bl	80005f8 <__aeabi_dmul>
 801142a:	4602      	mov	r2, r0
 801142c:	460b      	mov	r3, r1
 801142e:	2000      	movs	r0, #0
 8011430:	4951      	ldr	r1, [pc, #324]	; (8011578 <__ieee754_pow+0x3d8>)
 8011432:	f7ee ff29 	bl	8000288 <__aeabi_dsub>
 8011436:	4622      	mov	r2, r4
 8011438:	4680      	mov	r8, r0
 801143a:	4689      	mov	r9, r1
 801143c:	462b      	mov	r3, r5
 801143e:	4620      	mov	r0, r4
 8011440:	4629      	mov	r1, r5
 8011442:	f7ef f8d9 	bl	80005f8 <__aeabi_dmul>
 8011446:	4602      	mov	r2, r0
 8011448:	460b      	mov	r3, r1
 801144a:	4640      	mov	r0, r8
 801144c:	4649      	mov	r1, r9
 801144e:	f7ef f8d3 	bl	80005f8 <__aeabi_dmul>
 8011452:	a341      	add	r3, pc, #260	; (adr r3, 8011558 <__ieee754_pow+0x3b8>)
 8011454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011458:	f7ef f8ce 	bl	80005f8 <__aeabi_dmul>
 801145c:	4602      	mov	r2, r0
 801145e:	460b      	mov	r3, r1
 8011460:	4650      	mov	r0, sl
 8011462:	4659      	mov	r1, fp
 8011464:	f7ee ff10 	bl	8000288 <__aeabi_dsub>
 8011468:	4602      	mov	r2, r0
 801146a:	460b      	mov	r3, r1
 801146c:	4680      	mov	r8, r0
 801146e:	4689      	mov	r9, r1
 8011470:	4630      	mov	r0, r6
 8011472:	4639      	mov	r1, r7
 8011474:	f7ee ff0a 	bl	800028c <__adddf3>
 8011478:	2400      	movs	r4, #0
 801147a:	4632      	mov	r2, r6
 801147c:	463b      	mov	r3, r7
 801147e:	4620      	mov	r0, r4
 8011480:	460d      	mov	r5, r1
 8011482:	f7ee ff01 	bl	8000288 <__aeabi_dsub>
 8011486:	4602      	mov	r2, r0
 8011488:	460b      	mov	r3, r1
 801148a:	4640      	mov	r0, r8
 801148c:	4649      	mov	r1, r9
 801148e:	f7ee fefb 	bl	8000288 <__aeabi_dsub>
 8011492:	9b00      	ldr	r3, [sp, #0]
 8011494:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011496:	3b01      	subs	r3, #1
 8011498:	4313      	orrs	r3, r2
 801149a:	4682      	mov	sl, r0
 801149c:	468b      	mov	fp, r1
 801149e:	f040 81f1 	bne.w	8011884 <__ieee754_pow+0x6e4>
 80114a2:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8011560 <__ieee754_pow+0x3c0>
 80114a6:	eeb0 8a47 	vmov.f32	s16, s14
 80114aa:	eef0 8a67 	vmov.f32	s17, s15
 80114ae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80114b2:	2600      	movs	r6, #0
 80114b4:	4632      	mov	r2, r6
 80114b6:	463b      	mov	r3, r7
 80114b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80114bc:	f7ee fee4 	bl	8000288 <__aeabi_dsub>
 80114c0:	4622      	mov	r2, r4
 80114c2:	462b      	mov	r3, r5
 80114c4:	f7ef f898 	bl	80005f8 <__aeabi_dmul>
 80114c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80114cc:	4680      	mov	r8, r0
 80114ce:	4689      	mov	r9, r1
 80114d0:	4650      	mov	r0, sl
 80114d2:	4659      	mov	r1, fp
 80114d4:	f7ef f890 	bl	80005f8 <__aeabi_dmul>
 80114d8:	4602      	mov	r2, r0
 80114da:	460b      	mov	r3, r1
 80114dc:	4640      	mov	r0, r8
 80114de:	4649      	mov	r1, r9
 80114e0:	f7ee fed4 	bl	800028c <__adddf3>
 80114e4:	4632      	mov	r2, r6
 80114e6:	463b      	mov	r3, r7
 80114e8:	4680      	mov	r8, r0
 80114ea:	4689      	mov	r9, r1
 80114ec:	4620      	mov	r0, r4
 80114ee:	4629      	mov	r1, r5
 80114f0:	f7ef f882 	bl	80005f8 <__aeabi_dmul>
 80114f4:	460b      	mov	r3, r1
 80114f6:	4604      	mov	r4, r0
 80114f8:	460d      	mov	r5, r1
 80114fa:	4602      	mov	r2, r0
 80114fc:	4649      	mov	r1, r9
 80114fe:	4640      	mov	r0, r8
 8011500:	f7ee fec4 	bl	800028c <__adddf3>
 8011504:	4b1d      	ldr	r3, [pc, #116]	; (801157c <__ieee754_pow+0x3dc>)
 8011506:	4299      	cmp	r1, r3
 8011508:	ec45 4b19 	vmov	d9, r4, r5
 801150c:	4606      	mov	r6, r0
 801150e:	460f      	mov	r7, r1
 8011510:	468b      	mov	fp, r1
 8011512:	f340 82fe 	ble.w	8011b12 <__ieee754_pow+0x972>
 8011516:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801151a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801151e:	4303      	orrs	r3, r0
 8011520:	f000 81f0 	beq.w	8011904 <__ieee754_pow+0x764>
 8011524:	a310      	add	r3, pc, #64	; (adr r3, 8011568 <__ieee754_pow+0x3c8>)
 8011526:	e9d3 2300 	ldrd	r2, r3, [r3]
 801152a:	ec51 0b18 	vmov	r0, r1, d8
 801152e:	f7ef f863 	bl	80005f8 <__aeabi_dmul>
 8011532:	a30d      	add	r3, pc, #52	; (adr r3, 8011568 <__ieee754_pow+0x3c8>)
 8011534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011538:	e6cb      	b.n	80112d2 <__ieee754_pow+0x132>
 801153a:	bf00      	nop
 801153c:	f3af 8000 	nop.w
 8011540:	60000000 	.word	0x60000000
 8011544:	3ff71547 	.word	0x3ff71547
 8011548:	f85ddf44 	.word	0xf85ddf44
 801154c:	3e54ae0b 	.word	0x3e54ae0b
 8011550:	55555555 	.word	0x55555555
 8011554:	3fd55555 	.word	0x3fd55555
 8011558:	652b82fe 	.word	0x652b82fe
 801155c:	3ff71547 	.word	0x3ff71547
 8011560:	00000000 	.word	0x00000000
 8011564:	bff00000 	.word	0xbff00000
 8011568:	8800759c 	.word	0x8800759c
 801156c:	7e37e43c 	.word	0x7e37e43c
 8011570:	3ff00000 	.word	0x3ff00000
 8011574:	3fd00000 	.word	0x3fd00000
 8011578:	3fe00000 	.word	0x3fe00000
 801157c:	408fffff 	.word	0x408fffff
 8011580:	4bd7      	ldr	r3, [pc, #860]	; (80118e0 <__ieee754_pow+0x740>)
 8011582:	ea03 0309 	and.w	r3, r3, r9
 8011586:	2200      	movs	r2, #0
 8011588:	b92b      	cbnz	r3, 8011596 <__ieee754_pow+0x3f6>
 801158a:	4bd6      	ldr	r3, [pc, #856]	; (80118e4 <__ieee754_pow+0x744>)
 801158c:	f7ef f834 	bl	80005f8 <__aeabi_dmul>
 8011590:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8011594:	460c      	mov	r4, r1
 8011596:	1523      	asrs	r3, r4, #20
 8011598:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801159c:	4413      	add	r3, r2
 801159e:	9309      	str	r3, [sp, #36]	; 0x24
 80115a0:	4bd1      	ldr	r3, [pc, #836]	; (80118e8 <__ieee754_pow+0x748>)
 80115a2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80115a6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80115aa:	429c      	cmp	r4, r3
 80115ac:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80115b0:	dd08      	ble.n	80115c4 <__ieee754_pow+0x424>
 80115b2:	4bce      	ldr	r3, [pc, #824]	; (80118ec <__ieee754_pow+0x74c>)
 80115b4:	429c      	cmp	r4, r3
 80115b6:	f340 8163 	ble.w	8011880 <__ieee754_pow+0x6e0>
 80115ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115bc:	3301      	adds	r3, #1
 80115be:	9309      	str	r3, [sp, #36]	; 0x24
 80115c0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80115c4:	2400      	movs	r4, #0
 80115c6:	00e3      	lsls	r3, r4, #3
 80115c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80115ca:	4bc9      	ldr	r3, [pc, #804]	; (80118f0 <__ieee754_pow+0x750>)
 80115cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80115d0:	ed93 7b00 	vldr	d7, [r3]
 80115d4:	4629      	mov	r1, r5
 80115d6:	ec53 2b17 	vmov	r2, r3, d7
 80115da:	eeb0 8a47 	vmov.f32	s16, s14
 80115de:	eef0 8a67 	vmov.f32	s17, s15
 80115e2:	4682      	mov	sl, r0
 80115e4:	f7ee fe50 	bl	8000288 <__aeabi_dsub>
 80115e8:	4652      	mov	r2, sl
 80115ea:	4606      	mov	r6, r0
 80115ec:	460f      	mov	r7, r1
 80115ee:	462b      	mov	r3, r5
 80115f0:	ec51 0b18 	vmov	r0, r1, d8
 80115f4:	f7ee fe4a 	bl	800028c <__adddf3>
 80115f8:	4602      	mov	r2, r0
 80115fa:	460b      	mov	r3, r1
 80115fc:	2000      	movs	r0, #0
 80115fe:	49bd      	ldr	r1, [pc, #756]	; (80118f4 <__ieee754_pow+0x754>)
 8011600:	f7ef f924 	bl	800084c <__aeabi_ddiv>
 8011604:	ec41 0b19 	vmov	d9, r0, r1
 8011608:	4602      	mov	r2, r0
 801160a:	460b      	mov	r3, r1
 801160c:	4630      	mov	r0, r6
 801160e:	4639      	mov	r1, r7
 8011610:	f7ee fff2 	bl	80005f8 <__aeabi_dmul>
 8011614:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011618:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801161c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011620:	2300      	movs	r3, #0
 8011622:	9304      	str	r3, [sp, #16]
 8011624:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8011628:	46ab      	mov	fp, r5
 801162a:	106d      	asrs	r5, r5, #1
 801162c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011630:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8011634:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8011638:	2200      	movs	r2, #0
 801163a:	4640      	mov	r0, r8
 801163c:	4649      	mov	r1, r9
 801163e:	4614      	mov	r4, r2
 8011640:	461d      	mov	r5, r3
 8011642:	f7ee ffd9 	bl	80005f8 <__aeabi_dmul>
 8011646:	4602      	mov	r2, r0
 8011648:	460b      	mov	r3, r1
 801164a:	4630      	mov	r0, r6
 801164c:	4639      	mov	r1, r7
 801164e:	f7ee fe1b 	bl	8000288 <__aeabi_dsub>
 8011652:	ec53 2b18 	vmov	r2, r3, d8
 8011656:	4606      	mov	r6, r0
 8011658:	460f      	mov	r7, r1
 801165a:	4620      	mov	r0, r4
 801165c:	4629      	mov	r1, r5
 801165e:	f7ee fe13 	bl	8000288 <__aeabi_dsub>
 8011662:	4602      	mov	r2, r0
 8011664:	460b      	mov	r3, r1
 8011666:	4650      	mov	r0, sl
 8011668:	4659      	mov	r1, fp
 801166a:	f7ee fe0d 	bl	8000288 <__aeabi_dsub>
 801166e:	4642      	mov	r2, r8
 8011670:	464b      	mov	r3, r9
 8011672:	f7ee ffc1 	bl	80005f8 <__aeabi_dmul>
 8011676:	4602      	mov	r2, r0
 8011678:	460b      	mov	r3, r1
 801167a:	4630      	mov	r0, r6
 801167c:	4639      	mov	r1, r7
 801167e:	f7ee fe03 	bl	8000288 <__aeabi_dsub>
 8011682:	ec53 2b19 	vmov	r2, r3, d9
 8011686:	f7ee ffb7 	bl	80005f8 <__aeabi_dmul>
 801168a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801168e:	ec41 0b18 	vmov	d8, r0, r1
 8011692:	4610      	mov	r0, r2
 8011694:	4619      	mov	r1, r3
 8011696:	f7ee ffaf 	bl	80005f8 <__aeabi_dmul>
 801169a:	a37d      	add	r3, pc, #500	; (adr r3, 8011890 <__ieee754_pow+0x6f0>)
 801169c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116a0:	4604      	mov	r4, r0
 80116a2:	460d      	mov	r5, r1
 80116a4:	f7ee ffa8 	bl	80005f8 <__aeabi_dmul>
 80116a8:	a37b      	add	r3, pc, #492	; (adr r3, 8011898 <__ieee754_pow+0x6f8>)
 80116aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ae:	f7ee fded 	bl	800028c <__adddf3>
 80116b2:	4622      	mov	r2, r4
 80116b4:	462b      	mov	r3, r5
 80116b6:	f7ee ff9f 	bl	80005f8 <__aeabi_dmul>
 80116ba:	a379      	add	r3, pc, #484	; (adr r3, 80118a0 <__ieee754_pow+0x700>)
 80116bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116c0:	f7ee fde4 	bl	800028c <__adddf3>
 80116c4:	4622      	mov	r2, r4
 80116c6:	462b      	mov	r3, r5
 80116c8:	f7ee ff96 	bl	80005f8 <__aeabi_dmul>
 80116cc:	a376      	add	r3, pc, #472	; (adr r3, 80118a8 <__ieee754_pow+0x708>)
 80116ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116d2:	f7ee fddb 	bl	800028c <__adddf3>
 80116d6:	4622      	mov	r2, r4
 80116d8:	462b      	mov	r3, r5
 80116da:	f7ee ff8d 	bl	80005f8 <__aeabi_dmul>
 80116de:	a374      	add	r3, pc, #464	; (adr r3, 80118b0 <__ieee754_pow+0x710>)
 80116e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116e4:	f7ee fdd2 	bl	800028c <__adddf3>
 80116e8:	4622      	mov	r2, r4
 80116ea:	462b      	mov	r3, r5
 80116ec:	f7ee ff84 	bl	80005f8 <__aeabi_dmul>
 80116f0:	a371      	add	r3, pc, #452	; (adr r3, 80118b8 <__ieee754_pow+0x718>)
 80116f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116f6:	f7ee fdc9 	bl	800028c <__adddf3>
 80116fa:	4622      	mov	r2, r4
 80116fc:	4606      	mov	r6, r0
 80116fe:	460f      	mov	r7, r1
 8011700:	462b      	mov	r3, r5
 8011702:	4620      	mov	r0, r4
 8011704:	4629      	mov	r1, r5
 8011706:	f7ee ff77 	bl	80005f8 <__aeabi_dmul>
 801170a:	4602      	mov	r2, r0
 801170c:	460b      	mov	r3, r1
 801170e:	4630      	mov	r0, r6
 8011710:	4639      	mov	r1, r7
 8011712:	f7ee ff71 	bl	80005f8 <__aeabi_dmul>
 8011716:	4642      	mov	r2, r8
 8011718:	4604      	mov	r4, r0
 801171a:	460d      	mov	r5, r1
 801171c:	464b      	mov	r3, r9
 801171e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011722:	f7ee fdb3 	bl	800028c <__adddf3>
 8011726:	ec53 2b18 	vmov	r2, r3, d8
 801172a:	f7ee ff65 	bl	80005f8 <__aeabi_dmul>
 801172e:	4622      	mov	r2, r4
 8011730:	462b      	mov	r3, r5
 8011732:	f7ee fdab 	bl	800028c <__adddf3>
 8011736:	4642      	mov	r2, r8
 8011738:	4682      	mov	sl, r0
 801173a:	468b      	mov	fp, r1
 801173c:	464b      	mov	r3, r9
 801173e:	4640      	mov	r0, r8
 8011740:	4649      	mov	r1, r9
 8011742:	f7ee ff59 	bl	80005f8 <__aeabi_dmul>
 8011746:	4b6c      	ldr	r3, [pc, #432]	; (80118f8 <__ieee754_pow+0x758>)
 8011748:	2200      	movs	r2, #0
 801174a:	4606      	mov	r6, r0
 801174c:	460f      	mov	r7, r1
 801174e:	f7ee fd9d 	bl	800028c <__adddf3>
 8011752:	4652      	mov	r2, sl
 8011754:	465b      	mov	r3, fp
 8011756:	f7ee fd99 	bl	800028c <__adddf3>
 801175a:	9c04      	ldr	r4, [sp, #16]
 801175c:	460d      	mov	r5, r1
 801175e:	4622      	mov	r2, r4
 8011760:	460b      	mov	r3, r1
 8011762:	4640      	mov	r0, r8
 8011764:	4649      	mov	r1, r9
 8011766:	f7ee ff47 	bl	80005f8 <__aeabi_dmul>
 801176a:	4b63      	ldr	r3, [pc, #396]	; (80118f8 <__ieee754_pow+0x758>)
 801176c:	4680      	mov	r8, r0
 801176e:	4689      	mov	r9, r1
 8011770:	2200      	movs	r2, #0
 8011772:	4620      	mov	r0, r4
 8011774:	4629      	mov	r1, r5
 8011776:	f7ee fd87 	bl	8000288 <__aeabi_dsub>
 801177a:	4632      	mov	r2, r6
 801177c:	463b      	mov	r3, r7
 801177e:	f7ee fd83 	bl	8000288 <__aeabi_dsub>
 8011782:	4602      	mov	r2, r0
 8011784:	460b      	mov	r3, r1
 8011786:	4650      	mov	r0, sl
 8011788:	4659      	mov	r1, fp
 801178a:	f7ee fd7d 	bl	8000288 <__aeabi_dsub>
 801178e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011792:	f7ee ff31 	bl	80005f8 <__aeabi_dmul>
 8011796:	4622      	mov	r2, r4
 8011798:	4606      	mov	r6, r0
 801179a:	460f      	mov	r7, r1
 801179c:	462b      	mov	r3, r5
 801179e:	ec51 0b18 	vmov	r0, r1, d8
 80117a2:	f7ee ff29 	bl	80005f8 <__aeabi_dmul>
 80117a6:	4602      	mov	r2, r0
 80117a8:	460b      	mov	r3, r1
 80117aa:	4630      	mov	r0, r6
 80117ac:	4639      	mov	r1, r7
 80117ae:	f7ee fd6d 	bl	800028c <__adddf3>
 80117b2:	4606      	mov	r6, r0
 80117b4:	460f      	mov	r7, r1
 80117b6:	4602      	mov	r2, r0
 80117b8:	460b      	mov	r3, r1
 80117ba:	4640      	mov	r0, r8
 80117bc:	4649      	mov	r1, r9
 80117be:	f7ee fd65 	bl	800028c <__adddf3>
 80117c2:	9c04      	ldr	r4, [sp, #16]
 80117c4:	a33e      	add	r3, pc, #248	; (adr r3, 80118c0 <__ieee754_pow+0x720>)
 80117c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117ca:	4620      	mov	r0, r4
 80117cc:	460d      	mov	r5, r1
 80117ce:	f7ee ff13 	bl	80005f8 <__aeabi_dmul>
 80117d2:	4642      	mov	r2, r8
 80117d4:	ec41 0b18 	vmov	d8, r0, r1
 80117d8:	464b      	mov	r3, r9
 80117da:	4620      	mov	r0, r4
 80117dc:	4629      	mov	r1, r5
 80117de:	f7ee fd53 	bl	8000288 <__aeabi_dsub>
 80117e2:	4602      	mov	r2, r0
 80117e4:	460b      	mov	r3, r1
 80117e6:	4630      	mov	r0, r6
 80117e8:	4639      	mov	r1, r7
 80117ea:	f7ee fd4d 	bl	8000288 <__aeabi_dsub>
 80117ee:	a336      	add	r3, pc, #216	; (adr r3, 80118c8 <__ieee754_pow+0x728>)
 80117f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117f4:	f7ee ff00 	bl	80005f8 <__aeabi_dmul>
 80117f8:	a335      	add	r3, pc, #212	; (adr r3, 80118d0 <__ieee754_pow+0x730>)
 80117fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117fe:	4606      	mov	r6, r0
 8011800:	460f      	mov	r7, r1
 8011802:	4620      	mov	r0, r4
 8011804:	4629      	mov	r1, r5
 8011806:	f7ee fef7 	bl	80005f8 <__aeabi_dmul>
 801180a:	4602      	mov	r2, r0
 801180c:	460b      	mov	r3, r1
 801180e:	4630      	mov	r0, r6
 8011810:	4639      	mov	r1, r7
 8011812:	f7ee fd3b 	bl	800028c <__adddf3>
 8011816:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011818:	4b38      	ldr	r3, [pc, #224]	; (80118fc <__ieee754_pow+0x75c>)
 801181a:	4413      	add	r3, r2
 801181c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011820:	f7ee fd34 	bl	800028c <__adddf3>
 8011824:	4682      	mov	sl, r0
 8011826:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011828:	468b      	mov	fp, r1
 801182a:	f7ee fe7b 	bl	8000524 <__aeabi_i2d>
 801182e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011830:	4b33      	ldr	r3, [pc, #204]	; (8011900 <__ieee754_pow+0x760>)
 8011832:	4413      	add	r3, r2
 8011834:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011838:	4606      	mov	r6, r0
 801183a:	460f      	mov	r7, r1
 801183c:	4652      	mov	r2, sl
 801183e:	465b      	mov	r3, fp
 8011840:	ec51 0b18 	vmov	r0, r1, d8
 8011844:	f7ee fd22 	bl	800028c <__adddf3>
 8011848:	4642      	mov	r2, r8
 801184a:	464b      	mov	r3, r9
 801184c:	f7ee fd1e 	bl	800028c <__adddf3>
 8011850:	4632      	mov	r2, r6
 8011852:	463b      	mov	r3, r7
 8011854:	f7ee fd1a 	bl	800028c <__adddf3>
 8011858:	9c04      	ldr	r4, [sp, #16]
 801185a:	4632      	mov	r2, r6
 801185c:	463b      	mov	r3, r7
 801185e:	4620      	mov	r0, r4
 8011860:	460d      	mov	r5, r1
 8011862:	f7ee fd11 	bl	8000288 <__aeabi_dsub>
 8011866:	4642      	mov	r2, r8
 8011868:	464b      	mov	r3, r9
 801186a:	f7ee fd0d 	bl	8000288 <__aeabi_dsub>
 801186e:	ec53 2b18 	vmov	r2, r3, d8
 8011872:	f7ee fd09 	bl	8000288 <__aeabi_dsub>
 8011876:	4602      	mov	r2, r0
 8011878:	460b      	mov	r3, r1
 801187a:	4650      	mov	r0, sl
 801187c:	4659      	mov	r1, fp
 801187e:	e606      	b.n	801148e <__ieee754_pow+0x2ee>
 8011880:	2401      	movs	r4, #1
 8011882:	e6a0      	b.n	80115c6 <__ieee754_pow+0x426>
 8011884:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80118d8 <__ieee754_pow+0x738>
 8011888:	e60d      	b.n	80114a6 <__ieee754_pow+0x306>
 801188a:	bf00      	nop
 801188c:	f3af 8000 	nop.w
 8011890:	4a454eef 	.word	0x4a454eef
 8011894:	3fca7e28 	.word	0x3fca7e28
 8011898:	93c9db65 	.word	0x93c9db65
 801189c:	3fcd864a 	.word	0x3fcd864a
 80118a0:	a91d4101 	.word	0xa91d4101
 80118a4:	3fd17460 	.word	0x3fd17460
 80118a8:	518f264d 	.word	0x518f264d
 80118ac:	3fd55555 	.word	0x3fd55555
 80118b0:	db6fabff 	.word	0xdb6fabff
 80118b4:	3fdb6db6 	.word	0x3fdb6db6
 80118b8:	33333303 	.word	0x33333303
 80118bc:	3fe33333 	.word	0x3fe33333
 80118c0:	e0000000 	.word	0xe0000000
 80118c4:	3feec709 	.word	0x3feec709
 80118c8:	dc3a03fd 	.word	0xdc3a03fd
 80118cc:	3feec709 	.word	0x3feec709
 80118d0:	145b01f5 	.word	0x145b01f5
 80118d4:	be3e2fe0 	.word	0xbe3e2fe0
 80118d8:	00000000 	.word	0x00000000
 80118dc:	3ff00000 	.word	0x3ff00000
 80118e0:	7ff00000 	.word	0x7ff00000
 80118e4:	43400000 	.word	0x43400000
 80118e8:	0003988e 	.word	0x0003988e
 80118ec:	000bb679 	.word	0x000bb679
 80118f0:	08012a80 	.word	0x08012a80
 80118f4:	3ff00000 	.word	0x3ff00000
 80118f8:	40080000 	.word	0x40080000
 80118fc:	08012aa0 	.word	0x08012aa0
 8011900:	08012a90 	.word	0x08012a90
 8011904:	a3b5      	add	r3, pc, #724	; (adr r3, 8011bdc <__ieee754_pow+0xa3c>)
 8011906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801190a:	4640      	mov	r0, r8
 801190c:	4649      	mov	r1, r9
 801190e:	f7ee fcbd 	bl	800028c <__adddf3>
 8011912:	4622      	mov	r2, r4
 8011914:	ec41 0b1a 	vmov	d10, r0, r1
 8011918:	462b      	mov	r3, r5
 801191a:	4630      	mov	r0, r6
 801191c:	4639      	mov	r1, r7
 801191e:	f7ee fcb3 	bl	8000288 <__aeabi_dsub>
 8011922:	4602      	mov	r2, r0
 8011924:	460b      	mov	r3, r1
 8011926:	ec51 0b1a 	vmov	r0, r1, d10
 801192a:	f7ef f8f5 	bl	8000b18 <__aeabi_dcmpgt>
 801192e:	2800      	cmp	r0, #0
 8011930:	f47f adf8 	bne.w	8011524 <__ieee754_pow+0x384>
 8011934:	4aa4      	ldr	r2, [pc, #656]	; (8011bc8 <__ieee754_pow+0xa28>)
 8011936:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801193a:	4293      	cmp	r3, r2
 801193c:	f340 810b 	ble.w	8011b56 <__ieee754_pow+0x9b6>
 8011940:	151b      	asrs	r3, r3, #20
 8011942:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8011946:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801194a:	fa4a f303 	asr.w	r3, sl, r3
 801194e:	445b      	add	r3, fp
 8011950:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011954:	4e9d      	ldr	r6, [pc, #628]	; (8011bcc <__ieee754_pow+0xa2c>)
 8011956:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801195a:	4116      	asrs	r6, r2
 801195c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8011960:	2000      	movs	r0, #0
 8011962:	ea23 0106 	bic.w	r1, r3, r6
 8011966:	f1c2 0214 	rsb	r2, r2, #20
 801196a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801196e:	fa4a fa02 	asr.w	sl, sl, r2
 8011972:	f1bb 0f00 	cmp.w	fp, #0
 8011976:	4602      	mov	r2, r0
 8011978:	460b      	mov	r3, r1
 801197a:	4620      	mov	r0, r4
 801197c:	4629      	mov	r1, r5
 801197e:	bfb8      	it	lt
 8011980:	f1ca 0a00 	rsblt	sl, sl, #0
 8011984:	f7ee fc80 	bl	8000288 <__aeabi_dsub>
 8011988:	ec41 0b19 	vmov	d9, r0, r1
 801198c:	4642      	mov	r2, r8
 801198e:	464b      	mov	r3, r9
 8011990:	ec51 0b19 	vmov	r0, r1, d9
 8011994:	f7ee fc7a 	bl	800028c <__adddf3>
 8011998:	2400      	movs	r4, #0
 801199a:	a379      	add	r3, pc, #484	; (adr r3, 8011b80 <__ieee754_pow+0x9e0>)
 801199c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119a0:	4620      	mov	r0, r4
 80119a2:	460d      	mov	r5, r1
 80119a4:	f7ee fe28 	bl	80005f8 <__aeabi_dmul>
 80119a8:	ec53 2b19 	vmov	r2, r3, d9
 80119ac:	4606      	mov	r6, r0
 80119ae:	460f      	mov	r7, r1
 80119b0:	4620      	mov	r0, r4
 80119b2:	4629      	mov	r1, r5
 80119b4:	f7ee fc68 	bl	8000288 <__aeabi_dsub>
 80119b8:	4602      	mov	r2, r0
 80119ba:	460b      	mov	r3, r1
 80119bc:	4640      	mov	r0, r8
 80119be:	4649      	mov	r1, r9
 80119c0:	f7ee fc62 	bl	8000288 <__aeabi_dsub>
 80119c4:	a370      	add	r3, pc, #448	; (adr r3, 8011b88 <__ieee754_pow+0x9e8>)
 80119c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119ca:	f7ee fe15 	bl	80005f8 <__aeabi_dmul>
 80119ce:	a370      	add	r3, pc, #448	; (adr r3, 8011b90 <__ieee754_pow+0x9f0>)
 80119d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119d4:	4680      	mov	r8, r0
 80119d6:	4689      	mov	r9, r1
 80119d8:	4620      	mov	r0, r4
 80119da:	4629      	mov	r1, r5
 80119dc:	f7ee fe0c 	bl	80005f8 <__aeabi_dmul>
 80119e0:	4602      	mov	r2, r0
 80119e2:	460b      	mov	r3, r1
 80119e4:	4640      	mov	r0, r8
 80119e6:	4649      	mov	r1, r9
 80119e8:	f7ee fc50 	bl	800028c <__adddf3>
 80119ec:	4604      	mov	r4, r0
 80119ee:	460d      	mov	r5, r1
 80119f0:	4602      	mov	r2, r0
 80119f2:	460b      	mov	r3, r1
 80119f4:	4630      	mov	r0, r6
 80119f6:	4639      	mov	r1, r7
 80119f8:	f7ee fc48 	bl	800028c <__adddf3>
 80119fc:	4632      	mov	r2, r6
 80119fe:	463b      	mov	r3, r7
 8011a00:	4680      	mov	r8, r0
 8011a02:	4689      	mov	r9, r1
 8011a04:	f7ee fc40 	bl	8000288 <__aeabi_dsub>
 8011a08:	4602      	mov	r2, r0
 8011a0a:	460b      	mov	r3, r1
 8011a0c:	4620      	mov	r0, r4
 8011a0e:	4629      	mov	r1, r5
 8011a10:	f7ee fc3a 	bl	8000288 <__aeabi_dsub>
 8011a14:	4642      	mov	r2, r8
 8011a16:	4606      	mov	r6, r0
 8011a18:	460f      	mov	r7, r1
 8011a1a:	464b      	mov	r3, r9
 8011a1c:	4640      	mov	r0, r8
 8011a1e:	4649      	mov	r1, r9
 8011a20:	f7ee fdea 	bl	80005f8 <__aeabi_dmul>
 8011a24:	a35c      	add	r3, pc, #368	; (adr r3, 8011b98 <__ieee754_pow+0x9f8>)
 8011a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a2a:	4604      	mov	r4, r0
 8011a2c:	460d      	mov	r5, r1
 8011a2e:	f7ee fde3 	bl	80005f8 <__aeabi_dmul>
 8011a32:	a35b      	add	r3, pc, #364	; (adr r3, 8011ba0 <__ieee754_pow+0xa00>)
 8011a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a38:	f7ee fc26 	bl	8000288 <__aeabi_dsub>
 8011a3c:	4622      	mov	r2, r4
 8011a3e:	462b      	mov	r3, r5
 8011a40:	f7ee fdda 	bl	80005f8 <__aeabi_dmul>
 8011a44:	a358      	add	r3, pc, #352	; (adr r3, 8011ba8 <__ieee754_pow+0xa08>)
 8011a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a4a:	f7ee fc1f 	bl	800028c <__adddf3>
 8011a4e:	4622      	mov	r2, r4
 8011a50:	462b      	mov	r3, r5
 8011a52:	f7ee fdd1 	bl	80005f8 <__aeabi_dmul>
 8011a56:	a356      	add	r3, pc, #344	; (adr r3, 8011bb0 <__ieee754_pow+0xa10>)
 8011a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a5c:	f7ee fc14 	bl	8000288 <__aeabi_dsub>
 8011a60:	4622      	mov	r2, r4
 8011a62:	462b      	mov	r3, r5
 8011a64:	f7ee fdc8 	bl	80005f8 <__aeabi_dmul>
 8011a68:	a353      	add	r3, pc, #332	; (adr r3, 8011bb8 <__ieee754_pow+0xa18>)
 8011a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a6e:	f7ee fc0d 	bl	800028c <__adddf3>
 8011a72:	4622      	mov	r2, r4
 8011a74:	462b      	mov	r3, r5
 8011a76:	f7ee fdbf 	bl	80005f8 <__aeabi_dmul>
 8011a7a:	4602      	mov	r2, r0
 8011a7c:	460b      	mov	r3, r1
 8011a7e:	4640      	mov	r0, r8
 8011a80:	4649      	mov	r1, r9
 8011a82:	f7ee fc01 	bl	8000288 <__aeabi_dsub>
 8011a86:	4604      	mov	r4, r0
 8011a88:	460d      	mov	r5, r1
 8011a8a:	4602      	mov	r2, r0
 8011a8c:	460b      	mov	r3, r1
 8011a8e:	4640      	mov	r0, r8
 8011a90:	4649      	mov	r1, r9
 8011a92:	f7ee fdb1 	bl	80005f8 <__aeabi_dmul>
 8011a96:	2200      	movs	r2, #0
 8011a98:	ec41 0b19 	vmov	d9, r0, r1
 8011a9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011aa0:	4620      	mov	r0, r4
 8011aa2:	4629      	mov	r1, r5
 8011aa4:	f7ee fbf0 	bl	8000288 <__aeabi_dsub>
 8011aa8:	4602      	mov	r2, r0
 8011aaa:	460b      	mov	r3, r1
 8011aac:	ec51 0b19 	vmov	r0, r1, d9
 8011ab0:	f7ee fecc 	bl	800084c <__aeabi_ddiv>
 8011ab4:	4632      	mov	r2, r6
 8011ab6:	4604      	mov	r4, r0
 8011ab8:	460d      	mov	r5, r1
 8011aba:	463b      	mov	r3, r7
 8011abc:	4640      	mov	r0, r8
 8011abe:	4649      	mov	r1, r9
 8011ac0:	f7ee fd9a 	bl	80005f8 <__aeabi_dmul>
 8011ac4:	4632      	mov	r2, r6
 8011ac6:	463b      	mov	r3, r7
 8011ac8:	f7ee fbe0 	bl	800028c <__adddf3>
 8011acc:	4602      	mov	r2, r0
 8011ace:	460b      	mov	r3, r1
 8011ad0:	4620      	mov	r0, r4
 8011ad2:	4629      	mov	r1, r5
 8011ad4:	f7ee fbd8 	bl	8000288 <__aeabi_dsub>
 8011ad8:	4642      	mov	r2, r8
 8011ada:	464b      	mov	r3, r9
 8011adc:	f7ee fbd4 	bl	8000288 <__aeabi_dsub>
 8011ae0:	460b      	mov	r3, r1
 8011ae2:	4602      	mov	r2, r0
 8011ae4:	493a      	ldr	r1, [pc, #232]	; (8011bd0 <__ieee754_pow+0xa30>)
 8011ae6:	2000      	movs	r0, #0
 8011ae8:	f7ee fbce 	bl	8000288 <__aeabi_dsub>
 8011aec:	e9cd 0100 	strd	r0, r1, [sp]
 8011af0:	9b01      	ldr	r3, [sp, #4]
 8011af2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8011af6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011afa:	da2f      	bge.n	8011b5c <__ieee754_pow+0x9bc>
 8011afc:	4650      	mov	r0, sl
 8011afe:	ed9d 0b00 	vldr	d0, [sp]
 8011b02:	f000 f9c1 	bl	8011e88 <scalbn>
 8011b06:	ec51 0b10 	vmov	r0, r1, d0
 8011b0a:	ec53 2b18 	vmov	r2, r3, d8
 8011b0e:	f7ff bbe0 	b.w	80112d2 <__ieee754_pow+0x132>
 8011b12:	4b30      	ldr	r3, [pc, #192]	; (8011bd4 <__ieee754_pow+0xa34>)
 8011b14:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011b18:	429e      	cmp	r6, r3
 8011b1a:	f77f af0b 	ble.w	8011934 <__ieee754_pow+0x794>
 8011b1e:	4b2e      	ldr	r3, [pc, #184]	; (8011bd8 <__ieee754_pow+0xa38>)
 8011b20:	440b      	add	r3, r1
 8011b22:	4303      	orrs	r3, r0
 8011b24:	d00b      	beq.n	8011b3e <__ieee754_pow+0x99e>
 8011b26:	a326      	add	r3, pc, #152	; (adr r3, 8011bc0 <__ieee754_pow+0xa20>)
 8011b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b2c:	ec51 0b18 	vmov	r0, r1, d8
 8011b30:	f7ee fd62 	bl	80005f8 <__aeabi_dmul>
 8011b34:	a322      	add	r3, pc, #136	; (adr r3, 8011bc0 <__ieee754_pow+0xa20>)
 8011b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b3a:	f7ff bbca 	b.w	80112d2 <__ieee754_pow+0x132>
 8011b3e:	4622      	mov	r2, r4
 8011b40:	462b      	mov	r3, r5
 8011b42:	f7ee fba1 	bl	8000288 <__aeabi_dsub>
 8011b46:	4642      	mov	r2, r8
 8011b48:	464b      	mov	r3, r9
 8011b4a:	f7ee ffdb 	bl	8000b04 <__aeabi_dcmpge>
 8011b4e:	2800      	cmp	r0, #0
 8011b50:	f43f aef0 	beq.w	8011934 <__ieee754_pow+0x794>
 8011b54:	e7e7      	b.n	8011b26 <__ieee754_pow+0x986>
 8011b56:	f04f 0a00 	mov.w	sl, #0
 8011b5a:	e717      	b.n	801198c <__ieee754_pow+0x7ec>
 8011b5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011b60:	4619      	mov	r1, r3
 8011b62:	e7d2      	b.n	8011b0a <__ieee754_pow+0x96a>
 8011b64:	491a      	ldr	r1, [pc, #104]	; (8011bd0 <__ieee754_pow+0xa30>)
 8011b66:	2000      	movs	r0, #0
 8011b68:	f7ff bb9e 	b.w	80112a8 <__ieee754_pow+0x108>
 8011b6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b70:	f7ff bb9a 	b.w	80112a8 <__ieee754_pow+0x108>
 8011b74:	9000      	str	r0, [sp, #0]
 8011b76:	f7ff bb76 	b.w	8011266 <__ieee754_pow+0xc6>
 8011b7a:	2100      	movs	r1, #0
 8011b7c:	f7ff bb60 	b.w	8011240 <__ieee754_pow+0xa0>
 8011b80:	00000000 	.word	0x00000000
 8011b84:	3fe62e43 	.word	0x3fe62e43
 8011b88:	fefa39ef 	.word	0xfefa39ef
 8011b8c:	3fe62e42 	.word	0x3fe62e42
 8011b90:	0ca86c39 	.word	0x0ca86c39
 8011b94:	be205c61 	.word	0xbe205c61
 8011b98:	72bea4d0 	.word	0x72bea4d0
 8011b9c:	3e663769 	.word	0x3e663769
 8011ba0:	c5d26bf1 	.word	0xc5d26bf1
 8011ba4:	3ebbbd41 	.word	0x3ebbbd41
 8011ba8:	af25de2c 	.word	0xaf25de2c
 8011bac:	3f11566a 	.word	0x3f11566a
 8011bb0:	16bebd93 	.word	0x16bebd93
 8011bb4:	3f66c16c 	.word	0x3f66c16c
 8011bb8:	5555553e 	.word	0x5555553e
 8011bbc:	3fc55555 	.word	0x3fc55555
 8011bc0:	c2f8f359 	.word	0xc2f8f359
 8011bc4:	01a56e1f 	.word	0x01a56e1f
 8011bc8:	3fe00000 	.word	0x3fe00000
 8011bcc:	000fffff 	.word	0x000fffff
 8011bd0:	3ff00000 	.word	0x3ff00000
 8011bd4:	4090cbff 	.word	0x4090cbff
 8011bd8:	3f6f3400 	.word	0x3f6f3400
 8011bdc:	652b82fe 	.word	0x652b82fe
 8011be0:	3c971547 	.word	0x3c971547

08011be4 <__ieee754_sqrt>:
 8011be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011be8:	ec55 4b10 	vmov	r4, r5, d0
 8011bec:	4e56      	ldr	r6, [pc, #344]	; (8011d48 <__ieee754_sqrt+0x164>)
 8011bee:	43ae      	bics	r6, r5
 8011bf0:	ee10 0a10 	vmov	r0, s0
 8011bf4:	ee10 3a10 	vmov	r3, s0
 8011bf8:	4629      	mov	r1, r5
 8011bfa:	462a      	mov	r2, r5
 8011bfc:	d110      	bne.n	8011c20 <__ieee754_sqrt+0x3c>
 8011bfe:	ee10 2a10 	vmov	r2, s0
 8011c02:	462b      	mov	r3, r5
 8011c04:	f7ee fcf8 	bl	80005f8 <__aeabi_dmul>
 8011c08:	4602      	mov	r2, r0
 8011c0a:	460b      	mov	r3, r1
 8011c0c:	4620      	mov	r0, r4
 8011c0e:	4629      	mov	r1, r5
 8011c10:	f7ee fb3c 	bl	800028c <__adddf3>
 8011c14:	4604      	mov	r4, r0
 8011c16:	460d      	mov	r5, r1
 8011c18:	ec45 4b10 	vmov	d0, r4, r5
 8011c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c20:	2d00      	cmp	r5, #0
 8011c22:	dc10      	bgt.n	8011c46 <__ieee754_sqrt+0x62>
 8011c24:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011c28:	4330      	orrs	r0, r6
 8011c2a:	d0f5      	beq.n	8011c18 <__ieee754_sqrt+0x34>
 8011c2c:	b15d      	cbz	r5, 8011c46 <__ieee754_sqrt+0x62>
 8011c2e:	ee10 2a10 	vmov	r2, s0
 8011c32:	462b      	mov	r3, r5
 8011c34:	ee10 0a10 	vmov	r0, s0
 8011c38:	f7ee fb26 	bl	8000288 <__aeabi_dsub>
 8011c3c:	4602      	mov	r2, r0
 8011c3e:	460b      	mov	r3, r1
 8011c40:	f7ee fe04 	bl	800084c <__aeabi_ddiv>
 8011c44:	e7e6      	b.n	8011c14 <__ieee754_sqrt+0x30>
 8011c46:	1509      	asrs	r1, r1, #20
 8011c48:	d076      	beq.n	8011d38 <__ieee754_sqrt+0x154>
 8011c4a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8011c4e:	07ce      	lsls	r6, r1, #31
 8011c50:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8011c54:	bf5e      	ittt	pl
 8011c56:	0fda      	lsrpl	r2, r3, #31
 8011c58:	005b      	lslpl	r3, r3, #1
 8011c5a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8011c5e:	0fda      	lsrs	r2, r3, #31
 8011c60:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8011c64:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8011c68:	2000      	movs	r0, #0
 8011c6a:	106d      	asrs	r5, r5, #1
 8011c6c:	005b      	lsls	r3, r3, #1
 8011c6e:	f04f 0e16 	mov.w	lr, #22
 8011c72:	4684      	mov	ip, r0
 8011c74:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011c78:	eb0c 0401 	add.w	r4, ip, r1
 8011c7c:	4294      	cmp	r4, r2
 8011c7e:	bfde      	ittt	le
 8011c80:	1b12      	suble	r2, r2, r4
 8011c82:	eb04 0c01 	addle.w	ip, r4, r1
 8011c86:	1840      	addle	r0, r0, r1
 8011c88:	0052      	lsls	r2, r2, #1
 8011c8a:	f1be 0e01 	subs.w	lr, lr, #1
 8011c8e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8011c92:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8011c96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011c9a:	d1ed      	bne.n	8011c78 <__ieee754_sqrt+0x94>
 8011c9c:	4671      	mov	r1, lr
 8011c9e:	2720      	movs	r7, #32
 8011ca0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8011ca4:	4562      	cmp	r2, ip
 8011ca6:	eb04 060e 	add.w	r6, r4, lr
 8011caa:	dc02      	bgt.n	8011cb2 <__ieee754_sqrt+0xce>
 8011cac:	d113      	bne.n	8011cd6 <__ieee754_sqrt+0xf2>
 8011cae:	429e      	cmp	r6, r3
 8011cb0:	d811      	bhi.n	8011cd6 <__ieee754_sqrt+0xf2>
 8011cb2:	2e00      	cmp	r6, #0
 8011cb4:	eb06 0e04 	add.w	lr, r6, r4
 8011cb8:	da43      	bge.n	8011d42 <__ieee754_sqrt+0x15e>
 8011cba:	f1be 0f00 	cmp.w	lr, #0
 8011cbe:	db40      	blt.n	8011d42 <__ieee754_sqrt+0x15e>
 8011cc0:	f10c 0801 	add.w	r8, ip, #1
 8011cc4:	eba2 020c 	sub.w	r2, r2, ip
 8011cc8:	429e      	cmp	r6, r3
 8011cca:	bf88      	it	hi
 8011ccc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8011cd0:	1b9b      	subs	r3, r3, r6
 8011cd2:	4421      	add	r1, r4
 8011cd4:	46c4      	mov	ip, r8
 8011cd6:	0052      	lsls	r2, r2, #1
 8011cd8:	3f01      	subs	r7, #1
 8011cda:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8011cde:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011ce2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011ce6:	d1dd      	bne.n	8011ca4 <__ieee754_sqrt+0xc0>
 8011ce8:	4313      	orrs	r3, r2
 8011cea:	d006      	beq.n	8011cfa <__ieee754_sqrt+0x116>
 8011cec:	1c4c      	adds	r4, r1, #1
 8011cee:	bf13      	iteet	ne
 8011cf0:	3101      	addne	r1, #1
 8011cf2:	3001      	addeq	r0, #1
 8011cf4:	4639      	moveq	r1, r7
 8011cf6:	f021 0101 	bicne.w	r1, r1, #1
 8011cfa:	1043      	asrs	r3, r0, #1
 8011cfc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8011d00:	0849      	lsrs	r1, r1, #1
 8011d02:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8011d06:	07c2      	lsls	r2, r0, #31
 8011d08:	bf48      	it	mi
 8011d0a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8011d0e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8011d12:	460c      	mov	r4, r1
 8011d14:	463d      	mov	r5, r7
 8011d16:	e77f      	b.n	8011c18 <__ieee754_sqrt+0x34>
 8011d18:	0ada      	lsrs	r2, r3, #11
 8011d1a:	3815      	subs	r0, #21
 8011d1c:	055b      	lsls	r3, r3, #21
 8011d1e:	2a00      	cmp	r2, #0
 8011d20:	d0fa      	beq.n	8011d18 <__ieee754_sqrt+0x134>
 8011d22:	02d7      	lsls	r7, r2, #11
 8011d24:	d50a      	bpl.n	8011d3c <__ieee754_sqrt+0x158>
 8011d26:	f1c1 0420 	rsb	r4, r1, #32
 8011d2a:	fa23 f404 	lsr.w	r4, r3, r4
 8011d2e:	1e4d      	subs	r5, r1, #1
 8011d30:	408b      	lsls	r3, r1
 8011d32:	4322      	orrs	r2, r4
 8011d34:	1b41      	subs	r1, r0, r5
 8011d36:	e788      	b.n	8011c4a <__ieee754_sqrt+0x66>
 8011d38:	4608      	mov	r0, r1
 8011d3a:	e7f0      	b.n	8011d1e <__ieee754_sqrt+0x13a>
 8011d3c:	0052      	lsls	r2, r2, #1
 8011d3e:	3101      	adds	r1, #1
 8011d40:	e7ef      	b.n	8011d22 <__ieee754_sqrt+0x13e>
 8011d42:	46e0      	mov	r8, ip
 8011d44:	e7be      	b.n	8011cc4 <__ieee754_sqrt+0xe0>
 8011d46:	bf00      	nop
 8011d48:	7ff00000 	.word	0x7ff00000

08011d4c <fabs>:
 8011d4c:	ec51 0b10 	vmov	r0, r1, d0
 8011d50:	ee10 2a10 	vmov	r2, s0
 8011d54:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011d58:	ec43 2b10 	vmov	d0, r2, r3
 8011d5c:	4770      	bx	lr

08011d5e <finite>:
 8011d5e:	b082      	sub	sp, #8
 8011d60:	ed8d 0b00 	vstr	d0, [sp]
 8011d64:	9801      	ldr	r0, [sp, #4]
 8011d66:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8011d6a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011d6e:	0fc0      	lsrs	r0, r0, #31
 8011d70:	b002      	add	sp, #8
 8011d72:	4770      	bx	lr

08011d74 <rint>:
 8011d74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011d76:	ec51 0b10 	vmov	r0, r1, d0
 8011d7a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011d7e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8011d82:	2e13      	cmp	r6, #19
 8011d84:	ee10 4a10 	vmov	r4, s0
 8011d88:	460b      	mov	r3, r1
 8011d8a:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8011d8e:	dc58      	bgt.n	8011e42 <rint+0xce>
 8011d90:	2e00      	cmp	r6, #0
 8011d92:	da2b      	bge.n	8011dec <rint+0x78>
 8011d94:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8011d98:	4302      	orrs	r2, r0
 8011d9a:	d023      	beq.n	8011de4 <rint+0x70>
 8011d9c:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8011da0:	4302      	orrs	r2, r0
 8011da2:	4254      	negs	r4, r2
 8011da4:	4314      	orrs	r4, r2
 8011da6:	0c4b      	lsrs	r3, r1, #17
 8011da8:	0b24      	lsrs	r4, r4, #12
 8011daa:	045b      	lsls	r3, r3, #17
 8011dac:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8011db0:	ea44 0103 	orr.w	r1, r4, r3
 8011db4:	4b32      	ldr	r3, [pc, #200]	; (8011e80 <rint+0x10c>)
 8011db6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011dba:	e9d3 6700 	ldrd	r6, r7, [r3]
 8011dbe:	4602      	mov	r2, r0
 8011dc0:	460b      	mov	r3, r1
 8011dc2:	4630      	mov	r0, r6
 8011dc4:	4639      	mov	r1, r7
 8011dc6:	f7ee fa61 	bl	800028c <__adddf3>
 8011dca:	e9cd 0100 	strd	r0, r1, [sp]
 8011dce:	463b      	mov	r3, r7
 8011dd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011dd4:	4632      	mov	r2, r6
 8011dd6:	f7ee fa57 	bl	8000288 <__aeabi_dsub>
 8011dda:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011dde:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8011de2:	4639      	mov	r1, r7
 8011de4:	ec41 0b10 	vmov	d0, r0, r1
 8011de8:	b003      	add	sp, #12
 8011dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011dec:	4a25      	ldr	r2, [pc, #148]	; (8011e84 <rint+0x110>)
 8011dee:	4132      	asrs	r2, r6
 8011df0:	ea01 0702 	and.w	r7, r1, r2
 8011df4:	4307      	orrs	r7, r0
 8011df6:	d0f5      	beq.n	8011de4 <rint+0x70>
 8011df8:	0851      	lsrs	r1, r2, #1
 8011dfa:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8011dfe:	4314      	orrs	r4, r2
 8011e00:	d00c      	beq.n	8011e1c <rint+0xa8>
 8011e02:	ea23 0201 	bic.w	r2, r3, r1
 8011e06:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011e0a:	2e13      	cmp	r6, #19
 8011e0c:	fa43 f606 	asr.w	r6, r3, r6
 8011e10:	bf0c      	ite	eq
 8011e12:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8011e16:	2400      	movne	r4, #0
 8011e18:	ea42 0306 	orr.w	r3, r2, r6
 8011e1c:	4918      	ldr	r1, [pc, #96]	; (8011e80 <rint+0x10c>)
 8011e1e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8011e22:	4622      	mov	r2, r4
 8011e24:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011e28:	4620      	mov	r0, r4
 8011e2a:	4629      	mov	r1, r5
 8011e2c:	f7ee fa2e 	bl	800028c <__adddf3>
 8011e30:	e9cd 0100 	strd	r0, r1, [sp]
 8011e34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e38:	4622      	mov	r2, r4
 8011e3a:	462b      	mov	r3, r5
 8011e3c:	f7ee fa24 	bl	8000288 <__aeabi_dsub>
 8011e40:	e7d0      	b.n	8011de4 <rint+0x70>
 8011e42:	2e33      	cmp	r6, #51	; 0x33
 8011e44:	dd07      	ble.n	8011e56 <rint+0xe2>
 8011e46:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8011e4a:	d1cb      	bne.n	8011de4 <rint+0x70>
 8011e4c:	ee10 2a10 	vmov	r2, s0
 8011e50:	f7ee fa1c 	bl	800028c <__adddf3>
 8011e54:	e7c6      	b.n	8011de4 <rint+0x70>
 8011e56:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8011e5a:	f04f 36ff 	mov.w	r6, #4294967295
 8011e5e:	40d6      	lsrs	r6, r2
 8011e60:	4230      	tst	r0, r6
 8011e62:	d0bf      	beq.n	8011de4 <rint+0x70>
 8011e64:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8011e68:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8011e6c:	bf1f      	itttt	ne
 8011e6e:	ea24 0101 	bicne.w	r1, r4, r1
 8011e72:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8011e76:	fa44 f202 	asrne.w	r2, r4, r2
 8011e7a:	ea41 0402 	orrne.w	r4, r1, r2
 8011e7e:	e7cd      	b.n	8011e1c <rint+0xa8>
 8011e80:	08012ab0 	.word	0x08012ab0
 8011e84:	000fffff 	.word	0x000fffff

08011e88 <scalbn>:
 8011e88:	b570      	push	{r4, r5, r6, lr}
 8011e8a:	ec55 4b10 	vmov	r4, r5, d0
 8011e8e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8011e92:	4606      	mov	r6, r0
 8011e94:	462b      	mov	r3, r5
 8011e96:	b99a      	cbnz	r2, 8011ec0 <scalbn+0x38>
 8011e98:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011e9c:	4323      	orrs	r3, r4
 8011e9e:	d036      	beq.n	8011f0e <scalbn+0x86>
 8011ea0:	4b39      	ldr	r3, [pc, #228]	; (8011f88 <scalbn+0x100>)
 8011ea2:	4629      	mov	r1, r5
 8011ea4:	ee10 0a10 	vmov	r0, s0
 8011ea8:	2200      	movs	r2, #0
 8011eaa:	f7ee fba5 	bl	80005f8 <__aeabi_dmul>
 8011eae:	4b37      	ldr	r3, [pc, #220]	; (8011f8c <scalbn+0x104>)
 8011eb0:	429e      	cmp	r6, r3
 8011eb2:	4604      	mov	r4, r0
 8011eb4:	460d      	mov	r5, r1
 8011eb6:	da10      	bge.n	8011eda <scalbn+0x52>
 8011eb8:	a32b      	add	r3, pc, #172	; (adr r3, 8011f68 <scalbn+0xe0>)
 8011eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ebe:	e03a      	b.n	8011f36 <scalbn+0xae>
 8011ec0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011ec4:	428a      	cmp	r2, r1
 8011ec6:	d10c      	bne.n	8011ee2 <scalbn+0x5a>
 8011ec8:	ee10 2a10 	vmov	r2, s0
 8011ecc:	4620      	mov	r0, r4
 8011ece:	4629      	mov	r1, r5
 8011ed0:	f7ee f9dc 	bl	800028c <__adddf3>
 8011ed4:	4604      	mov	r4, r0
 8011ed6:	460d      	mov	r5, r1
 8011ed8:	e019      	b.n	8011f0e <scalbn+0x86>
 8011eda:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011ede:	460b      	mov	r3, r1
 8011ee0:	3a36      	subs	r2, #54	; 0x36
 8011ee2:	4432      	add	r2, r6
 8011ee4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011ee8:	428a      	cmp	r2, r1
 8011eea:	dd08      	ble.n	8011efe <scalbn+0x76>
 8011eec:	2d00      	cmp	r5, #0
 8011eee:	a120      	add	r1, pc, #128	; (adr r1, 8011f70 <scalbn+0xe8>)
 8011ef0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ef4:	da1c      	bge.n	8011f30 <scalbn+0xa8>
 8011ef6:	a120      	add	r1, pc, #128	; (adr r1, 8011f78 <scalbn+0xf0>)
 8011ef8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011efc:	e018      	b.n	8011f30 <scalbn+0xa8>
 8011efe:	2a00      	cmp	r2, #0
 8011f00:	dd08      	ble.n	8011f14 <scalbn+0x8c>
 8011f02:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011f06:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011f0a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011f0e:	ec45 4b10 	vmov	d0, r4, r5
 8011f12:	bd70      	pop	{r4, r5, r6, pc}
 8011f14:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011f18:	da19      	bge.n	8011f4e <scalbn+0xc6>
 8011f1a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011f1e:	429e      	cmp	r6, r3
 8011f20:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8011f24:	dd0a      	ble.n	8011f3c <scalbn+0xb4>
 8011f26:	a112      	add	r1, pc, #72	; (adr r1, 8011f70 <scalbn+0xe8>)
 8011f28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d1e2      	bne.n	8011ef6 <scalbn+0x6e>
 8011f30:	a30f      	add	r3, pc, #60	; (adr r3, 8011f70 <scalbn+0xe8>)
 8011f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f36:	f7ee fb5f 	bl	80005f8 <__aeabi_dmul>
 8011f3a:	e7cb      	b.n	8011ed4 <scalbn+0x4c>
 8011f3c:	a10a      	add	r1, pc, #40	; (adr r1, 8011f68 <scalbn+0xe0>)
 8011f3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d0b8      	beq.n	8011eb8 <scalbn+0x30>
 8011f46:	a10e      	add	r1, pc, #56	; (adr r1, 8011f80 <scalbn+0xf8>)
 8011f48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011f4c:	e7b4      	b.n	8011eb8 <scalbn+0x30>
 8011f4e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011f52:	3236      	adds	r2, #54	; 0x36
 8011f54:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011f58:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8011f5c:	4620      	mov	r0, r4
 8011f5e:	4b0c      	ldr	r3, [pc, #48]	; (8011f90 <scalbn+0x108>)
 8011f60:	2200      	movs	r2, #0
 8011f62:	e7e8      	b.n	8011f36 <scalbn+0xae>
 8011f64:	f3af 8000 	nop.w
 8011f68:	c2f8f359 	.word	0xc2f8f359
 8011f6c:	01a56e1f 	.word	0x01a56e1f
 8011f70:	8800759c 	.word	0x8800759c
 8011f74:	7e37e43c 	.word	0x7e37e43c
 8011f78:	8800759c 	.word	0x8800759c
 8011f7c:	fe37e43c 	.word	0xfe37e43c
 8011f80:	c2f8f359 	.word	0xc2f8f359
 8011f84:	81a56e1f 	.word	0x81a56e1f
 8011f88:	43500000 	.word	0x43500000
 8011f8c:	ffff3cb0 	.word	0xffff3cb0
 8011f90:	3c900000 	.word	0x3c900000

08011f94 <_init>:
 8011f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f96:	bf00      	nop
 8011f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f9a:	bc08      	pop	{r3}
 8011f9c:	469e      	mov	lr, r3
 8011f9e:	4770      	bx	lr

08011fa0 <_fini>:
 8011fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fa2:	bf00      	nop
 8011fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011fa6:	bc08      	pop	{r3}
 8011fa8:	469e      	mov	lr, r3
 8011faa:	4770      	bx	lr
