INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ojb0020/Downloads/EENG 5560 - Reconfigurable Computing/Homework/Homework 2/Comparison_Logic_Block/Comparison_Logic_Block.srcs/sim_1/new/Comparison_Logic_Block_Test_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Comparison_Logic_Block_Test_Bench'
