// Seed: 1054175847
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output uwire id_4,
    output tri id_5,
    input wor id_6,
    output wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11
);
endmodule
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output wor id_3,
    output uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7,
    output wire module_1,
    input uwire id_9,
    output tri id_10,
    output wire id_11,
    input uwire id_12,
    output supply0 id_13
);
  assign id_8 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_11,
      id_11,
      id_8,
      id_8,
      id_6,
      id_13,
      id_4,
      id_2,
      id_12,
      id_3
  );
  assign modCall_1.type_13 = 0;
endmodule
