Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: circuito.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "circuito.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "circuito"
Output Format                      : NGC
Target Device                      : xc7a200t-3-ffg1156

---- Source Options
Top Module Name                    : circuito
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Nmac\Documents\GitHub\AAC\uRisc_xilinx_1\WB.vhd" into library work
Parsing entity <WB>.
Parsing architecture <Behavioral> of entity <wb>.
Parsing VHDL file "C:\Users\Nmac\Documents\GitHub\AAC\uRisc_xilinx_1\registos.vhd" into library work
Parsing entity <registos>.
Parsing architecture <Behavioral> of entity <registos>.
Parsing VHDL file "C:\Users\Nmac\Documents\GitHub\AAC\uRisc_xilinx_1\memoria_RAM.vhd" into library work
Parsing entity <memoria_RAM>.
Parsing architecture <Behavioral> of entity <memoria_ram>.
Parsing VHDL file "C:\Users\Nmac\Documents\GitHub\AAC\uRisc_xilinx_1\IF.vhd" into library work
Parsing entity <InF>.
Parsing architecture <Behavioral> of entity <inf>.
Parsing VHDL file "C:\Users\Nmac\Documents\GitHub\AAC\uRisc_xilinx_1\IDeOF.vhd" into library work
Parsing entity <IDeOF>.
Parsing architecture <Behavioral> of entity <ideof>.
Parsing VHDL file "C:\Users\Nmac\Documents\GitHub\AAC\uRisc_xilinx_1\EXeMEM.vhd" into library work
Parsing entity <EXeMEM>.
Parsing architecture <Behavioral> of entity <exemem>.
Parsing VHDL file "C:\Users\Nmac\Documents\GitHub\AAC\uRisc_xilinx_1\circuito.vhd" into library work
Parsing entity <circuito>.
Parsing architecture <Behavioral> of entity <circuito>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <circuito> (architecture <Behavioral>) from library <work>.

Elaborating entity <InF> (architecture <Behavioral>) from library <work>.

Elaborating entity <IDeOF> (architecture <Behavioral>) from library <work>.

Elaborating entity <EXeMEM> (architecture <Behavioral>) from library <work>.

Elaborating entity <WB> (architecture <Behavioral>) from library <work>.

Elaborating entity <registos> (architecture <Behavioral>) from library <work>.

Elaborating entity <memoria_RAM> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <circuito>.
    Related source file is "c:/users/nmac/documents/github/aac/urisc_xilinx_1/circuito.vhd".
    Summary:
	no macro.
Unit <circuito> synthesized.

Synthesizing Unit <InF>.
    Related source file is "c:/users/nmac/documents/github/aac/urisc_xilinx_1/if.vhd".
    Found 28-bit register for signal <aux_reg_IF_OUT>.
    Found 12-bit register for signal <aux_reg_pc>.
    Found 12-bit adder for signal <reg_pc_IN[11]_destino_cond[11]_add_0_OUT> created at line 45.
    Found 12-bit adder for signal <reg_pc_IN[11]_GND_7_o_add_1_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <InF> synthesized.

Synthesizing Unit <IDeOF>.
    Related source file is "c:/users/nmac/documents/github/aac/urisc_xilinx_1/ideof.vhd".
    Found 74-bit register for signal <reg_IDOF_OUT>.
    Found 16-bit 8-to-1 multiplexer for signal <RA_C> created at line 49.
    Found 16-bit 8-to-1 multiplexer for signal <RB> created at line 50.
    Found 16-bit 3-to-1 multiplexer for signal <out_mux_constantes> created at line 57.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <IDeOF> synthesized.

Synthesizing Unit <EXeMEM>.
    Related source file is "c:/users/nmac/documents/github/aac/urisc_xilinx_1/exemem.vhd".
    Found 68-bit register for signal <aux_reg_EXMEM_OUT>.
    Found 4-bit register for signal <aux_MSR_FLAGS>.
    Found 17-bit adder for signal <n0245> created at line 113.
    Found 17-bit adder for signal <out_ARI> created at line 113.
    Found 16-bit 4-to-1 multiplexer for signal <q_ALU> created at line 42.
    Found 16-bit 8-to-1 multiplexer for signal <out_LOG> created at line 45.
    Found 16-bit 4-to-1 multiplexer for signal <out_ALU> created at line 29.
    Found 4-bit 4-to-1 multiplexer for signal <aux_FLAGS> created at line 34.
    Found 1-bit 8-to-1 multiplexer for signal <_n0297> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <EXeMEM> synthesized.

Synthesizing Unit <WB>.
    Related source file is "c:/users/nmac/documents/github/aac/urisc_xilinx_1/wb.vhd".
WARNING:Xst:647 - Input <reg_EXMEM_OUT<0:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 8-to-1 multiplexer for signal <en_regs> created at line 87.
    Found 16-bit 4-to-1 multiplexer for signal <out_mux_WB> created at line 19.
    Summary:
	inferred   2 Multiplexer(s).
Unit <WB> synthesized.

Synthesizing Unit <registos>.
    Related source file is "c:/users/nmac/documents/github/aac/urisc_xilinx_1/registos.vhd".
    Found 16-bit register for signal <aux_reg_r1>.
    Found 16-bit register for signal <aux_reg_r2>.
    Found 16-bit register for signal <aux_reg_r3>.
    Found 16-bit register for signal <aux_reg_r4>.
    Found 16-bit register for signal <aux_reg_r5>.
    Found 16-bit register for signal <aux_reg_r6>.
    Found 16-bit register for signal <aux_reg_r7>.
    Found 16-bit register for signal <aux_reg_r0>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <registos> synthesized.

Synthesizing Unit <memoria_RAM>.
    Related source file is "c:/users/nmac/documents/github/aac/urisc_xilinx_1/memoria_ram.vhd".
        ADDR_SIZE = 12
    Found 4096x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <DO_A>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <memoria_RAM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x16-bit single-port RAM                           : 1
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 17-bit adder                                          : 2
# Registers                                            : 14
 12-bit register                                       : 1
 16-bit register                                       : 9
 28-bit register                                       : 1
 4-bit register                                        : 1
 68-bit register                                       : 1
 74-bit register                                       : 1
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 3-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <circuito>.
INFO:Xst:3226 - The RAM <inst_memoria_RAM/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <inst_memoria_RAM/DO_A>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_in>        | rise     |
    |     weA            | connected to signal <reg_IDOF_OUT<72>> | high     |
    |     addrA          | connected to signal <reg_IDOF_OUT<44:33>> |          |
    |     diA            | connected to signal <reg_IDOF_OUT<32:17>> |          |
    |     doA            | connected to signal <out_RAM>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <circuito> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x16-bit single-port block RAM                     : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 17-bit adder carry in                                 : 1
# Registers                                            : 314
 Flip-Flops                                            : 314
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 3-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <circuito> ...
WARNING:Xst:1710 - FF/Latch <inst_IDeOF/reg_IDOF_OUT_72> (without init value) has a constant value of 0 in block <circuito>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <InF> ...

Optimizing unit <registos> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block circuito, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 313
 Flip-Flops                                            : 313

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : circuito.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 324
#      GND                         : 1
#      LUT2                        : 11
#      LUT3                        : 19
#      LUT4                        : 48
#      LUT5                        : 21
#      LUT6                        : 135
#      MUXCY                       : 27
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 313
#      FDR                         : 181
#      FDRE                        : 128
#      FDS                         : 4
# RAMS                             : 2
#      RAMB36E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 17
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a200tffg1156-3 


Slice Logic Utilization: 
 Number of Slice Registers:             313  out of  259600     0%  
 Number of Slice LUTs:                  234  out of  129800     0%  
    Number used as Logic:               234  out of  129800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    411
   Number with an unused Flip Flop:      98  out of    411    23%  
   Number with an unused LUT:           177  out of    411    43%  
   Number of fully used LUT-FF pairs:   136  out of    411    33%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  30  out of    500     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    365     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 315   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.233ns (Maximum Frequency: 309.272MHz)
   Minimum input arrival time before clock: 1.171ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 3.233ns (frequency: 309.272MHz)
  Total number of paths / destination ports: 9139 / 426
-------------------------------------------------------------------------
Delay:               3.233ns (Levels of Logic = 4)
  Source:            inst_IDeOF/reg_IDOF_OUT_42 (FF)
  Destination:       inst_EXeMEM/aux_MSR_FLAGS_3 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: inst_IDeOF/reg_IDOF_OUT_42 to inst_EXeMEM/aux_MSR_FLAGS_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.361   0.711  inst_IDeOF/reg_IDOF_OUT_42 (inst_IDeOF/reg_IDOF_OUT_42)
     LUT6:I1->O            2   0.097   0.697  inst_EXeMEM/Mmux_out_LOG161 (inst_EXeMEM/out_LOG<9>)
     LUT6:I0->O            1   0.097   0.511  mux315 (mux314)
     LUT3:I0->O            1   0.097   0.556  mux318 (mux317)
     LUT6:I2->O            1   0.097   0.000  mux3113 (inst_EXeMEM/aux_FLAGS<3>)
     FDS:D                     0.008          inst_EXeMEM/aux_MSR_FLAGS_3
    ----------------------------------------
    Total                      3.233ns (0.757ns logic, 2.476ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 329 / 329
-------------------------------------------------------------------------
Offset:              1.171ns (Levels of Logic = 2)
  Source:            rst_in (PAD)
  Destination:       inst_IDeOF/reg_IDOF_OUT_52 (FF)
  Destination Clock: clk_in rising

  Data Path: rst_in to inst_IDeOF/reg_IDOF_OUT_52
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           313   0.001   0.445  rst_in_IBUF (rst_in_IBUF)
     LUT2:I1->O            1   0.097   0.279  reg_IF_OUT<23>1 (reg_IF_OUT<23>_0)
     FDR:R                     0.349          inst_IDeOF/reg_IDOF_OUT_52
    ----------------------------------------
    Total                      1.171ns (0.447ns logic, 0.724ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            inst_InF/aux_reg_pc_11 (FF)
  Destination:       addr<11> (PAD)
  Source Clock:      clk_in rising

  Data Path: inst_InF/aux_reg_pc_11 to addr<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.283  inst_InF/aux_reg_pc_11 (inst_InF/aux_reg_pc_11)
     OBUF:I->O                 0.000          addr_11_OBUF (addr<11>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.233|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.75 secs
 
--> 

Total memory usage is 434948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

