Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 22 13:18:39 2025
| Host         : joe running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file /home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/HLS/solution_multiplication_mant/timing.rpt
| Design       : mult_mxint_mant
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.987       -7.382                     10                   88        0.152        0.000                      0                   88        1.500        0.000                       0                    81  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.987       -7.382                     10                   88        0.152        0.000                      0                   88        1.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           10  Failing Endpoints,  Worst Slack       -0.987ns,  Total Violation       -7.382ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mul_8ns_8ns_16_5_1_U2/buff1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 2.665ns (53.443%)  route 2.322ns (46.557%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 8.641 - 4.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    U7                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.835     5.165    mul_8ns_8ns_16_5_1_U2/CLK
    SLICE_X1Y6           FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     5.621 r  mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/Q
                         net (fo=16, routed)          0.870     6.492    mul_8ns_8ns_16_5_1_U2/buff0_reg_n_0_[0]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.124     6.616 r  mul_8ns_8ns_16_5_1_U2/buff1[11]_i_27/O
                         net (fo=1, routed)           0.331     6.947    mul_8ns_8ns_16_5_1_U2/buff1[11]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     7.526 r  mul_8ns_8ns_16_5_1_U2/buff1_reg[11]_i_12/O[2]
                         net (fo=2, routed)           0.575     8.100    mul_8ns_8ns_16_5_1_U2/buff1_reg[11]_i_12_n_5
    SLICE_X3Y8           LUT3 (Prop_lut3_I2_O)        0.330     8.430 r  mul_8ns_8ns_16_5_1_U2/buff1[7]_i_2/O
                         net (fo=2, routed)           0.546     8.976    mul_8ns_8ns_16_5_1_U2/buff1[7]_i_2_n_0
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.327     9.303 r  mul_8ns_8ns_16_5_1_U2/buff1[7]_i_6/O
                         net (fo=1, routed)           0.000     9.303    mul_8ns_8ns_16_5_1_U2/buff1[7]_i_6_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.704 r  mul_8ns_8ns_16_5_1_U2/buff1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    mul_8ns_8ns_16_5_1_U2/buff1_reg[7]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  mul_8ns_8ns_16_5_1_U2/buff1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.818    mul_8ns_8ns_16_5_1_U2/buff1_reg[11]_i_1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.152 r  mul_8ns_8ns_16_5_1_U2/buff1_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.152    mul_8ns_8ns_16_5_1_U2/tmp_product[13]
    SLICE_X3Y10          FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
    U7                                                0.000     4.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     4.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.654     8.641    mul_8ns_8ns_16_5_1_U2/CLK
    SLICE_X3Y10          FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff1_reg[13]/C
                         clock pessimism              0.497     9.138    
                         clock uncertainty           -0.035     9.103    
    SLICE_X3Y10          FDRE (Setup_fdre_C_D)        0.062     9.165    mul_8ns_8ns_16_5_1_U2/buff1_reg[13]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 -0.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mul_8ns_8ns_16_5_1_U2/buff2_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    U7                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.623     1.598    mul_8ns_8ns_16_5_1_U2/CLK
    SLICE_X3Y6           FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff2_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.739 r  mul_8ns_8ns_16_5_1_U2/buff2_reg[-1111111111]/Q
                         net (fo=1, routed)           0.099     1.838    mul_8ns_8ns_16_5_1_U2/buff2_reg[-_n_0_1111111111]
    SLICE_X1Y6           FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    U7                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.893     2.117    mul_8ns_8ns_16_5_1_U2/CLK
    SLICE_X1Y6           FDRE                                         r  mul_8ns_8ns_16_5_1_U2/buff0_reg[0]/C
                         clock pessimism             -0.503     1.614    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.072     1.686    mul_8ns_8ns_16_5_1_U2/buff0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0  ap_clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X0Y10    ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X0Y10    ap_CS_fsm_reg[0]/C



