module cyclone_v_top (
  ///////// CLOCK /////////
  input              CLOCK_50_B5B,
  input              CLOCK_50_B6A,
  input              CLOCK_50_B7A,
  input              CLOCK_50_B8A,

  ///////// CPU /////////
  input              CPU_RESET_n,

  ///////// KEY /////////
  input       [3:0]  KEY,

  ///////// LEDG /////////
  output      [7:0]  LEDG,

  ///////// LEDR /////////
  output      [9:0]  LEDR,

  ///////// SW /////////
  input       [9:0]  SW

);
//----------------------------------------------------------------------------
// Your Logic Here
//----------------------------------------------------------------------------


RO_basic DUT (
    .Enable(SW[0]),
    .RO_out(LEDG[0])
);



//----------------------------------------------------------------------------
endmodule
