0.6
2019.2
Nov  6 2019
21:42:20
/home/dsf/Desktop/cod21-dsf19/thinpad_top.sim/sim_1/impl/timing/xsim/tb_time_impl.v,1634108604,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/28F640P30.v,,IOBUF_HD32;IOBUF_HD33;IOBUF_HD34;IOBUF_HD35;IOBUF_HD36;IOBUF_HD37;IOBUF_HD38;IOBUF_HD39;IOBUF_HD40;IOBUF_HD41;IOBUF_HD42;IOBUF_HD43;IOBUF_HD44;IOBUF_HD45;IOBUF_HD46;IOBUF_HD47;IOBUF_HD48;IOBUF_HD49;IOBUF_HD50;IOBUF_HD51;IOBUF_HD52;IOBUF_HD53;IOBUF_HD54;IOBUF_HD55;IOBUF_HD56;IOBUF_HD57;IOBUF_HD58;IOBUF_HD59;IOBUF_HD60;IOBUF_HD61;IOBUF_HD62;IOBUF_UNIQ_BASE_;glbl;sram;thinpad_top,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/28F640P30.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/clock.v,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/def.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/data.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/BankLib.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/clock.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/cpld_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/cpld_model.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,,cpld_model,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,1634098740,verilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/sram_model.v,,flag_sync_cpld,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/BankLib.h,1634098740,verilog,,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/def.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/data.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1634098740,verilog,,,,,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/TimingData.h,1634098740,verilog,,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/data.h;/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h,1634098740,verilog,,,,,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/data.h,1634098740,verilog,,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/include/def.h,1634098740,verilog,,,,,,,,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/sram_model.v,1634098740,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/tb.sv,1634098759,systemVerilog,,,,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
