# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../OEF1.1.srcs/sources_1/new/Clock_Divider_250khz.vhd" \

# Do not sort compile order
nosort
