Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:32:41 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/fft1D_512_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 3.853ns (48.712%)  route 4.057ns (51.288%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.096     7.208 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/O[3]
                         net (fo=11, routed)          0.732     7.940    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[35]
    SLICE_X142Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y32        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 3.880ns (49.165%)  route 4.012ns (50.835%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     7.235 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/O[7]
                         net (fo=11, routed)          0.687     7.922    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[39]
    SLICE_X142Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y33        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 3.880ns (49.328%)  route 3.986ns (50.672%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     7.235 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/O[5]
                         net (fo=11, routed)          0.661     7.896    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[37]
    SLICE_X143Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X143Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X143Y32        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 3.846ns (48.965%)  route 4.009ns (51.035%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     7.227 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/O[2]
                         net (fo=11, routed)          0.658     7.885    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/DSP_ALU_INST[8]
    SLICE_X141Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/ap_clk
    SLICE_X141Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X141Y33        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 3.895ns (49.596%)  route 3.958ns (50.404%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     7.276 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/O[7]
                         net (fo=11, routed)          0.608     7.883    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[47]
    SLICE_X141Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X141Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X141Y29        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_18/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 3.895ns (49.611%)  route 3.956ns (50.389%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     7.276 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/O[5]
                         net (fo=11, routed)          0.605     7.881    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[45]
    SLICE_X139Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_18/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X139Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_18/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X139Y31        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_18
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_21/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 3.865ns (49.231%)  route 3.986ns (50.769%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     7.194 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/O[5]
                         net (fo=11, routed)          0.687     7.881    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[29]
    SLICE_X142Y34        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_21/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y34        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_21/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y34        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_21
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_16/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 3.895ns (49.680%)  route 3.945ns (50.320%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     7.276 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/O[7]
                         net (fo=11, routed)          0.594     7.870    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[47]
    SLICE_X139Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_16/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X139Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_16/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X139Y31        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_16
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_34/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 3.850ns (49.110%)  route 3.990ns (50.890%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.168 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.194    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[48][0]
    SLICE_X132Y25        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     7.257 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[48]_i_1__0/O[0]
                         net (fo=11, routed)          0.613     7.870    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I8[48]
    SLICE_X142Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_34/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_34/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y33        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_34
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_23/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 3.831ns (48.903%)  route 4.003ns (51.097%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.160 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/O[3]
                         net (fo=11, routed)          0.704     7.864    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[27]
    SLICE_X142Y34        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_23/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y34        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_23/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y34        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_23
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.147    




