// Seed: 308041485
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wor id_4
);
  logic [7:0] id_6 = id_6[1'd0 : 1'h0-1'b0];
  assign id_4 = 1 ? 1 : 1;
  supply0 id_7 = 1;
  assign id_0 = 1;
  id_8(
      .id_0(id_2), .id_1(1), .id_2(1 < 1)
  );
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    input  wire id_2,
    output tri1 id_3,
    input  tri0 id_4,
    input  wire id_5,
    input  tri  id_6
);
  integer id_8 (
      .id_0(id_2),
      .id_1("")
  );
  module_0(
      id_3, id_5, id_3, id_0, id_3
  );
endmodule
