INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
