# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 5
attribute \src "dut.sv:3.1-22.10"
attribute \top 1
module \uut_forgen01
  attribute \src "dut.sv:5.13-5.14"
  wire width 5 input 1 \a
  attribute \src "dut.sv:6.8-6.9"
  wire output 2 \y
  attribute \src "dut.sv:8.9-8.10"
  wire width 32 signed \i
  attribute \src "dut.sv:8.12-8.13"
  wire width 32 signed \j
  attribute \src "dut.sv:9.12-9.15"
  wire width 32 \lut
  attribute \src "dut.sv:20.15-20.18"
  cell $shiftx $shiftx$dut.sv:20$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A 32'10100000100010100010100010101100
    connect \B \a
    connect \Y \y
  end
  connect \lut 32'10100000100010100010100010101100
  connect \j 6
  connect \i 32
end
