# This is a sample makefile
# using implicit rules
# and static pattern rules

#Defining variables
CC = gcc
CFLAGS = -Wall -g
OBJS = file1.o file2.o

# Primary target to build
all: myprog

# Rule to build myprog using dependency and recipe
myprog: $(OBJS)
	$(CC) $(CFLAGS) -o myprog $(OBJS)

# Rule for file1.o with recipe using automatic variable $@
file1.o: file1.c
	$(CC) $(CFLAGS) -c $@

# Rule for file2.o with recipe using automatic variable $@
file2.o: file2.c
	$(CC) $(CFLAGS) -c $<

# PHONY target to clean object files
.PHONY: clean
clean:
	rm -f $(OBJS)

# PHONY target to clean all executables and object files
.PHONY: cleanall
cleanall: clean
	rm -f myprog