// Seed: 2515445096
module module_0;
  logic id_1, id_2;
  assign id_1 = 1;
  logic id_3;
  initial id_3 <= id_3;
  logic id_4;
  ;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4
    , id_17,
    input tri id_5,
    input wire id_6,
    output supply1 id_7,
    output supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input wor id_11,
    input wor id_12,
    output logic id_13
    , id_18,
    output supply0 id_14,
    output tri id_15
);
  always begin : LABEL_0
    id_13 <= -1;
  end
  assign id_7 = 1 ? id_10 : id_1 === -1'b0;
  nor primCall (id_0, id_1, id_10, id_11, id_12, id_17, id_18, id_4, id_5, id_6, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
