// Seed: 2726029458
module module_0 (
    inout id_0,
    output logic id_1
);
  function id_2;
    input reg id_3;
    input id_4;
    input id_5;
    logic id_6;
    if (id_0) begin
      id_1 = id_0;
      id_4 <= 1'b0;
    end
  endfunction
  assign id_0 = 1;
  type_10(
      1, 1
  );
endmodule
