INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/EXMEM_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/ForwardingUnit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/ForwordingUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwordingUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/IDEX_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/IFID_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/MEMWB_Regisers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/Mulx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mulx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/PCAdder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_pipeline2/CPU_pipeline2.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
