// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmptw_top.h for the primary calling header

#include "Vmptw_top.h"
#include "Vmptw_top__Syms.h"

void Vmptw_top::_eval_initial(Vmptw_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmptw_top::_eval_initial\n"); );
    Vmptw_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_initial__TOP__1(vlSymsp);
    vlTOPp->__Vclklast__TOP__clk_i = vlTOPp->clk_i;
    vlTOPp->__Vclklast__TOP__rst_ni = vlTOPp->rst_ni;
}

void Vmptw_top::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmptw_top::final\n"); );
    // Variables
    Vmptw_top__Syms* __restrict vlSymsp = this->__VlSymsp;
    Vmptw_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
}

void Vmptw_top::_eval_settle(Vmptw_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmptw_top::_eval_settle\n"); );
    Vmptw_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_settle__TOP__2(vlSymsp);
    vlTOPp->__Vm_traceActivity[3U] = 1U;
    vlTOPp->__Vm_traceActivity[2U] = 1U;
    vlTOPp->__Vm_traceActivity[1U] = 1U;
    vlTOPp->__Vm_traceActivity[0U] = 1U;
}

void Vmptw_top::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmptw_top::_ctor_var_reset\n"); );
    // Body
    clk_i = VL_RAND_RESET_I(1);
    rst_ni = VL_RAND_RESET_I(1);
    flush_i = VL_RAND_RESET_I(1);
    mptw_enable_i = VL_RAND_RESET_I(1);
    spa_i = VL_RAND_RESET_Q(64);
    mmpt_reg_i = VL_RAND_RESET_Q(64);
    access_type_i = VL_RAND_RESET_I(2);
    mptw_transaction_valid_i = VL_RAND_RESET_I(1);
    mptw_ready_o = VL_RAND_RESET_I(1);
    access_page_fault_o = VL_RAND_RESET_I(1);
    format_error_o = VL_RAND_RESET_I(3);
    plb_master_mem_req = VL_RAND_RESET_I(1);
    plb_master_mem_gnt = VL_RAND_RESET_I(1);
    plb_master_mem_valid = VL_RAND_RESET_I(1);
    plb_master_mem_addr = VL_RAND_RESET_Q(64);
    plb_master_mem_rdata = VL_RAND_RESET_Q(64);
    plb_master_mem_wdata = VL_RAND_RESET_Q(64);
    plb_master_mem_we = VL_RAND_RESET_I(1);
    plb_master_mem_be = VL_RAND_RESET_I(8);
    plb_master_mem_error = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
            walking_mem_master_mem_req[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
            walking_mem_master_mem_gnt[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
            walking_mem_master_mem_valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
            walking_mem_master_mem_addr[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
            walking_mem_master_mem_rdata[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
            walking_mem_master_mem_wdata[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
            walking_mem_master_mem_we[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
            walking_mem_master_mem_be[__Vi0] = VL_RAND_RESET_I(8);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
            walking_mem_master_mem_error[__Vi0] = VL_RAND_RESET_I(1);
    }}
    VL_RAND_RESET_W(266, mptw_top__DOT__input_transaction);
    mptw_top__DOT__fetch_exception_cause = VL_RAND_RESET_I(3);
    mptw_top__DOT__fetch_to_plb_lookup_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__fetch_to_plb_lookup_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_to_walking_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(1064, mptw_top__DOT__walking_stage_data);
    mptw_top__DOT__walking_stage_valid = VL_RAND_RESET_I(4);
    mptw_top__DOT__walking_stage_ready = VL_RAND_RESET_I(4);
    mptw_top__DOT__commit_to_output_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__fetch_pipe_status_busy = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_pipe_status_busy = VL_RAND_RESET_I(1);
    mptw_top__DOT____Vcellout__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__stage_master_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT____Vcellout__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__stage_master_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT____Vcellout__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__stage_master_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__fetch_stage_u__DOT__output_transaction);
    mptw_top__DOT__fetch_stage_u__DOT__slave_to_reg_bus_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__fetch_stage_u__DOT__fetch_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__fetch_stage_u__DOT__fetch_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__fetch_stage_u__DOT__fetch_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__fetch_stage_u__DOT__fetch_reg__DOT__reg_data_d);
    mptw_top__DOT__fetch_stage_u__DOT__fetch_reg__DOT__dummy = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__post_local_transaction);
    VL_RAND_RESET_W(72, mptw_top__DOT__plb_lookup_stage_u__DOT__plb_tag_req);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_to_local_bus_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__local_to_reg_bus_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__req_bus_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_data);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_to_valid_fifo);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_to_master);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_push = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_pop = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT____Vcellout__grant_fifo_u__data_o);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__reg_data_d);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__gate_clock = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__read_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__read_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__write_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__write_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__status_cnt_n = VL_RAND_RESET_I(3);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__status_cnt_q = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(1064, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__mem_n);
    VL_RAND_RESET_W(1064, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__mem_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT____Vlvbound1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__gate_clock = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__read_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__read_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__write_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__write_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__status_cnt_n = VL_RAND_RESET_I(3);
    mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__status_cnt_q = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(1064, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__mem_n);
    VL_RAND_RESET_W(1064, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__mem_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT____Vlvbound1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__plb_lookup_reg_u__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__plb_lookup_stage_u__DOT__plb_lookup_reg_u__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__plb_lookup_reg_u__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__plb_lookup_stage_u__DOT__plb_lookup_reg_u__DOT__reg_data_d);
    mptw_top__DOT__plb_lookup_stage_u__DOT__plb_lookup_reg_u__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__commit_stage_u__DOT__format_error_cause_o = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(266, mptw_top__DOT__commit_stage_u__DOT__output_transaction);
    mptw_top__DOT__commit_stage_u__DOT__mpte_permissions = VL_RAND_RESET_I(3);
    mptw_top__DOT__commit_stage_u__DOT__access_page_fault = VL_RAND_RESET_I(1);
    mptw_top__DOT__commit_stage_u__DOT__format_error_cause = VL_RAND_RESET_I(3);
    mptw_top__DOT__commit_stage_u__DOT__spa_current_page_number = VL_RAND_RESET_I(9);
    mptw_top__DOT__commit_stage_u__DOT__base_phyisical_address = VL_RAND_RESET_Q(64);
    mptw_top__DOT__commit_stage_u__DOT__next_mpte_addr = VL_RAND_RESET_Q(64);
    mptw_top__DOT__commit_stage_u__DOT__range_offset = VL_RAND_RESET_I(4);
    mptw_top__DOT__commit_stage_u__DOT__slave_to_reg_bus_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__commit_stage_u__DOT__parsing_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__commit_stage_u__DOT__parsing_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__commit_stage_u__DOT__parsing_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__commit_stage_u__DOT__parsing_reg__DOT__reg_data_d);
    mptw_top__DOT__commit_stage_u__DOT__parsing_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__format_error_cause_o = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_to_walking_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_to_walking_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__walking_to_pipe_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__walking_to_pipe_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__output_transaction);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__mpte_permissions = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__access_page_fault = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__format_error_cause = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__spa_current_page_number = VL_RAND_RESET_I(9);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__base_phyisical_address = VL_RAND_RESET_Q(64);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__next_mpte_addr = VL_RAND_RESET_Q(64);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__range_offset = VL_RAND_RESET_I(4);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__slave_to_reg_bus_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__reg_data_d);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_bus_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_data);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_to_valid_fifo);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_push = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_pop = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT____Vcellout__grant_fifo_u__data_o);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__reg_data_d);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__gate_clock = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__read_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__read_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__write_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__write_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__status_cnt_n = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__status_cnt_q = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__mem_n);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__mem_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT____Vlvbound1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__gate_clock = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__read_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__read_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__write_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__write_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__status_cnt_n = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__status_cnt_q = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__mem_n);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__mem_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT____Vlvbound1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__reg_data_d);
    mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__format_error_cause_o = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_to_walking_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_to_walking_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__walking_to_pipe_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__walking_to_pipe_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__output_transaction);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__mpte_permissions = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__access_page_fault = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__format_error_cause = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__spa_current_page_number = VL_RAND_RESET_I(9);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__base_phyisical_address = VL_RAND_RESET_Q(64);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__next_mpte_addr = VL_RAND_RESET_Q(64);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__range_offset = VL_RAND_RESET_I(4);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__slave_to_reg_bus_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__reg_data_d);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_bus_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_data);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_to_valid_fifo);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_push = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_pop = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT____Vcellout__grant_fifo_u__data_o);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__reg_data_d);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__gate_clock = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__read_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__read_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__write_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__write_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__status_cnt_n = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__status_cnt_q = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__mem_n);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__mem_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT____Vlvbound1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__gate_clock = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__read_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__read_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__write_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__write_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__status_cnt_n = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__status_cnt_q = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__mem_n);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__mem_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT____Vlvbound1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__reg_data_d);
    mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__format_error_cause_o = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_to_walking_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_to_walking_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__walking_to_pipe_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__walking_to_pipe_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__output_transaction);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__mpte_permissions = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__access_page_fault = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__format_error_cause = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__spa_current_page_number = VL_RAND_RESET_I(9);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__base_phyisical_address = VL_RAND_RESET_Q(64);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__next_mpte_addr = VL_RAND_RESET_Q(64);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__range_offset = VL_RAND_RESET_I(4);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__slave_to_reg_bus_ready = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__reg_data_d);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__parsing_stage_u__DOT__parsing_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_bus_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_data);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_valid = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_to_mem_bus_ready = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_to_valid_fifo);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_push = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_pop = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT____Vcellout__grant_fifo_u__data_o);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__reg_data_d);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__req_reg__DOT__dummy = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__gate_clock = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__read_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__read_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__write_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__write_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__status_cnt_n = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__status_cnt_q = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__mem_n);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT__mem_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__grant_fifo_u__DOT____Vlvbound1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__gate_clock = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__read_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__read_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__write_pointer_n = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__write_pointer_q = VL_RAND_RESET_I(2);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__status_cnt_n = VL_RAND_RESET_I(3);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__status_cnt_q = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__mem_n);
    VL_RAND_RESET_W(1064, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT__mem_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__mem_stage_u__DOT__valid_fifo_u__DOT____Vlvbound1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__current_state = VL_RAND_RESET_I(1);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__next_state = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__reg_data_q);
    VL_RAND_RESET_W(266, mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__reg_data_d);
    mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__walking_reg__DOT__dummy = VL_RAND_RESET_I(1);
    __Vchglast__TOP__mptw_top__DOT__plb_lookup_stage_u__DOT__mem_to_local_bus_valid = VL_RAND_RESET_I(1);
    __Vchglast__TOP__mptw_top__DOT__gen_walking_stages__BRA__0__KET____DOT__walking_stage_u__DOT__walking_to_pipe_valid = VL_RAND_RESET_I(1);
    __Vchglast__TOP__mptw_top__DOT__gen_walking_stages__BRA__1__KET____DOT__walking_stage_u__DOT__walking_to_pipe_valid = VL_RAND_RESET_I(1);
    __Vchglast__TOP__mptw_top__DOT__gen_walking_stages__BRA__2__KET____DOT__walking_stage_u__DOT__walking_to_pipe_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
            __Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }}
}
