Altera. 2009. Altera. http://www.altera.com.
Avci, U., Kumar, A., Liu, H., and Tiwari, S. 2004. Back-gated SOI technology: Power-adaptive logic and non-volatile memory using identical processing. In Proceedings of the International Solid-State Device Research Conference 285--288.
Paul Beckett, A low-power reconfigurable logic array based on double-gate transistors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.115-123, February 2008[doi>10.1109/TVLSI.2007.912024]
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano Lett. 3, 149--152.
W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]
DeHon, A. 1996. Dynamically programmable gate arrays: A step toward increased computational density. In Proceedings of the 4th Canadian Workshop of Field-Programmable Devices. 47--54.
Dehon, A. 2006. 3D nanowire-based programmable logic. In Proceedings of the International Conference on Nano-Networks. 1--5.
Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]
Chen Dong , Deming Chen , Sansiri Tanachutiwat , Wei Wang, Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Fossum, J. G. 2009. UFDG. http://www.soi.tec.ufl.edu/.
I. Ghosh , A. Raghunathan , N. K. Jha, Hierarchical test generation and design for testability methods for ASPPs and ASIPs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.3, p.357-370, November 2006[doi>10.1109/43.748165]
Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000[doi>10.1109/2.839324]
Hamann, H., O'Boyle, M., Martin, Y. C., Rooks, M., and Wickramasinghe, H. K. 2006. Ultra-high-density phase-change storage and memory. Nature Mate. 5, 383--387.
Hosomi, M., Yamagishi, H., Yamamoto, T., Bessho, K., Higo, Y., Yamane, K., Yamada, H., Shoji, M., Hachino, H., Fukumoto, C., Nagao, H., and Kano, H. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM. In Proceedings of the International Electron Devices Meeting. 459--462.
Chao Huang , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.46, November 09-13, 2003[doi>10.1109/ICCAD.2003.134]
IBM. 2007. IBM embedded DRAM.
Intel. 2009. Intel PCM. http://www.intc.com/releasedetail.cfm?ReleaseID=419417.
Javey, A., Guo, J., Farmer, F. B., Wang, Q., and Wang, D. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics. Nano Lett. 4, 447--450.
Takashi Kawanami , Masakazu Hioki , Yohei Matsumoto , Toshiyuki Tsutsumi , Tadashi Nakagawa , Toshihiro Sekigawa , Hanpei Koike, Optimization of the Body Bias Voltage Set (BBVS) for Flex Power FPGA, IEICE - Transactions on Information and Systems, v.E90-D n.12, p.1947-1955, December 2007[doi>10.1093/ietisy/e90-d.12.1947]
Kim, J.-H., Lee, J.-W., Lee, S.-J., and Shin, H. 2002. Macro model and sense amplifier for a MRAM. J. Korean Phys. Soc. 41, 896--901.
J. U. Knickerbocker , P. S. Andry , B. Dang , R. R. Horton , M. J. Interrante , C. S. Patel , R. J. Polastre , K. Sakuma , R. Sirdeshmukh , E. J. Sprogis , S. M. Sri-Jayantha , A. M. Stephens , A. W. Topol , C. K. Tsang , B. C. Webb , S. L. Wright, Three-dimensional silicon integration, IBM Journal of Research and Development, v.52 n.6, p.553-569, November 2008[doi>10.1147/JRD.2008.5388564]
S. J. Koester , A. M. Young , R. R. Yu , S. Purushothaman , K.-N. Chen , D. C. La Tulipe , N. Rana , L. Shi , M. R. Wordeman , E. J. Sprogis, Wafer-level 3D integration technology, IBM Journal of Research and Development, v.52 n.6, p.583-597, November 2008[doi>10.1147/JRD.2008.5388565]
Koyanagi, M., Nakamura, T., Yamada, Y., Kikuchi, H., Fukushima, T., Tanaka, T., and Kurino, H. 2006. Three-dimensional integration technology based on wafer bonding with vertical buried interconnections. IEEE. Trans. Elect. Dev. 11, 2799--2808.
Akhilesh Kumar , Mohab Anis, Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance, Proceedings of the 7th International Symposium on Quality Electronic Design, p.735-740, March 27-29, 2006[doi>10.1109/ISQED.2006.53]
I. Kuon , J. Rose, Measuring the Gap Between FPGAs and ASICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.2, p.203-215, February 2007[doi>10.1109/TCAD.2006.884574]
Lai, S. 2003. Current status of the phase change memory and its future. In Proceedings of the International Electron Devices Meeting. 10.1.1--10.1.4.
Lee, S., Lee, S., Shin, H., and Kim, D. 2005. Advanced HSPICE macromodel for magnetic tunnel junction. Jpn. J. Appl. Phys. 44, 2696--2700.
Lee, W. H., Saha, A., Lee, E. J., and Park, S. B. 2004. Comparative review of common reconfigurable architectures. In Proceedings of the International Computer Symposium. 1326--1333.
Miriam Leeser , Waleed M. Meleis , Mankuan M. Vai , Silviu Chiricescu , Weidong Xu , Paul M. Zavracky, Rothko: A Three-Dimensional FPGA, IEEE Design & Test, v.15 n.1, p.16-23, January 1998[doi>10.1109/54.655178]
Fei Li , Yan Lin , Lei He, FPGA power reduction using configurable dual-Vdd, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996767]
Likharev, K. K. 1999. Single-electron devices and their application. Proc. IEEE 87, 606--632.
Mingjie Lin , Abbas El Gamal , Yi-Chang Lu , Simon Wong, Performance benefits of monolithically stacked 3D-FPGA, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117219]
L. Lingappan , S. Ravi , N. K. Jha, Satisfiability-based test generation for nonseparable RTL controller-datapath circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.3, p.544-557, November 2006[doi>10.1109/TCAD.2005.853700]
Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567.
Nantero. 2008. Nantero. http://www.nantero.com.
NEC. 2006. NEC embedded DRAM. http://www.necel.com/process/en/edram.html.
NEC. 2007. MRAM. http://www.nec.co.jp/press/en/0711/3001.html.
Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., and Chuang, C.-T. 2004. Turning silicon on its edge. IEEE Circ. Dev. Mag. 4, 20--31.
Paulin, P. G. and Knight, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. Comput.-Aid. Des. 8, 661--679.
Perissakis, S., Joo, Y., Ahn, J., DeHon, A., and Wawrzynek, J. 1999. Embedded DRAM for a reconfigurable array. In Proceedings of the Symposium on VLSI Circuits. 145--148.
PTM. 2009. Predictive technology model. http://www.eas.asu.edu/ptm/.
Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]
K. Roy , H. Mahmoodi , S. Mukhopadhyay , H. Ananthan , A. Bansal , T. Cakici, Double-gate SOI devices for low-power and high-performance applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.217-224, November 06-10, 2005, San Jose, CA
Rueckes, T., Kim, K., Joselevich, E., Tseng, G., Cheung, C., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science. 289, 94--97.
SIA. 2009. International Technology Roadmap for Semiconductors. http://public.itrs.net.
Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotech. 15, 881--891.
Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect. Nanotech. 18, 1--11.
Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.
Tehrani, S., Slaughter, J. M., Deherrera, M., Engel, B. N., Rizzo, N. D., Durlam, M., Dave, R. W., Janesky, J., Butcher, B., Smith, K., and Grynkewich, G. 2003. Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE 91, 703--714.
S. Trimberger , D. Carberry , A. Johnson , J. Wong, A time-multiplexed FPGA, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.22, April 16-18, 1997
Tu, D., Liu, M., Wang, W., and Haruehanroengra, S. 2007. Three-dimensional CMOL: Three-dimensional integration of CMOS/nanomaterial hybrid digital circuits. Micro Nano Lett. 2, 40--45.
Ventrice, D., Fantini, P., Redaelli, A., Pirovano, A., Benvenuti, A., and Pellizzer, F. 2007. A phase change memory compact model for multilevel applications. IEEE Elect. Dev. Lett. 28, 973--975.
Masakazu Yamashina , Masato Motomura, Reconfigurable computing: its concept and a practical embodiment using newly developed dynamically reconfigurable logic (DRL) LSI: invited talk, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.329-332, January 2000, Yokohama, Japan[doi>10.1145/368434.368666]
Yu, R. 2008. High density 3D integration. In Proceedings of the International Conference on Electronic Packaging Technology & High Density Packaging. 1--10.
Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]
Wei Zhang , Niraj K. Jha , Li Shang, NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147091]
Wei Zhang , Niraj K. Jha , Li Shang, Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.4, p.1-27, November 2009[doi>10.1145/1629091.1629093]
Wei Zhang , Niraj K. Jha , Li Shang, A hybrid Nano/CMOS dynamically reconfigurable system—Part II: Design optimization flow, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.3, p.1-31, August 2009[doi>10.1145/1568485.1568487]
Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]
Wei Zhang , Niraj K. Jha , Li Shang, A hybrid nano/CMOS dynamically reconfigurable system—Part I: Architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.4, p.1-30, November 2009[doi>10.1145/1629091.1629092]
Zhao, W., Belhaire, E., and Mistral, Q. 2006. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design. In Proceedings of the IEEE International Behavioral Modeling and Simulation Workshop. 40--43.
Changyun Zhu , Zhenyu (Peter) Gu , Li Shang , Robert P. Dick , Robert G. Knobel, Towards an ultra-low-power architecture using single-electron tunneling transistors, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278560]
