<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xcku11p-ffve1517-3-e">
<pins>
	<!-- clocks -->
	<pin index="0" name="CLK_100M_N" iostandard="LVDS_25" loc="D7"/>
	<pin index="1" name="CLK_100M_P" iostandard="LVDS_25" loc="D8"/>
	<pin index="2" name="CLK_250M_N" iostandard="LVDS_25" loc="C9"/>
	<pin index="3" name="CLK_250M_P" iostandard="LVDS_25" loc="C10"/>
	<pin index="4" name="CLK_400M_N" iostandard="LVDS_25" loc="D10"/>
	<pin index="5" name="CLK_400M_P" iostandard="LVDS_25" loc="D11"/>

	<!-- UART -->
	<pin index="12" name="UART_RX" iostandard="LVCMOS33" loc="B14"/>
	<pin index="13" name="UART_TX" iostandard="LVCMOS33" loc="C13"/>

	<!-- I2C -->
	<pin index="14" name="I2C_SCL" iostandard="LVCMOS33" loc="D12"/>
	<pin index="15" name="I2C_SDA" iostandard="LVCMOS33" loc="D13"/>

	<!-- LEDS -->
	<pin index="16" name="LED1" iostandard="LVCMOS33" loc="H12"/>
	<pin index="17" name="LED2" iostandard="LVCMOS33" loc="H13"/>
	<pin index="18" name="LED3" iostandard="LVCMOS33" loc="J12"/>
	<pin index="19" name="LED4" iostandard="LVCMOS33" loc="J13"/>

	<!-- QSFP -->
	<pin index="20" name="QSFPA_INITMODE" iostandard="LVCMOS33" loc="A14"/>
	<pin index="21" name="QSFPA_INTL" iostandard="LVCMOS33" loc="A13"/>
	<pin index="22" name="QSFPA_MODPRSL" iostandard="LVCMOS33" loc="A12"/>
	<pin index="23" name="QSFPA_MODSELL" iostandard="LVCMOS33" loc="F11"/>
	<pin index="24" name="QSFPA_RESETL" iostandard="LVCMOS33" loc="G12"/>
	<pin index="25" name="QSFPA_SCL" iostandard="LVCMOS33" loc="F13"/>
	<pin index="26" name="QSFPA_SDA" iostandard="LVCMOS33" loc="E13"/>
	<pin index="27" name="QSFPA_VS1" iostandard="LVCMOS33" loc="G11"/>
	<pin index="28" name="QSFPA_VS2" iostandard="LVCMOS33" loc="F12"/>
	<pin index="29" name="QSFPA_VS3" iostandard="LVCMOS33" loc="E11"/>
	<pin index="30" name="QSFPB_INITMODE" iostandard="LVCMOS33" loc="A6"/>
	<pin index="31" name="QSFPB_INTL" iostandard="LVCMOS33" loc="A4"/>
	<pin index="32" name="QSFPB_MODPRSL" iostandard="LVCMOS33" loc="A3"/>
	<pin index="33" name="QSFPB_MODSELL" iostandard="LVCMOS33" loc="C3"/>
	<pin index="34" name="QSFPB_RESETL" iostandard="LVCMOS33" loc="B4"/>
	<pin index="35" name="QSFPB_SCL" iostandard="LVCMOS33" loc="B2"/>
	<pin index="36" name="QSFPB_SDA" iostandard="LVCMOS33" loc="D2"/>
	<pin index="37" name="QSFPB_VS1" iostandard="LVCMOS33" loc="B5"/>
	<pin index="38" name="QSFPB_VS2" iostandard="LVCMOS33" loc="C2"/>
	<pin index="39" name="QSFPB_VS3" iostandard="LVCMOS33" loc="E1"/>
	<pin index="40" name="CLK_QSFP_I2C_SCL" iostandard="LVCMOS33" loc="B12"/>
	<pin index="41" name="CLK_QSFP_I2C_SDA" iostandard="LVCMOS33" loc="C12"/>
	<pin index="42" name="CLK1_QSFP_N" loc="V28"/>
	<pin index="43" name="CLK1_QSFP_P" loc="V27"/>
	<pin index="44" name="CLK2_QSFP_N" loc="T28"/>
	<pin index="45" name="CLK2_QSFP_P" loc="T27"/>
	<pin index="46" name="CLK3_QSFP_N" loc="AB28"/>
	<pin index="47" name="CLK3_QSFP_P" loc="AB27"/>
	<pin index="48" name="CLK4_QSFP_N" loc="Y28"/>
	<pin index="49" name="CLK4_QSFP_P" loc="Y27"/>
	<pin index="50" name="QSFPA_RX1N" loc="T37"/>
	<pin index="51" name="QSFPA_RX1P" loc="T36"/>
	<pin index="52" name="QSFPA_RX2N" loc="R39"/>
	<pin index="53" name="QSFPA_RX2P" loc="R38"/>
	<pin index="54" name="QSFPA_RX3N" loc="P37"/>
	<pin index="55" name="QSFPA_RX3P" loc="P36"/>
	<pin index="56" name="QSFPA_RX4N" loc="N39"/>
	<pin index="57" name="QSFPA_RX4P" loc="N38"/>
	<pin index="58" name="QSFPA_RX5N" loc="M37"/>
	<pin index="59" name="QSFPA_RX5P" loc="M36"/>
	<pin index="60" name="QSFPA_RX6N" loc="L39"/>
	<pin index="61" name="QSFPA_RX6P" loc="L38"/>
	<pin index="62" name="QSFPA_RX7N" loc="K37"/>
	<pin index="63" name="QSFPA_RX7P" loc="K36"/>
	<pin index="64" name="QSFPA_RX8N" loc="J39"/>
	<pin index="65" name="QSFPA_RX8P" loc="J38"/>
	<pin index="66" name="QSFPA_TX1N" loc="P32"/>
	<pin index="67" name="QSFPA_TX1P" loc="P31"/>
	<pin index="68" name="QSFPA_TX2N" loc="N34"/>
	<pin index="69" name="QSFPA_TX2P" loc="N33"/>
	<pin index="70" name="QSFPA_TX3N" loc="M32"/>
	<pin index="71" name="QSFPA_TX3P" loc="M31"/>
	<pin index="72" name="QSFPA_TX4N" loc="L34"/>
	<pin index="73" name="QSFPA_TX4P" loc="L33"/>
	<pin index="74" name="QSFPA_TX5N" loc="J34"/>
	<pin index="75" name="QSFPA_TX5P" loc="J33"/>
	<pin index="76" name="QSFPA_TX6N" loc="G34"/>
	<pin index="77" name="QSFPA_TX6P" loc="G33"/>
	<pin index="78" name="QSFPA_TX7N" loc="F36"/>
	<pin index="79" name="QSFPA_TX7P" loc="F35"/>
	<pin index="80" name="QSFPA_TX8N" loc="E34"/>
	<pin index="81" name="QSFPA_TX8P" loc="E33"/>
	<pin index="82" name="QSFPB_RX1N" loc="AD37"/>
	<pin index="83" name="QSFPB_RX1P" loc="AD36"/>
	<pin index="84" name="QSFPB_RX2N" loc="AC39"/>
	<pin index="85" name="QSFPB_RX2P" loc="AC38"/>
	<pin index="86" name="QSFPB_RX3N" loc="AB37"/>
	<pin index="87" name="QSFPB_RX3P" loc="AB36"/>
	<pin index="88" name="QSFPB_RX4N" loc="AA39"/>
	<pin index="89" name="QSFPB_RX4P" loc="AA38"/>
	<pin index="90" name="QSFPB_RX5N" loc="Y37"/>
	<pin index="91" name="QSFPB_RX5P" loc="Y36"/>
	<pin index="92" name="QSFPB_RX6N" loc="W39"/>
	<pin index="93" name="QSFPB_RX6P" loc="W38"/>
	<pin index="94" name="QSFPB_RX7N" loc="V37"/>
	<pin index="95" name="QSFPB_RX7P" loc="V36"/>
	<pin index="96" name="QSFPB_RX8N" loc="U39"/>
	<pin index="97" name="QSFPB_RX8P" loc="U38"/>
	<pin index="98" name="QSFPB_TX1N" loc="AB32"/>
	<pin index="99" name="QSFPB_TX1P" loc="AB31"/>
	<pin index="100" name="QSFPB_TX2N" loc="AA34"/>
	<pin index="101" name="QSFPB_TX2P" loc="AA33"/>
	<pin index="102" name="QSFPB_TX3N" loc="Y32"/>
	<pin index="103" name="QSFPB_TX3P" loc="Y31"/>
	<pin index="104" name="QSFPB_TX4N" loc="W34"/>
	<pin index="105" name="QSFPB_TX4P" loc="W33"/>
	<pin index="106" name="QSFPB_TX5N" loc="V32"/>
	<pin index="107" name="QSFPB_TX5P" loc="V31"/>
	<pin index="108" name="QSFPB_TX6N" loc="U34"/>
	<pin index="109" name="QSFPB_TX6P" loc="U33"/>
	<pin index="110" name="QSFPB_TX7N" loc="T32"/>
	<pin index="111" name="QSFPB_TX7P" loc="T31"/>
	<pin index="112" name="QSFPB_TX8N" loc="R34"/>
	<pin index="113" name="QSFPB_TX8P" loc="R33"/>

	<!-- PCIE -->
	<pin index="114" name="PCIE_PERST" iostandard="LVCMOS12" loc="AP10"/>
	<pin index="115" name="PCIE_CREFCLK0_N" loc="AH9"/>
	<pin index="116" name="PCIE_CREFCLK0_P" loc="AH10"/>
	<pin index="117" name="PCIE_CREFCLK1_N" loc="AG11"/>
	<pin index="118" name="PCIE_CREFCLK1_P" loc="AG12"/>
	<pin index="119" name="PCIE_RXC0_N" loc="AD1"/>
	<pin index="120" name="PCIE_RXC0_P" loc="AD2"/>
	<pin index="121" name="PCIE_RXC1_N" loc="AE3"/>
	<pin index="122" name="PCIE_RXC1_P" loc="AE4"/>
	<pin index="123" name="PCIE_RXC2_N" loc="AF1"/>
	<pin index="124" name="PCIE_RXC2_P" loc="AF2"/>
	<pin index="125" name="PCIE_RXC3_N" loc="AG3"/>
	<pin index="126" name="PCIE_RXC3_P" loc="AG4"/>
	<pin index="127" name="PCIE_RXC4_N" loc="AH1"/>
	<pin index="128" name="PCIE_RXC4_P" loc="AH2"/>
	<pin index="129" name="PCIE_RXC5_N" loc="AJ3"/>
	<pin index="130" name="PCIE_RXC5_P" loc="AJ4"/>
	<pin index="131" name="PCIE_RXC6_N" loc="AK1"/>
	<pin index="132" name="PCIE_RXC6_P" loc="AK2"/>
	<pin index="133" name="PCIE_RXC7_N" loc="AL3"/>
	<pin index="134" name="PCIE_RXC7_P" loc="AL4"/>
	<pin index="135" name="PCIE_RXC8_N" loc="AM1"/>
	<pin index="136" name="PCIE_RXC8_P" loc="AM2"/>
	<pin index="137" name="PCIE_RXC9_N" loc="AN3"/>
	<pin index="138" name="PCIE_RXC9_P" loc="AN4"/>
	<pin index="139" name="PCIE_RXC10_N" loc="AP1"/>
	<pin index="140" name="PCIE_RXC10_P" loc="AP2"/>
	<pin index="141" name="PCIE_RXC11_N" loc="AR3"/>
	<pin index="142" name="PCIE_RXC11_P" loc="AR4"/>
	<pin index="143" name="PCIE_RXC12_N" loc="AT1"/>
	<pin index="144" name="PCIE_RXC12_P" loc="AT2"/>
	<pin index="145" name="PCIE_RXC13_N" loc="AU3"/>
	<pin index="146" name="PCIE_RXC13_P" loc="AU4"/>
	<pin index="147" name="PCIE_RXC14_N" loc="AV1"/>
	<pin index="148" name="PCIE_RXC14_P" loc="AV2"/>
	<pin index="149" name="PCIE_RXC15_N" loc="AW3"/>
	<pin index="150" name="PCIE_RXC15_P" loc="AW4"/>
	<pin index="151" name="PCIE_TXC0_N" loc="AD5"/>
	<pin index="152" name="PCIE_TXC0_P" loc="AD6"/>
	<pin index="153" name="PCIE_TXC1_N" loc="AE7"/>
	<pin index="154" name="PCIE_TXC1_P" loc="AE8"/>
	<pin index="155" name="PCIE_TXC2_N" loc="AF5"/>
	<pin index="156" name="PCIE_TXC2_P" loc="AF6"/>
	<pin index="157" name="PCIE_TXC3_N" loc="AG7"/>
	<pin index="158" name="PCIE_TXC3_P" loc="AG8"/>
	<pin index="159" name="PCIE_TXC4_N" loc="AH5"/>
	<pin index="160" name="PCIE_TXC4_P" loc="AH6"/>
	<pin index="161" name="PCIE_TXC5_N" loc="AJ7"/>
	<pin index="162" name="PCIE_TXC5_P" loc="AJ8"/>
	<pin index="163" name="PCIE_TXC6_N" loc="AK5"/>
	<pin index="164" name="PCIE_TXC6_P" loc="AK6"/>
	<pin index="165" name="PCIE_TXC7_N" loc="AL7"/>
	<pin index="166" name="PCIE_TXC7_P" loc="AL8"/>
	<pin index="167" name="PCIE_TXC8_N" loc="AM5"/>
	<pin index="168" name="PCIE_TXC8_P" loc="AM6"/>
	<pin index="169" name="PCIE_TXC9_N" loc="AN7"/>
	<pin index="170" name="PCIE_TXC9_P" loc="AN8"/>
	<pin index="171" name="PCIE_TXC10_N" loc="AP5"/>
	<pin index="172" name="PCIE_TXC10_P" loc="AP6"/>
	<pin index="173" name="PCIE_TXC11_N" loc="AR7"/>
	<pin index="174" name="PCIE_TXC11_P" loc="AR8"/>
	<pin index="175" name="PCIE_TXC12_N" loc="AT5"/>
	<pin index="176" name="PCIE_TXC12_P" loc="AT6"/>
	<pin index="177" name="PCIE_TXC13_N" loc="AU7"/>
	<pin index="178" name="PCIE_TXC13_P" loc="AU8"/>
	<pin index="179" name="PCIE_TXC14_N" loc="AV5"/>
	<pin index="180" name="PCIE_TXC14_P" loc="AV6"/>
	<pin index="181" name="PCIE_TXC15_N" loc="AW7"/>
	<pin index="182" name="PCIE_TXC15_P" loc="AW8"/>

	<!-- SODIMM -->
	<pin index="183" name="FPGA_SODIMM_SCL" iostandard="LVCMOS25" loc="F6"/>
	<pin index="184" name="FPGA_SODIMM_SDA" iostandard="LVCMOS25" loc="E6"/>
	<pin index="185" name="CLK_DDR4_200M_N" iostandard="DIFF_HSTL_I" loc="AM20"/>
	<pin index="186" name="CLK_DDR4_200M_P" iostandard="DIFF_HSTL_I" loc="AL20"/>
	<pin index="187" name="FPGA_SODIMM_A00" iostandard="LVCMOS12" loc="AR18"/>
	<pin index="188" name="FPGA_SODIMM_A01" iostandard="LVCMOS12" loc="AT22"/>
	<pin index="189" name="FPGA_SODIMM_A02" iostandard="LVCMOS12" loc="AW19"/>
	<pin index="190" name="FPGA_SODIMM_A03" iostandard="LVCMOS12" loc="AK21"/>
	<pin index="191" name="FPGA_SODIMM_A04" iostandard="LVCMOS12" loc="AL22"/>
	<pin index="192" name="FPGA_SODIMM_A05" iostandard="LVCMOS12" loc="AU19"/>
	<pin index="193" name="FPGA_SODIMM_A06" iostandard="LVCMOS12" loc="AN20"/>
	<pin index="194" name="FPGA_SODIMM_A07" iostandard="LVCMOS12" loc="AL21"/>
	<pin index="195" name="FPGA_SODIMM_A08" iostandard="LVCMOS12" loc="AT20"/>
	<pin index="196" name="FPGA_SODIMM_A09" iostandard="LVCMOS12" loc="AP20"/>
	<pin index="197" name="FPGA_SODIMM_A10" iostandard="LVCMOS12" loc="AV20"/>
	<pin index="198" name="FPGA_SODIMM_A11" iostandard="LVCMOS12" loc="AW18"/>
	<pin index="199" name="FPGA_SODIMM_A12" iostandard="LVCMOS12" loc="AT19"/>
	<pin index="200" name="FPGA_SODIMM_A13" iostandard="LVCMOS12" loc="AV22"/>
	<pin index="201" name="FPGA_SODIMM_A14" iostandard="LVCMOS12" loc="AR21"/>
	<pin index="202" name="FPGA_SODIMM_A15" iostandard="LVCMOS12" loc="AW21"/>
	<pin index="203" name="FPGA_SODIMM_A16" iostandard="LVCMOS12" loc="AV21"/>
	<pin index="204" name="FPGA_SODIMM_ACT_N" iostandard="LVCMOS12" loc="AV18"/>
	<pin index="205" name="FPGA_SODIMM_ALERT_N" iostandard="LVCMOS12" loc="AW10"/>
	<pin index="206" name="FPGA_SODIMM_BA0" iostandard="LVCMOS12" loc="AW20"/>
	<pin index="207" name="FPGA_SODIMM_BA1" iostandard="LVCMOS12" loc="AN21"/>
	<pin index="208" name="FPGA_SODIMM_BG0" iostandard="LVCMOS12" loc="AP18"/>
	<pin index="209" name="FPGA_SODIMM_BG1" iostandard="LVCMOS12" loc="AU18"/>
	<pin index="210" name="FPGA_SODIMM_CB0" iostandard="LVCMOS12" loc="AM18"/>
	<pin index="211" name="FPGA_SODIMM_CB1" iostandard="LVCMOS12" loc="AJ18"/>
	<pin index="212" name="FPGA_SODIMM_CB2" iostandard="LVCMOS12" loc="AJ19"/>
	<pin index="213" name="FPGA_SODIMM_CB3" iostandard="LVCMOS12" loc="AH18"/>
	<pin index="214" name="FPGA_SODIMM_CB4" iostandard="LVCMOS12" loc="AM17"/>
	<pin index="215" name="FPGA_SODIMM_CB5" iostandard="LVCMOS12" loc="AJ20"/>
	<pin index="216" name="FPGA_SODIMM_CB6" iostandard="LVCMOS12" loc="AM19"/>
	<pin index="217" name="FPGA_SODIMM_CB7" iostandard="LVCMOS12" loc="AL19"/>
	<pin index="218" name="FPGA_SODIMM_CK0" iostandard="LVCMOS12" loc="AT17"/>
	<pin index="219" name="FPGA_SODIMM_CK1" iostandard="LVCMOS12" loc="AP19"/>
	<pin index="220" name="FPGA_SODIMM_CK_N0" iostandard="LVCMOS12" loc="AU17"/>
	<pin index="221" name="FPGA_SODIMM_CK_N1" iostandard="LVCMOS12" loc="AR19"/>
	<pin index="222" name="FPGA_SODIMM_CKE0" iostandard="LVCMOS12" loc="AN18"/>
	<pin index="223" name="FPGA_SODIMM_CKE1" iostandard="LVCMOS12" loc="AU20"/>
	<pin index="224" name="FPGA_SODIMM_CS0" iostandard="LVCMOS12" loc="AP21"/>
	<pin index="225" name="FPGA_SODIMM_CS1" iostandard="LVCMOS12" loc="AN22"/>
	<pin index="226" name="FPGA_SODIMM_CS2" iostandard="LVCMOS12" loc="AU22"/>
	<pin index="227" name="FPGA_SODIMM_CS3" iostandard="LVCMOS12" loc="AJ21"/>
	<pin index="228" name="FPGA_SODIMM_DM0" iostandard="LVCMOS12" loc="AL15"/>
	<pin index="229" name="FPGA_SODIMM_DM1" iostandard="LVCMOS12" loc="AT12"/>
	<pin index="230" name="FPGA_SODIMM_DM2" iostandard="LVCMOS12" loc="AV16"/>
	<pin index="231" name="FPGA_SODIMM_DM3" iostandard="LVCMOS12" loc="AW11"/>
	<pin index="232" name="FPGA_SODIMM_DM4" iostandard="LVCMOS12" loc="AL25"/>
	<pin index="233" name="FPGA_SODIMM_DM5" iostandard="LVCMOS12" loc="AR23"/>
	<pin index="234" name="FPGA_SODIMM_DM6" iostandard="LVCMOS12" loc="AM23"/>
	<pin index="235" name="FPGA_SODIMM_DM7" iostandard="LVCMOS12" loc="AW23"/>
	<pin index="236" name="FPGA_SODIMM_DM8" iostandard="LVCMOS12" loc="AH21"/>
	<pin index="237" name="FPGA_SODIMM_DQ00" iostandard="LVCMOS12" loc="AK14"/>
	<pin index="238" name="FPGA_SODIMM_DQ01" iostandard="LVCMOS12" loc="AK16"/>
	<pin index="239" name="FPGA_SODIMM_DQ02" iostandard="LVCMOS12" loc="AN15"/>
	<pin index="240" name="FPGA_SODIMM_DQ03" iostandard="LVCMOS12" loc="AJ16"/>
	<pin index="241" name="FPGA_SODIMM_DQ04" iostandard="LVCMOS12" loc="AJ14"/>
	<pin index="242" name="FPGA_SODIMM_DQ05" iostandard="LVCMOS12" loc="AJ15"/>
	<pin index="243" name="FPGA_SODIMM_DQ06" iostandard="LVCMOS12" loc="AM15"/>
	<pin index="244" name="FPGA_SODIMM_DQ07" iostandard="LVCMOS12" loc="AL16"/>
	<pin index="245" name="FPGA_SODIMM_DQ08" iostandard="LVCMOS12" loc="AR12"/>
	<pin index="246" name="FPGA_SODIMM_DQ09" iostandard="LVCMOS12" loc="AP11"/>
	<pin index="247" name="FPGA_SODIMM_DQ10" iostandard="LVCMOS12" loc="AM14"/>
	<pin index="248" name="FPGA_SODIMM_DQ11" iostandard="LVCMOS12" loc="AP13"/>
	<pin index="249" name="FPGA_SODIMM_DQ12" iostandard="LVCMOS12" loc="AR11"/>
	<pin index="250" name="FPGA_SODIMM_DQ13" iostandard="LVCMOS12" loc="AM13"/>
	<pin index="251" name="FPGA_SODIMM_DQ14" iostandard="LVCMOS12" loc="AR13"/>
	<pin index="252" name="FPGA_SODIMM_DQ15" iostandard="LVCMOS12" loc="AN13"/>
	<pin index="253" name="FPGA_SODIMM_DQ16" iostandard="LVCMOS12" loc="AW15"/>
	<pin index="254" name="FPGA_SODIMM_DQ17" iostandard="LVCMOS12" loc="AR14"/>
	<pin index="255" name="FPGA_SODIMM_DQ18" iostandard="LVCMOS12" loc="AU15"/>
	<pin index="256" name="FPGA_SODIMM_DQ19" iostandard="LVCMOS12" loc="AP14"/>
	<pin index="257" name="FPGA_SODIMM_DQ20" iostandard="LVCMOS12" loc="AT14"/>
	<pin index="258" name="FPGA_SODIMM_DQ21" iostandard="LVCMOS12" loc="AP15"/>
	<pin index="259" name="FPGA_SODIMM_DQ22" iostandard="LVCMOS12" loc="AV15"/>
	<pin index="260" name="FPGA_SODIMM_DQ23" iostandard="LVCMOS12" loc="AT15"/>
	<pin index="261" name="FPGA_SODIMM_DQ24" iostandard="LVCMOS12" loc="AU12"/>
	<pin index="262" name="FPGA_SODIMM_DQ25" iostandard="LVCMOS12" loc="AW13"/>
	<pin index="263" name="FPGA_SODIMM_DQ26" iostandard="LVCMOS12" loc="AW14"/>
	<pin index="264" name="FPGA_SODIMM_DQ27" iostandard="LVCMOS12" loc="AV12"/>
	<pin index="265" name="FPGA_SODIMM_DQ28" iostandard="LVCMOS12" loc="AU13"/>
	<pin index="266" name="FPGA_SODIMM_DQ29" iostandard="LVCMOS12" loc="AU14"/>
	<pin index="267" name="FPGA_SODIMM_DQ30" iostandard="LVCMOS12" loc="AV13"/>
	<pin index="268" name="FPGA_SODIMM_DQ31" iostandard="LVCMOS12" loc="AV11"/>
	<pin index="269" name="FPGA_SODIMM_DQ32" iostandard="LVCMOS12" loc="AL27"/>
	<pin index="270" name="FPGA_SODIMM_DQ33" iostandard="LVCMOS12" loc="AK26"/>
	<pin index="271" name="FPGA_SODIMM_DQ34" iostandard="LVCMOS12" loc="AJ28"/>
	<pin index="272" name="FPGA_SODIMM_DQ35" iostandard="LVCMOS12" loc="AK28"/>
	<pin index="273" name="FPGA_SODIMM_DQ36" iostandard="LVCMOS12" loc="AN26"/>
	<pin index="274" name="FPGA_SODIMM_DQ37" iostandard="LVCMOS12" loc="AJ26"/>
	<pin index="275" name="FPGA_SODIMM_DQ38" iostandard="LVCMOS12" loc="AN27"/>
	<pin index="276" name="FPGA_SODIMM_DQ39" iostandard="LVCMOS12" loc="AK27"/>
	<pin index="277" name="FPGA_SODIMM_DQ40" iostandard="LVCMOS12" loc="AN25"/>
	<pin index="278" name="FPGA_SODIMM_DQ41" iostandard="LVCMOS12" loc="AP23"/>
	<pin index="279" name="FPGA_SODIMM_DQ42" iostandard="LVCMOS12" loc="AP24"/>
	<pin index="280" name="FPGA_SODIMM_DQ43" iostandard="LVCMOS12" loc="AT25"/>
	<pin index="281" name="FPGA_SODIMM_DQ44" iostandard="LVCMOS12" loc="AP26"/>
	<pin index="282" name="FPGA_SODIMM_DQ45" iostandard="LVCMOS12" loc="AN23"/>
	<pin index="283" name="FPGA_SODIMM_DQ46" iostandard="LVCMOS12" loc="AP25"/>
	<pin index="284" name="FPGA_SODIMM_DQ47" iostandard="LVCMOS12" loc="AT26"/>
	<pin index="285" name="FPGA_SODIMM_DQ48" iostandard="LVCMOS12" loc="AK22"/>
	<pin index="286" name="FPGA_SODIMM_DQ49" iostandard="LVCMOS12" loc="AH23"/>
	<pin index="287" name="FPGA_SODIMM_DQ50" iostandard="LVCMOS12" loc="AL24"/>
	<pin index="288" name="FPGA_SODIMM_DQ51" iostandard="LVCMOS12" loc="AK24"/>
	<pin index="289" name="FPGA_SODIMM_DQ52" iostandard="LVCMOS12" loc="AJ24"/>
	<pin index="290" name="FPGA_SODIMM_DQ53" iostandard="LVCMOS12" loc="AJ23"/>
	<pin index="291" name="FPGA_SODIMM_DQ54" iostandard="LVCMOS12" loc="AK23"/>
	<pin index="292" name="FPGA_SODIMM_DQ55" iostandard="LVCMOS12" loc="AM25"/>
	<pin index="293" name="FPGA_SODIMM_DQ56" iostandard="LVCMOS12" loc="AU23"/>
	<pin index="294" name="FPGA_SODIMM_DQ57" iostandard="LVCMOS12" loc="AV27"/>
	<pin index="295" name="FPGA_SODIMM_DQ58" iostandard="LVCMOS12" loc="AT24"/>
	<pin index="296" name="FPGA_SODIMM_DQ59" iostandard="LVCMOS12" loc="AV26"/>
	<pin index="297" name="FPGA_SODIMM_DQ60" iostandard="LVCMOS12" loc="AW25"/>
	<pin index="298" name="FPGA_SODIMM_DQ61" iostandard="LVCMOS12" loc="AV23"/>
	<pin index="299" name="FPGA_SODIMM_DQ62" iostandard="LVCMOS12" loc="AU24"/>
	<pin index="300" name="FPGA_SODIMM_DQ63" iostandard="LVCMOS12" loc="AW26"/>
	<pin index="301" name="FPGA_SODIMM_DQS_N0" iostandard="LVCMOS12" loc="AL17"/>
	<pin index="302" name="FPGA_SODIMM_DQS_N1" iostandard="LVCMOS12" loc="AN12"/>
	<pin index="303" name="FPGA_SODIMM_DQS_N2" iostandard="LVCMOS12" loc="AR16"/>
	<pin index="304" name="FPGA_SODIMM_DQS_N3" iostandard="LVCMOS12" loc="AV10"/>
	<pin index="305" name="FPGA_SODIMM_DQS_N4" iostandard="LVCMOS12" loc="AH27"/>
	<pin index="306" name="FPGA_SODIMM_DQS_N5" iostandard="LVCMOS12" loc="AR27"/>
	<pin index="307" name="FPGA_SODIMM_DQS_N6" iostandard="LVCMOS12" loc="AJ25"/>
	<pin index="308" name="FPGA_SODIMM_DQS_N7" iostandard="LVCMOS12" loc="AV25"/>
	<pin index="309" name="FPGA_SODIMM_DQS_N8" iostandard="LVCMOS12" loc="AK18"/>
	<pin index="310" name="FPGA_SODIMM_DQS_P0" iostandard="LVCMOS12" loc="AK17"/>
	<pin index="311" name="FPGA_SODIMM_DQS_P1" iostandard="LVCMOS12" loc="AM12"/>
	<pin index="312" name="FPGA_SODIMM_DQS_P2" iostandard="LVCMOS12" loc="AP16"/>
	<pin index="313" name="FPGA_SODIMM_DQS_P3" iostandard="LVCMOS12" loc="AU10"/>
	<pin index="314" name="FPGA_SODIMM_DQS_P4" iostandard="LVCMOS12" loc="AH26"/>
	<pin index="315" name="FPGA_SODIMM_DQS_P5" iostandard="LVCMOS12" loc="AR26"/>
	<pin index="316" name="FPGA_SODIMM_DQS_P6" iostandard="LVCMOS12" loc="AH25"/>
	<pin index="317" name="FPGA_SODIMM_DQS_P7" iostandard="LVCMOS12" loc="AU25"/>
	<pin index="318" name="FPGA_SODIMM_DQS_P8" iostandard="LVCMOS12" loc="AK19"/>
	<pin index="319" name="FPGA_SODIMM_EVENT_N" iostandard="LVCMOS12" loc="AR17"/>
	<pin index="320" name="FPGA_SODIMM_ODT0" iostandard="LVCMOS12" loc="AT21"/>
	<pin index="321" name="FPGA_SODIMM_ODT1" iostandard="LVCMOS12" loc="AR22"/>
	<pin index="322" name="FPGA_SODIMM_PARITY" iostandard="LVCMOS12" loc="AM22"/>
	<pin index="323" name="FPGA_SODIMM_RST_N" iostandard="LVCMOS12" loc="AW16"/>
</pins>
</part_info>
