

================================================================
== Vivado HLS Report for 'stream_in_row_2'
================================================================
* Date:           Tue May 10 21:16:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.199 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      179| 4.000 ns | 0.716 us |    1|  179|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      177|      177|         3|          1|          1|   176|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    167|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        -|      -|     132|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     132|    296|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln321_fu_189_p2               |     *    |      0|  0|  40|           2|           8|
    |add_ln28_fu_201_p2                |     +    |      0|  0|  15|           8|           1|
    |add_ln321_fu_285_p2               |     +    |      0|  0|  17|          10|          10|
    |add_ln42_fu_275_p2                |     +    |      0|  0|  16|           9|           9|
    |peIdx_fu_233_p2                   |     +    |      0|  0|  15|           5|           1|
    |w_fu_227_p2                       |     +    |      0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_112                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_97                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln28_fu_195_p2               |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln29_fu_207_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln33_fu_221_p2               |   icmp   |      0|  0|   9|           4|           4|
    |select_ln28_1_fu_239_p3           |  select  |      0|  0|   5|           1|           5|
    |select_ln28_fu_213_p3             |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 167|          64|          60|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_peIdx_0_phi_fu_130_p4    |   9|          2|    5|         10|
    |ap_phi_reg_pp0_iter1_reg_V_reg_161  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_v1_V_reg_174   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_reg_V_reg_161  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_v1_V_reg_174   |   9|          2|   16|         32|
    |in_V_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_115              |   9|          2|    8|         16|
    |peIdx_0_reg_126                     |   9|          2|    5|         10|
    |v2_V_reg_138                        |   9|          2|   16|         32|
    |w_0_reg_150                         |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 129|         28|  106|        214|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln321_reg_355                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_reg_V_reg_161  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_v1_V_reg_174   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_reg_V_reg_161  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_v1_V_reg_174   |  16|   0|   16|          0|
    |icmp_ln28_reg_312                   |   1|   0|    1|          0|
    |icmp_ln28_reg_312_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln29_reg_321                   |   1|   0|    1|          0|
    |icmp_ln33_reg_331                   |   1|   0|    1|          0|
    |indvar_flatten_reg_115              |   8|   0|    8|          0|
    |mul_ln321_reg_307                   |   6|   0|   10|          4|
    |peIdx_0_reg_126                     |   5|   0|    5|          0|
    |select_ln28_1_reg_340               |   5|   0|    5|          0|
    |select_ln28_reg_326                 |   4|   0|    4|          0|
    |v2_V_reg_138                        |  16|   0|   16|          0|
    |w_0_reg_150                         |   4|   0|    4|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 132|   0|  136|          4|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | stream_in_row.2 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | stream_in_row.2 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | stream_in_row.2 | return value |
|ap_done                | out |    1| ap_ctrl_hs | stream_in_row.2 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | stream_in_row.2 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | stream_in_row.2 | return value |
|in_V_V_dout            |  in |   32|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n         |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read            | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|row_buffer_V_address1  | out |   10|  ap_memory |   row_buffer_V  |     array    |
|row_buffer_V_ce1       | out |    1|  ap_memory |   row_buffer_V  |     array    |
|row_buffer_V_we1       | out |    1|  ap_memory |   row_buffer_V  |     array    |
|row_buffer_V_d1        | out |   32|  ap_memory |   row_buffer_V  |     array    |
|skip_flag              |  in |    1|   ap_none  |    skip_flag    |    scalar    |
|rowBufferIdx_V         |  in |    2|   ap_none  |  rowBufferIdx_V |    scalar    |
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([704 x i32]* %row_buffer_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rowBufferIdx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rowBufferIdx_V)"   --->   Operation 8 'read' 'rowBufferIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)"   --->   Operation 9 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader119.preheader" [./src/conv2d_DSPopt.hpp:24]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i2 %rowBufferIdx_V_read to i10" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 11 'zext' 'zext_ln321' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.08ns)   --->   "%mul_ln321 = mul i10 %zext_ln321, 176" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 12 'mul' 'mul_ln321' <Predicate = (!skip_flag_read)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "br label %.preheader" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 13 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.97>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %.preheader119.preheader ], [ %add_ln28, %hls_label_48_end ]" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%peIdx_0 = phi i5 [ 0, %.preheader119.preheader ], [ %select_ln28_1, %hls_label_48_end ]" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 15 'phi' 'peIdx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%v2_V = phi i16 [ 0, %.preheader119.preheader ], [ %reg_V, %hls_label_48_end ]"   --->   Operation 16 'phi' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ 0, %.preheader119.preheader ], [ %w, %hls_label_48_end ]"   --->   Operation 17 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln28 = icmp eq i8 %indvar_flatten, -80" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 18 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.90ns)   --->   "%add_ln28 = add i8 %indvar_flatten, 1" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 19 'add' 'add_ln28' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.loopexit.loopexit, label %hls_label_48_begin" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln29 = icmp eq i4 %w_0, -5" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i4 0, i4 %w_0" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 22 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln33 = icmp eq i4 %select_ln28, -6" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 23 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln28)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "br i1 %icmp_ln33, label %hls_label_48_end, label %1" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 24 'br' <Predicate = (!icmp_ln28)> <Delay = 0.75>
ST_2 : Operation 25 [1/1] (0.86ns)   --->   "%w = add i4 %select_ln28, 1" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 25 'add' 'w' <Predicate = (!icmp_ln28)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.19>
ST_3 : Operation 26 [1/1] (0.87ns)   --->   "%peIdx = add i5 %peIdx_0, 1" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 26 'add' 'peIdx' <Predicate = (!icmp_ln28 & icmp_ln29)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.48ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i5 %peIdx, i5 %peIdx_0" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 27 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %select_ln28_1 to i9" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 28 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.75ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 29 'read' 'tmp_V' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%Part1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_V, i32 16, i32 31)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 30 'partselect' 'Part1_V' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%Part2_V = trunc i32 %tmp_V to i16" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 31 'trunc' 'Part2_V' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.75ns)   --->   "br label %hls_label_48_end" [./src/conv2d_DSPopt.hpp:35]   --->   Operation 32 'br' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 0.75>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln28, i4 0)" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %shl_ln to i9" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 34 'zext' 'zext_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.90ns)   --->   "%add_ln42 = add i9 %zext_ln42, %zext_ln28" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 35 'add' 'add_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln321_6 = zext i9 %add_ln42 to i10" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 36 'zext' 'zext_ln321_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.93ns)   --->   "%add_ln321 = add i10 %zext_ln321_6, %mul_ln321" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 37 'add' 'add_ln321' <Predicate = (!icmp_ln28)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 176, i64 176, i64 176)"   --->   Operation 38 'speclooptripcount' 'empty_86' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49996)" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 39 'specregionbegin' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:30]   --->   Operation 40 'specpipeline' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%reg_V = phi i16 [ %Part1_V, %1 ], [ 0, %hls_label_48_begin ]"   --->   Operation 41 'phi' 'reg_V' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%v1_V = phi i16 [ %Part2_V, %1 ], [ 0, %hls_label_48_begin ]"   --->   Operation 42 'phi' 'v1_V' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %v1_V, i16 %v2_V)" [./src/conv2d_DSPopt.hpp:39]   --->   Operation 43 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln321_7 = zext i10 %add_ln321 to i64" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 44 'zext' 'zext_ln321_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%row_buffer_V_addr = getelementptr [704 x i32]* %row_buffer_V, i64 0, i64 %zext_ln321_7" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 45 'getelementptr' 'row_buffer_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "store i32 %p_Result_s, i32* %row_buffer_V_addr, align 4" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 46 'store' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 672> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49996, i32 %tmp)" [./src/conv2d_DSPopt.hpp:44]   --->   Operation 47 'specregionend' 'empty' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 48 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 49 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:45]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ skip_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rowBufferIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 000000]
specmemcore_ln0     (specmemcore      ) [ 000000]
rowBufferIdx_V_read (read             ) [ 000000]
skip_flag_read      (read             ) [ 011111]
br_ln24             (br               ) [ 000000]
zext_ln321          (zext             ) [ 000000]
mul_ln321           (mul              ) [ 001110]
br_ln28             (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
peIdx_0             (phi              ) [ 001100]
v2_V                (phi              ) [ 001110]
w_0                 (phi              ) [ 001000]
icmp_ln28           (icmp             ) [ 001110]
add_ln28            (add              ) [ 011110]
br_ln28             (br               ) [ 000000]
icmp_ln29           (icmp             ) [ 001100]
select_ln28         (select           ) [ 001100]
icmp_ln33           (icmp             ) [ 001110]
br_ln33             (br               ) [ 001110]
w                   (add              ) [ 011110]
peIdx               (add              ) [ 000000]
select_ln28_1       (select           ) [ 011010]
zext_ln28           (zext             ) [ 000000]
tmp_V               (read             ) [ 000000]
Part1_V             (partselect       ) [ 001110]
Part2_V             (trunc            ) [ 001110]
br_ln35             (br               ) [ 001110]
shl_ln              (bitconcatenate   ) [ 000000]
zext_ln42           (zext             ) [ 000000]
add_ln42            (add              ) [ 000000]
zext_ln321_6        (zext             ) [ 000000]
add_ln321           (add              ) [ 001010]
empty_86            (speclooptripcount) [ 000000]
tmp                 (specregionbegin  ) [ 000000]
specpipeline_ln30   (specpipeline     ) [ 000000]
reg_V               (phi              ) [ 011010]
v1_V                (phi              ) [ 001010]
p_Result_s          (bitconcatenate   ) [ 000000]
zext_ln321_7        (zext             ) [ 000000]
row_buffer_V_addr   (getelementptr    ) [ 000000]
store_ln42          (store            ) [ 000000]
empty               (specregionend    ) [ 000000]
br_ln29             (br               ) [ 011110]
br_ln0              (br               ) [ 000000]
ret_ln45            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_buffer_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="skip_flag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_flag"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rowBufferIdx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowBufferIdx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49996"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="rowBufferIdx_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowBufferIdx_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="skip_flag_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_flag_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_V_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="row_buffer_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_V_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln42_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="10" slack="0"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/4 "/>
</bind>
</comp>

<comp id="115" class="1005" name="indvar_flatten_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="1"/>
<pin id="117" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvar_flatten_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="peIdx_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="1"/>
<pin id="128" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="peIdx_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="peIdx_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="5" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="peIdx_0/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="v2_V_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="1"/>
<pin id="140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="v2_V_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="16" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="w_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="w_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="reg_V_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_V (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="reg_V_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="2"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reg_V/4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="v1_V_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="2"/>
<pin id="176" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="v1_V_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="2"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln321_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="mul_ln321_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="9" slack="0"/>
<pin id="192" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln321/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln28_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln28_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln29_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln28_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln33_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="w_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="peIdx_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="1"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="peIdx/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln28_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="1"/>
<pin id="243" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln28_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="Part1_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Part1_V/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="Part2_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Part2_V/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="1"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln42_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln42_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln321_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_6/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln321_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="10" slack="2"/>
<pin id="288" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Result_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="16" slack="2"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln321_7_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_7/4 "/>
</bind>
</comp>

<comp id="303" class="1005" name="skip_flag_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_flag_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="mul_ln321_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="2"/>
<pin id="309" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln321 "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln28_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="316" class="1005" name="add_ln28_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln29_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="326" class="1005" name="select_ln28_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="1"/>
<pin id="328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="331" class="1005" name="icmp_ln33_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="335" class="1005" name="w_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="340" class="1005" name="select_ln28_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="Part1_V_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="1"/>
<pin id="347" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Part1_V "/>
</bind>
</comp>

<comp id="350" class="1005" name="Part2_V_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="1"/>
<pin id="352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Part2_V "/>
</bind>
</comp>

<comp id="355" class="1005" name="add_ln321_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="1"/>
<pin id="357" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="76" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="172"><net_src comp="161" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="80" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="119" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="119" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="154" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="154" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="213" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="126" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="126" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="92" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="92" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="246" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="178" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="138" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="290" pin="3"/><net_sink comp="105" pin=4"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="306"><net_src comp="86" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="189" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="315"><net_src comp="195" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="201" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="324"><net_src comp="207" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="329"><net_src comp="213" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="334"><net_src comp="221" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="227" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="343"><net_src comp="239" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="348"><net_src comp="250" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="353"><net_src comp="260" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="358"><net_src comp="285" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="299" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: row_buffer_V | {4 }
 - Input state : 
	Port: stream_in_row.2 : in_V_V | {3 }
	Port: stream_in_row.2 : skip_flag | {1 }
	Port: stream_in_row.2 : rowBufferIdx_V | {1 }
  - Chain level:
	State 1
		mul_ln321 : 1
	State 2
		icmp_ln28 : 1
		add_ln28 : 1
		br_ln28 : 2
		icmp_ln29 : 1
		select_ln28 : 2
		icmp_ln33 : 3
		br_ln33 : 4
		w : 3
	State 3
		select_ln28_1 : 1
		zext_ln28 : 2
		zext_ln42 : 1
		add_ln42 : 3
		zext_ln321_6 : 4
		add_ln321 : 5
	State 4
		p_Result_s : 1
		row_buffer_V_addr : 1
		store_ln42 : 2
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln28_fu_201        |    0    |    0    |    15   |
|          |            w_fu_227            |    0    |    0    |    12   |
|    add   |          peIdx_fu_233          |    0    |    0    |    15   |
|          |         add_ln42_fu_275        |    0    |    0    |    15   |
|          |        add_ln321_fu_285        |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln321_fu_189        |    0    |    0    |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln28_fu_195        |    0    |    0    |    11   |
|   icmp   |        icmp_ln29_fu_207        |    0    |    0    |    9    |
|          |        icmp_ln33_fu_221        |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln28_fu_213       |    0    |    0    |    4    |
|          |      select_ln28_1_fu_239      |    0    |    0    |    5    |
|----------|--------------------------------|---------|---------|---------|
|          | rowBufferIdx_V_read_read_fu_80 |    0    |    0    |    0    |
|   read   |    skip_flag_read_read_fu_86   |    0    |    0    |    0    |
|          |        tmp_V_read_fu_92        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln321_fu_185       |    0    |    0    |    0    |
|          |        zext_ln28_fu_246        |    0    |    0    |    0    |
|   zext   |        zext_ln42_fu_271        |    0    |    0    |    0    |
|          |       zext_ln321_6_fu_281      |    0    |    0    |    0    |
|          |       zext_ln321_7_fu_299      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|         Part1_V_fu_250         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |         Part2_V_fu_260         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln_fu_264         |    0    |    0    |    0    |
|          |        p_Result_s_fu_290       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |    0    |   162   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    Part1_V_reg_345   |   16   |
|    Part2_V_reg_350   |   16   |
|   add_ln28_reg_316   |    8   |
|   add_ln321_reg_355  |   10   |
|   icmp_ln28_reg_312  |    1   |
|   icmp_ln29_reg_321  |    1   |
|   icmp_ln33_reg_331  |    1   |
|indvar_flatten_reg_115|    8   |
|   mul_ln321_reg_307  |   10   |
|    peIdx_0_reg_126   |    5   |
|     reg_V_reg_161    |   16   |
| select_ln28_1_reg_340|    5   |
|  select_ln28_reg_326 |    4   |
|skip_flag_read_reg_303|    1   |
|     v1_V_reg_174     |   16   |
|     v2_V_reg_138     |   16   |
|      w_0_reg_150     |    4   |
|       w_reg_335      |    4   |
+----------------------+--------+
|         Total        |   142  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| peIdx_0_reg_126 |  p0  |   2  |   5  |   10   ||    9    |
|   v2_V_reg_138  |  p0  |   2  |  16  |   32   ||    9    |
|  reg_V_reg_161  |  p0  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   74   ||  2.265  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   162  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   142  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   142  |   189  |
+-----------+--------+--------+--------+--------+
