<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: RegisterSpacePorts Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classRegisterSpacePorts.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">RegisterSpacePorts Entity Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for RegisterSpacePorts:</div>
<div class="dyncontent">
<div class="center"><img src="classRegisterSpacePorts__inherit__graph.png" border="0" usemap="#aRegisterSpacePorts_inherit__map" alt="Inheritance graph"/></div>
<map name="aRegisterSpacePorts_inherit__map" id="aRegisterSpacePorts_inherit__map">
<area shape="rect" title=" " alt="" coords="5,5,153,31"/>
<area shape="rect" href="classMain.html" title=" " alt="" coords="52,79,107,104"/>
<area shape="poly" title=" " alt="" coords="82,44,82,79,77,79,77,44"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for RegisterSpacePorts:</div>
<div class="dyncontent">
<div class="center"><img src="classRegisterSpacePorts__coll__graph.png" border="0" usemap="#aRegisterSpacePorts_coll__map" alt="Collaboration graph"/></div>
<map name="aRegisterSpacePorts_coll__map" id="aRegisterSpacePorts_coll__map">
<area shape="rect" title=" " alt="" coords="211,240,359,265"/>
<area shape="rect" title=" " alt="" coords="7,5,46,31"/>
<area shape="poly" title=" " alt="" coords="21,45,12,82,8,128,14,174,22,195,35,214,46,223,62,230,107,240,211,248,211,254,106,245,61,235,44,227,31,218,18,198,9,176,3,128,7,81,16,44"/>
<area shape="rect" title=" " alt="" coords="192,5,235,31"/>
<area shape="poly" title=" " alt="" coords="208,45,201,81,196,125,200,172,207,194,217,214,229,228,246,238,243,242,226,232,212,218,202,196,195,173,191,125,195,80,203,44"/>
<area shape="rect" title=" " alt="" coords="319,5,398,31"/>
<area shape="poly" title=" " alt="" coords="363,44,363,80,360,125,350,172,332,217,321,231,307,242,304,238,317,227,327,215,345,171,355,124,358,80,358,44"/>
<area shape="rect" title=" " alt="" coords="423,5,481,31"/>
<area shape="poly" title=" " alt="" coords="455,45,453,83,445,129,429,176,416,198,400,218,382,232,361,242,358,237,379,228,397,214,412,195,424,174,440,127,447,82,450,44"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html">RegisterSpacePorts.RegisterSpace</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4" id="r_ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa4b2b25246a821511120e3149b003563" id="r_aa4b2b25246a821511120e3149b003563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a241c3e72dd8024cc8ae831b1b2aed7db" id="r_a241c3e72dd8024cc8ae831b1b2aed7db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a241c3e72dd8024cc8ae831b1b2aed7db">STD_LOGIC_UNSIGNED</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ae00f3f04545af57582ff10609eee23e2" id="r_ae00f3f04545af57582ff10609eee23e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:ab04880be6f55c16b293b60e480469277" id="r_ab04880be6f55c16b293b60e480469277"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">ADDRESS_BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a50da91b765765ac486df1b41692e962f" id="r_a50da91b765765ac486df1b41692e962f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a50da91b765765ac486df1b41692e962f">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae106f17a2b73445119c8eb039d3e102e" id="r_ae106f17a2b73445119c8eb039d3e102e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abea3ba99a30e9ec500f700a2b0aeb364" id="r_abea3ba99a30e9ec500f700a2b0aeb364"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#abea3ba99a30e9ec500f700a2b0aeb364">Address</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a26380715be15ef36e3d4d084b74981a8" id="r_a26380715be15ef36e3d4d084b74981a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a26380715be15ef36e3d4d084b74981a8">DataIn</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aea6e0e01ad168b473cb387f15499a202" id="r_aea6e0e01ad168b473cb387f15499a202"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aea6e0e01ad168b473cb387f15499a202">DataOut</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaedb976ff338b98451c4e07c6affdcbb" id="r_aaedb976ff338b98451c4e07c6affdcbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aaedb976ff338b98451c4e07c6affdcbb">ReadReq</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a128010478b9222794d88868ed8d3ca54" id="r_a128010478b9222794d88868ed8d3ca54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a128010478b9222794d88868ed8d3ca54">WriteReq</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a30049bc4be278b34fb6a188d6340bc87" id="r_a30049bc4be278b34fb6a188d6340bc87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a30049bc4be278b34fb6a188d6340bc87">ReadAck</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a381cc36f2591bcdcbdcb85f8609d98d3" id="r_a381cc36f2591bcdcbdcb85f8609d98d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a381cc36f2591bcdcbdcb85f8609d98d3">WriteAck</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2ee2f511d70ab719c3ab8f3185e9f7a3" id="r_a2ee2f511d70ab719c3ab8f3185e9f7a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a2ee2f511d70ab719c3ab8f3185e9f7a3">SerialNumber</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6a72e5730d30547697ca3bec0dcf1168" id="r_a6a72e5730d30547697ca3bec0dcf1168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a6a72e5730d30547697ca3bec0dcf1168">BuildNumber</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3843ba8b7ad29e66ff9b833fb8518d6d" id="r_a3843ba8b7ad29e66ff9b833fb8518d6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a3843ba8b7ad29e66ff9b833fb8518d6d">HVEn1</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a500cb714e2cd00e781416d5bccba5c8a" id="r_a500cb714e2cd00e781416d5bccba5c8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a500cb714e2cd00e781416d5bccba5c8a">HVEn2</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa3d3f059081132417d2339c8f8579b14" id="r_aa3d3f059081132417d2339c8f8579b14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aa3d3f059081132417d2339c8f8579b14">PowernEnHV</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7d6a68dd6b54124929ed55f8386bcde6" id="r_a7d6a68dd6b54124929ed55f8386bcde6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a7d6a68dd6b54124929ed55f8386bcde6">DacSelectMaxti</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad1e98e0553f326749b0fbb6232805528" id="r_ad1e98e0553f326749b0fbb6232805528"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ad1e98e0553f326749b0fbb6232805528">FaultNegV</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6dce31eb139c8da4b3323de079231bd0" id="r_a6dce31eb139c8da4b3323de079231bd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a6dce31eb139c8da4b3323de079231bd0">Fault1V</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae856047510de83d1e13fbcf82abec9ed" id="r_ae856047510de83d1e13fbcf82abec9ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ae856047510de83d1e13fbcf82abec9ed">Fault2VA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aea3a1c3c230662fa15899c2ec919009a" id="r_aea3a1c3c230662fa15899c2ec919009a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aea3a1c3c230662fa15899c2ec919009a">Fault2VD</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaa17b3fe456fb3ef04fd4088054a7f5c" id="r_aaa17b3fe456fb3ef04fd4088054a7f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aaa17b3fe456fb3ef04fd4088054a7f5c">Fault3VA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a09c3b557751e1b277296acf169a94dff" id="r_a09c3b557751e1b277296acf169a94dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a09c3b557751e1b277296acf169a94dff">Fault3VD</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d6381ce87783e431503d894eb1e7049" id="r_a0d6381ce87783e431503d894eb1e7049"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a0d6381ce87783e431503d894eb1e7049">Fault43V</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aba9920258c751f0f3c2c0556add60821" id="r_aba9920258c751f0f3c2c0556add60821"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aba9920258c751f0f3c2c0556add60821">Fault5V</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adccadb9a769db49744005f3bf3c873cd" id="r_adccadb9a769db49744005f3bf3c873cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#adccadb9a769db49744005f3bf3c873cd">FaultHV</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abe578c346e904c76d1838e80ae145c2d" id="r_abe578c346e904c76d1838e80ae145c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#abe578c346e904c76d1838e80ae145c2d">nHVFaultA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5069f3b58d330b7a950b9d98b981b50d" id="r_a5069f3b58d330b7a950b9d98b981b50d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a5069f3b58d330b7a950b9d98b981b50d">nHVFaultB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4d7fbdbbb5018144dd0485d89a07d3e8" id="r_a4d7fbdbbb5018144dd0485d89a07d3e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a4d7fbdbbb5018144dd0485d89a07d3e8">nHVFaultC</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1a7f8e0faccb0ce95c403b191953ca5a" id="r_a1a7f8e0faccb0ce95c403b191953ca5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a1a7f8e0faccb0ce95c403b191953ca5a">nHVFaultD</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3f969dc38f61a0fc8028ec3f4a08e925" id="r_a3f969dc38f61a0fc8028ec3f4a08e925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a3f969dc38f61a0fc8028ec3f4a08e925">GlobalFaultInhibit</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a07822c70bdb4bbe35850384bc023bb0d" id="r_a07822c70bdb4bbe35850384bc023bb0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a07822c70bdb4bbe35850384bc023bb0d">nFaultsClr</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af5f76fc60629de3c2aef4c1edc3a95b5" id="r_af5f76fc60629de3c2aef4c1edc3a95b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#af5f76fc60629de3c2aef4c1edc3a95b5">PowerCycd</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad78fb98952865c5149eb0c6f7522872f" id="r_ad78fb98952865c5149eb0c6f7522872f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ad78fb98952865c5149eb0c6f7522872f">nPowerCycClr</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac47d9bb199a870814f71dfa067a006d0" id="r_ac47d9bb199a870814f71dfa067a006d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ac47d9bb199a870814f71dfa067a006d0">PowernEn</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac775eacb487491937512e4bc615931f0" id="r_ac775eacb487491937512e4bc615931f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ac775eacb487491937512e4bc615931f0">Uart0OE</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a847bed423601af367273139b52973ffb" id="r_a847bed423601af367273139b52973ffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a847bed423601af367273139b52973ffb">Uart1OE</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acde922d4da92686da009bbcc99051dd7" id="r_acde922d4da92686da009bbcc99051dd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#acde922d4da92686da009bbcc99051dd7">Uart2OE</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aed06b99aaa7590de067eb395f80235b4" id="r_aed06b99aaa7590de067eb395f80235b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aed06b99aaa7590de067eb395f80235b4">Uart3OE</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a240738545c0c20ee03440f007e684cb1" id="r_a240738545c0c20ee03440f007e684cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a240738545c0c20ee03440f007e684cb1">Ux1SelJmp</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa6ccb502b0152dc4a720286b69d6af6b" id="r_aa6ccb502b0152dc4a720286b69d6af6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aa6ccb502b0152dc4a720286b69d6af6b">DacASetpoint</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aeefa2832d443f7b877bc3794e6c5748d" id="r_aeefa2832d443f7b877bc3794e6c5748d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aeefa2832d443f7b877bc3794e6c5748d">DacBSetpoint</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae1396c8ad5a7d5e1edef912f88a24e03" id="r_ae1396c8ad5a7d5e1edef912f88a24e03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ae1396c8ad5a7d5e1edef912f88a24e03">DacCSetpoint</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a978ad458f4fee2bcd5b4761ad72e05c9" id="r_a978ad458f4fee2bcd5b4761ad72e05c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a978ad458f4fee2bcd5b4761ad72e05c9">DacDSetpoint</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8940da95f2cfe6c71cf6d21a89a904ab" id="r_a8940da95f2cfe6c71cf6d21a89a904ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a8940da95f2cfe6c71cf6d21a89a904ab">WriteDacs</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3a3e36d693c9a3633a8c55ddbbd0ffb2" id="r_a3a3e36d693c9a3633a8c55ddbbd0ffb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a3a3e36d693c9a3633a8c55ddbbd0ffb2">DacAReadback</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab8dbbe7e4f63a252dfebd12fdfd24b3b" id="r_ab8dbbe7e4f63a252dfebd12fdfd24b3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ab8dbbe7e4f63a252dfebd12fdfd24b3b">DacBReadback</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9d9742290a9531e8af92d39a8636ebd7" id="r_a9d9742290a9531e8af92d39a8636ebd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a9d9742290a9531e8af92d39a8636ebd7">DacCReadback</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a901c7f7ae47d2b9d68efdcf9f4c19698" id="r_a901c7f7ae47d2b9d68efdcf9f4c19698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a901c7f7ae47d2b9d68efdcf9f4c19698">DacDReadback</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a393fa8d4f4752c2089b442288723e1ba" id="r_a393fa8d4f4752c2089b442288723e1ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a393fa8d4f4752c2089b442288723e1ba">DacTransferComplete</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a45f335f47a6c366cca858908309a55f6" id="r_a45f335f47a6c366cca858908309a55f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a45f335f47a6c366cca858908309a55f6">ReadAdcSample</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaf3d7b2c9c4ac78383cda60b9b1e4695" id="r_aaf3d7b2c9c4ac78383cda60b9b1e4695"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aaf3d7b2c9c4ac78383cda60b9b1e4695">AdcSampleToReadA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4b5df3841311f6d73ee24c2a12ed763b" id="r_a4b5df3841311f6d73ee24c2a12ed763b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a4b5df3841311f6d73ee24c2a12ed763b">AdcSampleToReadB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aef25d44f26ae1554c6f1f858e30309cd" id="r_aef25d44f26ae1554c6f1f858e30309cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aef25d44f26ae1554c6f1f858e30309cd">AdcSampleToReadC</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aec04e4a88995476ce7b54ef456840eec" id="r_aec04e4a88995476ce7b54ef456840eec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aec04e4a88995476ce7b54ef456840eec">AdcSampleToReadD</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab8387480d38adb1f3c498f428811ee83" id="r_ab8387480d38adb1f3c498f428811ee83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ab8387480d38adb1f3c498f428811ee83">AdcSampleNumAccums</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae7d5ac41dd239678f919436517aa626b" id="r_ae7d5ac41dd239678f919436517aa626b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ae7d5ac41dd239678f919436517aa626b">MonitorAdcChannelReadIndex</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab8e958c03218f608f5658c174cd753d7" id="r_ab8e958c03218f608f5658c174cd753d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ab8e958c03218f608f5658c174cd753d7">ReadMonitorAdcSample</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af4530c544ee5f14f0a8e31167959128f" id="r_af4530c544ee5f14f0a8e31167959128f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#af4530c544ee5f14f0a8e31167959128f">MonitorAdcSampleToRead</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8ccc427fb7129d7747e69c6eeb5af1c7" id="r_a8ccc427fb7129d7747e69c6eeb5af1c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a8ccc427fb7129d7747e69c6eeb5af1c7">MonitorAdcReset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7517761c9eae3875d6a707d771f696a8" id="r_a7517761c9eae3875d6a707d771f696a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a7517761c9eae3875d6a707d771f696a8">MonitorAdcSpiDataIn</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaab75a3acde939090890d67c4845ff2f" id="r_aaab75a3acde939090890d67c4845ff2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aaab75a3acde939090890d67c4845ff2f">MonitorAdcSpiDataOut0</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad8e5ca5fe7d780c364ce8c320de065e" id="r_aad8e5ca5fe7d780c364ce8c320de065e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aad8e5ca5fe7d780c364ce8c320de065e">MonitorAdcSpiDataOut1</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa067b60cbc45aa9a9f71f46b52d39c4d" id="r_aa067b60cbc45aa9a9f71f46b52d39c4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aa067b60cbc45aa9a9f71f46b52d39c4d">MonitorAdcSpiXferStart</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a95808a0c7d1758674a0bbca1ca016a64" id="r_a95808a0c7d1758674a0bbca1ca016a64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a95808a0c7d1758674a0bbca1ca016a64">MonitorAdcSpiXferDone</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae04a1ce21fd9b63682ad2763c4a8ffe3" id="r_ae04a1ce21fd9b63682ad2763c4a8ffe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ae04a1ce21fd9b63682ad2763c4a8ffe3">MonitorAdcnDrdy0</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4351334e55bab03f8309fb62112c3e73" id="r_a4351334e55bab03f8309fb62112c3e73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a4351334e55bab03f8309fb62112c3e73">MonitorAdcnDrdy1</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a96b3e3d84278fe1e8c6720576b5c27d9" id="r_a96b3e3d84278fe1e8c6720576b5c27d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a96b3e3d84278fe1e8c6720576b5c27d9">MonitorAdcSpiFrameEnable</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac4761482047ffd5bf1595c9bd13186b4" id="r_ac4761482047ffd5bf1595c9bd13186b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ac4761482047ffd5bf1595c9bd13186b4">Uart0FifoReset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad5636655383ddf29ae780247dc7c64ee" id="r_ad5636655383ddf29ae780247dc7c64ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ad5636655383ddf29ae780247dc7c64ee">ReadUart0</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab2e038a58b8352f9ca532091a1e7db84" id="r_ab2e038a58b8352f9ca532091a1e7db84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ab2e038a58b8352f9ca532091a1e7db84">Uart0RxFifoFull</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0994840c63b06932f9cfda02ef46c92d" id="r_a0994840c63b06932f9cfda02ef46c92d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a0994840c63b06932f9cfda02ef46c92d">Uart0RxFifoEmpty</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae151fab000887e1c2be6a2a82826ced2" id="r_ae151fab000887e1c2be6a2a82826ced2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ae151fab000887e1c2be6a2a82826ced2">Uart0RxFifoData</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8c1c02b7317136c77af8e06c04da0a0d" id="r_a8c1c02b7317136c77af8e06c04da0a0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a8c1c02b7317136c77af8e06c04da0a0d">Uart0RxFifoCount</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afd8c1bc8caa42ba1157aea4569d7ef01" id="r_afd8c1bc8caa42ba1157aea4569d7ef01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#afd8c1bc8caa42ba1157aea4569d7ef01">WriteUart0</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a066cdc58cb9cbcd8d9cddb3b3328721c" id="r_a066cdc58cb9cbcd8d9cddb3b3328721c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a066cdc58cb9cbcd8d9cddb3b3328721c">Uart0TxFifoFull</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a75bf3fcc77964c257c9df6060f09609b" id="r_a75bf3fcc77964c257c9df6060f09609b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a75bf3fcc77964c257c9df6060f09609b">Uart0TxFifoEmpty</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2fb6a363d6a23135f1bbbe09b1a96c60" id="r_a2fb6a363d6a23135f1bbbe09b1a96c60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a2fb6a363d6a23135f1bbbe09b1a96c60">Uart0TxFifoData</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a83054b246cdfe48ba2c5d67e49c95f7a" id="r_a83054b246cdfe48ba2c5d67e49c95f7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a83054b246cdfe48ba2c5d67e49c95f7a">Uart0TxFifoCount</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8f16e21f1bc3a54dd817226f2b62aa0c" id="r_a8f16e21f1bc3a54dd817226f2b62aa0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a8f16e21f1bc3a54dd817226f2b62aa0c">Uart0ClkDivider</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a064b091e125b71053f36437a5f3dff2f" id="r_a064b091e125b71053f36437a5f3dff2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a064b091e125b71053f36437a5f3dff2f">Uart1FifoReset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9badc126854e3ab0bad9a1d3f28602a8" id="r_a9badc126854e3ab0bad9a1d3f28602a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a9badc126854e3ab0bad9a1d3f28602a8">ReadUart1</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab5b3665b68f9f425b57d31abc0008d31" id="r_ab5b3665b68f9f425b57d31abc0008d31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ab5b3665b68f9f425b57d31abc0008d31">Uart1RxFifoFull</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aff1a4abf539a8c0856072ea9cf176797" id="r_aff1a4abf539a8c0856072ea9cf176797"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aff1a4abf539a8c0856072ea9cf176797">Uart1RxFifoEmpty</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af04a7db5c2922fa45e53248f5d2160f1" id="r_af04a7db5c2922fa45e53248f5d2160f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#af04a7db5c2922fa45e53248f5d2160f1">Uart1RxFifoData</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4d98f359bb54064e6090d5fa75a2a790" id="r_a4d98f359bb54064e6090d5fa75a2a790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a4d98f359bb54064e6090d5fa75a2a790">Uart1RxFifoCount</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aacc321a98f257808991c629b0955978a" id="r_aacc321a98f257808991c629b0955978a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aacc321a98f257808991c629b0955978a">WriteUart1</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9f4c87cd6145d3274ced142f9131f7b0" id="r_a9f4c87cd6145d3274ced142f9131f7b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a9f4c87cd6145d3274ced142f9131f7b0">Uart1TxFifoFull</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af9480b7eec574c255d2f96e248ae0b5f" id="r_af9480b7eec574c255d2f96e248ae0b5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#af9480b7eec574c255d2f96e248ae0b5f">Uart1TxFifoEmpty</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af24511540599419c0cd564e5708ab3ca" id="r_af24511540599419c0cd564e5708ab3ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#af24511540599419c0cd564e5708ab3ca">Uart1TxFifoData</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad086a0958fe72ace920f6769a7f7e061" id="r_ad086a0958fe72ace920f6769a7f7e061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ad086a0958fe72ace920f6769a7f7e061">Uart1TxFifoCount</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4a61646866338737c4a2ac45b1c88cd9" id="r_a4a61646866338737c4a2ac45b1c88cd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a4a61646866338737c4a2ac45b1c88cd9">Uart1ClkDivider</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1812febccfcade8c26741e5b8177be0b" id="r_a1812febccfcade8c26741e5b8177be0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a1812febccfcade8c26741e5b8177be0b">Uart2FifoReset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a147bab4b3f09a412c6c30fe31bf242ba" id="r_a147bab4b3f09a412c6c30fe31bf242ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a147bab4b3f09a412c6c30fe31bf242ba">ReadUart2</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a87fdb0818a7a21a8ffb5c6de07c9c99c" id="r_a87fdb0818a7a21a8ffb5c6de07c9c99c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a87fdb0818a7a21a8ffb5c6de07c9c99c">Uart2RxFifoFull</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aff5ff849a213a9f38bc934a92f9364fb" id="r_aff5ff849a213a9f38bc934a92f9364fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aff5ff849a213a9f38bc934a92f9364fb">Uart2RxFifoEmpty</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa461b3d2aaee28e50fc95d8e334ef1fe" id="r_aa461b3d2aaee28e50fc95d8e334ef1fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aa461b3d2aaee28e50fc95d8e334ef1fe">Uart2RxFifoData</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa32cdd19f7e3e96f70a0c51ef19e35b9" id="r_aa32cdd19f7e3e96f70a0c51ef19e35b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aa32cdd19f7e3e96f70a0c51ef19e35b9">Uart2RxFifoCount</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1634ca8254c60ee4cd645ff12e25af14" id="r_a1634ca8254c60ee4cd645ff12e25af14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a1634ca8254c60ee4cd645ff12e25af14">WriteUart2</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8b4b25e21ad958daf61aba4951c8e2c2" id="r_a8b4b25e21ad958daf61aba4951c8e2c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a8b4b25e21ad958daf61aba4951c8e2c2">Uart2TxFifoFull</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a875cab7af3168f1ecc36dbb45be1c460" id="r_a875cab7af3168f1ecc36dbb45be1c460"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a875cab7af3168f1ecc36dbb45be1c460">Uart2TxFifoEmpty</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a501a17ac950ad9fd767f553395f27957" id="r_a501a17ac950ad9fd767f553395f27957"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a501a17ac950ad9fd767f553395f27957">Uart2TxFifoData</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af7d8b31a97b78aa2a54fa4087120b605" id="r_af7d8b31a97b78aa2a54fa4087120b605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#af7d8b31a97b78aa2a54fa4087120b605">Uart2TxFifoCount</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af1cc8d7ddde8084a08ffb297e470594d" id="r_af1cc8d7ddde8084a08ffb297e470594d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#af1cc8d7ddde8084a08ffb297e470594d">Uart2ClkDivider</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a981d49fd295e16b67fcc057c1f604a50" id="r_a981d49fd295e16b67fcc057c1f604a50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a981d49fd295e16b67fcc057c1f604a50">Uart3FifoReset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a806a87e0bdcc605ca0cc72c9ec919b2e" id="r_a806a87e0bdcc605ca0cc72c9ec919b2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a806a87e0bdcc605ca0cc72c9ec919b2e">ReadUart3</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9b870e5d0ab1310f9a12c461f9b24f5a" id="r_a9b870e5d0ab1310f9a12c461f9b24f5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a9b870e5d0ab1310f9a12c461f9b24f5a">Uart3RxFifoFull</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9f38310498de5d08c94f454e5f0750e3" id="r_a9f38310498de5d08c94f454e5f0750e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a9f38310498de5d08c94f454e5f0750e3">Uart3RxFifoEmpty</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a77c74c8ba3f949d4d02710b7a16989bb" id="r_a77c74c8ba3f949d4d02710b7a16989bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a77c74c8ba3f949d4d02710b7a16989bb">Uart3RxFifoData</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8006cb1d5597e7e5140ab34a3ff56092" id="r_a8006cb1d5597e7e5140ab34a3ff56092"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a8006cb1d5597e7e5140ab34a3ff56092">Uart3RxFifoCount</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9f0ba208a61bd7403e9a85e29c36dda9" id="r_a9f0ba208a61bd7403e9a85e29c36dda9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a9f0ba208a61bd7403e9a85e29c36dda9">WriteUart3</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2f5b7578bd7dadb06c7537891c79774d" id="r_a2f5b7578bd7dadb06c7537891c79774d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a2f5b7578bd7dadb06c7537891c79774d">Uart3TxFifoFull</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad714d2fe9b9390e527e2a4da91e043d6" id="r_ad714d2fe9b9390e527e2a4da91e043d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ad714d2fe9b9390e527e2a4da91e043d6">Uart3TxFifoEmpty</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af573af7e42b703df758452d3227dce98" id="r_af573af7e42b703df758452d3227dce98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#af573af7e42b703df758452d3227dce98">Uart3TxFifoData</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a21b5b8883aa815f43d225c437a65129a" id="r_a21b5b8883aa815f43d225c437a65129a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a21b5b8883aa815f43d225c437a65129a">Uart3TxFifoCount</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9b8586156365e4ec33628f1a44104013" id="r_a9b8586156365e4ec33628f1a44104013"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a9b8586156365e4ec33628f1a44104013">Uart3ClkDivider</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a14d7cb57f3f892ad1fde5adfbec0407e" id="r_a14d7cb57f3f892ad1fde5adfbec0407e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a14d7cb57f3f892ad1fde5adfbec0407e">IdealTicksPerSecond</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a69f23dc361ac965c52c179ffa34ca3c8" id="r_a69f23dc361ac965c52c179ffa34ca3c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a69f23dc361ac965c52c179ffa34ca3c8">ActualTicksLastSecond</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa4e96a47e2b8089d0a07d87c8fd0e857" id="r_aa4e96a47e2b8089d0a07d87c8fd0e857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#aa4e96a47e2b8089d0a07d87c8fd0e857">PPSCountReset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7069bb25fdbac347520a62ee3d84a943" id="r_a7069bb25fdbac347520a62ee3d84a943"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a7069bb25fdbac347520a62ee3d84a943">PPSDetected</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afa4f40669fdbdbfc996d7026e10f2cf6" id="r_afa4f40669fdbdbfc996d7026e10f2cf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#afa4f40669fdbdbfc996d7026e10f2cf6">ClockTicksThisSecond</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade3b93bf2702dae9ef4eee18afc737ef" id="r_ade3b93bf2702dae9ef4eee18afc737ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#ade3b93bf2702dae9ef4eee18afc737ef">ClkDacWrite</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a37baf128332b0f91cefe7a29af2185b7" id="r_a37baf128332b0f91cefe7a29af2185b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a37baf128332b0f91cefe7a29af2185b7">WriteClkDac</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6c09fb4646e5e906f152b014a95c0e66" id="r_a6c09fb4646e5e906f152b014a95c0e66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts.html#a6c09fb4646e5e906f152b014a95c0e66">ClkDacReadback</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00014">14</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a69f23dc361ac965c52c179ffa34ca3c8" name="a69f23dc361ac965c52c179ffa34ca3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f23dc361ac965c52c179ffa34ca3c8">&#9670;&#160;</a></span>ActualTicksLastSecond</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a69f23dc361ac965c52c179ffa34ca3c8">ActualTicksLastSecond</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00158">158</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ab8387480d38adb1f3c498f428811ee83" name="ab8387480d38adb1f3c498f428811ee83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8387480d38adb1f3c498f428811ee83">&#9670;&#160;</a></span>AdcSampleNumAccums</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ab8387480d38adb1f3c498f428811ee83">AdcSampleNumAccums</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00086">86</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aaf3d7b2c9c4ac78383cda60b9b1e4695" name="aaf3d7b2c9c4ac78383cda60b9b1e4695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3d7b2c9c4ac78383cda60b9b1e4695">&#9670;&#160;</a></span>AdcSampleToReadA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aaf3d7b2c9c4ac78383cda60b9b1e4695">AdcSampleToReadA</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00082">82</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a4b5df3841311f6d73ee24c2a12ed763b" name="a4b5df3841311f6d73ee24c2a12ed763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5df3841311f6d73ee24c2a12ed763b">&#9670;&#160;</a></span>AdcSampleToReadB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a4b5df3841311f6d73ee24c2a12ed763b">AdcSampleToReadB</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00083">83</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aef25d44f26ae1554c6f1f858e30309cd" name="aef25d44f26ae1554c6f1f858e30309cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef25d44f26ae1554c6f1f858e30309cd">&#9670;&#160;</a></span>AdcSampleToReadC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aef25d44f26ae1554c6f1f858e30309cd">AdcSampleToReadC</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00084">84</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aec04e4a88995476ce7b54ef456840eec" name="aec04e4a88995476ce7b54ef456840eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec04e4a88995476ce7b54ef456840eec">&#9670;&#160;</a></span>AdcSampleToReadD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aec04e4a88995476ce7b54ef456840eec">AdcSampleToReadD</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00085">85</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="abea3ba99a30e9ec500f700a2b0aeb364" name="abea3ba99a30e9ec500f700a2b0aeb364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea3ba99a30e9ec500f700a2b0aeb364">&#9670;&#160;</a></span>Address</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#abea3ba99a30e9ec500f700a2b0aeb364">Address</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00025">25</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ab04880be6f55c16b293b60e480469277" name="ab04880be6f55c16b293b60e480469277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04880be6f55c16b293b60e480469277">&#9670;&#160;</a></span>ADDRESS_BITS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">ADDRESS_BITS</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00018">18</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a6a72e5730d30547697ca3bec0dcf1168" name="a6a72e5730d30547697ca3bec0dcf1168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a72e5730d30547697ca3bec0dcf1168">&#9670;&#160;</a></span>BuildNumber</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a6a72e5730d30547697ca3bec0dcf1168">BuildNumber</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00037">37</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a50da91b765765ac486df1b41692e962f" name="a50da91b765765ac486df1b41692e962f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50da91b765765ac486df1b41692e962f">&#9670;&#160;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a50da91b765765ac486df1b41692e962f">clk</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00021">21</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a6c09fb4646e5e906f152b014a95c0e66" name="a6c09fb4646e5e906f152b014a95c0e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c09fb4646e5e906f152b014a95c0e66">&#9670;&#160;</a></span>ClkDacReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a6c09fb4646e5e906f152b014a95c0e66">ClkDacReadback</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00165">165</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ade3b93bf2702dae9ef4eee18afc737ef" name="ade3b93bf2702dae9ef4eee18afc737ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade3b93bf2702dae9ef4eee18afc737ef">&#9670;&#160;</a></span>ClkDacWrite</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ade3b93bf2702dae9ef4eee18afc737ef">ClkDacWrite</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00162">162</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="afa4f40669fdbdbfc996d7026e10f2cf6" name="afa4f40669fdbdbfc996d7026e10f2cf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4f40669fdbdbfc996d7026e10f2cf6">&#9670;&#160;</a></span>ClockTicksThisSecond</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#afa4f40669fdbdbfc996d7026e10f2cf6">ClockTicksThisSecond</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00161">161</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a3a3e36d693c9a3633a8c55ddbbd0ffb2" name="a3a3e36d693c9a3633a8c55ddbbd0ffb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a3e36d693c9a3633a8c55ddbbd0ffb2">&#9670;&#160;</a></span>DacAReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a3a3e36d693c9a3633a8c55ddbbd0ffb2">DacAReadback</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00074">74</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa6ccb502b0152dc4a720286b69d6af6b" name="aa6ccb502b0152dc4a720286b69d6af6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ccb502b0152dc4a720286b69d6af6b">&#9670;&#160;</a></span>DacASetpoint</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aa6ccb502b0152dc4a720286b69d6af6b">DacASetpoint</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00069">69</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ab8dbbe7e4f63a252dfebd12fdfd24b3b" name="ab8dbbe7e4f63a252dfebd12fdfd24b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8dbbe7e4f63a252dfebd12fdfd24b3b">&#9670;&#160;</a></span>DacBReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ab8dbbe7e4f63a252dfebd12fdfd24b3b">DacBReadback</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00075">75</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aeefa2832d443f7b877bc3794e6c5748d" name="aeefa2832d443f7b877bc3794e6c5748d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefa2832d443f7b877bc3794e6c5748d">&#9670;&#160;</a></span>DacBSetpoint</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aeefa2832d443f7b877bc3794e6c5748d">DacBSetpoint</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00070">70</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a9d9742290a9531e8af92d39a8636ebd7" name="a9d9742290a9531e8af92d39a8636ebd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9742290a9531e8af92d39a8636ebd7">&#9670;&#160;</a></span>DacCReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a9d9742290a9531e8af92d39a8636ebd7">DacCReadback</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00076">76</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae1396c8ad5a7d5e1edef912f88a24e03" name="ae1396c8ad5a7d5e1edef912f88a24e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1396c8ad5a7d5e1edef912f88a24e03">&#9670;&#160;</a></span>DacCSetpoint</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ae1396c8ad5a7d5e1edef912f88a24e03">DacCSetpoint</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00071">71</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a901c7f7ae47d2b9d68efdcf9f4c19698" name="a901c7f7ae47d2b9d68efdcf9f4c19698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901c7f7ae47d2b9d68efdcf9f4c19698">&#9670;&#160;</a></span>DacDReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a901c7f7ae47d2b9d68efdcf9f4c19698">DacDReadback</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00077">77</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a978ad458f4fee2bcd5b4761ad72e05c9" name="a978ad458f4fee2bcd5b4761ad72e05c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978ad458f4fee2bcd5b4761ad72e05c9">&#9670;&#160;</a></span>DacDSetpoint</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a978ad458f4fee2bcd5b4761ad72e05c9">DacDSetpoint</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00072">72</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a7d6a68dd6b54124929ed55f8386bcde6" name="a7d6a68dd6b54124929ed55f8386bcde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d6a68dd6b54124929ed55f8386bcde6">&#9670;&#160;</a></span>DacSelectMaxti</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a7d6a68dd6b54124929ed55f8386bcde6">DacSelectMaxti</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00043">43</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a393fa8d4f4752c2089b442288723e1ba" name="a393fa8d4f4752c2089b442288723e1ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a393fa8d4f4752c2089b442288723e1ba">&#9670;&#160;</a></span>DacTransferComplete</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a393fa8d4f4752c2089b442288723e1ba">DacTransferComplete</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00078">78</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a26380715be15ef36e3d4d084b74981a8" name="a26380715be15ef36e3d4d084b74981a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26380715be15ef36e3d4d084b74981a8">&#9670;&#160;</a></span>DataIn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a26380715be15ef36e3d4d084b74981a8">DataIn</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00026">26</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aea6e0e01ad168b473cb387f15499a202" name="aea6e0e01ad168b473cb387f15499a202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6e0e01ad168b473cb387f15499a202">&#9670;&#160;</a></span>DataOut</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aea6e0e01ad168b473cb387f15499a202">DataOut</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00027">27</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a6dce31eb139c8da4b3323de079231bd0" name="a6dce31eb139c8da4b3323de079231bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dce31eb139c8da4b3323de079231bd0">&#9670;&#160;</a></span>Fault1V</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a6dce31eb139c8da4b3323de079231bd0">Fault1V</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00045">45</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae856047510de83d1e13fbcf82abec9ed" name="ae856047510de83d1e13fbcf82abec9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae856047510de83d1e13fbcf82abec9ed">&#9670;&#160;</a></span>Fault2VA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ae856047510de83d1e13fbcf82abec9ed">Fault2VA</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00046">46</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aea3a1c3c230662fa15899c2ec919009a" name="aea3a1c3c230662fa15899c2ec919009a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea3a1c3c230662fa15899c2ec919009a">&#9670;&#160;</a></span>Fault2VD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aea3a1c3c230662fa15899c2ec919009a">Fault2VD</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00047">47</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aaa17b3fe456fb3ef04fd4088054a7f5c" name="aaa17b3fe456fb3ef04fd4088054a7f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa17b3fe456fb3ef04fd4088054a7f5c">&#9670;&#160;</a></span>Fault3VA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aaa17b3fe456fb3ef04fd4088054a7f5c">Fault3VA</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00048">48</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a09c3b557751e1b277296acf169a94dff" name="a09c3b557751e1b277296acf169a94dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c3b557751e1b277296acf169a94dff">&#9670;&#160;</a></span>Fault3VD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a09c3b557751e1b277296acf169a94dff">Fault3VD</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00049">49</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a0d6381ce87783e431503d894eb1e7049" name="a0d6381ce87783e431503d894eb1e7049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d6381ce87783e431503d894eb1e7049">&#9670;&#160;</a></span>Fault43V</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a0d6381ce87783e431503d894eb1e7049">Fault43V</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00050">50</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aba9920258c751f0f3c2c0556add60821" name="aba9920258c751f0f3c2c0556add60821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9920258c751f0f3c2c0556add60821">&#9670;&#160;</a></span>Fault5V</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aba9920258c751f0f3c2c0556add60821">Fault5V</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00051">51</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="adccadb9a769db49744005f3bf3c873cd" name="adccadb9a769db49744005f3bf3c873cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adccadb9a769db49744005f3bf3c873cd">&#9670;&#160;</a></span>FaultHV</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#adccadb9a769db49744005f3bf3c873cd">FaultHV</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00052">52</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ad1e98e0553f326749b0fbb6232805528" name="ad1e98e0553f326749b0fbb6232805528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e98e0553f326749b0fbb6232805528">&#9670;&#160;</a></span>FaultNegV</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ad1e98e0553f326749b0fbb6232805528">FaultNegV</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00044">44</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a3f969dc38f61a0fc8028ec3f4a08e925" name="a3f969dc38f61a0fc8028ec3f4a08e925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f969dc38f61a0fc8028ec3f4a08e925">&#9670;&#160;</a></span>GlobalFaultInhibit</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a3f969dc38f61a0fc8028ec3f4a08e925">GlobalFaultInhibit</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00057">57</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a3843ba8b7ad29e66ff9b833fb8518d6d" name="a3843ba8b7ad29e66ff9b833fb8518d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3843ba8b7ad29e66ff9b833fb8518d6d">&#9670;&#160;</a></span>HVEn1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a3843ba8b7ad29e66ff9b833fb8518d6d">HVEn1</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00040">40</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a500cb714e2cd00e781416d5bccba5c8a" name="a500cb714e2cd00e781416d5bccba5c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500cb714e2cd00e781416d5bccba5c8a">&#9670;&#160;</a></span>HVEn2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a500cb714e2cd00e781416d5bccba5c8a">HVEn2</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00041">41</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a14d7cb57f3f892ad1fde5adfbec0407e" name="a14d7cb57f3f892ad1fde5adfbec0407e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d7cb57f3f892ad1fde5adfbec0407e">&#9670;&#160;</a></span>IdealTicksPerSecond</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a14d7cb57f3f892ad1fde5adfbec0407e">IdealTicksPerSecond</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00157">157</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f03c286607f3181e16b9aa12d0c6d4">&#9670;&#160;</a></span>IEEE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00008">8</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae7d5ac41dd239678f919436517aa626b" name="ae7d5ac41dd239678f919436517aa626b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d5ac41dd239678f919436517aa626b">&#9670;&#160;</a></span>MonitorAdcChannelReadIndex</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ae7d5ac41dd239678f919436517aa626b">MonitorAdcChannelReadIndex</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00089">89</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae04a1ce21fd9b63682ad2763c4a8ffe3" name="ae04a1ce21fd9b63682ad2763c4a8ffe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04a1ce21fd9b63682ad2763c4a8ffe3">&#9670;&#160;</a></span>MonitorAdcnDrdy0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ae04a1ce21fd9b63682ad2763c4a8ffe3">MonitorAdcnDrdy0</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00099">99</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a4351334e55bab03f8309fb62112c3e73" name="a4351334e55bab03f8309fb62112c3e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4351334e55bab03f8309fb62112c3e73">&#9670;&#160;</a></span>MonitorAdcnDrdy1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a4351334e55bab03f8309fb62112c3e73">MonitorAdcnDrdy1</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00100">100</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a8ccc427fb7129d7747e69c6eeb5af1c7" name="a8ccc427fb7129d7747e69c6eeb5af1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ccc427fb7129d7747e69c6eeb5af1c7">&#9670;&#160;</a></span>MonitorAdcReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a8ccc427fb7129d7747e69c6eeb5af1c7">MonitorAdcReset</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00093">93</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af4530c544ee5f14f0a8e31167959128f" name="af4530c544ee5f14f0a8e31167959128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4530c544ee5f14f0a8e31167959128f">&#9670;&#160;</a></span>MonitorAdcSampleToRead</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#af4530c544ee5f14f0a8e31167959128f">MonitorAdcSampleToRead</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00092">92</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a7517761c9eae3875d6a707d771f696a8" name="a7517761c9eae3875d6a707d771f696a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7517761c9eae3875d6a707d771f696a8">&#9670;&#160;</a></span>MonitorAdcSpiDataIn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a7517761c9eae3875d6a707d771f696a8">MonitorAdcSpiDataIn</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00094">94</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aaab75a3acde939090890d67c4845ff2f" name="aaab75a3acde939090890d67c4845ff2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab75a3acde939090890d67c4845ff2f">&#9670;&#160;</a></span>MonitorAdcSpiDataOut0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aaab75a3acde939090890d67c4845ff2f">MonitorAdcSpiDataOut0</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00095">95</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aad8e5ca5fe7d780c364ce8c320de065e" name="aad8e5ca5fe7d780c364ce8c320de065e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad8e5ca5fe7d780c364ce8c320de065e">&#9670;&#160;</a></span>MonitorAdcSpiDataOut1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aad8e5ca5fe7d780c364ce8c320de065e">MonitorAdcSpiDataOut1</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00096">96</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a96b3e3d84278fe1e8c6720576b5c27d9" name="a96b3e3d84278fe1e8c6720576b5c27d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b3e3d84278fe1e8c6720576b5c27d9">&#9670;&#160;</a></span>MonitorAdcSpiFrameEnable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a96b3e3d84278fe1e8c6720576b5c27d9">MonitorAdcSpiFrameEnable</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00101">101</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a95808a0c7d1758674a0bbca1ca016a64" name="a95808a0c7d1758674a0bbca1ca016a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95808a0c7d1758674a0bbca1ca016a64">&#9670;&#160;</a></span>MonitorAdcSpiXferDone</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a95808a0c7d1758674a0bbca1ca016a64">MonitorAdcSpiXferDone</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00098">98</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa067b60cbc45aa9a9f71f46b52d39c4d" name="aa067b60cbc45aa9a9f71f46b52d39c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa067b60cbc45aa9a9f71f46b52d39c4d">&#9670;&#160;</a></span>MonitorAdcSpiXferStart</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aa067b60cbc45aa9a9f71f46b52d39c4d">MonitorAdcSpiXferStart</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00097">97</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a07822c70bdb4bbe35850384bc023bb0d" name="a07822c70bdb4bbe35850384bc023bb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07822c70bdb4bbe35850384bc023bb0d">&#9670;&#160;</a></span>nFaultsClr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a07822c70bdb4bbe35850384bc023bb0d">nFaultsClr</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00058">58</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="abe578c346e904c76d1838e80ae145c2d" name="abe578c346e904c76d1838e80ae145c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe578c346e904c76d1838e80ae145c2d">&#9670;&#160;</a></span>nHVFaultA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#abe578c346e904c76d1838e80ae145c2d">nHVFaultA</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00053">53</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a5069f3b58d330b7a950b9d98b981b50d" name="a5069f3b58d330b7a950b9d98b981b50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5069f3b58d330b7a950b9d98b981b50d">&#9670;&#160;</a></span>nHVFaultB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a5069f3b58d330b7a950b9d98b981b50d">nHVFaultB</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00054">54</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a4d7fbdbbb5018144dd0485d89a07d3e8" name="a4d7fbdbbb5018144dd0485d89a07d3e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7fbdbbb5018144dd0485d89a07d3e8">&#9670;&#160;</a></span>nHVFaultC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a4d7fbdbbb5018144dd0485d89a07d3e8">nHVFaultC</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00055">55</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a1a7f8e0faccb0ce95c403b191953ca5a" name="a1a7f8e0faccb0ce95c403b191953ca5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a7f8e0faccb0ce95c403b191953ca5a">&#9670;&#160;</a></span>nHVFaultD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a1a7f8e0faccb0ce95c403b191953ca5a">nHVFaultD</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00056">56</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ad78fb98952865c5149eb0c6f7522872f" name="ad78fb98952865c5149eb0c6f7522872f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78fb98952865c5149eb0c6f7522872f">&#9670;&#160;</a></span>nPowerCycClr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ad78fb98952865c5149eb0c6f7522872f">nPowerCycClr</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00060">60</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae00f3f04545af57582ff10609eee23e2" name="ae00f3f04545af57582ff10609eee23e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00f3f04545af57582ff10609eee23e2">&#9670;&#160;</a></span>NUMERIC_STD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00010">10</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af5f76fc60629de3c2aef4c1edc3a95b5" name="af5f76fc60629de3c2aef4c1edc3a95b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5f76fc60629de3c2aef4c1edc3a95b5">&#9670;&#160;</a></span>PowerCycd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#af5f76fc60629de3c2aef4c1edc3a95b5">PowerCycd</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00059">59</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ac47d9bb199a870814f71dfa067a006d0" name="ac47d9bb199a870814f71dfa067a006d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47d9bb199a870814f71dfa067a006d0">&#9670;&#160;</a></span>PowernEn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ac47d9bb199a870814f71dfa067a006d0">PowernEn</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00061">61</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa3d3f059081132417d2339c8f8579b14" name="aa3d3f059081132417d2339c8f8579b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d3f059081132417d2339c8f8579b14">&#9670;&#160;</a></span>PowernEnHV</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aa3d3f059081132417d2339c8f8579b14">PowernEnHV</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00042">42</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa4e96a47e2b8089d0a07d87c8fd0e857" name="aa4e96a47e2b8089d0a07d87c8fd0e857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e96a47e2b8089d0a07d87c8fd0e857">&#9670;&#160;</a></span>PPSCountReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aa4e96a47e2b8089d0a07d87c8fd0e857">PPSCountReset</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00159">159</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a7069bb25fdbac347520a62ee3d84a943" name="a7069bb25fdbac347520a62ee3d84a943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7069bb25fdbac347520a62ee3d84a943">&#9670;&#160;</a></span>PPSDetected</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a7069bb25fdbac347520a62ee3d84a943">PPSDetected</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00160">160</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a30049bc4be278b34fb6a188d6340bc87" name="a30049bc4be278b34fb6a188d6340bc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30049bc4be278b34fb6a188d6340bc87">&#9670;&#160;</a></span>ReadAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a30049bc4be278b34fb6a188d6340bc87">ReadAck</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00030">30</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a45f335f47a6c366cca858908309a55f6" name="a45f335f47a6c366cca858908309a55f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f335f47a6c366cca858908309a55f6">&#9670;&#160;</a></span>ReadAdcSample</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a45f335f47a6c366cca858908309a55f6">ReadAdcSample</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00081">81</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ab8e958c03218f608f5658c174cd753d7" name="ab8e958c03218f608f5658c174cd753d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e958c03218f608f5658c174cd753d7">&#9670;&#160;</a></span>ReadMonitorAdcSample</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ab8e958c03218f608f5658c174cd753d7">ReadMonitorAdcSample</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00090">90</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aaedb976ff338b98451c4e07c6affdcbb" name="aaedb976ff338b98451c4e07c6affdcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedb976ff338b98451c4e07c6affdcbb">&#9670;&#160;</a></span>ReadReq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aaedb976ff338b98451c4e07c6affdcbb">ReadReq</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00028">28</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ad5636655383ddf29ae780247dc7c64ee" name="ad5636655383ddf29ae780247dc7c64ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5636655383ddf29ae780247dc7c64ee">&#9670;&#160;</a></span>ReadUart0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ad5636655383ddf29ae780247dc7c64ee">ReadUart0</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00105">105</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a9badc126854e3ab0bad9a1d3f28602a8" name="a9badc126854e3ab0bad9a1d3f28602a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9badc126854e3ab0bad9a1d3f28602a8">&#9670;&#160;</a></span>ReadUart1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a9badc126854e3ab0bad9a1d3f28602a8">ReadUart1</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00118">118</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a147bab4b3f09a412c6c30fe31bf242ba" name="a147bab4b3f09a412c6c30fe31bf242ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147bab4b3f09a412c6c30fe31bf242ba">&#9670;&#160;</a></span>ReadUart2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a147bab4b3f09a412c6c30fe31bf242ba">ReadUart2</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00131">131</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a806a87e0bdcc605ca0cc72c9ec919b2e" name="a806a87e0bdcc605ca0cc72c9ec919b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806a87e0bdcc605ca0cc72c9ec919b2e">&#9670;&#160;</a></span>ReadUart3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a806a87e0bdcc605ca0cc72c9ec919b2e">ReadUart3</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00144">144</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae106f17a2b73445119c8eb039d3e102e" name="ae106f17a2b73445119c8eb039d3e102e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae106f17a2b73445119c8eb039d3e102e">&#9670;&#160;</a></span>rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00022">22</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a2ee2f511d70ab719c3ab8f3185e9f7a3" name="a2ee2f511d70ab719c3ab8f3185e9f7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee2f511d70ab719c3ab8f3185e9f7a3">&#9670;&#160;</a></span>SerialNumber</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a2ee2f511d70ab719c3ab8f3185e9f7a3">SerialNumber</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00036">36</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa4b2b25246a821511120e3149b003563" name="aa4b2b25246a821511120e3149b003563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b2b25246a821511120e3149b003563">&#9670;&#160;</a></span>STD_LOGIC_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00008">8</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a241c3e72dd8024cc8ae831b1b2aed7db" name="a241c3e72dd8024cc8ae831b1b2aed7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241c3e72dd8024cc8ae831b1b2aed7db">&#9670;&#160;</a></span>STD_LOGIC_UNSIGNED</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a241c3e72dd8024cc8ae831b1b2aed7db">STD_LOGIC_UNSIGNED</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00009">9</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a8f16e21f1bc3a54dd817226f2b62aa0c" name="a8f16e21f1bc3a54dd817226f2b62aa0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f16e21f1bc3a54dd817226f2b62aa0c">&#9670;&#160;</a></span>Uart0ClkDivider</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a8f16e21f1bc3a54dd817226f2b62aa0c">Uart0ClkDivider</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00115">115</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ac4761482047ffd5bf1595c9bd13186b4" name="ac4761482047ffd5bf1595c9bd13186b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4761482047ffd5bf1595c9bd13186b4">&#9670;&#160;</a></span>Uart0FifoReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ac4761482047ffd5bf1595c9bd13186b4">Uart0FifoReset</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00104">104</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ac775eacb487491937512e4bc615931f0" name="ac775eacb487491937512e4bc615931f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac775eacb487491937512e4bc615931f0">&#9670;&#160;</a></span>Uart0OE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ac775eacb487491937512e4bc615931f0">Uart0OE</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00062">62</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a8c1c02b7317136c77af8e06c04da0a0d" name="a8c1c02b7317136c77af8e06c04da0a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1c02b7317136c77af8e06c04da0a0d">&#9670;&#160;</a></span>Uart0RxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a8c1c02b7317136c77af8e06c04da0a0d">Uart0RxFifoCount</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00109">109</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae151fab000887e1c2be6a2a82826ced2" name="ae151fab000887e1c2be6a2a82826ced2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae151fab000887e1c2be6a2a82826ced2">&#9670;&#160;</a></span>Uart0RxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ae151fab000887e1c2be6a2a82826ced2">Uart0RxFifoData</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00108">108</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a0994840c63b06932f9cfda02ef46c92d" name="a0994840c63b06932f9cfda02ef46c92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0994840c63b06932f9cfda02ef46c92d">&#9670;&#160;</a></span>Uart0RxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a0994840c63b06932f9cfda02ef46c92d">Uart0RxFifoEmpty</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00107">107</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ab2e038a58b8352f9ca532091a1e7db84" name="ab2e038a58b8352f9ca532091a1e7db84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e038a58b8352f9ca532091a1e7db84">&#9670;&#160;</a></span>Uart0RxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ab2e038a58b8352f9ca532091a1e7db84">Uart0RxFifoFull</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00106">106</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a83054b246cdfe48ba2c5d67e49c95f7a" name="a83054b246cdfe48ba2c5d67e49c95f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83054b246cdfe48ba2c5d67e49c95f7a">&#9670;&#160;</a></span>Uart0TxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a83054b246cdfe48ba2c5d67e49c95f7a">Uart0TxFifoCount</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00114">114</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a2fb6a363d6a23135f1bbbe09b1a96c60" name="a2fb6a363d6a23135f1bbbe09b1a96c60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fb6a363d6a23135f1bbbe09b1a96c60">&#9670;&#160;</a></span>Uart0TxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a2fb6a363d6a23135f1bbbe09b1a96c60">Uart0TxFifoData</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00113">113</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a75bf3fcc77964c257c9df6060f09609b" name="a75bf3fcc77964c257c9df6060f09609b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75bf3fcc77964c257c9df6060f09609b">&#9670;&#160;</a></span>Uart0TxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a75bf3fcc77964c257c9df6060f09609b">Uart0TxFifoEmpty</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00112">112</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a066cdc58cb9cbcd8d9cddb3b3328721c" name="a066cdc58cb9cbcd8d9cddb3b3328721c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066cdc58cb9cbcd8d9cddb3b3328721c">&#9670;&#160;</a></span>Uart0TxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a066cdc58cb9cbcd8d9cddb3b3328721c">Uart0TxFifoFull</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00111">111</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a4a61646866338737c4a2ac45b1c88cd9" name="a4a61646866338737c4a2ac45b1c88cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a61646866338737c4a2ac45b1c88cd9">&#9670;&#160;</a></span>Uart1ClkDivider</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a4a61646866338737c4a2ac45b1c88cd9">Uart1ClkDivider</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00128">128</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a064b091e125b71053f36437a5f3dff2f" name="a064b091e125b71053f36437a5f3dff2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064b091e125b71053f36437a5f3dff2f">&#9670;&#160;</a></span>Uart1FifoReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a064b091e125b71053f36437a5f3dff2f">Uart1FifoReset</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00117">117</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a847bed423601af367273139b52973ffb" name="a847bed423601af367273139b52973ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847bed423601af367273139b52973ffb">&#9670;&#160;</a></span>Uart1OE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a847bed423601af367273139b52973ffb">Uart1OE</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00063">63</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a4d98f359bb54064e6090d5fa75a2a790" name="a4d98f359bb54064e6090d5fa75a2a790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d98f359bb54064e6090d5fa75a2a790">&#9670;&#160;</a></span>Uart1RxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a4d98f359bb54064e6090d5fa75a2a790">Uart1RxFifoCount</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00122">122</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af04a7db5c2922fa45e53248f5d2160f1" name="af04a7db5c2922fa45e53248f5d2160f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04a7db5c2922fa45e53248f5d2160f1">&#9670;&#160;</a></span>Uart1RxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#af04a7db5c2922fa45e53248f5d2160f1">Uart1RxFifoData</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00121">121</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aff1a4abf539a8c0856072ea9cf176797" name="aff1a4abf539a8c0856072ea9cf176797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff1a4abf539a8c0856072ea9cf176797">&#9670;&#160;</a></span>Uart1RxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aff1a4abf539a8c0856072ea9cf176797">Uart1RxFifoEmpty</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00120">120</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ab5b3665b68f9f425b57d31abc0008d31" name="ab5b3665b68f9f425b57d31abc0008d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b3665b68f9f425b57d31abc0008d31">&#9670;&#160;</a></span>Uart1RxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ab5b3665b68f9f425b57d31abc0008d31">Uart1RxFifoFull</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00119">119</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ad086a0958fe72ace920f6769a7f7e061" name="ad086a0958fe72ace920f6769a7f7e061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad086a0958fe72ace920f6769a7f7e061">&#9670;&#160;</a></span>Uart1TxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ad086a0958fe72ace920f6769a7f7e061">Uart1TxFifoCount</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00127">127</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af24511540599419c0cd564e5708ab3ca" name="af24511540599419c0cd564e5708ab3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24511540599419c0cd564e5708ab3ca">&#9670;&#160;</a></span>Uart1TxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#af24511540599419c0cd564e5708ab3ca">Uart1TxFifoData</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00126">126</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af9480b7eec574c255d2f96e248ae0b5f" name="af9480b7eec574c255d2f96e248ae0b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9480b7eec574c255d2f96e248ae0b5f">&#9670;&#160;</a></span>Uart1TxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#af9480b7eec574c255d2f96e248ae0b5f">Uart1TxFifoEmpty</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00125">125</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a9f4c87cd6145d3274ced142f9131f7b0" name="a9f4c87cd6145d3274ced142f9131f7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4c87cd6145d3274ced142f9131f7b0">&#9670;&#160;</a></span>Uart1TxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a9f4c87cd6145d3274ced142f9131f7b0">Uart1TxFifoFull</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00124">124</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af1cc8d7ddde8084a08ffb297e470594d" name="af1cc8d7ddde8084a08ffb297e470594d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cc8d7ddde8084a08ffb297e470594d">&#9670;&#160;</a></span>Uart2ClkDivider</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#af1cc8d7ddde8084a08ffb297e470594d">Uart2ClkDivider</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00141">141</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a1812febccfcade8c26741e5b8177be0b" name="a1812febccfcade8c26741e5b8177be0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1812febccfcade8c26741e5b8177be0b">&#9670;&#160;</a></span>Uart2FifoReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a1812febccfcade8c26741e5b8177be0b">Uart2FifoReset</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00130">130</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="acde922d4da92686da009bbcc99051dd7" name="acde922d4da92686da009bbcc99051dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acde922d4da92686da009bbcc99051dd7">&#9670;&#160;</a></span>Uart2OE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#acde922d4da92686da009bbcc99051dd7">Uart2OE</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00064">64</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa32cdd19f7e3e96f70a0c51ef19e35b9" name="aa32cdd19f7e3e96f70a0c51ef19e35b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32cdd19f7e3e96f70a0c51ef19e35b9">&#9670;&#160;</a></span>Uart2RxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aa32cdd19f7e3e96f70a0c51ef19e35b9">Uart2RxFifoCount</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00135">135</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa461b3d2aaee28e50fc95d8e334ef1fe" name="aa461b3d2aaee28e50fc95d8e334ef1fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa461b3d2aaee28e50fc95d8e334ef1fe">&#9670;&#160;</a></span>Uart2RxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aa461b3d2aaee28e50fc95d8e334ef1fe">Uart2RxFifoData</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00134">134</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aff5ff849a213a9f38bc934a92f9364fb" name="aff5ff849a213a9f38bc934a92f9364fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff5ff849a213a9f38bc934a92f9364fb">&#9670;&#160;</a></span>Uart2RxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aff5ff849a213a9f38bc934a92f9364fb">Uart2RxFifoEmpty</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00133">133</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a87fdb0818a7a21a8ffb5c6de07c9c99c" name="a87fdb0818a7a21a8ffb5c6de07c9c99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87fdb0818a7a21a8ffb5c6de07c9c99c">&#9670;&#160;</a></span>Uart2RxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a87fdb0818a7a21a8ffb5c6de07c9c99c">Uart2RxFifoFull</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00132">132</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af7d8b31a97b78aa2a54fa4087120b605" name="af7d8b31a97b78aa2a54fa4087120b605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7d8b31a97b78aa2a54fa4087120b605">&#9670;&#160;</a></span>Uart2TxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#af7d8b31a97b78aa2a54fa4087120b605">Uart2TxFifoCount</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00140">140</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a501a17ac950ad9fd767f553395f27957" name="a501a17ac950ad9fd767f553395f27957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501a17ac950ad9fd767f553395f27957">&#9670;&#160;</a></span>Uart2TxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a501a17ac950ad9fd767f553395f27957">Uart2TxFifoData</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00139">139</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a875cab7af3168f1ecc36dbb45be1c460" name="a875cab7af3168f1ecc36dbb45be1c460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875cab7af3168f1ecc36dbb45be1c460">&#9670;&#160;</a></span>Uart2TxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a875cab7af3168f1ecc36dbb45be1c460">Uart2TxFifoEmpty</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00138">138</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a8b4b25e21ad958daf61aba4951c8e2c2" name="a8b4b25e21ad958daf61aba4951c8e2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4b25e21ad958daf61aba4951c8e2c2">&#9670;&#160;</a></span>Uart2TxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a8b4b25e21ad958daf61aba4951c8e2c2">Uart2TxFifoFull</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00137">137</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a9b8586156365e4ec33628f1a44104013" name="a9b8586156365e4ec33628f1a44104013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8586156365e4ec33628f1a44104013">&#9670;&#160;</a></span>Uart3ClkDivider</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a9b8586156365e4ec33628f1a44104013">Uart3ClkDivider</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00154">154</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a981d49fd295e16b67fcc057c1f604a50" name="a981d49fd295e16b67fcc057c1f604a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a981d49fd295e16b67fcc057c1f604a50">&#9670;&#160;</a></span>Uart3FifoReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a981d49fd295e16b67fcc057c1f604a50">Uart3FifoReset</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00143">143</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aed06b99aaa7590de067eb395f80235b4" name="aed06b99aaa7590de067eb395f80235b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed06b99aaa7590de067eb395f80235b4">&#9670;&#160;</a></span>Uart3OE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aed06b99aaa7590de067eb395f80235b4">Uart3OE</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00065">65</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a8006cb1d5597e7e5140ab34a3ff56092" name="a8006cb1d5597e7e5140ab34a3ff56092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8006cb1d5597e7e5140ab34a3ff56092">&#9670;&#160;</a></span>Uart3RxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a8006cb1d5597e7e5140ab34a3ff56092">Uart3RxFifoCount</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00148">148</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a77c74c8ba3f949d4d02710b7a16989bb" name="a77c74c8ba3f949d4d02710b7a16989bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c74c8ba3f949d4d02710b7a16989bb">&#9670;&#160;</a></span>Uart3RxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a77c74c8ba3f949d4d02710b7a16989bb">Uart3RxFifoData</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00147">147</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a9f38310498de5d08c94f454e5f0750e3" name="a9f38310498de5d08c94f454e5f0750e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f38310498de5d08c94f454e5f0750e3">&#9670;&#160;</a></span>Uart3RxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a9f38310498de5d08c94f454e5f0750e3">Uart3RxFifoEmpty</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00146">146</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a9b870e5d0ab1310f9a12c461f9b24f5a" name="a9b870e5d0ab1310f9a12c461f9b24f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b870e5d0ab1310f9a12c461f9b24f5a">&#9670;&#160;</a></span>Uart3RxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a9b870e5d0ab1310f9a12c461f9b24f5a">Uart3RxFifoFull</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00145">145</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a21b5b8883aa815f43d225c437a65129a" name="a21b5b8883aa815f43d225c437a65129a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b5b8883aa815f43d225c437a65129a">&#9670;&#160;</a></span>Uart3TxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a21b5b8883aa815f43d225c437a65129a">Uart3TxFifoCount</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00153">153</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af573af7e42b703df758452d3227dce98" name="af573af7e42b703df758452d3227dce98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af573af7e42b703df758452d3227dce98">&#9670;&#160;</a></span>Uart3TxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#af573af7e42b703df758452d3227dce98">Uart3TxFifoData</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00152">152</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ad714d2fe9b9390e527e2a4da91e043d6" name="ad714d2fe9b9390e527e2a4da91e043d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad714d2fe9b9390e527e2a4da91e043d6">&#9670;&#160;</a></span>Uart3TxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#ad714d2fe9b9390e527e2a4da91e043d6">Uart3TxFifoEmpty</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00151">151</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a2f5b7578bd7dadb06c7537891c79774d" name="a2f5b7578bd7dadb06c7537891c79774d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5b7578bd7dadb06c7537891c79774d">&#9670;&#160;</a></span>Uart3TxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a2f5b7578bd7dadb06c7537891c79774d">Uart3TxFifoFull</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00150">150</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a240738545c0c20ee03440f007e684cb1" name="a240738545c0c20ee03440f007e684cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240738545c0c20ee03440f007e684cb1">&#9670;&#160;</a></span>Ux1SelJmp</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a240738545c0c20ee03440f007e684cb1">Ux1SelJmp</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00066">66</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a381cc36f2591bcdcbdcb85f8609d98d3" name="a381cc36f2591bcdcbdcb85f8609d98d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a381cc36f2591bcdcbdcb85f8609d98d3">&#9670;&#160;</a></span>WriteAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a381cc36f2591bcdcbdcb85f8609d98d3">WriteAck</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00031">31</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a37baf128332b0f91cefe7a29af2185b7" name="a37baf128332b0f91cefe7a29af2185b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37baf128332b0f91cefe7a29af2185b7">&#9670;&#160;</a></span>WriteClkDac</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a37baf128332b0f91cefe7a29af2185b7">WriteClkDac</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00163">163</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a8940da95f2cfe6c71cf6d21a89a904ab" name="a8940da95f2cfe6c71cf6d21a89a904ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8940da95f2cfe6c71cf6d21a89a904ab">&#9670;&#160;</a></span>WriteDacs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a8940da95f2cfe6c71cf6d21a89a904ab">WriteDacs</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00073">73</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a128010478b9222794d88868ed8d3ca54" name="a128010478b9222794d88868ed8d3ca54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128010478b9222794d88868ed8d3ca54">&#9670;&#160;</a></span>WriteReq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a128010478b9222794d88868ed8d3ca54">WriteReq</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00029">29</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="afd8c1bc8caa42ba1157aea4569d7ef01" name="afd8c1bc8caa42ba1157aea4569d7ef01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8c1bc8caa42ba1157aea4569d7ef01">&#9670;&#160;</a></span>WriteUart0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#afd8c1bc8caa42ba1157aea4569d7ef01">WriteUart0</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00110">110</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aacc321a98f257808991c629b0955978a" name="aacc321a98f257808991c629b0955978a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc321a98f257808991c629b0955978a">&#9670;&#160;</a></span>WriteUart1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#aacc321a98f257808991c629b0955978a">WriteUart1</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00123">123</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a1634ca8254c60ee4cd645ff12e25af14" name="a1634ca8254c60ee4cd645ff12e25af14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1634ca8254c60ee4cd645ff12e25af14">&#9670;&#160;</a></span>WriteUart2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a1634ca8254c60ee4cd645ff12e25af14">WriteUart2</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00136">136</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a9f0ba208a61bd7403e9a85e29c36dda9" name="a9f0ba208a61bd7403e9a85e29c36dda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0ba208a61bd7403e9a85e29c36dda9">&#9670;&#160;</a></span>WriteUart3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts.html#a9f0ba208a61bd7403e9a85e29c36dda9">WriteUart3</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00149">149</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li><a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classRegisterSpacePorts.html">RegisterSpacePorts</a></li>
    <li class="footer">Generated on Sun Jul 6 2025 15:25:46 for ESC FilterWheel Fpga Source by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
