
寄存器描述
====================

+----------------------+--------------------------+
| 名称                 | 描述                     |
+----------------------+--------------------------+
| `usb_config`_        | USB configuration        |
+----------------------+--------------------------+
| `usb_lpm_config`_    | USB lpm configuration    |
+----------------------+--------------------------+
| `usb_resume_config`_ | USB resume configuration |
+----------------------+--------------------------+
| `usb_frame_no`_      | USB frame number         |
+----------------------+--------------------------+
| `usb_error`_         | USB error                |
+----------------------+--------------------------+
| `usb_int_en`_        | USB interrupt enable     |
+----------------------+--------------------------+
| `usb_int_sts`_       | USB interrupt status     |
+----------------------+--------------------------+
| `usb_int_mask`_      | USB interrupt mask       |
+----------------------+--------------------------+
| `usb_int_clear`_     | USB interrupt clear      |
+----------------------+--------------------------+
| `ep1_config`_        | EP1 configuration        |
+----------------------+--------------------------+
| `ep2_config`_        | EP2 configuration        |
+----------------------+--------------------------+
| `ep3_config`_        | EP3 configuration        |
+----------------------+--------------------------+
| `ep4_config`_        | EP4 configuration        |
+----------------------+--------------------------+
| `ep5_config`_        | EP5 configuration        |
+----------------------+--------------------------+
| `ep6_config`_        | EP6 configuration        |
+----------------------+--------------------------+
| `ep7_config`_        | EP7 configuration        |
+----------------------+--------------------------+
| `ep0_fifo_config`_   | EP0 fifo configuration   |
+----------------------+--------------------------+
| `ep0_fifo_status`_   | EP0 fifo status          |
+----------------------+--------------------------+
| `ep0_tx_fifo_wdata`_ | EP0 tx fifo write data   |
+----------------------+--------------------------+
| `ep0_rx_fifo_rdata`_ | EP0 rx fifo write data   |
+----------------------+--------------------------+
| `ep1_fifo_config`_   | EP1 fifo configuration   |
+----------------------+--------------------------+
| `ep1_fifo_status`_   | EP1 fifo status          |
+----------------------+--------------------------+
| `ep1_tx_fifo_wdata`_ | EP1 tx fifo write data   |
+----------------------+--------------------------+
| `ep1_rx_fifo_rdata`_ | EP1 rx fifo write data   |
+----------------------+--------------------------+
| `ep2_fifo_config`_   | EP2 fifo configuration   |
+----------------------+--------------------------+
| `ep2_fifo_status`_   | EP2 fifo status          |
+----------------------+--------------------------+
| `ep2_tx_fifo_wdata`_ | EP2 tx fifo write data   |
+----------------------+--------------------------+
| `ep2_rx_fifo_rdata`_ | EP2 rx fifo write data   |
+----------------------+--------------------------+
| `ep3_fifo_config`_   | EP3 fifo configuration   |
+----------------------+--------------------------+
| `ep3_fifo_status`_   | EP3 fifo status          |
+----------------------+--------------------------+
| `ep3_tx_fifo_wdata`_ | EP3 tx fifo write data   |
+----------------------+--------------------------+
| `ep3_rx_fifo_rdata`_ | EP3 rx fifo write data   |
+----------------------+--------------------------+
| `ep4_fifo_config`_   | EP4 fifo configuration   |
+----------------------+--------------------------+
| `ep4_fifo_status`_   | EP4 fifo status          |
+----------------------+--------------------------+
| `ep4_tx_fifo_wdata`_ | EP4 tx fifo write data   |
+----------------------+--------------------------+
| `ep4_rx_fifo_rdata`_ | EP4 rx fifo write data   |
+----------------------+--------------------------+
| `ep5_fifo_config`_   | EP5 fifo configuration   |
+----------------------+--------------------------+
| `ep5_fifo_status`_   | EP5 fifo status          |
+----------------------+--------------------------+
| `ep5_tx_fifo_wdata`_ | EP5 tx fifo write data   |
+----------------------+--------------------------+
| `ep5_rx_fifo_rdata`_ | EP5 rx fifo read data    |
+----------------------+--------------------------+
| `ep6_fifo_config`_   | EP6 fifo configuration   |
+----------------------+--------------------------+
| `ep6_fifo_status`_   | EP6 fifo status          |
+----------------------+--------------------------+
| `ep6_tx_fifo_wdata`_ | EP6 tx fifo write data   |
+----------------------+--------------------------+
| `ep6_rx_fifo_rdata`_ | EP6 rx fifo read data    |
+----------------------+--------------------------+
| `ep7_fifo_config`_   | EP7 fifo configuration   |
+----------------------+--------------------------+
| `ep7_fifo_status`_   | EP7 fifo status          |
+----------------------+--------------------------+
| `ep7_tx_fifo_wdata`_ | EP7 tx fifo write data   |
+----------------------+--------------------------+
| `ep7_rx_fifo_rdata`_ | EP7 rx fifo read data    |
+----------------------+--------------------------+
| `xcvr_if_config`_    |                          |
+----------------------+--------------------------+

usb_config
------------
 
**地址：**  0x4000d800
 
.. figure:: ../../picture/usb_usb_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                                             |
    +==========+==============================+========+=============+==================================================================================================================================+
    | 31:29    | RSVD                         |        |             |                                                                                                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 28       | sts_usb_ep0_sw_rdy           | r      | 1'b0        | EP0 transaction ready status bit. Asserted with sw_rdy, and de-asserted when ACK is sent/received.                               |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 27       | cr_usb_ep0_sw_rdy            | w1c    | 1'b0        | EP0 transaction ready. When NACK is enabled, asserting this bit will allow one packet to be transferred even if NACK is asserted |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 26       | cr_usb_ep0_sw_nack_out       | r/w    | 1'b0        | EP0 OUT/SETUP transaction nack response (SW control mode)                                                                        |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | Note: Should NOT enable both ep0_sw_nack_out and ep0_sw_stall at the same time                                                   |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 25       | cr_usb_ep0_sw_nack_in        | r/w    | 1'b1        | EP0 IN transaction nack response (SW control mode)                                                                               |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | Note: Should NOT enable both ep0_sw_nack_in and ep0_sw_stall at the same time                                                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 24       | cr_usb_ep0_sw_stall          | w1c    | 1'b0        | EP0 stall response (SW control mode)                                                                                             |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | Note: Should NOT enable both ep0_sw_nack_in/out and ep0_sw_stall at the same time                                                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 23:16    | cr_usb_ep0_sw_size           | r/w    | 8'd0        | EP0 transfer size (SW control mode)                                                                                              |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 15:9     | cr_usb_ep0_sw_addr           | r/w    | 7'd0        | EP0 address (SW control mode)                                                                                                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 8        | cr_usb_ep0_sw_ctrl           | r/w    | 1'b0        | EP0 software control enable                                                                                                      |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b1: EP0 IN/OUT transaction is fully contolled by SW                                                                            |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b0: EP0 IN/OUT transaction is controlled by HW                                                                                 |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 7:5      | RSVD                         |        |             |                                                                                                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 4        | cr_usb_rom_dct_en            | r/w    | 1'b1        | Enable signal of ROM-based descriptors (don't care if ep0_sw_ctrl is asserted)                                                   |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b1: USB descriptors stored in ROM will be used                                                                                 |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b0: SW should prepare the descriptors requested by HOST                                                                        |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 3:1      | RSVD                         |        |             |                                                                                                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 0        | cr_usb_en                    | r/w    | 1'b0        | Enable signal of USB function                                                                                                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+

usb_lpm_config
----------------
 
**地址：**  0x4000d804
 
.. figure:: ../../picture/usb_usb_lpm_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                        |
    +==========+==============================+========+=============+=============================================+
    | 31       | sts_lpm                      | r      | 1'b0        | LPM status bit                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------+
    | 30:20    | sts_lpm_attr                 | r      | 11'h0       | LPM attributes received in LPM packet       |
    +----------+------------------------------+--------+-------------+---------------------------------------------+
    | 19:4     | RSVD                         |        |             |                                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------+
    | 3:2      | cr_lpm_resp                  | r/w    | 2'd2        | Response when LPM packet is received        |
    +          +                              +        +             +                                             +
    |          |                              |        |             | 2'd3: NYET                                  |
    +          +                              +        +             +                                             +
    |          |                              |        |             | 2'd2: STALL                                 |
    +          +                              +        +             +                                             +
    |          |                              |        |             | 2'd1: NACK                                  |
    +          +                              +        +             +                                             +
    |          |                              |        |             | 2'd0: ACK                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------+
    | 1        | cr_lpm_resp_upd              | w1c    | 1'b0        | Response update signal (for async concern)  |
    +          +                              +        +             +                                             +
    |          |                              |        |             | Assert this bit when cr_lpm_resp is updated |
    +----------+------------------------------+--------+-------------+---------------------------------------------+
    | 0        | cr_lpm_en                    | w1c    | 1'b0        | LPM enable signal                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------+

usb_resume_config
-------------------
 
**地址：**  0x4000d808
 
.. figure:: ../../picture/usb_usb_resume_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                |
    +==========+==============================+========+=============+=====================================+
    | 31       | cr_res_force                 | r/w    | 1'b0        | Force to output K-state             |
    +----------+------------------------------+--------+-------------+-------------------------------------+
    | 30:13    | RSVD                         |        |             |                                     |
    +----------+------------------------------+--------+-------------+-------------------------------------+
    | 12       | cr_res_trig                  | w1c    | 1'b0        | Resume K-state trigger              |
    +----------+------------------------------+--------+-------------+-------------------------------------+
    | 11       | RSVD                         |        |             |                                     |
    +----------+------------------------------+--------+-------------+-------------------------------------+
    | 10:0     | cr_res_width                 | r/w    | 11'd26      | Resume K-state width (unit: 2.67us) |
    +----------+------------------------------+--------+-------------+-------------------------------------+

usb_frame_no
--------------
 
**地址：**  0x4000d818
 
.. figure:: ../../picture/usb_usb_frame_no.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                       |
    +==========+==============================+========+=============+============================================+
    | 31:20    | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 19:16    | sts_ep_no                    | r      | 4'd0        | Endpoint number of the current transaction |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 15:12    | sts_pid                      | r      | 4'd0        | PID value of the current transaction       |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 11       | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 10:0     | sts_frame_no                 | r      | 11'h0       | Current frame number                       |
    +----------+------------------------------+--------+-------------+--------------------------------------------+

usb_error
-----------
 
**地址：**  0x4000d81c
 
.. figure:: ../../picture/usb_usb_error.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                      |
    +==========+==============================+========+=============+===========================================================+
    | 31:7     | RSVD                         |        |             |                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 6        | crc16_err                    | r      | 1'b0        | Data CRC error occurs, cleared by cr_usb_err_clr          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 5        | crc5_err                     | r      | 1'b0        | Token CRC error occurs, cleared by cr_usb_err_clr         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 4        | pid_cks_err                  | r      | 1'b0        | PID check sum error occurs, cleared by cr_usb_err_clr     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 3        | pid_seq_err                  | r      | 1'b0        | PID sequence error occurs, cleared by cr_usb_err_clr      |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 2        | ivld_ep_err                  | r      | 1'b0        | Invalid endpoint error occurs, cleared by cr_usb_err_clr  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 1        | xfer_to_err                  | r      | 1'b0        | Transfer time-out error occurs, cleared by cr_usb_err_clr |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 0        | utmi_rx_err                  | r      | 1'b0        | UTMI I/F RX error occurs, cleared by cr_usb_err_clr       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+

usb_int_en
------------
 
**地址：**  0x4000d820
 
.. figure:: ../../picture/usb_usb_int_en.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                   |
    +==========+==============================+========+=============+========================================+
    | 31       | cr_usb_err_en                | r/w    | 1'b1        | Interrupt enable of usb_err_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 30       | cr_sof_3ms_en                | r/w    | 1'b0        | Interrupt enable of sof_3ms_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 29       | cr_lpm_pkt_en                | r/w    | 1'b0        | Interrupt enable of lpm_pkt_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 28       | cr_lpm_wkup_en               | r/w    | 1'b0        | Interrupt enable of lpm_wkup_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 27       | cr_usb_rend_en               | r/w    | 1'b0        | Interrupt enable of usb_rend_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 26:24    | RSVD                         |        |             |                                        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 23       | cr_ep7_done_en               | r/w    | 1'b1        | Interrupt enable of ep7_done_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 22       | cr_ep7_cmd_en                | r/w    | 1'b1        | Interrupt enable of ep7_cmd_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 21       | cr_ep6_done_en               | r/w    | 1'b1        | Interrupt enable of ep6_done_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 20       | cr_ep6_cmd_en                | r/w    | 1'b1        | Interrupt enable of ep6_cmd_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 19       | cr_ep5_done_en               | r/w    | 1'b1        | Interrupt enable of ep5_done_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 18       | cr_ep5_cmd_en                | r/w    | 1'b1        | Interrupt enable of ep5_cmd_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 17       | cr_ep4_done_en               | r/w    | 1'b1        | Interrupt enable of ep4_done_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 16       | cr_ep4_cmd_en                | r/w    | 1'b1        | Interrupt enable of ep4_cmd_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 15       | cr_ep3_done_en               | r/w    | 1'b1        | Interrupt enable of ep3_done_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 14       | cr_ep3_cmd_en                | r/w    | 1'b1        | Interrupt enable of ep3_cmd_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 13       | cr_ep2_done_en               | r/w    | 1'b1        | Interrupt enable of ep2_done_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 12       | cr_ep2_cmd_en                | r/w    | 1'b1        | Interrupt enable of ep2_cmd_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 11       | cr_ep1_done_en               | r/w    | 1'b1        | Interrupt enable of ep1_done_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 10       | cr_ep1_cmd_en                | r/w    | 1'b1        | Interrupt enable of ep1_cmd_int        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 9        | cr_ep0_out_done_en           | r/w    | 1'b1        | Interrupt enable of ep0_out_done_int   |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 8        | cr_ep0_out_cmd_en            | r/w    | 1'b1        | Interrupt enable of ep0_out_cmd_int    |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 7        | cr_ep0_in_done_en            | r/w    | 1'b1        | Interrupt enable of ep0_in_done_int    |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 6        | cr_ep0_in_cmd_en             | r/w    | 1'b1        | Interrupt enable of ep0_in_cmd_int     |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 5        | cr_ep0_setup_done_en         | r/w    | 1'b1        | Interrupt enable of ep0_setup_done_int |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 4        | cr_ep0_setup_cmd_en          | r/w    | 1'b1        | Interrupt enable of ep0_setup_cmd_int  |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 3        | cr_get_dct_cmd_en            | r/w    | 1'b1        | Interrupt enable of get_dct_cmd_int    |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 2        | cr_vbus_tgl_en               | r/w    | 1'b1        | Interrupt enable of vbus_tgl_int       |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 1        | cr_usb_reset_en              | r/w    | 1'b1        | Interrupt enable of usb_reset_int      |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 0        | cr_sof_en                    | r/w    | 1'b1        | Interrupt enable of sof_int            |
    +----------+------------------------------+--------+-------------+----------------------------------------+

usb_int_sts
-------------
 
**地址：**  0x4000d824
 
.. figure:: ../../picture/usb_usb_int_sts.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                              |
    +==========+==============================+========+=============+===================================================================+
    | 31       | usb_err_int                  | r      | 1'b0        | USB error occurs, check usb_error for detailed error type         |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 30       | sof_3ms_int                  | r      | 1'b0        | SOF is absent for 3 ms                                            |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 29       | lpm_pkt_int                  | r      | 1'b0        | LPM packet is received                                            |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 28       | lpm_wkup_int                 | r      | 1'b0        | LPM resume (wakeup) signal is received                            |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 27       | usb_rend_int                 | r      | 1'b0        | USB reset de-assert is triggered                                  |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 26:24    | RSVD                         |        |             |                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 23       | ep7_done_int                 | r      | 1'b0        | EP7 IN or OUT command is finished                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 22       | ep7_cmd_int                  | r      | 1'b0        | EP7 IN or OUT command is received                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 21       | ep6_done_int                 | r      | 1'b0        | EP6 IN or OUT command is finished                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 20       | ep6_cmd_int                  | r      | 1'b0        | EP6 IN or OUT command is received                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 19       | ep5_done_int                 | r      | 1'b0        | EP5 IN or OUT command is finished                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 18       | ep5_cmd_int                  | r      | 1'b0        | EP5 IN or OUT command is received                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 17       | ep4_done_int                 | r      | 1'b0        | EP4 IN or OUT command is finished                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 16       | ep4_cmd_int                  | r      | 1'b0        | EP4 IN or OUT command is received                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 15       | ep3_done_int                 | r      | 1'b0        | EP3 IN or OUT command is finished                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 14       | ep3_cmd_int                  | r      | 1'b0        | EP3 IN or OUT command is received                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 13       | ep2_done_int                 | r      | 1'b0        | EP2 IN or OUT command is finished                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 12       | ep2_cmd_int                  | r      | 1'b0        | EP2 IN or OUT command is received                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 11       | ep1_done_int                 | r      | 1'b0        | EP1 IN or OUT command is finished                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 10       | ep1_cmd_int                  | r      | 1'b0        | EP1 IN or OUT command is received                                 |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 9        | ep0_out_done_int             | r      | 1'b0        | EP0 OUT command is finished                                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 8        | ep0_out_cmd_int              | r      | 1'b0        | EP0 OUT command is received                                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 7        | ep0_in_done_int              | r      | 1'b0        | EP0 IN command is finished                                        |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 6        | ep0_in_cmd_int               | r      | 1'b0        | EP0 IN command is received                                        |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 5        | ep0_setup_done_int           | r      | 1'b0        | EP0 SETUP command is finished                                     |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 4        | ep0_setup_cmd_int            | r      | 1'b0        | EP0 SETUP command is received                                     |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 3        | get_dct_cmd_int              | r      | 1'b0        | GET_DESCRIPTOR command is received                                |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 2        | vbus_tgl_int                 | r      | 1'b0        | VBUS detection is toggled, check 0x1FC[31] for vbus_detect status |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 1        | usb_reset_int                | r      | 1'b0        | USB reset is triggered                                            |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 0        | sof_int                      | r      | 1'b0        | SOF is received                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+

usb_int_mask
--------------
 
**地址：**  0x4000d828
 
.. figure:: ../../picture/usb_usb_int_mask.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                 |
    +==========+==============================+========+=============+======================================+
    | 31       | cr_usb_err_mask              | r/w    | 1'b1        | Interrupt mask of usb_err_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 30       | cr_sof_3ms_mask              | r/w    | 1'b1        | Interrupt mask of sof_3ms_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 29       | cr_lpm_pkt_mask              | r/w    | 1'b1        | Interrupt mask of lpm_pkt_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 28       | cr_lpm_wkup_mask             | r/w    | 1'b1        | Interrupt mask of lpm_wkup_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 27       | cr_usb_rend_mask             | r/w    | 1'b1        | Interrupt mask of usb_rend_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 26:24    | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 23       | cr_ep7_done_mask             | r/w    | 1'b1        | Interrupt mask of ep7_done_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 22       | cr_ep7_cmd_mask              | r/w    | 1'b1        | Interrupt mask of ep7_cmd_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 21       | cr_ep6_done_mask             | r/w    | 1'b1        | Interrupt mask of ep6_done_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 20       | cr_ep6_cmd_mask              | r/w    | 1'b1        | Interrupt mask of ep6_cmd_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 19       | cr_ep5_done_mask             | r/w    | 1'b1        | Interrupt mask of ep5_done_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 18       | cr_ep5_cmd_mask              | r/w    | 1'b1        | Interrupt mask of ep5_cmd_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 17       | cr_ep4_done_mask             | r/w    | 1'b1        | Interrupt mask of ep4_done_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 16       | cr_ep4_cmd_mask              | r/w    | 1'b1        | Interrupt mask of ep4_cmd_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 15       | cr_ep3_done_mask             | r/w    | 1'b1        | Interrupt mask of ep3_done_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 14       | cr_ep3_cmd_mask              | r/w    | 1'b1        | Interrupt mask of ep3_cmd_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 13       | cr_ep2_done_mask             | r/w    | 1'b1        | Interrupt mask of ep2_done_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 12       | cr_ep2_cmd_mask              | r/w    | 1'b1        | Interrupt mask of ep2_cmd_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 11       | cr_ep1_done_mask             | r/w    | 1'b1        | Interrupt mask of ep1_done_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 10       | cr_ep1_cmd_mask              | r/w    | 1'b1        | Interrupt mask of ep1_cmd_int        |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 9        | cr_ep0_out_done_mask         | r/w    | 1'b1        | Interrupt mask of ep0_out_done_int   |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 8        | cr_ep0_out_cmd_mask          | r/w    | 1'b1        | Interrupt mask of ep0_out_cmd_int    |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 7        | cr_ep0_in_done_mask          | r/w    | 1'b1        | Interrupt mask of ep0_in_done_int    |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 6        | cr_ep0_in_cmd_mask           | r/w    | 1'b1        | Interrupt mask of ep0_in_cmd_int     |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 5        | cr_ep0_setup_done_mask       | r/w    | 1'b1        | Interrupt mask of ep0_setup_done_int |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 4        | cr_ep0_setup_cmd_mask        | r/w    | 1'b1        | Interrupt mask of ep0_setup_cmd_int  |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 3        | cr_get_dct_cmd_mask          | r/w    | 1'b1        | Interrupt mask of get_dct_cmd_int    |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 2        | cr_vbus_tgl_mask             | r/w    | 1'b1        | Interrupt mask of vbus_tgl_int       |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 1        | cr_usb_reset_mask            | r/w    | 1'b1        | Interrupt mask of usb_reset_int      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 0        | cr_sof_mask                  | r/w    | 1'b1        | Interrupt mask of sof_int            |
    +----------+------------------------------+--------+-------------+--------------------------------------+

usb_int_clear
---------------
 
**地址：**  0x4000d82c
 
.. figure:: ../../picture/usb_usb_int_clear.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                  |
    +==========+==============================+========+=============+=======================================+
    | 31       | cr_usb_err_clr               | w1c    | 1'b0        | Interrupt clear of usb_err_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 30       | cr_sof_3ms_clr               | w1c    | 1'b0        | Interrupt clear of sof_3ms_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 29       | cr_lpm_pkt_clr               | w1c    | 1'b0        | Interrupt clear of lpm_pkt_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 28       | cr_lpm_wkup_clr              | w1c    | 1'b0        | Interrupt clear of lpm_wkup_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 27       | cr_usb_rend_clr              | w1c    | 1'b0        | Interrupt clear of usb_rend_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 26:24    | RSVD                         |        |             |                                       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 23       | cr_ep7_done_clr              | w1c    | 1'b0        | Interrupt clear of ep7_done_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 22       | cr_ep7_cmd_clr               | w1c    | 1'b0        | Interrupt clear of ep7_cmd_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 21       | cr_ep6_done_clr              | w1c    | 1'b0        | Interrupt clear of ep6_done_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 20       | cr_ep6_cmd_clr               | w1c    | 1'b0        | Interrupt clear of ep6_cmd_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 19       | cr_ep5_done_clr              | w1c    | 1'b0        | Interrupt clear of ep5_done_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 18       | cr_ep5_cmd_clr               | w1c    | 1'b0        | Interrupt clear of ep5_cmd_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 17       | cr_ep4_done_clr              | w1c    | 1'b0        | Interrupt clear of ep4_done_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 16       | cr_ep4_cmd_clr               | w1c    | 1'b0        | Interrupt clear of ep4_cmd_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 15       | cr_ep3_done_clr              | w1c    | 1'b0        | Interrupt clear of ep3_done_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 14       | cr_ep3_cmd_clr               | w1c    | 1'b0        | Interrupt clear of ep3_cmd_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 13       | cr_ep2_done_clr              | w1c    | 1'b0        | Interrupt clear of ep2_done_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 12       | cr_ep2_cmd_clr               | w1c    | 1'b0        | Interrupt clear of ep2_cmd_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 11       | cr_ep1_done_clr              | w1c    | 1'b0        | Interrupt clear of ep1_done_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 10       | cr_ep1_cmd_clr               | w1c    | 1'b0        | Interrupt clear of ep1_cmd_int        |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 9        | cr_ep0_out_done_clr          | w1c    | 1'b0        | Interrupt clear of ep0_out_done_int   |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 8        | cr_ep0_out_cmd_clr           | w1c    | 1'b0        | Interrupt clear of ep0_out_cmd_int    |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 7        | cr_ep0_in_done_clr           | w1c    | 1'b0        | Interrupt clear of ep0_in_done_int    |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 6        | cr_ep0_in_cmd_clr            | w1c    | 1'b0        | Interrupt clear of ep0_in_cmd_int     |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 5        | cr_ep0_setup_done_clr        | w1c    | 1'b0        | Interrupt clear of ep0_setup_done_int |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 4        | cr_ep0_setup_cmd_clr         | w1c    | 1'b0        | Interrupt clear of ep0_setup_cmd_int  |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 3        | cr_get_dct_cmd_clr           | w1c    | 1'b0        | Interrupt clear of get_dct_cmd_int    |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 2        | cr_vbus_tgl_clr              | w1c    | 1'b0        | Interrupt clear of vbus_tgl_int       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 1        | cr_usb_reset_clr             | w1c    | 1'b0        | Interrupt clear of usb_reset_int      |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 0        | cr_sof_clr                   | w1c    | 1'b0        | Interrupt clear of sof_int            |
    +----------+------------------------------+--------+-------------+---------------------------------------+

ep1_config
------------
 
**地址：**  0x4000d840
 
.. figure:: ../../picture/usb_ep1_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                      |
    +==========+==============================+========+=============+===========================================================================================================+
    | 31:20    | RSVD                         |        |             |                                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 19       | sts_ep1_rdy                  | r      | 1'b0        | Endpoint ready status bit. Asserted with ep_rdy, and de-asserted when ACK is sent/received.               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 18       | cr_ep1_rdy                   | w1c    | 1'b0        | Endpoint ready. When Endpoint NACK is enabled, asserting this bit will allow one packet to be transferred |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 17       | cr_ep1_nack                  | r/w    | 1'b1        | Endpoint NACK response enable, should not be enabled with STALL at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 16       | cr_ep1_stall                 | r/w    | 1'b0        | Endpoint STALL response enable, should not be enabled with NACK at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 15:13    | cr_ep1_type                  | r/w    | 3'b100      | Endpoint type                                                                                             |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b101: CTRL                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b010: ISO                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b100: BULK                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b000: INT                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | Others: Reserved                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 12:11    | cr_ep1_dir                   | r/w    | 2'b01       | Endpoint direction                                                                                        |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b00: Disabled                                                                                           |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b01: IN                                                                                                 |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b10: OUT                                                                                                |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b11: Reserved                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 10:0     | cr_ep1_size                  | r/w    | 11'd64      | Endpoint max packet size                                                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+

ep2_config
------------
 
**地址：**  0x4000d844
 
.. figure:: ../../picture/usb_ep2_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                      |
    +==========+==============================+========+=============+===========================================================================================================+
    | 31:20    | RSVD                         |        |             |                                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 19       | sts_ep2_rdy                  | r      | 1'b0        | Endpoint ready status bit. Asserted with ep_rdy, and de-asserted when ACK is sent/received.               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 18       | cr_ep2_rdy                   | w1c    | 1'b0        | Endpoint ready. When Endpoint NACK is enabled, asserting this bit will allow one packet to be transferred |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 17       | cr_ep2_nack                  | r/w    | 1'b1        | Endpoint NACK response enable, should not be enabled with STALL at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 16       | cr_ep2_stall                 | r/w    | 1'b0        | Endpoint STALL response enable, should not be enabled with NACK at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 15:13    | cr_ep2_type                  | r/w    | 3'b100      | Endpoint type                                                                                             |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b101: CTRL                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b010: ISO                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b100: BULK                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b000: INT                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | Others: Reserved                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 12:11    | cr_ep2_dir                   | r/w    | 2'b01       | Endpoint direction                                                                                        |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b00: Disabled                                                                                           |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b01: IN                                                                                                 |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b10: OUT                                                                                                |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b11: Reserved                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 10:0     | cr_ep2_size                  | r/w    | 11'd64      | Endpoint max packet size                                                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+

ep3_config
------------
 
**地址：**  0x4000d848
 
.. figure:: ../../picture/usb_ep3_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                      |
    +==========+==============================+========+=============+===========================================================================================================+
    | 31:20    | RSVD                         |        |             |                                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 19       | sts_ep3_rdy                  | r      | 1'b0        | Endpoint ready status bit. Asserted with ep_rdy, and de-asserted when ACK is sent/received.               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 18       | cr_ep3_rdy                   | w1c    | 1'b0        | Endpoint ready. When Endpoint NACK is enabled, asserting this bit will allow one packet to be transferred |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 17       | cr_ep3_nack                  | r/w    | 1'b1        | Endpoint NACK response enable, should not be enabled with STALL at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 16       | cr_ep3_stall                 | r/w    | 1'b0        | Endpoint STALL response enable, should not be enabled with NACK at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 15:13    | cr_ep3_type                  | r/w    | 3'b100      | Endpoint type                                                                                             |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b101: CTRL                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b010: ISO                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b100: BULK                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b000: INT                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | Others: Reserved                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 12:11    | cr_ep3_dir                   | r/w    | 2'b01       | Endpoint direction                                                                                        |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b00: Disabled                                                                                           |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b01: IN                                                                                                 |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b10: OUT                                                                                                |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b11: Reserved                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 10:0     | cr_ep3_size                  | r/w    | 11'd64      | Endpoint max packet size                                                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+

ep4_config
------------
 
**地址：**  0x4000d84c
 
.. figure:: ../../picture/usb_ep4_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                      |
    +==========+==============================+========+=============+===========================================================================================================+
    | 31:20    | RSVD                         |        |             |                                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 19       | sts_ep4_rdy                  | r      | 1'b0        | Endpoint ready status bit. Asserted with ep_rdy, and de-asserted when ACK is sent/received.               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 18       | cr_ep4_rdy                   | w1c    | 1'b0        | Endpoint ready. When Endpoint NACK is enabled, asserting this bit will allow one packet to be transferred |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 17       | cr_ep4_nack                  | r/w    | 1'b1        | Endpoint NACK response enable, should not be enabled with STALL at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 16       | cr_ep4_stall                 | r/w    | 1'b0        | Endpoint STALL response enable, should not be enabled with NACK at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 15:13    | cr_ep4_type                  | r/w    | 3'b100      | Endpoint type                                                                                             |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b101: CTRL                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b010: ISO                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b100: BULK                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b000: INT                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | Others: Reserved                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 12:11    | cr_ep4_dir                   | r/w    | 2'b01       | Endpoint direction                                                                                        |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b00: Disabled                                                                                           |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b01: IN                                                                                                 |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b10: OUT                                                                                                |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b11: Reserved                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 10:0     | cr_ep4_size                  | r/w    | 11'd64      | Endpoint max packet size                                                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+

ep5_config
------------
 
**地址：**  0x4000d850
 
.. figure:: ../../picture/usb_ep5_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                      |
    +==========+==============================+========+=============+===========================================================================================================+
    | 31:20    | RSVD                         |        |             |                                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 19       | sts_ep5_rdy                  | r      | 1'b0        | Endpoint ready status bit. Asserted with ep_rdy, and de-asserted when ACK is sent/received.               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 18       | cr_ep5_rdy                   | w1c    | 1'b0        | Endpoint ready. When Endpoint NACK is enabled, asserting this bit will allow one packet to be transferred |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 17       | cr_ep5_nack                  | r/w    | 1'b1        | Endpoint NACK response enable, should not be enabled with STALL at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 16       | cr_ep5_stall                 | r/w    | 1'b0        | Endpoint STALL response enable, should not be enabled with NACK at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 15:13    | cr_ep5_type                  | r/w    | 3'b100      | Endpoint type                                                                                             |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b101: CTRL                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b010: ISO                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b100: BULK                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b000: INT                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | Others: Reserved                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 12:11    | cr_ep5_dir                   | r/w    | 2'b01       | Endpoint direction                                                                                        |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b00: Disabled                                                                                           |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b01: IN                                                                                                 |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b10: OUT                                                                                                |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b11: Reserved                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 10:0     | cr_ep5_size                  | r/w    | 11'd64      | Endpoint max packet size                                                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+

ep6_config
------------
 
**地址：**  0x4000d854
 
.. figure:: ../../picture/usb_ep6_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                      |
    +==========+==============================+========+=============+===========================================================================================================+
    | 31:20    | RSVD                         |        |             |                                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 19       | sts_ep6_rdy                  | r      | 1'b0        | Endpoint ready status bit. Asserted with ep_rdy, and de-asserted when ACK is sent/received.               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 18       | cr_ep6_rdy                   | w1c    | 1'b0        | Endpoint ready. When Endpoint NACK is enabled, asserting this bit will allow one packet to be transferred |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 17       | cr_ep6_nack                  | r/w    | 1'b1        | Endpoint NACK response enable, should not be enabled with STALL at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 16       | cr_ep6_stall                 | r/w    | 1'b0        | Endpoint STALL response enable, should not be enabled with NACK at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 15:13    | cr_ep6_type                  | r/w    | 3'b100      | Endpoint type                                                                                             |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b101: CTRL                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b010: ISO                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b100: BULK                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b000: INT                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | Others: Reserved                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 12:11    | cr_ep6_dir                   | r/w    | 2'b01       | Endpoint direction                                                                                        |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b00: Disabled                                                                                           |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b01: IN                                                                                                 |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b10: OUT                                                                                                |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b11: Reserved                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 10:0     | cr_ep6_size                  | r/w    | 11'd64      | Endpoint max packet size                                                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+

ep7_config
------------
 
**地址：**  0x4000d858
 
.. figure:: ../../picture/usb_ep7_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                      |
    +==========+==============================+========+=============+===========================================================================================================+
    | 31:20    | RSVD                         |        |             |                                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 19       | sts_ep7_rdy                  | r      | 1'b0        | Endpoint ready status bit. Asserted with ep_rdy, and de-asserted when ACK is sent/received.               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 18       | cr_ep7_rdy                   | w1c    | 1'b0        | Endpoint ready. When Endpoint NACK is enabled, asserting this bit will allow one packet to be transferred |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 17       | cr_ep7_nack                  | r/w    | 1'b1        | Endpoint NACK response enable, should not be enabled with STALL at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 16       | cr_ep7_stall                 | r/w    | 1'b0        | Endpoint STALL response enable, should not be enabled with NACK at the same time                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 15:13    | cr_ep7_type                  | r/w    | 3'b100      | Endpoint type                                                                                             |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b101: CTRL                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b010: ISO                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b100: BULK                                                                                              |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 3'b000: INT                                                                                               |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | Others: Reserved                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 12:11    | cr_ep7_dir                   | r/w    | 2'b01       | Endpoint direction                                                                                        |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b00: Disabled                                                                                           |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b01: IN                                                                                                 |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b10: OUT                                                                                                |
    +          +                              +        +             +                                                                                                           +
    |          |                              |        |             | 2'b11: Reserved                                                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+
    | 10:0     | cr_ep7_size                  | r/w    | 11'd64      | Endpoint max packet size                                                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------+

ep0_fifo_config
-----------------
 
**地址：**  0x4000d900
 
.. figure:: ../../picture/usb_ep0_fifo_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:8     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | ep0_rx_fifo_underflow        | r      | 1'b0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6        | ep0_rx_fifo_overflow         | r      | 1'b0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | ep0_tx_fifo_underflow        | r      | 1'b0        | Underflow flag of TX FIFO, can be cleared by tx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4        | ep0_tx_fifo_overflow         | r      | 1'b0        | Overflow flag of TX FIFO, can be cleared by tx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3        | ep0_rx_fifo_clr              | w1c    | 1'b0        | Clear signal of RX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | ep0_tx_fifo_clr              | w1c    | 1'b0        | Clear signal of TX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1        | ep0_dma_rx_en                | r/w    | 1'b0        | Enable signal of dma_rx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | ep0_dma_tx_en                | r/w    | 1'b0        | Enable signal of dma_tx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

ep0_fifo_status
-----------------
 
**地址：**  0x4000d904
 
.. figure:: ../../picture/usb_ep0_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                    |
    +==========+==============================+========+=============+=========================+
    | 31       | ep0_rx_fifo_full             | r      | 1'b0        | RX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 30       | ep0_rx_fifo_empty            | r      | 1'b1        | RX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 29:23    | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 22:16    | ep0_rx_fifo_cnt              | r      | 7'd0        | RX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 15       | ep0_tx_fifo_full             | r      | 1'b0        | TX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 14       | ep0_tx_fifo_empty            | r      | 1'b1        | TX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 13:7     | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 6:0      | ep0_tx_fifo_cnt              | r      | 7'd64       | TX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+

ep0_tx_fifo_wdata
-------------------
 
**地址：**  0x4000d908
 
.. figure:: ../../picture/usb_ep0_tx_fifo_wdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep0_tx_fifo_wdata            | w      | x           |     |
    +----------+------------------------------+--------+-------------+-----+

ep0_rx_fifo_rdata
-------------------
 
**地址：**  0x4000d90c
 
.. figure:: ../../picture/usb_ep0_rx_fifo_rdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep0_rx_fifo_rdata            | r      | 8'h0        |     |
    +----------+------------------------------+--------+-------------+-----+

ep1_fifo_config
-----------------
 
**地址：**  0x4000d910
 
.. figure:: ../../picture/usb_ep1_fifo_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:8     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | ep1_rx_fifo_underflow        | r      | 1'b0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6        | ep1_rx_fifo_overflow         | r      | 1'b0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | ep1_tx_fifo_underflow        | r      | 1'b0        | Underflow flag of TX FIFO, can be cleared by tx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4        | ep1_tx_fifo_overflow         | r      | 1'b0        | Overflow flag of TX FIFO, can be cleared by tx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3        | ep1_rx_fifo_clr              | w1c    | 1'b0        | Clear signal of RX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | ep1_tx_fifo_clr              | w1c    | 1'b0        | Clear signal of TX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1        | ep1_dma_rx_en                | r/w    | 1'b0        | Enable signal of dma_rx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | ep1_dma_tx_en                | r/w    | 1'b0        | Enable signal of dma_tx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

ep1_fifo_status
-----------------
 
**地址：**  0x4000d914
 
.. figure:: ../../picture/usb_ep1_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                    |
    +==========+==============================+========+=============+=========================+
    | 31       | ep1_rx_fifo_full             | r      | 1'b0        | RX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 30       | ep1_rx_fifo_empty            | r      | 1'b1        | RX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 29:23    | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 22:16    | ep1_rx_fifo_cnt              | r      | 7'd0        | RX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 15       | ep1_tx_fifo_full             | r      | 1'b0        | TX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 14       | ep1_tx_fifo_empty            | r      | 1'b1        | TX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 13:7     | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 6:0      | ep1_tx_fifo_cnt              | r      | 7'd64       | TX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+

ep1_tx_fifo_wdata
-------------------
 
**地址：**  0x4000d918
 
.. figure:: ../../picture/usb_ep1_tx_fifo_wdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep1_tx_fifo_wdata            | w      | x           |     |
    +----------+------------------------------+--------+-------------+-----+

ep1_rx_fifo_rdata
-------------------
 
**地址：**  0x4000d91c
 
.. figure:: ../../picture/usb_ep1_rx_fifo_rdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep1_rx_fifo_rdata            | r      | 8'h0        |     |
    +----------+------------------------------+--------+-------------+-----+

ep2_fifo_config
-----------------
 
**地址：**  0x4000d920
 
.. figure:: ../../picture/usb_ep2_fifo_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:8     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | ep2_rx_fifo_underflow        | r      | 1'b0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6        | ep2_rx_fifo_overflow         | r      | 1'b0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | ep2_tx_fifo_underflow        | r      | 1'b0        | Underflow flag of TX FIFO, can be cleared by tx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4        | ep2_tx_fifo_overflow         | r      | 1'b0        | Overflow flag of TX FIFO, can be cleared by tx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3        | ep2_rx_fifo_clr              | w1c    | 1'b0        | Clear signal of RX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | ep2_tx_fifo_clr              | w1c    | 1'b0        | Clear signal of TX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1        | ep2_dma_rx_en                | r/w    | 1'b0        | Enable signal of dma_rx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | ep2_dma_tx_en                | r/w    | 1'b0        | Enable signal of dma_tx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

ep2_fifo_status
-----------------
 
**地址：**  0x4000d924
 
.. figure:: ../../picture/usb_ep2_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                    |
    +==========+==============================+========+=============+=========================+
    | 31       | ep2_rx_fifo_full             | r      | 1'b0        | RX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 30       | ep2_rx_fifo_empty            | r      | 1'b1        | RX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 29:23    | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 22:16    | ep2_rx_fifo_cnt              | r      | 7'd0        | RX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 15       | ep2_tx_fifo_full             | r      | 1'b0        | TX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 14       | ep2_tx_fifo_empty            | r      | 1'b1        | TX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 13:7     | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 6:0      | ep2_tx_fifo_cnt              | r      | 7'd64       | TX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+

ep2_tx_fifo_wdata
-------------------
 
**地址：**  0x4000d928
 
.. figure:: ../../picture/usb_ep2_tx_fifo_wdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep2_tx_fifo_wdata            | w      | x           |     |
    +----------+------------------------------+--------+-------------+-----+

ep2_rx_fifo_rdata
-------------------
 
**地址：**  0x4000d92c
 
.. figure:: ../../picture/usb_ep2_rx_fifo_rdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep2_rx_fifo_rdata            | r      | 8'h0        |     |
    +----------+------------------------------+--------+-------------+-----+

ep3_fifo_config
-----------------
 
**地址：**  0x4000d930
 
.. figure:: ../../picture/usb_ep3_fifo_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:8     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | ep3_rx_fifo_underflow        | r      | 1'b0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6        | ep3_rx_fifo_overflow         | r      | 1'b0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | ep3_tx_fifo_underflow        | r      | 1'b0        | Underflow flag of TX FIFO, can be cleared by tx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4        | ep3_tx_fifo_overflow         | r      | 1'b0        | Overflow flag of TX FIFO, can be cleared by tx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3        | ep3_rx_fifo_clr              | w1c    | 1'b0        | Clear signal of RX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | ep3_tx_fifo_clr              | w1c    | 1'b0        | Clear signal of TX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1        | ep3_dma_rx_en                | r/w    | 1'b0        | Enable signal of dma_rx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | ep3_dma_tx_en                | r/w    | 1'b0        | Enable signal of dma_tx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

ep3_fifo_status
-----------------
 
**地址：**  0x4000d934
 
.. figure:: ../../picture/usb_ep3_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                    |
    +==========+==============================+========+=============+=========================+
    | 31       | ep3_rx_fifo_full             | r      | 1'b0        | RX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 30       | ep3_rx_fifo_empty            | r      | 1'b1        | RX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 29:23    | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 22:16    | ep3_rx_fifo_cnt              | r      | 7'd0        | RX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 15       | ep3_tx_fifo_full             | r      | 1'b0        | TX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 14       | ep3_tx_fifo_empty            | r      | 1'b1        | TX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 13:7     | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 6:0      | ep3_tx_fifo_cnt              | r      | 7'd64       | TX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+

ep3_tx_fifo_wdata
-------------------
 
**地址：**  0x4000d938
 
.. figure:: ../../picture/usb_ep3_tx_fifo_wdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep3_tx_fifo_wdata            | w      | x           |     |
    +----------+------------------------------+--------+-------------+-----+

ep3_rx_fifo_rdata
-------------------
 
**地址：**  0x4000d93c
 
.. figure:: ../../picture/usb_ep3_rx_fifo_rdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep3_rx_fifo_rdata            | r      | 8'h0        |     |
    +----------+------------------------------+--------+-------------+-----+

ep4_fifo_config
-----------------
 
**地址：**  0x4000d940
 
.. figure:: ../../picture/usb_ep4_fifo_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:8     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | ep4_rx_fifo_underflow        | r      | 1'b0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6        | ep4_rx_fifo_overflow         | r      | 1'b0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | ep4_tx_fifo_underflow        | r      | 1'b0        | Underflow flag of TX FIFO, can be cleared by tx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4        | ep4_tx_fifo_overflow         | r      | 1'b0        | Overflow flag of TX FIFO, can be cleared by tx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3        | ep4_rx_fifo_clr              | w1c    | 1'b0        | Clear signal of RX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | ep4_tx_fifo_clr              | w1c    | 1'b0        | Clear signal of TX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1        | ep4_dma_rx_en                | r/w    | 1'b0        | Enable signal of dma_rx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | ep4_dma_tx_en                | r/w    | 1'b0        | Enable signal of dma_tx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

ep4_fifo_status
-----------------
 
**地址：**  0x4000d944
 
.. figure:: ../../picture/usb_ep4_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                    |
    +==========+==============================+========+=============+=========================+
    | 31       | ep4_rx_fifo_full             | r      | 1'b0        | RX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 30       | ep4_rx_fifo_empty            | r      | 1'b1        | RX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 29:23    | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 22:16    | ep4_rx_fifo_cnt              | r      | 7'd0        | RX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 15       | ep4_tx_fifo_full             | r      | 1'b0        | TX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 14       | ep4_tx_fifo_empty            | r      | 1'b1        | TX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 13:7     | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 6:0      | ep4_tx_fifo_cnt              | r      | 7'd64       | TX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+

ep4_tx_fifo_wdata
-------------------
 
**地址：**  0x4000d948
 
.. figure:: ../../picture/usb_ep4_tx_fifo_wdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep4_tx_fifo_wdata            | w      | x           |     |
    +----------+------------------------------+--------+-------------+-----+

ep4_rx_fifo_rdata
-------------------
 
**地址：**  0x4000d94c
 
.. figure:: ../../picture/usb_ep4_rx_fifo_rdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep4_rx_fifo_rdata            | r      | 8'h0        |     |
    +----------+------------------------------+--------+-------------+-----+

ep5_fifo_config
-----------------
 
**地址：**  0x4000d950
 
.. figure:: ../../picture/usb_ep5_fifo_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:8     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | ep5_rx_fifo_underflow        | r      | 1'b0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6        | ep5_rx_fifo_overflow         | r      | 1'b0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | ep5_tx_fifo_underflow        | r      | 1'b0        | Underflow flag of TX FIFO, can be cleared by tx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4        | ep5_tx_fifo_overflow         | r      | 1'b0        | Overflow flag of TX FIFO, can be cleared by tx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3        | ep5_rx_fifo_clr              | w1c    | 1'b0        | Clear signal of RX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | ep5_tx_fifo_clr              | w1c    | 1'b0        | Clear signal of TX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1        | ep5_dma_rx_en                | r/w    | 1'b0        | Enable signal of dma_rx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | ep5_dma_tx_en                | r/w    | 1'b0        | Enable signal of dma_tx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

ep5_fifo_status
-----------------
 
**地址：**  0x4000d954
 
.. figure:: ../../picture/usb_ep5_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                    |
    +==========+==============================+========+=============+=========================+
    | 31       | ep5_rx_fifo_full             | r      | 1'b0        | RX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 30       | ep5_rx_fifo_empty            | r      | 1'b1        | RX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 29:23    | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 22:16    | ep5_rx_fifo_cnt              | r      | 7'd0        | RX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 15       | ep5_tx_fifo_full             | r      | 1'b0        | TX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 14       | ep5_tx_fifo_empty            | r      | 1'b1        | TX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 13:7     | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 6:0      | ep5_tx_fifo_cnt              | r      | 7'd64       | TX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+

ep5_tx_fifo_wdata
-------------------
 
**地址：**  0x4000d958
 
.. figure:: ../../picture/usb_ep5_tx_fifo_wdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep5_tx_fifo_wdata            | w      | x           |     |
    +----------+------------------------------+--------+-------------+-----+

ep5_rx_fifo_rdata
-------------------
 
**地址：**  0x4000d95c
 
.. figure:: ../../picture/usb_ep5_rx_fifo_rdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep5_rx_fifo_rdata            | r      | 8'h0        |     |
    +----------+------------------------------+--------+-------------+-----+

ep6_fifo_config
-----------------
 
**地址：**  0x4000d960
 
.. figure:: ../../picture/usb_ep6_fifo_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:8     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | ep6_rx_fifo_underflow        | r      | 1'b0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6        | ep6_rx_fifo_overflow         | r      | 1'b0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | ep6_tx_fifo_underflow        | r      | 1'b0        | Underflow flag of TX FIFO, can be cleared by tx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4        | ep6_tx_fifo_overflow         | r      | 1'b0        | Overflow flag of TX FIFO, can be cleared by tx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3        | ep6_rx_fifo_clr              | w1c    | 1'b0        | Clear signal of RX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | ep6_tx_fifo_clr              | w1c    | 1'b0        | Clear signal of TX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1        | ep6_dma_rx_en                | r/w    | 1'b0        | Enable signal of dma_rx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | ep6_dma_tx_en                | r/w    | 1'b0        | Enable signal of dma_tx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

ep6_fifo_status
-----------------
 
**地址：**  0x4000d964
 
.. figure:: ../../picture/usb_ep6_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                    |
    +==========+==============================+========+=============+=========================+
    | 31       | ep6_rx_fifo_full             | r      | 1'b0        | RX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 30       | ep6_rx_fifo_empty            | r      | 1'b1        | RX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 29:23    | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 22:16    | ep6_rx_fifo_cnt              | r      | 7'd0        | RX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 15       | ep6_tx_fifo_full             | r      | 1'b0        | TX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 14       | ep6_tx_fifo_empty            | r      | 1'b1        | TX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 13:7     | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 6:0      | ep6_tx_fifo_cnt              | r      | 7'd64       | TX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+

ep6_tx_fifo_wdata
-------------------
 
**地址：**  0x4000d968
 
.. figure:: ../../picture/usb_ep6_tx_fifo_wdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep6_tx_fifo_wdata            | w      | x           |     |
    +----------+------------------------------+--------+-------------+-----+

ep6_rx_fifo_rdata
-------------------
 
**地址：**  0x4000d96c
 
.. figure:: ../../picture/usb_ep6_rx_fifo_rdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep6_rx_fifo_rdata            | r      | 8'h0        |     |
    +----------+------------------------------+--------+-------------+-----+

ep7_fifo_config
-----------------
 
**地址：**  0x4000d970
 
.. figure:: ../../picture/usb_ep7_fifo_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:8     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | ep7_rx_fifo_underflow        | r      | 1'b0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6        | ep7_rx_fifo_overflow         | r      | 1'b0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | ep7_tx_fifo_underflow        | r      | 1'b0        | Underflow flag of TX FIFO, can be cleared by tx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4        | ep7_tx_fifo_overflow         | r      | 1'b0        | Overflow flag of TX FIFO, can be cleared by tx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3        | ep7_rx_fifo_clr              | w1c    | 1'b0        | Clear signal of RX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | ep7_tx_fifo_clr              | w1c    | 1'b0        | Clear signal of TX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1        | ep7_dma_rx_en                | r/w    | 1'b0        | Enable signal of dma_rx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | ep7_dma_tx_en                | r/w    | 1'b0        | Enable signal of dma_tx_req/ack interface                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

ep7_fifo_status
-----------------
 
**地址：**  0x4000d974
 
.. figure:: ../../picture/usb_ep7_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                    |
    +==========+==============================+========+=============+=========================+
    | 31       | ep7_rx_fifo_full             | r      | 1'b0        | RX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 30       | ep7_rx_fifo_empty            | r      | 1'b1        | RX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 29:23    | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 22:16    | ep7_rx_fifo_cnt              | r      | 7'd0        | RX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 15       | ep7_tx_fifo_full             | r      | 1'b0        | TX FIFO full flag       |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 14       | ep7_tx_fifo_empty            | r      | 1'b1        | TX FIFO empty flag      |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 13:7     | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 6:0      | ep7_tx_fifo_cnt              | r      | 7'd64       | TX FIFO available count |
    +----------+------------------------------+--------+-------------+-------------------------+

ep7_tx_fifo_wdata
-------------------
 
**地址：**  0x4000d978
 
.. figure:: ../../picture/usb_ep7_tx_fifo_wdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep7_tx_fifo_wdata            | w      | x           |     |
    +----------+------------------------------+--------+-------------+-----+

ep7_rx_fifo_rdata
-------------------
 
**地址：**  0x4000d97c
 
.. figure:: ../../picture/usb_ep7_rx_fifo_rdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+=====+
    | 31:8     | RSVD                         |        |             |     |
    +----------+------------------------------+--------+-------------+-----+
    | 7:0      | ep7_rx_fifo_rdata            | r      | 8'h0        |     |
    +----------+------------------------------+--------+-------------+-----+

xcvr_if_config
----------------
 
**地址：**  0x4000d9fc
 
.. figure:: ../../picture/usb_xcvr_if_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                |
    +==========+==============================+========+=============+=====================================================================+
    | 31       | sts_vbus_det                 | r      | 1'b0        | Transceiver VBUS detection status                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 30:12    | RSVD                         |        |             |                                                                     |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 11       | cr_xcvr_om_rx_dn             | r/w    | 1'b0        | Transceiver RX signals output mode CR value                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 10       | cr_xcvr_om_rx_dp             | r/w    | 1'b1        | Transceiver RX signals output mode CR value                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 9        | cr_xcvr_om_rx_d              | r/w    | 1'b1        | Transceiver RX signals output mode CR value                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 8        | cr_xcvr_om_rx_sel            | r/w    | 1'b0        | Select signal of transceiver RX signals in output mode (tx_oe# = 0) |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | 1'b0: rx_d/dp/dn is directly from transceiver                       |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | 1'b1: rx_d/dp/dn is controlled by CR (cr_xcvr_om_rx_d/dp/dn)        |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 7        | cr_xcvr_force_rx_dn          | r/w    | 1'b0        | Transceiver RX signals force mode value                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 6        | cr_xcvr_force_rx_dp          | r/w    | 1'b1        | Transceiver RX signals force mode value                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 5        | cr_xcvr_force_rx_d           | r/w    | 1'b1        | Transceiver RX signals force mode value                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 4        | cr_xcvr_force_rx_en          | r/w    | 1'b0        | Enable signal of transceiver RX signals force mode                  |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | 1'b0: rx_d/dp/dn is from Transceiver                                |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | 1'b1: tx_d/dp/dn is controlled by CR (cr_xcvr_force_rx_d/dp/dn)     |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 3        | cr_xcvr_force_tx_dn          | r/w    | 1'b0        | Transceiver TX signals force mode value                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 2        | cr_xcvr_force_tx_dp          | r/w    | 1'b1        | Transceiver TX signals force mode value                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 1        | cr_xcvr_force_tx_oe          | r/w    | 1'b0        | Transceiver TX signals force mode value                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 0        | cr_xcvr_force_tx_en          | r/w    | 1'b0        | Enable signal of transceiver TX signals force mode                  |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | 1'b0: tx_oe/dp/dn is controlled by HW                               |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | 1'b1: tx_oe/dp/dn is controlled by CR (cr_xcvr_force_tx_oe/dp/dn)   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+

