<!Doctype html>
<html>
<head>
	<title>Old Question</title>
	<style type="text/css">
p
{
	text-align: center;
	margin-top: -10px;
}
#left1,.left1
{
	float: left;
}
#right1,.right1
{
	float: right;
}
hr
{
	width: 100%;
	height: 1px;
	color: black;
	background-color: black;
	font-weight: bold;
}

ol,ul
{
	float: left;
	margin-left: -30px;
	font-size: 13px;
	
}
#ma
{
	margin-left: -40px;
}

</style>
</head>
<body>
	<p>The Department of Technology Promotion and Coordination</p>
	<p>University of Computer Studies</p>
	<p>Second Year (B.C.Sc/B.C.Teach)</p>
	<p>Final Examination</p>
	<p> Digital System Design I(CT-205)</p>
	<p>September, 2017</p>
	<p>Zone III</p>
	<ol>
		<li><b>Choose the correct answer.</b>
			<ol type="i">
				<li>Two modes of macrocell operation are <br>
					(a).combinational and registered<br>
					(b).input and output <br>
					(c).parallel and shared<br>
					(d).registered and sequential
				</li>
				<li>When the configurable logic blocks in an FPGA are relatively simple, the FPGA architecture is <br>
					(a).coarse granied <br>
					(b).fine grained <br>
					(c).hard core <br>
					(d).soft core
				</li>
				<li>A memory with 512 addresses has <br>
					(a).1 address line <br>
					(b).9 address lines<br>
					(c).12 address lines<br>
					(d).512 address lines
				</li>
				<li>Memory latency is <br>
					(a).average down time <br>
					(b).processor access time<br>
					(c).the hit rate <br>
					(d).time to reference a block of data
				</li>
				<li>Aliasing result in <br>
					(a).gurad-band formation<br>
					(b).oversampling<br>
					(c).perfect sampling<br>
					(d).undersampling
				</li>
				<li>A digital signal processing system usually operates in <br>
					(a).compressed time<br>
					(b)computer time<br>
					(c).imaginary time<br>
					(d).real time
				</li>
				<li>Crosstalk is minimized using<br>
					(a).insulated cables <br>
					(b).twisted pair cables<br>
					(c).wire connections<br>
					(d). both (b) and (c)
				</li>
				<li>All of the following are transmission modes except:<br>
					(a).complex<br>
					(b).full-duplex<br>
					(c).half-duplex<br>
					(d).simplex
				</li>
				<li>A system bus is composed of <br>
					(a).address bus <br>
					(b).data bus <br>
					(c).system bus<br>
					(d).answers (a), (b), and (c)
				</li>
				<li>The role of the CPU is to <br>
					(a).control the system hardware<br>
					(b).execute application programs<br>
					(c).provide hardware support to the operating system<br>
					(d).answers (a), (b), and (c)<br>
					
				</li><br>
			</ol>
		</li>

	</ol>
	<ol start="2">
		<li>
			<ol type="a">
				<li>Define <i><b id="line">Any Five</b></i> of the follwings:<b id="right">(10 marks)</b>
					<ol type="i">
						<li>
							What is an FPGA core?
				         </li>
				         <li>What is a FIFO memory?</li>
				         <li>What is a cloud storage system?</li>
				         <li>What does quantization mean?</li>
				         <li>What is Frequency-Shift Keying?</li>
				         <li>What is Firmware?</li>
				         <li>What is bus protocol?</li><br>
					</ol>
				</li>
				<li>Answer <i><b id="line">Any Three</b></i> of the followings:<b id="right">(15 marks)</b>
					<ol type="i">
						<li>What does memory hierarchy mean? What are the memory storage levels used in computers?
						</li>
						<li>Describe the sampling theorem.</li>
						<li>Show the a PAL is programmed for the following 4-bariable logic function:<br>
							<b><-----Enter photo-------></b>
						</li>
						<li>Eight voltage levels are being transmitted by a system where each level (symbol) represents a 3-bit code. Assuming that 12 symbols are transmitted in 0.5Âµs, determine the bit rate and the baud.
						</li>
						<li>Briefly explaint the three basic duties of an operating system.</li>

					</ol>
				</li>
			</ol>
		</li>

	</ol>
	<ol start="3">
		<li>
			<ol type="a">
				<li>A logic module is configured in the extended LUT mode, as shown in Figure-3(a). For the specific LUT outputs shown, determine the final SOP output. Show an LM configured in the normal mode to produce one SOP function with five product terms from one LUT and three product terms from the other LUT.
				</li>
				<li>
					Use 16k x 4 DRAMs as shown in Figure-3(b) to build a 64k x 8 DRAM. Show the logic diagram.<b id="right">(25 Marks)</b><br>
					<b><-----Enter Photo------></b>

				</li>
			</ol>
		</li>
	</ol>
	<ol start="4">
		<li>
			<ol type="a">
				<li>The waveform shown in Figure-4 (a) is applied to a sampling circuit and is sampled every 2ms. Show the output of the sampling circuit. Assume a ont-to-one voltage correspondence between the input and output. Then, the output of the sampling circuit is applied to a hold circuit. Show the output of the hold circuit. If the output os the hold circuit is quantized using 4-bit, what is the resulting sequence of binary codes? Reconstruct the analog signal from the 4-bit quantization.<br>
					<b><-----Enter photo------></b><br>
					
				</li><br>
				<li>What are the two major type of multiplexing ? Explain one of them.
				</li>
				<li>List five common addressing modes and explan one of them with illustration.
					<b id="right">(30 marks)</b>
			 	</li>
			</ol>
		</li>
	</ol>
</body>
</html>