--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Test_ADAT_Loopback.twx Test_ADAT_Loopback.ncd -o
Test_ADAT_Loopback.twr Test_ADAT_Loopback.pcf -ucf
xXCS3200A-4VQ100_LoopbackTest.ucf

Design file:              Test_ADAT_Loopback.ncd
Physical constraint file: Test_ADAT_Loopback.pcf
Device,package,speed:     xc3s200a,vq100,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_in_Platinentakt = PERIOD TIMEGRP "in_Platinentakt" 20 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1414 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.719ns.
--------------------------------------------------------------------------------

Paths for end point OUT_ESLEBT (P94.OCE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_9 (FF)
  Destination:          OUT_ESLEBT (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.584ns (Levels of Logic = 7)
  Clock Path Skew:      -0.135ns (0.534 - 0.669)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 0.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I_9 to OUT_ESLEBT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.YQ      Tcko                  0.524   I<8>
                                                       I_9
    SLICE_X25Y56.G2      net (fanout=2)        1.035   I<9>
    SLICE_X25Y56.COUT    Topcyg                1.009   MCOMPAR_I_CMP_LT0000_CY<1>
                                                       MCOMPAR_I_CMP_LT0000_LUT<1>
                                                       MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<3>
                                                       MCOMPAR_I_CMP_LT0000_CY<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<5>
                                                       MCOMPAR_I_CMP_LT0000_CY<4>
                                                       MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<7>
                                                       MCOMPAR_I_CMP_LT0000_CY<6>
                                                       MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<9>
                                                       MCOMPAR_I_CMP_LT0000_CY<8>
                                                       MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<11>
                                                       MCOMPAR_I_CMP_LT0000_CY<10>
                                                       MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.XB      Tcinxb                0.216   MCOMPAR_I_CMP_LT0000_CY<12>
                                                       MCOMPAR_I_CMP_LT0000_CY<12>
    P94.OCE              net (fanout=18)       1.612   MCOMPAR_I_CMP_LT0000_CY<12>
    P94.OTCLK1           Tiooceck              0.538   OUT_ESLEBT
                                                       OUT_ESLEBT
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (2.937ns logic, 2.647ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_10 (FF)
  Destination:          OUT_ESLEBT (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.345ns (Levels of Logic = 7)
  Clock Path Skew:      -0.135ns (0.534 - 0.669)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 0.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I_10 to OUT_ESLEBT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.XQ      Tcko                  0.495   I<10>
                                                       I_10
    SLICE_X25Y56.G3      net (fanout=2)        0.825   I<10>
    SLICE_X25Y56.COUT    Topcyg                1.009   MCOMPAR_I_CMP_LT0000_CY<1>
                                                       MCOMPAR_I_CMP_LT0000_LUT<1>
                                                       MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<3>
                                                       MCOMPAR_I_CMP_LT0000_CY<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<5>
                                                       MCOMPAR_I_CMP_LT0000_CY<4>
                                                       MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<7>
                                                       MCOMPAR_I_CMP_LT0000_CY<6>
                                                       MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<9>
                                                       MCOMPAR_I_CMP_LT0000_CY<8>
                                                       MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<11>
                                                       MCOMPAR_I_CMP_LT0000_CY<10>
                                                       MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.XB      Tcinxb                0.216   MCOMPAR_I_CMP_LT0000_CY<12>
                                                       MCOMPAR_I_CMP_LT0000_CY<12>
    P94.OCE              net (fanout=18)       1.612   MCOMPAR_I_CMP_LT0000_CY<12>
    P94.OTCLK1           Tiooceck              0.538   OUT_ESLEBT
                                                       OUT_ESLEBT
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (2.908ns logic, 2.437ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_14 (FF)
  Destination:          OUT_ESLEBT (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.263ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (0.534 - 0.688)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 0.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I_14 to OUT_ESLEBT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y55.XQ      Tcko                  0.495   I<14>
                                                       I_14
    SLICE_X25Y57.F2      net (fanout=2)        0.856   I<14>
    SLICE_X25Y57.COUT    Topcyf                1.026   MCOMPAR_I_CMP_LT0000_CY<3>
                                                       MCOMPAR_I_CMP_LT0000_LUT<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<5>
                                                       MCOMPAR_I_CMP_LT0000_CY<4>
                                                       MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<7>
                                                       MCOMPAR_I_CMP_LT0000_CY<6>
                                                       MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<9>
                                                       MCOMPAR_I_CMP_LT0000_CY<8>
                                                       MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<11>
                                                       MCOMPAR_I_CMP_LT0000_CY<10>
                                                       MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.XB      Tcinxb                0.216   MCOMPAR_I_CMP_LT0000_CY<12>
                                                       MCOMPAR_I_CMP_LT0000_CY<12>
    P94.OCE              net (fanout=18)       1.612   MCOMPAR_I_CMP_LT0000_CY<12>
    P94.OTCLK1           Tiooceck              0.538   OUT_ESLEBT
                                                       OUT_ESLEBT
    -------------------------------------------------  ---------------------------
    Total                                      5.263ns (2.795ns logic, 2.468ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point I_28 (SLICE_X27Y62.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_9 (FF)
  Destination:          I_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.669ns (Levels of Logic = 7)
  Clock Path Skew:      0.041ns (0.084 - 0.043)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 0.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I_9 to I_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.YQ      Tcko                  0.524   I<8>
                                                       I_9
    SLICE_X25Y56.G2      net (fanout=2)        1.035   I<9>
    SLICE_X25Y56.COUT    Topcyg                1.009   MCOMPAR_I_CMP_LT0000_CY<1>
                                                       MCOMPAR_I_CMP_LT0000_LUT<1>
                                                       MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<3>
                                                       MCOMPAR_I_CMP_LT0000_CY<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<5>
                                                       MCOMPAR_I_CMP_LT0000_CY<4>
                                                       MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<7>
                                                       MCOMPAR_I_CMP_LT0000_CY<6>
                                                       MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<9>
                                                       MCOMPAR_I_CMP_LT0000_CY<8>
                                                       MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<11>
                                                       MCOMPAR_I_CMP_LT0000_CY<10>
                                                       MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.XB      Tcinxb                0.216   MCOMPAR_I_CMP_LT0000_CY<12>
                                                       MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.SR      net (fanout=18)       1.802   MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.CLK     Tsrck                 0.433   I<28>
                                                       I_28
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (2.832ns logic, 2.837ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_10 (FF)
  Destination:          I_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.430ns (Levels of Logic = 7)
  Clock Path Skew:      0.041ns (0.084 - 0.043)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 0.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I_10 to I_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.XQ      Tcko                  0.495   I<10>
                                                       I_10
    SLICE_X25Y56.G3      net (fanout=2)        0.825   I<10>
    SLICE_X25Y56.COUT    Topcyg                1.009   MCOMPAR_I_CMP_LT0000_CY<1>
                                                       MCOMPAR_I_CMP_LT0000_LUT<1>
                                                       MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<3>
                                                       MCOMPAR_I_CMP_LT0000_CY<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<5>
                                                       MCOMPAR_I_CMP_LT0000_CY<4>
                                                       MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<7>
                                                       MCOMPAR_I_CMP_LT0000_CY<6>
                                                       MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<9>
                                                       MCOMPAR_I_CMP_LT0000_CY<8>
                                                       MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<11>
                                                       MCOMPAR_I_CMP_LT0000_CY<10>
                                                       MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.XB      Tcinxb                0.216   MCOMPAR_I_CMP_LT0000_CY<12>
                                                       MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.SR      net (fanout=18)       1.802   MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.CLK     Tsrck                 0.433   I<28>
                                                       I_28
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (2.803ns logic, 2.627ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_14 (FF)
  Destination:          I_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.348ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.084 - 0.062)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 0.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I_14 to I_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y55.XQ      Tcko                  0.495   I<14>
                                                       I_14
    SLICE_X25Y57.F2      net (fanout=2)        0.856   I<14>
    SLICE_X25Y57.COUT    Topcyf                1.026   MCOMPAR_I_CMP_LT0000_CY<3>
                                                       MCOMPAR_I_CMP_LT0000_LUT<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<5>
                                                       MCOMPAR_I_CMP_LT0000_CY<4>
                                                       MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<7>
                                                       MCOMPAR_I_CMP_LT0000_CY<6>
                                                       MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<9>
                                                       MCOMPAR_I_CMP_LT0000_CY<8>
                                                       MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<11>
                                                       MCOMPAR_I_CMP_LT0000_CY<10>
                                                       MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.XB      Tcinxb                0.216   MCOMPAR_I_CMP_LT0000_CY<12>
                                                       MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.SR      net (fanout=18)       1.802   MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.CLK     Tsrck                 0.433   I<28>
                                                       I_28
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (2.690ns logic, 2.658ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point I_29 (SLICE_X27Y62.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_9 (FF)
  Destination:          I_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.669ns (Levels of Logic = 7)
  Clock Path Skew:      0.041ns (0.084 - 0.043)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 0.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I_9 to I_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.YQ      Tcko                  0.524   I<8>
                                                       I_9
    SLICE_X25Y56.G2      net (fanout=2)        1.035   I<9>
    SLICE_X25Y56.COUT    Topcyg                1.009   MCOMPAR_I_CMP_LT0000_CY<1>
                                                       MCOMPAR_I_CMP_LT0000_LUT<1>
                                                       MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<3>
                                                       MCOMPAR_I_CMP_LT0000_CY<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<5>
                                                       MCOMPAR_I_CMP_LT0000_CY<4>
                                                       MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<7>
                                                       MCOMPAR_I_CMP_LT0000_CY<6>
                                                       MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<9>
                                                       MCOMPAR_I_CMP_LT0000_CY<8>
                                                       MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<11>
                                                       MCOMPAR_I_CMP_LT0000_CY<10>
                                                       MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.XB      Tcinxb                0.216   MCOMPAR_I_CMP_LT0000_CY<12>
                                                       MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.SR      net (fanout=18)       1.802   MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.CLK     Tsrck                 0.433   I<28>
                                                       I_29
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (2.832ns logic, 2.837ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_10 (FF)
  Destination:          I_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.430ns (Levels of Logic = 7)
  Clock Path Skew:      0.041ns (0.084 - 0.043)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 0.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I_10 to I_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.XQ      Tcko                  0.495   I<10>
                                                       I_10
    SLICE_X25Y56.G3      net (fanout=2)        0.825   I<10>
    SLICE_X25Y56.COUT    Topcyg                1.009   MCOMPAR_I_CMP_LT0000_CY<1>
                                                       MCOMPAR_I_CMP_LT0000_LUT<1>
                                                       MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<1>
    SLICE_X25Y57.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<3>
                                                       MCOMPAR_I_CMP_LT0000_CY<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<5>
                                                       MCOMPAR_I_CMP_LT0000_CY<4>
                                                       MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<7>
                                                       MCOMPAR_I_CMP_LT0000_CY<6>
                                                       MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<9>
                                                       MCOMPAR_I_CMP_LT0000_CY<8>
                                                       MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<11>
                                                       MCOMPAR_I_CMP_LT0000_CY<10>
                                                       MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.XB      Tcinxb                0.216   MCOMPAR_I_CMP_LT0000_CY<12>
                                                       MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.SR      net (fanout=18)       1.802   MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.CLK     Tsrck                 0.433   I<28>
                                                       I_29
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (2.803ns logic, 2.627ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_14 (FF)
  Destination:          I_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.348ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.084 - 0.062)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 0.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I_14 to I_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y55.XQ      Tcko                  0.495   I<14>
                                                       I_14
    SLICE_X25Y57.F2      net (fanout=2)        0.856   I<14>
    SLICE_X25Y57.COUT    Topcyf                1.026   MCOMPAR_I_CMP_LT0000_CY<3>
                                                       MCOMPAR_I_CMP_LT0000_LUT<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<2>
                                                       MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<3>
    SLICE_X25Y58.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<5>
                                                       MCOMPAR_I_CMP_LT0000_CY<4>
                                                       MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<5>
    SLICE_X25Y59.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<7>
                                                       MCOMPAR_I_CMP_LT0000_CY<6>
                                                       MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<7>
    SLICE_X25Y60.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<9>
                                                       MCOMPAR_I_CMP_LT0000_CY<8>
                                                       MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<9>
    SLICE_X25Y61.COUT    Tbyp                  0.130   MCOMPAR_I_CMP_LT0000_CY<11>
                                                       MCOMPAR_I_CMP_LT0000_CY<10>
                                                       MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.CIN     net (fanout=1)        0.000   MCOMPAR_I_CMP_LT0000_CY<11>
    SLICE_X25Y62.XB      Tcinxb                0.216   MCOMPAR_I_CMP_LT0000_CY<12>
                                                       MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.SR      net (fanout=18)       1.802   MCOMPAR_I_CMP_LT0000_CY<12>
    SLICE_X27Y62.CLK     Tsrck                 0.433   I<28>
                                                       I_29
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (2.690ns logic, 2.658ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_in_Platinentakt = PERIOD TIMEGRP "in_Platinentakt" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point OUT_ESLEBT (P94.O1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WERT (FF)
  Destination:          OUT_ESLEBT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.466 - 0.398)
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WERT to OUT_ESLEBT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y63.YQ       Tcko                  0.477   WERT
                                                       WERT
    P94.O1               net (fanout=2)        0.459   WERT
    P94.OTCLK1           Tiocko      (-Th)     0.039   OUT_ESLEBT
                                                       OUT_ESLEBT
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.438ns logic, 0.459ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point WERT (SLICE_X4Y63.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WERT (FF)
  Destination:          WERT (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WERT to WERT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y63.YQ       Tcko                  0.477   WERT
                                                       WERT
    SLICE_X4Y63.BY       net (fanout=2)        0.488   WERT
    SLICE_X4Y63.CLK      Tckdi       (-Th)    -0.137   WERT
                                                       WERT
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.614ns logic, 0.488ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point I_14 (SLICE_X27Y55.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_14 (FF)
  Destination:          I_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Destination Clock:    IN_PLATINENTAKT_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: I_14 to I_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y55.XQ      Tcko                  0.396   I<14>
                                                       I_14
    SLICE_X27Y55.F4      net (fanout=2)        0.276   I<14>
    SLICE_X27Y55.CLK     Tckf        (-Th)    -0.702   I<14>
                                                       I<14>_rt
                                                       MCOUNT_I_XOR<14>
                                                       I_14
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (1.098ns logic, 0.276ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_in_Platinentakt = PERIOD TIMEGRP "in_Platinentakt" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: WERT/CLK
  Logical resource: WERT/CK
  Location pin: SLICE_X4Y63.CLK
  Clock network: IN_PLATINENTAKT_BUFGP
--------------------------------------------------------------------------------
Slack: 18.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: WERT/CLK
  Logical resource: WERT/CK
  Location pin: SLICE_X4Y63.CLK
  Clock network: IN_PLATINENTAKT_BUFGP
--------------------------------------------------------------------------------
Slack: 18.672ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: WERT/CLK
  Logical resource: WERT/CK
  Location pin: SLICE_X4Y63.CLK
  Clock network: IN_PLATINENTAKT_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_in_AdatTakt = PERIOD TIMEGRP "in_AdatTakt" 81.3802 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15692 paths analyzed, 2050 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.664ns.
--------------------------------------------------------------------------------

Paths for end point INST_ADAT_DEKODER/OUT_FRAMEOK_2 (P5.OCE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADAT_FRAME_SYNC_1 (FF)
  Destination:          INST_ADAT_DEKODER/OUT_FRAMEOK_2 (FF)
  Requirement:          40.690ns
  Data Path Delay:      8.734ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.574 - 0.672)
  Source Clock:         DEBUG_ADATTAKT_OBUF falling at 40.690ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADAT_FRAME_SYNC_1 to INST_ADAT_DEKODER/OUT_FRAMEOK_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.YQ      Tcko                  0.524   ADAT_FRAME_SYNC_1
                                                       ADAT_FRAME_SYNC_1
    SLICE_X19Y16.G2      net (fanout=8)        1.386   ADAT_FRAME_SYNC_1
    SLICE_X19Y16.Y       Tilo                  0.561   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0
    SLICE_X19Y16.F3      net (fanout=1)        0.021   N40
    SLICE_X19Y16.X       Tilo                  0.562   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12
    SLICE_X16Y16.G4      net (fanout=4)        0.434   INST_ADAT_DEKODER/N71
    SLICE_X16Y16.Y       Tilo                  0.616   INST_ADAT_DEKODER/BITZAEHLER<7>
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141
    SLICE_X14Y16.F2      net (fanout=4)        0.400   INST_ADAT_DEKODER/N61
    SLICE_X14Y16.X       Tilo                  0.601   INST_ADAT_DEKODER/ADAT_FRAME_2_65
                                                       INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P5.OCE               net (fanout=200)      3.091   INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P5.OTCLK1            Tiooceck              0.538   OUT_FRAMEOK<2>
                                                       INST_ADAT_DEKODER/OUT_FRAMEOK_2
    -------------------------------------------------  ---------------------------
    Total                                      8.734ns (3.402ns logic, 5.332ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT (FF)
  Destination:          INST_ADAT_DEKODER/OUT_FRAMEOK_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      8.076ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.574 - 0.641)
  Source Clock:         DEBUG_ADATTAKT_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT to INST_ADAT_DEKODER/OUT_FRAMEOK_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.596   INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT
                                                       INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT
    SLICE_X19Y16.G1      net (fanout=7)        0.656   INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT
    SLICE_X19Y16.Y       Tilo                  0.561   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0
    SLICE_X19Y16.F3      net (fanout=1)        0.021   N40
    SLICE_X19Y16.X       Tilo                  0.562   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12
    SLICE_X16Y16.G4      net (fanout=4)        0.434   INST_ADAT_DEKODER/N71
    SLICE_X16Y16.Y       Tilo                  0.616   INST_ADAT_DEKODER/BITZAEHLER<7>
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141
    SLICE_X14Y16.F2      net (fanout=4)        0.400   INST_ADAT_DEKODER/N61
    SLICE_X14Y16.X       Tilo                  0.601   INST_ADAT_DEKODER/ADAT_FRAME_2_65
                                                       INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P5.OCE               net (fanout=200)      3.091   INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P5.OTCLK1            Tiooceck              0.538   OUT_FRAMEOK<2>
                                                       INST_ADAT_DEKODER/OUT_FRAMEOK_2
    -------------------------------------------------  ---------------------------
    Total                                      8.076ns (3.474ns logic, 4.602ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_ADAT_DEKODER/BITZAEHLER_0 (FF)
  Destination:          INST_ADAT_DEKODER/OUT_FRAMEOK_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      7.942ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.574 - 0.641)
  Source Clock:         DEBUG_ADATTAKT_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_ADAT_DEKODER/BITZAEHLER_0 to INST_ADAT_DEKODER/OUT_FRAMEOK_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.YQ      Tcko                  0.596   INST_ADAT_DEKODER/BITZAEHLER<0>
                                                       INST_ADAT_DEKODER/BITZAEHLER_0
    SLICE_X19Y16.G3      net (fanout=6)        0.522   INST_ADAT_DEKODER/BITZAEHLER<0>
    SLICE_X19Y16.Y       Tilo                  0.561   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0
    SLICE_X19Y16.F3      net (fanout=1)        0.021   N40
    SLICE_X19Y16.X       Tilo                  0.562   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12
    SLICE_X16Y16.G4      net (fanout=4)        0.434   INST_ADAT_DEKODER/N71
    SLICE_X16Y16.Y       Tilo                  0.616   INST_ADAT_DEKODER/BITZAEHLER<7>
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141
    SLICE_X14Y16.F2      net (fanout=4)        0.400   INST_ADAT_DEKODER/N61
    SLICE_X14Y16.X       Tilo                  0.601   INST_ADAT_DEKODER/ADAT_FRAME_2_65
                                                       INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P5.OCE               net (fanout=200)      3.091   INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P5.OTCLK1            Tiooceck              0.538   OUT_FRAMEOK<2>
                                                       INST_ADAT_DEKODER/OUT_FRAMEOK_2
    -------------------------------------------------  ---------------------------
    Total                                      7.942ns (3.474ns logic, 4.468ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point INST_ADAT_DEKODER/OUT_FRAMEOK_1 (P4.OCE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADAT_FRAME_SYNC_1 (FF)
  Destination:          INST_ADAT_DEKODER/OUT_FRAMEOK_1 (FF)
  Requirement:          40.690ns
  Data Path Delay:      8.473ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.580 - 0.672)
  Source Clock:         DEBUG_ADATTAKT_OBUF falling at 40.690ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADAT_FRAME_SYNC_1 to INST_ADAT_DEKODER/OUT_FRAMEOK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.YQ      Tcko                  0.524   ADAT_FRAME_SYNC_1
                                                       ADAT_FRAME_SYNC_1
    SLICE_X19Y16.G2      net (fanout=8)        1.386   ADAT_FRAME_SYNC_1
    SLICE_X19Y16.Y       Tilo                  0.561   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0
    SLICE_X19Y16.F3      net (fanout=1)        0.021   N40
    SLICE_X19Y16.X       Tilo                  0.562   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12
    SLICE_X16Y16.G4      net (fanout=4)        0.434   INST_ADAT_DEKODER/N71
    SLICE_X16Y16.Y       Tilo                  0.616   INST_ADAT_DEKODER/BITZAEHLER<7>
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141
    SLICE_X14Y16.F2      net (fanout=4)        0.400   INST_ADAT_DEKODER/N61
    SLICE_X14Y16.X       Tilo                  0.601   INST_ADAT_DEKODER/ADAT_FRAME_2_65
                                                       INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P4.OCE               net (fanout=200)      2.830   INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P4.OTCLK1            Tiooceck              0.538   OUT_FRAMEOK<1>
                                                       INST_ADAT_DEKODER/OUT_FRAMEOK_1
    -------------------------------------------------  ---------------------------
    Total                                      8.473ns (3.402ns logic, 5.071ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT (FF)
  Destination:          INST_ADAT_DEKODER/OUT_FRAMEOK_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      7.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.580 - 0.641)
  Source Clock:         DEBUG_ADATTAKT_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT to INST_ADAT_DEKODER/OUT_FRAMEOK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.596   INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT
                                                       INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT
    SLICE_X19Y16.G1      net (fanout=7)        0.656   INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT
    SLICE_X19Y16.Y       Tilo                  0.561   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0
    SLICE_X19Y16.F3      net (fanout=1)        0.021   N40
    SLICE_X19Y16.X       Tilo                  0.562   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12
    SLICE_X16Y16.G4      net (fanout=4)        0.434   INST_ADAT_DEKODER/N71
    SLICE_X16Y16.Y       Tilo                  0.616   INST_ADAT_DEKODER/BITZAEHLER<7>
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141
    SLICE_X14Y16.F2      net (fanout=4)        0.400   INST_ADAT_DEKODER/N61
    SLICE_X14Y16.X       Tilo                  0.601   INST_ADAT_DEKODER/ADAT_FRAME_2_65
                                                       INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P4.OCE               net (fanout=200)      2.830   INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P4.OTCLK1            Tiooceck              0.538   OUT_FRAMEOK<1>
                                                       INST_ADAT_DEKODER/OUT_FRAMEOK_1
    -------------------------------------------------  ---------------------------
    Total                                      7.815ns (3.474ns logic, 4.341ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_ADAT_DEKODER/BITZAEHLER_0 (FF)
  Destination:          INST_ADAT_DEKODER/OUT_FRAMEOK_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      7.681ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.580 - 0.641)
  Source Clock:         DEBUG_ADATTAKT_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_ADAT_DEKODER/BITZAEHLER_0 to INST_ADAT_DEKODER/OUT_FRAMEOK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.YQ      Tcko                  0.596   INST_ADAT_DEKODER/BITZAEHLER<0>
                                                       INST_ADAT_DEKODER/BITZAEHLER_0
    SLICE_X19Y16.G3      net (fanout=6)        0.522   INST_ADAT_DEKODER/BITZAEHLER<0>
    SLICE_X19Y16.Y       Tilo                  0.561   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0
    SLICE_X19Y16.F3      net (fanout=1)        0.021   N40
    SLICE_X19Y16.X       Tilo                  0.562   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12
    SLICE_X16Y16.G4      net (fanout=4)        0.434   INST_ADAT_DEKODER/N71
    SLICE_X16Y16.Y       Tilo                  0.616   INST_ADAT_DEKODER/BITZAEHLER<7>
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141
    SLICE_X14Y16.F2      net (fanout=4)        0.400   INST_ADAT_DEKODER/N61
    SLICE_X14Y16.X       Tilo                  0.601   INST_ADAT_DEKODER/ADAT_FRAME_2_65
                                                       INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P4.OCE               net (fanout=200)      2.830   INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P4.OTCLK1            Tiooceck              0.538   OUT_FRAMEOK<1>
                                                       INST_ADAT_DEKODER/OUT_FRAMEOK_1
    -------------------------------------------------  ---------------------------
    Total                                      7.681ns (3.474ns logic, 4.207ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point INST_ADAT_DEKODER/OUT_FRAMEOK_0 (P3.OCE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADAT_FRAME_SYNC_1 (FF)
  Destination:          INST_ADAT_DEKODER/OUT_FRAMEOK_0 (FF)
  Requirement:          40.690ns
  Data Path Delay:      8.008ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.580 - 0.672)
  Source Clock:         DEBUG_ADATTAKT_OBUF falling at 40.690ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADAT_FRAME_SYNC_1 to INST_ADAT_DEKODER/OUT_FRAMEOK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.YQ      Tcko                  0.524   ADAT_FRAME_SYNC_1
                                                       ADAT_FRAME_SYNC_1
    SLICE_X19Y16.G2      net (fanout=8)        1.386   ADAT_FRAME_SYNC_1
    SLICE_X19Y16.Y       Tilo                  0.561   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0
    SLICE_X19Y16.F3      net (fanout=1)        0.021   N40
    SLICE_X19Y16.X       Tilo                  0.562   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12
    SLICE_X16Y16.G4      net (fanout=4)        0.434   INST_ADAT_DEKODER/N71
    SLICE_X16Y16.Y       Tilo                  0.616   INST_ADAT_DEKODER/BITZAEHLER<7>
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141
    SLICE_X14Y16.F2      net (fanout=4)        0.400   INST_ADAT_DEKODER/N61
    SLICE_X14Y16.X       Tilo                  0.601   INST_ADAT_DEKODER/ADAT_FRAME_2_65
                                                       INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P3.OCE               net (fanout=200)      2.365   INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P3.OTCLK1            Tiooceck              0.538   OUT_FRAMEOK<0>
                                                       INST_ADAT_DEKODER/OUT_FRAMEOK_0
    -------------------------------------------------  ---------------------------
    Total                                      8.008ns (3.402ns logic, 4.606ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT (FF)
  Destination:          INST_ADAT_DEKODER/OUT_FRAMEOK_0 (FF)
  Requirement:          81.380ns
  Data Path Delay:      7.350ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.580 - 0.641)
  Source Clock:         DEBUG_ADATTAKT_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT to INST_ADAT_DEKODER/OUT_FRAMEOK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.YQ      Tcko                  0.596   INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT
                                                       INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT
    SLICE_X19Y16.G1      net (fanout=7)        0.656   INST_ADAT_DEKODER/ADAT_SYNC_LETZER_WERT
    SLICE_X19Y16.Y       Tilo                  0.561   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0
    SLICE_X19Y16.F3      net (fanout=1)        0.021   N40
    SLICE_X19Y16.X       Tilo                  0.562   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12
    SLICE_X16Y16.G4      net (fanout=4)        0.434   INST_ADAT_DEKODER/N71
    SLICE_X16Y16.Y       Tilo                  0.616   INST_ADAT_DEKODER/BITZAEHLER<7>
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141
    SLICE_X14Y16.F2      net (fanout=4)        0.400   INST_ADAT_DEKODER/N61
    SLICE_X14Y16.X       Tilo                  0.601   INST_ADAT_DEKODER/ADAT_FRAME_2_65
                                                       INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P3.OCE               net (fanout=200)      2.365   INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P3.OTCLK1            Tiooceck              0.538   OUT_FRAMEOK<0>
                                                       INST_ADAT_DEKODER/OUT_FRAMEOK_0
    -------------------------------------------------  ---------------------------
    Total                                      7.350ns (3.474ns logic, 3.876ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_ADAT_DEKODER/BITZAEHLER_0 (FF)
  Destination:          INST_ADAT_DEKODER/OUT_FRAMEOK_0 (FF)
  Requirement:          81.380ns
  Data Path Delay:      7.216ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.580 - 0.641)
  Source Clock:         DEBUG_ADATTAKT_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_ADAT_DEKODER/BITZAEHLER_0 to INST_ADAT_DEKODER/OUT_FRAMEOK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.YQ      Tcko                  0.596   INST_ADAT_DEKODER/BITZAEHLER<0>
                                                       INST_ADAT_DEKODER/BITZAEHLER_0
    SLICE_X19Y16.G3      net (fanout=6)        0.522   INST_ADAT_DEKODER/BITZAEHLER<0>
    SLICE_X19Y16.Y       Tilo                  0.561   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0
    SLICE_X19Y16.F3      net (fanout=1)        0.021   N40
    SLICE_X19Y16.X       Tilo                  0.562   INST_ADAT_DEKODER/ADAT_FRAME_1_237
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12
    SLICE_X16Y16.G4      net (fanout=4)        0.434   INST_ADAT_DEKODER/N71
    SLICE_X16Y16.Y       Tilo                  0.616   INST_ADAT_DEKODER/BITZAEHLER<7>
                                                       INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141
    SLICE_X14Y16.F2      net (fanout=4)        0.400   INST_ADAT_DEKODER/N61
    SLICE_X14Y16.X       Tilo                  0.601   INST_ADAT_DEKODER/ADAT_FRAME_2_65
                                                       INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P3.OCE               net (fanout=200)      2.365   INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001_1
    P3.OTCLK1            Tiooceck              0.538   OUT_FRAMEOK<0>
                                                       INST_ADAT_DEKODER/OUT_FRAMEOK_0
    -------------------------------------------------  ---------------------------
    Total                                      7.216ns (3.474ns logic, 3.742ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_in_AdatTakt = PERIOD TIMEGRP "in_AdatTakt" 81.3802 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_1_50/SRL16E (SLICE_X6Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_ADAT_DEKODER/ADAT_FRAME_1_52 (FF)
  Destination:          INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_1_50/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.405 - 0.285)
  Source Clock:         DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_ADAT_DEKODER/ADAT_FRAME_1_52 to INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_1_50/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y0.YQ        Tcko                  0.419   INST_ADAT_DEKODER/ADAT_FRAME_1_52
                                                       INST_ADAT_DEKODER/ADAT_FRAME_1_52
    SLICE_X6Y0.BX        net (fanout=2)        0.301   INST_ADAT_DEKODER/ADAT_FRAME_1_52
    SLICE_X6Y0.CLK       Tdh         (-Th)     0.152   INST_ADAT_DEKODER/ADAT_FRAME_1_50
                                                       INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_1_50/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.267ns logic, 0.301ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_1_70/SRL16E (SLICE_X2Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_ADAT_DEKODER/ADAT_FRAME_1_72 (FF)
  Destination:          INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_1_70/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.407 - 0.268)
  Source Clock:         DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_ADAT_DEKODER/ADAT_FRAME_1_72 to INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_1_70/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.YQ       Tcko                  0.419   INST_ADAT_DEKODER/ADAT_FRAME_1_72
                                                       INST_ADAT_DEKODER/ADAT_FRAME_1_72
    SLICE_X2Y35.BY       net (fanout=2)        0.325   INST_ADAT_DEKODER/ADAT_FRAME_1_72
    SLICE_X2Y35.CLK      Tdh         (-Th)     0.130   INST_ADAT_DEKODER/ADAT_FRAME_1_70
                                                       INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_1_70/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.289ns logic, 0.325ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_0_45/SRL16E (SLICE_X8Y37.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_ADAT_DEKODER/ADAT_FRAME_0_47 (FF)
  Destination:          INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_0_45/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.414 - 0.337)
  Source Clock:         DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Destination Clock:    DEBUG_ADATTAKT_OBUF rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_ADAT_DEKODER/ADAT_FRAME_0_47 to INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_0_45/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.XQ       Tcko                  0.396   INST_ADAT_DEKODER/ADAT_FRAME_0_47
                                                       INST_ADAT_DEKODER/ADAT_FRAME_0_47
    SLICE_X8Y37.BY       net (fanout=2)        0.311   INST_ADAT_DEKODER/ADAT_FRAME_0_47
    SLICE_X8Y37.CLK      Tdh         (-Th)     0.130   INST_ADAT_DEKODER/ADAT_FRAME_0_49
                                                       INST_ADAT_DEKODER/MSHREG_ADAT_FRAME_0_45/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_in_AdatTakt = PERIOD TIMEGRP "in_AdatTakt" 81.3802 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 78.884ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: DEBUG_FRAMESYNC/SR
  Logical resource: ADAT_FRAME_SYNC/SR
  Location pin: P88.SR
  Clock network: ADAT_FRAME_SYNC_CMP_EQ0000
--------------------------------------------------------------------------------
Slack: 78.884ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: DEBUG_FRAMESYNC/SR
  Logical resource: ADAT_FRAME_SYNC/SR
  Location pin: P88.SR
  Clock network: ADAT_FRAME_SYNC_CMP_EQ0000
--------------------------------------------------------------------------------
Slack: 78.884ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: OUT_ADAT<0>/SR
  Logical resource: INST_ADAT_ENKODER/INTERN_ADAT_0/SR
  Location pin: P57.SR
  Clock network: INST_ADAT_ENKODER/INTERN_ADAT_0_MUX000063
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock IN_ADATTAKT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IN_ADATTAKT    |   16.744|    8.832|         |    8.146|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IN_PLATINENTAKT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IN_PLATINENTAKT|    5.719|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17106 paths, 0 nets, and 4441 connections

Design statistics:
   Minimum period:  17.664ns{1}   (Maximum frequency:  56.612MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 13 15:35:37 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



