#ifndef CHAPLIN_SHIFT_H
#define CHAPLIN_SHIFT_H


/*

This file was generated by merging of the files:

  rv250s.h
  r6xs.h


This file has collisions (same define name, different value) for the following defines.
Collisions have been handled by prepending the asic name to the original define name.


  PP_TXPITCH_0__TEX_TAG_CNTL__SHIFT
  PP_TXPITCH_1__TEX_TAG_CNTL__SHIFT
  PP_TXPITCH_2__TEX_TAG_CNTL__SHIFT
  PP_TXPITCH_3__TEX_TAG_CNTL__SHIFT
  PP_TXPITCH_4__TEX_TAG_CNTL__SHIFT
  PP_TXPITCH_5__TEX_TAG_CNTL__SHIFT

*/

#define  GENENB__BLK_IO_BASE__SHIFT                                  0X0
#define  MM_INDEX__MM_ADDR__SHIFT                                    0X0
#define  MM_INDEX__MM_APER__SHIFT                                    0X1f
#define  MM_DATA__MM_DATA__SHIFT                                     0X0
#define  BUS_CNTL__BUS_DBL_RESYNC__SHIFT                             0X0
#define  BUS_CNTL__BUS_MSTR_RESET__SHIFT                             0X1
#define  BUS_CNTL__BUS_FLUSH_BUF__SHIFT                              0X2
#define  BUS_CNTL__BUS_STOP_REQ_DIS__SHIFT                           0X3
#define  BUS_CNTL__BUS_READ_COMBINE_EN__SHIFT                        0X4
#define  BUS_CNTL__BUS_WRT_COMBINE_EN__SHIFT                         0X5
#define  BUS_CNTL__BUS_MASTER_DIS__SHIFT                             0X6
#define  BUS_CNTL__BIOS_ROM_WRT_EN__SHIFT                            0X7
#define  BUS_CNTL__BUS_PREFETCH_MODE__SHIFT                          0X8
#define  BUS_CNTL__BUS_VGA_PREFETCH_EN__SHIFT                        0Xa
#define  BUS_CNTL__BUS_SGL_READ_DISABLE__SHIFT                       0Xb
#define  BUS_CNTL__BIOS_DIS_ROM__SHIFT                               0Xc
#define  BUS_CNTL__BUS_PCI_READ_RETRY_EN__SHIFT                      0Xd
#define  BUS_CNTL__BUS_AGP_AD_STEPPING_EN__SHIFT                     0Xe
#define  BUS_CNTL__BUS_PCI_WRT_RETRY_EN__SHIFT                       0Xf
#define  BUS_CNTL__BUS_RETRY_WS__SHIFT                               0X10
#define  BUS_CNTL__BUS_MSTR_RD_MULT__SHIFT                           0X14
#define  BUS_CNTL__BUS_MSTR_RD_LINE__SHIFT                           0X15
#define  BUS_CNTL__BUS_SUSPEND__SHIFT                                0X16
#define  BUS_CNTL__LAT_16X__SHIFT                                    0X17
#define  BUS_CNTL__BUS_RD_DISCARD_EN__SHIFT                          0X18
#define  BUS_CNTL__ENFRCWRDY__SHIFT                                  0X19
#define  BUS_CNTL__BUS_MSTR_WS__SHIFT                                0X1a
#define  BUS_CNTL__BUS_PARKING_DIS__SHIFT                            0X1b
#define  BUS_CNTL__BUS_MSTR_DISCONNECT_EN__SHIFT                     0X1c
#define  BUS_CNTL__SERR_EN__SHIFT                                    0X1d
#define  BUS_CNTL__BUS_READ_BURST__SHIFT                             0X1e
#define  BUS_CNTL__BUS_RDY_READ_DLY__SHIFT                           0X1f
#define  HI_STAT__AGP_BUSY__SHIFT                                    0X3
#define  BUS_CNTL1__PMI_IO_DISABLE__SHIFT                            0X0
#define  BUS_CNTL1__PMI_MEM_DISABLE__SHIFT                           0X1
#define  BUS_CNTL1__PMI_BM_DISABLE__SHIFT                            0X2
#define  BUS_CNTL1__PMI_INT_DISABLE__SHIFT                           0X3
#define  BUS_CNTL1__BUS2_WBF_DURING_REG_WRT_EN__SHIFT                0X4
#define  BUS_CNTL1__BUS2_IMMEDIATE_PMI_DISABLE__SHIFT                0X5
#define  BUS_CNTL1__BUS2_VGA_REG_COHERENCY_DIS__SHIFT                0X8
#define  BUS_CNTL1__BUS2_VGA_MEM_COHERENCY_DIS__SHIFT                0X9
#define  BUS_CNTL1__BUS2_HDP_REG_COHERENCY_DIS__SHIFT                0Xa
#define  BUS_CNTL1__BUS2_GUI_INITIATOR_COHERENCY_DIS__SHIFT          0Xb
#define  BUS_CNTL1__BUS2_VGA_FW_COHERENCY_DIS__SHIFT                 0Xc
#define  BUS_CNTL1__BUS2_ACCEL_FW_COHERENCY_DIS__SHIFT               0Xd
#define  BUS_CNTL1__BUS2_RD_PANIC_VAL__SHIFT                         0X10
#define  BUS_CNTL1__BUS2_WRT_PANIC_VAL__SHIFT                        0X14
#define  BUS_CNTL1__MOBILE_PLATFORM_SEL__SHIFT                       0X1a
#define  BUS_CNTL1__SEND_SBA_LATENCY__SHIFT                          0X1c
#define  BUS_CNTL1__AGPCLK_VALID__SHIFT                              0X1f
#define  CONFIG_CNTL__APER_REG_ENDIAN__SHIFT                         0X4
#define  CONFIG_CNTL__CFG_VGA_RAM_EN__SHIFT                          0X8
#define  CONFIG_CNTL__CFG_VGA_IO_DIS__SHIFT                          0X9
#define  CONFIG_CNTL__CFG_ATI_REV_ID__SHIFT                          0X10
#define  CONFIG_MEMSIZE__CONFIG_MEMSIZE_R2__SHIFT                    0X14
#define  CONFIG_APER_0_BASE__APER_0_BASE__SHIFT                      0X19
#define  CONFIG_APER_1_BASE__APER_1_BASE__SHIFT                      0X18
#define  CONFIG_APER_SIZE__APER_SIZE__SHIFT                          0X18
#define  CONFIG_REG_1_BASE__REG_APER_1_SELECT__SHIFT                 0Xf
#define  CONFIG_REG_1_BASE__REG_1_BASE__SHIFT                        0X10
#define  CONFIG_REG_APER_SIZE__REG_APER_SIZE__SHIFT                  0X0
#define  PAD_AGPINPUT_DELAY__PAD_AGPINPUT_DELAY__SHIFT               0X0
#define  PAD_CTLR_STRENGTH__PAD_N_STRENGTH_READ_BACK__SHIFT          0X0
#define  PAD_CTLR_STRENGTH__PAD_P_STRENGTH_READ_BACK__SHIFT          0X4
#define  PAD_CTLR_STRENGTH__PAD_N_MANUAL_STRENGTH__SHIFT             0X8
#define  PAD_CTLR_STRENGTH__PAD_P_MANUAL_STRENGTH__SHIFT             0Xc
#define  PAD_CTLR_STRENGTH__PAD_MANUAL_OVERRIDE__SHIFT               0X10
#define  PAD_CTLR_STRENGTH__PAD_TEST_OUT__SHIFT                      0X11
#define  PAD_CTLR_STRENGTH__PAD_DUMMY_OUT__SHIFT                     0X12
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DFR__SHIFT                     0X13
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN__SHIFT                  0X14
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DREN__SHIFT                    0X15
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF__SHIFT                   0X17
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DFR_OVERRIDE__SHIFT            0X18
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN_OVERRIDE__SHIFT         0X19
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DREN_OVERRIDE__SHIFT           0X1a
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF_OVERRIDE__SHIFT          0X1c
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SLEWN__SHIFT                   0X1d
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SLEWP__SHIFT                   0X1e
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SLEW_OVERRIDE_R2__SHIFT        0X1f
#define  PAD_CTLR_UPDATE__PAD_UPDATE_RATE__SHIFT                     0X0
#define  PAD_CTLR_UPDATE__PAD_SAMPLE_DELAY__SHIFT                    0X8
#define  PAD_CTLR_UPDATE__PAD_INC_THRESHOLD__SHIFT                   0X10
#define  PAD_CTLR_UPDATE__PAD_DEC_THRESHOLD__SHIFT                   0X18
#define  FW_CNTL__WBF_WM_MAX__SHIFT                                  0X0
#define  FW_CNTL__WBF_WM_MIN__SHIFT                                  0X4
#define  FW_CNTL__DISCONNECT_W_DATA_STOPTRDY_MIN__SHIFT              0X8
#define  FW_CNTL__DISCONNECT_WO_DATA_STOPTRDY_MIN__SHIFT             0Xc
#define  FW_CNTL__HOLD_FW_FIFO__SHIFT                                0X10
#define  FW_CNTL__FORCE_FW_WBF__SHIFT                                0X11
#define  FW_CNTL__DIS_FW_WBF__SHIFT                                  0X12
#define  FW_CNTL__DISCONNECT_MODE__SHIFT                             0X13
#define  FW_CNTL__DIS_WBF_WAIT_FOR_FRAME__SHIFT                      0X15
#define  FW_CNTL__EN_TRDY_WAIT_FOR_FIFOAVL__SHIFT                    0X16
#define  FW_CNTL__TRDY_WS_COUNT__SHIFT                               0X17
#define  FW_CNTL__DIS_FW_ROTATION__SHIFT                             0X1b
#define  FW_CNTL__FORCE_TRDY_1WS__SHIFT                              0X1c
#define  FW_CNTL__IGNORE_STRAP_FW_DIS__SHIFT                         0X1d
#define  FW_CNTL__FW_MISC__SHIFT                                     0X1e
#define  FW_STATUS__FW_IDLE__SHIFT                                   0X0
#define  FW_STATUS__STAT_FW_CLEAN__SHIFT                             0X1
#define  FW_STATUS__FW_WAVL__SHIFT                                   0X1b
#define  AGP_CNTL__MAX_IDLE_CLK__SHIFT                               0X0
#define  AGP_CNTL__HOLD_RD_FIFO__SHIFT                               0X8
#define  AGP_CNTL__HOLD_RQ_FIFO__SHIFT                               0X9
#define  AGP_CNTL__EN_2X_STBB__SHIFT                                 0Xa
#define  AGP_CNTL__FORCE_FULL_SBA__SHIFT                             0Xb
#define  AGP_CNTL__SBA_DIS__SHIFT                                    0Xc
#define  AGP_CNTL__AGP_REV_ID__SHIFT                                 0Xd
#define  AGP_CNTL__REG_CRIPPLE_AGP4X__SHIFT                          0Xe
#define  AGP_CNTL__REG_CRIPPLE_AGP2X4X__SHIFT                        0Xf
#define  AGP_CNTL__FORCE_INT_VREF__SHIFT                             0X10
#define  AGP_CNTL__PENDING_SLOTS_VAL__SHIFT                          0X11
#define  AGP_CNTL__PENDING_SLOTS_SEL__SHIFT                          0X13
#define  AGP_CNTL__EN_EXTENDED_AD_STB_2X__SHIFT                      0X14
#define  AGP_CNTL__DIS_QUEUED_GNT_FIX__SHIFT                         0X15
#define  AGP_CNTL__EN_RDATA2X4X_MULTIRESET__SHIFT                    0X16
#define  AGP_CNTL__EN_RBFCALM__SHIFT                                 0X17
#define  AGP_CNTL__FORCE_EXT_VREF__SHIFT                             0X18
#define  AGP_CNTL__DIS_RBF__SHIFT                                    0X19
#define  AGP_CNTL__DELAY_FIRST_SBA_EN__SHIFT                         0X1a
#define  AGP_CNTL__DELAY_FIRST_SBA_VAL__SHIFT                        0X1b
#define  AGP_CNTL__AGP_MISC_R2__SHIFT                                0X1e
#define  BM_STATUS__BUS_MASTER_STATUS__SHIFT                         0X0
#define  PAD_CTLR_MISC__PAD_HI_IO_PREAMPH__SHIFT                     0X8
#define  VENDOR_ID__VENDOR_ID__SHIFT                                 0X0
#define  DEVICE_ID__DEVICE_ID__SHIFT                                 0X0
#define  COMMAND__IO_ACCESS_EN__SHIFT                                0X0
#define  COMMAND__MEM_ACCESS_EN__SHIFT                               0X1
#define  COMMAND__BUS_MASTER_EN__SHIFT                               0X2
#define  COMMAND__SPECIAL_CYCLE_EN__SHIFT                            0X3
#define  COMMAND__MEM_WRITE_INVALIDATE_EN__SHIFT                     0X4
#define  COMMAND__PAL_SNOOP_EN__SHIFT                                0X5
#define  COMMAND__PARITY_ERROR_EN__SHIFT                             0X6
#define  COMMAND__AD_STEPPING__SHIFT                                 0X7
#define  COMMAND__SERR_EN__SHIFT                                     0X8
#define  COMMAND__FAST_B2B_EN__SHIFT                                 0X9
#define  STATUS__CAP_LIST__SHIFT                                     0X4
#define  STATUS__PCI_66_EN__SHIFT                                    0X5
#define  STATUS__UDF_EN__SHIFT                                       0X6
#define  STATUS__FAST_BACK_CAPABLE__SHIFT                            0X7
#define  STATUS__DEVSEL_TIMING__SHIFT                                0X9
#define  STATUS__SIGNAL_TARGET_ABORT__SHIFT                          0Xb
#define  STATUS__RECEIVED_TARGET_ABORT__SHIFT                        0Xc
#define  STATUS__RECEIVED_MASTER_ABORT__SHIFT                        0Xd
#define  STATUS__SIGNALED_SYSTEM_ERROR__SHIFT                        0Xe
#define  STATUS__PARITY_ERROR_DETECTED__SHIFT                        0Xf
#define  REVISION_ID__MINOR_REV_ID__SHIFT                            0X0
#define  REVISION_ID__MAJOR_REV_ID__SHIFT                            0X4
#define  REGPROG_INF__REG_LEVEL_PROG_INF__SHIFT                      0X0
#define  SUB_CLASS__SUB_CLASS_INF__SHIFT                             0X7
#define  BASE_CODE__BASE_CLASS_CODE__SHIFT                           0X0
#define  CACHE_LINE__CACHE_LINE_SIZE__SHIFT                          0X0
#define  LATENCY__LATENCY_TIMER__SHIFT                               0X0
#define  HEADER__HEADER_TYPE__SHIFT                                  0X0
#define  HEADER__DEVICE_TYPE__SHIFT                                  0X7
#define  BIST__BIST_COMP__SHIFT                                      0X0
#define  BIST__BIST_STRT__SHIFT                                      0X6
#define  BIST__BIST_CAP__SHIFT                                       0X7
#define  MEM_BASE__PREFETCH_EN__SHIFT                                0X3
#define  MEM_BASE__MEM_BASE__SHIFT                                   0X19
#define  IO_BASE__BLOCK_IO_BIT__SHIFT                                0X0
#define  IO_BASE__IO_BASE__SHIFT                                     0X8
#define  REG_BASE__REG_BASE__SHIFT                                   0X10
#define  ADAPTER_ID__SUBSYSTEM_VENDOR_ID__SHIFT                      0X0
#define  ADAPTER_ID__SUBSYSTEM_ID__SHIFT                             0X10
#define  BIOS_ROM__BIOS_ROM_EN__SHIFT                                0X0
#define  BIOS_ROM__BIOS_BASE_ADDR__SHIFT                             0X11
#define  CAPABILITIES_PTR__CAP_PTR__SHIFT                            0X0
#define  INTERRUPT_LINE__INTERRUPT_LINE__SHIFT                       0X0
#define  INTERRUPT_PIN__INTERRUPT_PIN__SHIFT                         0X0
#define  MIN_GRANT__MIN_GNT__SHIFT                                   0X0
#define  MAX_LATENCY__MAX_LAT__SHIFT                                 0X0
#define  ADAPTER_ID_W__SUBSYSTEM_VENDOR_ID__SHIFT                    0X0
#define  ADAPTER_ID_W__SUBSYSTEM_ID__SHIFT                           0X10
#define  PMI_CAP_ID__PMI_CAP_ID__SHIFT                               0X0
#define  PMI_NXT_CAP_PTR__PMI_NXT_CAP_PTR__SHIFT                     0X0
#define  PMI_PMC_REG__PMI_VERSION__SHIFT                             0X0
#define  PMI_PMC_REG__PMI_PME_CLOCK__SHIFT                           0X3
#define  PMI_PMC_REG__PMI_DEV_SPECIFIC_INIT__SHIFT                   0X5
#define  PMI_PMC_REG__PMI_D1_SUPPORT__SHIFT                          0X9
#define  PMI_PMC_REG__PMI_D2_SUPPORT__SHIFT                          0Xa
#define  PMI_PMC_REG__PMI_PME_SUPPORT__SHIFT                         0Xb
#define  PM_STATUS__PMI_POWER_STATE__SHIFT                           0X0
#define  PM_STATUS__PMI_PME_EN__SHIFT                                0X8
#define  PM_STATUS__PMI_DATA_SELECT__SHIFT                           0X9
#define  PM_STATUS__PMI_DATA_SCALE__SHIFT                            0Xd
#define  PM_STATUS__PMI_PME_STATUS__SHIFT                            0Xf
#define  PMI_DATA__PMI_DATA__SHIFT                                   0X0
#define  AGP_CAP_ID__CAP_ID__SHIFT                                   0X0
#define  AGP_CAP_ID__NEXT_PTR__SHIFT                                 0X8
#define  AGP_CAP_ID__AGP_MINOR__SHIFT                                0X10
#define  AGP_CAP_ID__AGP_MAJOR__SHIFT                                0X14
#define  AGP_STATUS__RATE1X__SHIFT                                   0X0
#define  AGP_STATUS__RATE2X__SHIFT                                   0X1
#define  AGP_STATUS__RATE4X__SHIFT                                   0X2
#define  AGP_STATUS__FW__SHIFT                                       0X4
#define  AGP_STATUS__MODE_4G__SHIFT                                  0X5
#define  AGP_STATUS__SBA__SHIFT                                      0X9
#define  AGP_STATUS__RQ__SHIFT                                       0X18
#define  AGP_COMMAND__DATA_RATE__SHIFT                               0X0
#define  AGP_COMMAND__FW_EN__SHIFT                                   0X4
#define  AGP_COMMAND__MODE_4G_EN__SHIFT                              0X5
#define  AGP_COMMAND__AGP_EN__SHIFT                                  0X8
#define  AGP_COMMAND__SBA_EN__SHIFT                                  0X9
#define  AGP_COMMAND__RQ_DEPTH__SHIFT                                0X18
#define  F1_VENDOR_ID__F1_VENDOR_ID__SHIFT                           0X0
#define  F1_DEVICE_ID__F1_DEVICE_ID__SHIFT                           0X0
#define  F1_COMMAND__F1_IO_ACCESS_EN__SHIFT                          0X0
#define  F1_COMMAND__F1_MEM_ACCESS_EN__SHIFT                         0X1
#define  F1_COMMAND__F1_BUS_MASTER_EN__SHIFT                         0X2
#define  F1_COMMAND__F1_AD_STEPPING__SHIFT                           0X7
#define  F1_COMMAND__F1_FAST_B2B_EN__SHIFT                           0X9
#define  F1_STATUS__F1_CAP_LIST__SHIFT                               0X4
#define  F1_STATUS__F1_PCI_66_EN__SHIFT                              0X5
#define  F1_STATUS__F1_UDF_EN__SHIFT                                 0X6
#define  F1_STATUS__F1_FAST_BACK_CAPABLE__SHIFT                      0X7
#define  F1_STATUS__F1_DEVSEL_TIMING__SHIFT                          0X9
#define  F1_STATUS__F1_SIGNAL_TARGET_ABORT__SHIFT                    0Xb
#define  F1_STATUS__F1_RECEIVED_TARGET_ABORT__SHIFT                  0Xc
#define  F1_STATUS__F1_RECEIVED_MASTER_ABORT__SHIFT                  0Xd
#define  F1_STATUS__F1_PARITY_ERROR_DETECTED__SHIFT                  0Xf
#define  F1_REVISION_ID__F1_MINOR_REV_ID__SHIFT                      0X0
#define  F1_REVISION_ID__F1_MAJOR_REV_ID__SHIFT                      0X4
#define  F1_REGPROG_INF__F1_REG_LEVEL_PROG_INF__SHIFT                0X0
#define  F1_SUB_CLASS__F1_SUB_CLASS_INF__SHIFT                       0X7
#define  F1_BASE_CODE__F1_BASE_CLASS_CODE__SHIFT                     0X0
#define  F1_CACHE_LINE__F1_CACHE_LINE_SIZE__SHIFT                    0X0
#define  F1_LATENCY__F1_LATENCY_TIMER__SHIFT                         0X0
#define  F1_HEADER__F1_HEADER_TYPE__SHIFT                            0X0
#define  F1_HEADER__F1_DEVICE_TYPE__SHIFT                            0X7
#define  F1_BIST__F1_BIST_COMP__SHIFT                                0X0
#define  F1_BIST__F1_BIST_STRT__SHIFT                                0X6
#define  F1_BIST__F1_BIST_CAP__SHIFT                                 0X7
#define  F1_MEM_BASE__F1_PREFETCH_EN__SHIFT                          0X3
#define  F1_MEM_BASE__F1_MEM_BASE__SHIFT                             0X19
#define  F1_REG_BASE__F1_REG_BASE__SHIFT                             0X10
#define  F1_ADAPTER_ID__F1_SUBSYSTEM_VENDOR_ID__SHIFT                0X0
#define  F1_ADAPTER_ID__F1_SUBSYSTEM_ID__SHIFT                       0X10
#define  F1_CAPABILITIES_PTR__F1_CAP_PTR__SHIFT                      0X0
#define  F1_INTERRUPT_LINE__F1_INTERRUPT_LINE__SHIFT                 0X0
#define  F1_INTERRUPT_PIN__F1_INTERRUPT_PIN__SHIFT                   0X0
#define  F1_MIN_GRANT__F1_MIN_GNT__SHIFT                             0X0
#define  F1_MAX_LATENCY__F1_MAX_LAT__SHIFT                           0X0
#define  F1_PMI_CAP_ID__F1_PMI_CAP_ID__SHIFT                         0X0
#define  F1_PMI_NXT_CAP_PTR__F1_PMI_NXT_CAP_PTR__SHIFT               0X0
#define  F1_PMI_PMC_REG__F1_PMI_VERSION__SHIFT                       0X0
#define  F1_PMI_PMC_REG__F1_PMI_PME_CLOCK__SHIFT                     0X3
#define  F1_PMI_PMC_REG__F1_PMI_DEV_SPECIFIC_INIT__SHIFT             0X5
#define  F1_PMI_PMC_REG__F1_PMI_D1_SUPPORT__SHIFT                    0X9
#define  F1_PMI_PMC_REG__F1_PMI_D2_SUPPORT__SHIFT                    0Xa
#define  F1_PMI_PMC_REG__F1_PMI_PME_SUPPORT__SHIFT                   0Xb
#define  F1_PM_STATUS__F1_PMI_POWER_STATE__SHIFT                     0X0
#define  F1_PM_STATUS__F1_PMI_PME_EN__SHIFT                          0X8
#define  F1_PM_STATUS__F1_PMI_DATA_SELECT__SHIFT                     0X9
#define  F1_PM_STATUS__F1_PMI_DATA_SCALE__SHIFT                      0Xd
#define  F1_PM_STATUS__F1_PMI_PME_STATUS__SHIFT                      0Xf
#define  F1_PMI_DATA__F1_PMI_DATA__SHIFT                             0X0
#define  F1_AGP_CAP_ID__F1_CAP_ID__SHIFT                             0X0
#define  F1_AGP_CAP_ID__F1_NEXT_PTR__SHIFT                           0X8
#define  F1_AGP_CAP_ID__F1_AGP_MINOR__SHIFT                          0X10
#define  F1_AGP_CAP_ID__F1_AGP_MAJOR__SHIFT                          0X14
#define  F1_AGP_STATUS__F1_RATE1X__SHIFT                             0X0
#define  F1_AGP_STATUS__F1_RATE2X__SHIFT                             0X1
#define  F1_AGP_STATUS__F1_RATE4X__SHIFT                             0X2
#define  F1_AGP_STATUS__F1_FW__SHIFT                                 0X4
#define  F1_AGP_STATUS__F1_MODE_4G__SHIFT                            0X5
#define  F1_AGP_STATUS__F1_SBA__SHIFT                                0X9
#define  F1_AGP_STATUS__F1_RQ__SHIFT                                 0X18
#define  F1_AGP_COMMAND__F1_DATA_RATE__SHIFT                         0X0
#define  F1_AGP_COMMAND__F1_FW_EN__SHIFT                             0X4
#define  F1_AGP_COMMAND__F1_MODE_4G_EN__SHIFT                        0X5
#define  F1_AGP_COMMAND__F1_AGP_EN__SHIFT                            0X8
#define  F1_AGP_COMMAND__F1_SBA_EN__SHIFT                            0X9
#define  F1_AGP_COMMAND__F1_RQ_DEPTH__SHIFT                          0X18
#define  AIC_CTRL__TRANSLATE_EN__SHIFT                               0X0
#define  AIC_CTRL__DIS_OUT_OF_PCI_GART_ACCESS__SHIFT                 0X1
#define  AIC_CTRL__HW_1_DEBUG__SHIFT                                 0X2
#define  AIC_CTRL__HW_2_DEBUG__SHIFT                                 0X3
#define  AIC_CTRL__HW_3_DEBUG__SHIFT                                 0X4
#define  AIC_CTRL__HW_4_DEBUG__SHIFT                                 0X5
#define  AIC_CTRL__HW_5_DEBUG__SHIFT                                 0X6
#define  AIC_CTRL__HW_6_DEBUG__SHIFT                                 0X7
#define  AIC_CTRL__HW_7_DEBUG__SHIFT                                 0X8
#define  AIC_CTRL__HW_8_DEBUG__SHIFT                                 0X9
#define  AIC_CTRL__HW_9_DEBUG__SHIFT                                 0Xa
#define  AIC_CTRL__HW_A_DEBUG__SHIFT                                 0Xb
#define  AIC_CTRL__HW_B_DEBUG__SHIFT                                 0Xc
#define  AIC_CTRL__HW_C_DEBUG__SHIFT                                 0Xd
#define  AIC_CTRL__HW_D_DEBUG__SHIFT                                 0Xe
#define  AIC_CTRL__HW_E_DEBUG__SHIFT                                 0Xf
#define  AIC_CTRL__HW_F_DEBUG__SHIFT                                 0X10
#define  AIC_CTRL__HW_10_DEBUG__SHIFT                                0X11
#define  AIC_CTRL__HW_11_DEBUG__SHIFT                                0X12
#define  AIC_CTRL__HW_12_DEBUG__SHIFT                                0X13
#define  AIC_CTRL__HW_13_DEBUG__SHIFT                                0X14
#define  AIC_CTRL__HW_14_DEBUG__SHIFT                                0X15
#define  AIC_CTRL__HW_15_DEBUG__SHIFT                                0X16
#define  AIC_CTRL__HW_16_DEBUG__SHIFT                                0X17
#define  AIC_CTRL__HW_17_DEBUG__SHIFT                                0X18
#define  AIC_CTRL__HW_18_DEBUG__SHIFT                                0X19
#define  AIC_CTRL__HW_19_DEBUG__SHIFT                                0X1a
#define  AIC_CTRL__HW_1A_DEBUG__SHIFT                                0X1b
#define  AIC_CTRL__HW_1B_DEBUG__SHIFT                                0X1c
#define  AIC_CTRL__HW_1C_DEBUG__SHIFT                                0X1d
#define  AIC_CTRL__HW_1D_DEBUG__SHIFT                                0X1e
#define  AIC_CTRL__HW_1E_DEBUG__SHIFT                                0X1f
#define  AIC_STAT__AIC_TLB_VLD__SHIFT                                0X0
#define  AIC_STAT__AIC_STAT1__SHIFT                                  0X1
#define  AIC_STAT__AIC_STAT0__SHIFT                                  0X2
#define  AIC_PT_BASE__AIC_PT_BASE__SHIFT                             0Xc
#define  AIC_LO_ADDR__AIC_LO_ADDR__SHIFT                             0Xc
#define  AIC_HI_ADDR__AIC_HI_ADDR__SHIFT                             0Xc
#define  AIC_TLB_ADDR__AIC_TLB_ADDR__SHIFT                           0Xc
#define  AIC_TLB_DATA__AIC_TLB_DATA__SHIFT                           0Xc
#define  GENMO_WT__GENMO_MONO_ADDRESS_B__SHIFT                       0X0
#define  GENMO_WT__VGA_RAM_EN__SHIFT                                 0X1
#define  GENMO_WT__VGA_CKSEL__SHIFT                                  0X2
#define  GENMO_WT__ODD_EVEN_MD_PGSEL__SHIFT                          0X5
#define  GENMO_WT__VGA_HSYNC_POL__SHIFT                              0X6
#define  GENMO_WT__VGA_VSYNC_POL__SHIFT                              0X7
#define  GENMO_RD__GENMO_MONO_ADDRESS_B__SHIFT                       0X0
#define  GENMO_RD__VGA_RAM_EN__SHIFT                                 0X1
#define  GENMO_RD__VGA_CKSEL__SHIFT                                  0X2
#define  GENMO_RD__ODD_EVEN_MD_PGSEL__SHIFT                          0X5
#define  GENMO_RD__VGA_HSYNC_POL__SHIFT                              0X6
#define  GENMO_RD__VGA_VSYNC_POL__SHIFT                              0X7
#define  DAC_CNTL__DAC_RANGE_CNTL__SHIFT                             0X0
#define  DAC_CNTL__DAC_BLANKING__SHIFT                               0X2
#define  DAC_CNTL__DAC_CMP_EN__SHIFT                                 0X3
#define  DAC_CNTL__DAC_CMP_OUT_R__SHIFT                              0X4
#define  DAC_CNTL__DAC_CMP_OUT_G__SHIFT                              0X5
#define  DAC_CNTL__DAC_CMP_OUT_B__SHIFT                              0X6
#define  DAC_CNTL__DAC_CMP_OUTPUT__SHIFT                             0X7
#define  DAC_CNTL__DAC_8BIT_EN__SHIFT                                0X8
#define  DAC_CNTL__DAC_4BPP_PIX_ORDER__SHIFT                         0X9
#define  DAC_CNTL__DAC_VGA_ADR_EN__SHIFT                             0Xd
#define  DAC_CNTL__DAC_EXPAND_MODE__SHIFT                            0Xe
#define  DAC_CNTL__DAC_PDWN__SHIFT                                   0Xf
#define  DAC_CNTL__CRT_SENSE__SHIFT                                  0X10
#define  DAC_CNTL__CRT_DETECTION_ON__SHIFT                           0X11
#define  DAC_CNTL__DAC_CRC_CONT_EN__SHIFT                            0X12
#define  DAC_CNTL__DAC_CRC_EN__SHIFT                                 0X13
#define  DAC_CNTL__DAC_CRC_FIELD__SHIFT                              0X14
#define  DAC_CNTL__DAC_LUT_COUNTER_LIMIT__SHIFT                      0X15
#define  DAC_CNTL__DAC_LUT_READ_SEL__SHIFT                           0X17
#define  DAC_CNTL__DAC_MASK__SHIFT                                   0X18
#define  CRTC_GEN_CNTL__CRTC_DBL_SCAN_EN__SHIFT                      0X0
#define  CRTC_GEN_CNTL__CRTC_INTERLACE_EN__SHIFT                     0X1
#define  CRTC_GEN_CNTL__CRTC_C_SYNC_EN__SHIFT                        0X4
#define  CRTC_GEN_CNTL__CRTC_PIX_WIDTH__SHIFT                        0X8
#define  CRTC_GEN_CNTL__CRTC_MODE9_COLOR_ORDER__SHIFT                0Xc
#define  CRTC_GEN_CNTL__CRTC_BYPASS_LUT_EN__SHIFT                    0Xe
#define  CRTC_GEN_CNTL__CRTC_ICON_EN__SHIFT                          0Xf
#define  CRTC_GEN_CNTL__CRTC_CUR_EN__SHIFT                           0X10
#define  CRTC_GEN_CNTL__CRTC_VSTAT_MODE__SHIFT                       0X11
#define  CRTC_GEN_CNTL__CRTC_CUR_MODE__SHIFT                         0X14
#define  CRTC_GEN_CNTL__CRTC_EXT_DISP_EN__SHIFT                      0X18
#define  CRTC_GEN_CNTL__CRTC_EN__SHIFT                               0X19
#define  CRTC_GEN_CNTL__CRTC_DISP_REQ_EN_B__SHIFT                    0X1a
#define  MEM_CNTL__MEM_NUM_CHANNELS__SHIFT                           0X0
#define  MEM_CNTL__MC_USE_B_CH_ONLY__SHIFT                           0X1
#define  MEM_CNTL__DISABLE_AP__SHIFT                                 0X2
#define  MEM_CNTL__MEM_CHANNEL_MAPPING__SHIFT                        0X3
#define  MEM_CNTL__MEM_BANK_MAPPING_A__SHIFT                         0X4
#define  MEM_CNTL__MEM_ADDR_MAPPING_A__SHIFT                         0X8
#define  MEM_CNTL__MEM_BANK_MAPPING_B__SHIFT                         0X14
#define  MEM_CNTL__MEM_ADDR_MAPPING_B__SHIFT                         0X18
#define  MEM_TIMING_CNTL__MEM_TRCD__SHIFT                            0X0
#define  MEM_TIMING_CNTL__MEM_TRCDW__SHIFT                           0X4
#define  MEM_TIMING_CNTL__MEM_TRP__SHIFT                             0X8
#define  MEM_TIMING_CNTL__MEM_TRAS__SHIFT                            0Xc
#define  MEM_TIMING_CNTL__MEM_TRRD__SHIFT                            0X10
#define  MEM_TIMING_CNTL__MEM_TR2W__SHIFT                            0X12
#define  MEM_TIMING_CNTL__MEM_TWR__SHIFT                             0X14
#define  MEM_TIMING_CNTL__MEM_TW2R__SHIFT                            0X18
#define  MEM_TIMING_CNTL__MEM_TW2R_SAME_BANK__SHIFT                  0X1b
#define  MEM_TIMING_CNTL__MEM_TR2R__SHIFT                            0X1c
#define  MC_AGP_LOCATION__MC_AGP_START__SHIFT                        0X0
#define  MC_AGP_LOCATION__MC_AGP_TOP__SHIFT                          0X10
#define  MEM_REFRESH_CNTL__MEM_REFRESH_RATE__SHIFT                   0X0
#define  MEM_REFRESH_CNTL__MEM_REFRESH_DIS__SHIFT                    0X8
#define  MEM_REFRESH_CNTL__MEM_DYNAMIC_CKE__SHIFT                    0X9
#define  MEM_REFRESH_CNTL__MEM_TRFC__SHIFT                           0Xc
#define  MEM_REFRESH_CNTL__MEM_CLKA0_ENABLE__SHIFT                   0X10
#define  MEM_REFRESH_CNTL__MEM_CLKA0b_ENABLE__SHIFT                  0X11
#define  MEM_REFRESH_CNTL__MEM_CLKA1_ENABLE__SHIFT                   0X12
#define  MEM_REFRESH_CNTL__MEM_CLKA1b_ENABLE__SHIFT                  0X13
#define  MEM_REFRESH_CNTL__MEM_CLKAFB_ENABLE__SHIFT                  0X14
#define  MEM_REFRESH_CNTL__DLL_FB_SLCT_CKA__SHIFT                    0X16
#define  MEM_REFRESH_CNTL__MEM_CLKB0_ENABLE__SHIFT                   0X18
#define  MEM_REFRESH_CNTL__MEM_CLKB0b_ENABLE__SHIFT                  0X19
#define  MEM_REFRESH_CNTL__MEM_CLKB1_ENABLE__SHIFT                   0X1a
#define  MEM_REFRESH_CNTL__MEM_CLKB1b_ENABLE__SHIFT                  0X1b
#define  MEM_REFRESH_CNTL__MEM_CLKBFB_ENABLE__SHIFT                  0X1c
#define  MEM_REFRESH_CNTL__DLL_FB_SLCT_CKB__SHIFT                    0X1e
#define  MEM_INIT_LATENCY_TIMER__MEM_RB0R_INIT_LAT__SHIFT            0X0
#define  MEM_INIT_LATENCY_TIMER__MEM_RB1R_INIT_LAT__SHIFT            0X4
#define  MEM_INIT_LATENCY_TIMER__MEM_PPR_INIT_LAT__SHIFT             0X8
#define  MEM_INIT_LATENCY_TIMER__MEM_DISPR_INIT_LAT__SHIFT           0Xc
#define  MEM_INIT_LATENCY_TIMER__MEM_RB0W_INIT_LAT__SHIFT            0X10
#define  MEM_INIT_LATENCY_TIMER__MEM_RB1W_INIT_LAT__SHIFT            0X14
#define  MEM_INIT_LATENCY_TIMER__MEM_FIXED_INIT_LAT__SHIFT           0X18
#define  MEM_INIT_LATENCY_TIMER__SAME_PAGE_PRIO__SHIFT               0X1c
#define  MEM_SDRAM_MODE_REG__MEM_MODE_REG__SHIFT                     0X0
#define  MEM_SDRAM_MODE_REG__MEM_WR_LATENCY__SHIFT                   0X10
#define  MEM_SDRAM_MODE_REG__MEM_CAS_LATENCY__SHIFT                  0X14
#define  MEM_SDRAM_MODE_REG__MEM_CMD_LATENCY__SHIFT                  0X17
#define  MEM_SDRAM_MODE_REG__MEM_STR_LATENCY__SHIFT                  0X18
#define  MEM_SDRAM_MODE_REG__MEM_FALL_OUT_CMD__SHIFT                 0X19
#define  MEM_SDRAM_MODE_REG__MEM_FALL_OUT_DATA__SHIFT                0X1a
#define  MEM_SDRAM_MODE_REG__MEM_FALL_OUT_STR__SHIFT                 0X1b
#define  MEM_SDRAM_MODE_REG__MC_INIT_COMPLETE__SHIFT                 0X1c
#define  MEM_SDRAM_MODE_REG__MEM_DDR_DLL__SHIFT                      0X1d
#define  MEM_SDRAM_MODE_REG__MEM_CFG_TYPE__SHIFT                     0X1e
#define  MEM_SDRAM_MODE_REG__MEM_SDRAM_RESET__SHIFT                  0X1f
#define  AGP_BASE__AGP_BASE_ADDR__SHIFT                              0X0
#define  MEM_READ_CNTL__MEM_RBS_POSITION_A__SHIFT                    0X0
#define  MEM_READ_CNTL__MEM_STR_SEL_A__SHIFT                         0X3
#define  MEM_READ_CNTL__MEM_ERST_POSITION_A__SHIFT                   0X4
#define  MEM_READ_CNTL__MEM_ERST_EXTEND_A__SHIFT                     0X7
#define  MEM_READ_CNTL__MEM_QSREC_POSITION_A__SHIFT                  0X8
#define  MEM_READ_CNTL__MEM_QSREC_EXTEND_A__SHIFT                    0Xb
#define  MEM_READ_CNTL__MEM_ERST_SYNC_A__SHIFT                       0Xc
#define  MEM_READ_CNTL__MEM_QSREC_SYNC_A__SHIFT                      0Xd
#define  MEM_READ_CNTL__MEM_READ_STR_FALL_A__SHIFT                   0Xe
#define  MEM_READ_CNTL__MEM_RBS_POSITION_B__SHIFT                    0X10
#define  MEM_READ_CNTL__MEM_STR_SEL_B__SHIFT                         0X13
#define  MEM_READ_CNTL__MEM_ERST_POSITION_B__SHIFT                   0X14
#define  MEM_READ_CNTL__MEM_ERST_EXTEND_B__SHIFT                     0X17
#define  MEM_READ_CNTL__MEM_QSREC_POSITION_B__SHIFT                  0X18
#define  MEM_READ_CNTL__MEM_QSREC_EXTEND_B__SHIFT                    0X1b
#define  MEM_READ_CNTL__MEM_ERST_SYNC_B__SHIFT                       0X1c
#define  MEM_READ_CNTL__MEM_QSREC_SYNC_B__SHIFT                      0X1d
#define  MEM_READ_CNTL__MEM_READ_STR_FALL_B__SHIFT                   0X1e
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB0R__SHIFT                     0X0
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB1R__SHIFT                     0X1
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB0W__SHIFT                     0X2
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB1W__SHIFT                     0X3
#define  MC_DEBUG__IGNORE_RW_PENALTY_DISPR__SHIFT                    0X4
#define  MC_DEBUG__IGNORE_RW_PENALTY_PPR__SHIFT                      0X5
#define  MC_DEBUG__IGNORE_RW_PENALTY_FIXED__SHIFT                    0X6
#define  MC_DEBUG__MEM_VIPW_PRIORITY__SHIFT                          0X8
#define  MC_DEBUG__EN_AIC_IDLE_DET__SHIFT                            0Xa
#define  MC_DEBUG__MEM_MC_BLACKOUT__SHIFT                            0Xb
#define  MC_DEBUG__DISABLE_TEE_SM_CHANGES__SHIFT                     0Xc
#define  MC_DEBUG__IMP_N_VALUE_DQS_R_BACK__SHIFT                     0Xd
#define  MC_DEBUG__IMP_P_VALUE_DQS_R_BACK__SHIFT                     0X11
#define  MC_DEBUG__MC_BIST_EN__SHIFT                                 0X15
#define  MC_DEBUG__MC_DEBUG_V2__SHIFT                                0X16
#define  MC_STATUS__MEM_PWRUP_COMPL_A__SHIFT                         0X0
#define  MC_STATUS__MEM_PWRUP_COMPL_B__SHIFT                         0X1
#define  MC_STATUS__MC_IDLE__SHIFT                                   0X2
#define  MC_STATUS__IMP_N_VALUE_R_BACK__SHIFT                        0X3
#define  MC_STATUS__IMP_P_VALUE_R_BACK__SHIFT                        0X7
#define  MC_STATUS__TEST_OUT_R_BACK__SHIFT                           0Xb
#define  MC_STATUS__DUMMY_OUT_R_BACK__SHIFT                          0Xc
#define  MC_STATUS__IMP_N_VALUE_A_R_BACK__SHIFT                      0Xd
#define  MC_STATUS__IMP_P_VALUE_A_R_BACK__SHIFT                      0X11
#define  MC_STATUS__IMP_N_VALUE_CK_R_BACK__SHIFT                     0X15
#define  MC_STATUS__IMP_P_VALUE_CK_R_BACK__SHIFT                     0X19
#define  MC_CHP_IO_OE_CNTL__DQ_OE_POSITION_A__SHIFT                  0X0
#define  MC_CHP_IO_OE_CNTL__QS_OE_POSITION_A__SHIFT                  0X2
#define  MC_CHP_IO_OE_CNTL__DQ_OE_EXTEND_A__SHIFT                    0X4
#define  MC_CHP_IO_OE_CNTL__QS_OE_EXTEND_A__SHIFT                    0X5
#define  MC_CHP_IO_OE_CNTL__DQ_OE_ADVANCE_A__SHIFT                   0X6
#define  MC_CHP_IO_OE_CNTL__QS_OE_ADVANCE_A__SHIFT                   0X7
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A0__SHIFT                0X8
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A1__SHIFT                0X9
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A2__SHIFT                0Xa
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A3__SHIFT                0Xb
#define  MC_CHP_IO_OE_CNTL__MEM_SDR_STROBE_A__SHIFT                  0Xc
#define  MC_CHP_IO_OE_CNTL__DQ_OE_POSITION_B__SHIFT                  0X10
#define  MC_CHP_IO_OE_CNTL__QS_OE_POSITION_B__SHIFT                  0X12
#define  MC_CHP_IO_OE_CNTL__DQ_OE_EXTEND_B__SHIFT                    0X14
#define  MC_CHP_IO_OE_CNTL__QS_OE_EXTEND_B__SHIFT                    0X15
#define  MC_CHP_IO_OE_CNTL__DQ_OE_ADVANCE_B__SHIFT                   0X16
#define  MC_CHP_IO_OE_CNTL__QS_OE_ADVANCE_B__SHIFT                   0X17
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B0__SHIFT                0X18
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B1__SHIFT                0X19
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B2__SHIFT                0X1a
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B3__SHIFT                0X1b
#define  MC_CHP_IO_OE_CNTL__MEM_SDR_STROBE_B__SHIFT                  0X1c
#define  MC_CHP_IO_OE_CNTL__MEM_PM_SDRAM_TRI_EN__SHIFT               0X1e
#define  MC_CHP_IO_OE_CNTL__MEM_IO_TRISTATE__SHIFT                   0X1f
#define  AGP_BASE_2__AGP_BASE_ADDR_2__SHIFT                          0X0
#define  MC_IND_INDEX__MC_IND_ADDR_V2__SHIFT                         0X0
#define  MC_IND_INDEX__MC_IND_WR_EN__SHIFT                           0X8
#define  MC_IND_DATA__MC_IND_DATA__SHIFT                             0X0
#define  MC_PERF_CNTL__MONITOR_PERIOD__SHIFT                         0X0
#define  MC_PERF_CNTL__CLR_PERF__SHIFT                               0X1e
#define  MC_PERF_CNTL__EN_PERF__SHIFT                                0X1f
#define  MC_PERF_SEL__PERFSEL0__SHIFT                                0X0
#define  MC_PERF_SEL__PERFSEL1__SHIFT                                0X4
#define  MC_PERF_SEL__PERFSEL2__SHIFT                                0X8
#define  MC_PERF_SEL__PERFSEL3__SHIFT                                0Xc
#define  MC_PERF_SEL__MEMCH_A_SEL__SHIFT                             0X10
#define  MC_PERF_SEL__MEMCH_B_SEL__SHIFT                             0X14
#define  MC_PERF_REGION_0__SIZE__SHIFT                               0X0
#define  MC_PERF_REGION_0__ADDRESS__SHIFT                            0Xc
#define  MC_PERF_REGION_1__SIZE__SHIFT                               0X0
#define  MC_PERF_REGION_1__ADDRESS__SHIFT                            0Xc
#define  MC_PERF_COUNT_0__PERF_COUNT__SHIFT                          0X0
#define  MC_PERF_COUNT_1__PERF_COUNT__SHIFT                          0X0
#define  MC_PERF_COUNT_2__PERF_COUNT__SHIFT                          0X0
#define  MC_PERF_COUNT_3__PERF_COUNT__SHIFT                          0X0
#define  MC_PERF_COUNT_MEMCH_A__PERF_COUNT_MEM_CH_A__SHIFT           0X0
#define  MC_PERF_COUNT_MEMCH_B__PERF_COUNT_MEM_CH_B__SHIFT           0X0
#define  MC_IMP_CNTL__MEM_IO_UPDATE_RATE__SHIFT                      0X0
#define  MC_IMP_CNTL__MEM_IO_SAMPLE_DELAY__SHIFT                     0X5
#define  MC_IMP_CNTL__MEM_IO_INC_THRESHOLD__SHIFT                    0Xa
#define  MC_IMP_CNTL__MEM_IO_DEC_THRESHOLD__SHIFT                    0Xf
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_CK__SHIFT               0X14
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_A__SHIFT                0X15
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_DQM__SHIFT              0X16
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_DQS__SHIFT              0X17
#define  MC_IMP_CNTL__MEM_IO_SLEWN__SHIFT                            0X18
#define  MC_IMP_CNTL__MEM_IO_SLEWP__SHIFT                            0X19
#define  MC_CHP_IO_CNTL_A0__MEM_N_CKA__SHIFT                         0X0
#define  MC_CHP_IO_CNTL_A0__MEM_N_AA__SHIFT                          0X4
#define  MC_CHP_IO_CNTL_A0__MEM_N_DQMA__SHIFT                        0X8
#define  MC_CHP_IO_CNTL_A0__MEM_N_DQSA__SHIFT                        0Xc
#define  MC_CHP_IO_CNTL_A0__MEM_P_CKA__SHIFT                         0X10
#define  MC_CHP_IO_CNTL_A0__MEM_P_AA__SHIFT                          0X14
#define  MC_CHP_IO_CNTL_A0__MEM_P_DQMA__SHIFT                        0X18
#define  MC_CHP_IO_CNTL_A0__MEM_P_DQSA__SHIFT                        0X1c
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_CKA__SHIFT                     0X0
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_AA__SHIFT                      0X1
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQMA__SHIFT                    0X2
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQSA__SHIFT                    0X3
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_CKA__SHIFT                     0X4
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_AA__SHIFT                      0X5
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQMA__SHIFT                    0X6
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQSA__SHIFT                    0X7
#define  MC_CHP_IO_CNTL_A1__MEM_PREAMP_AA__SHIFT                     0X8
#define  MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQMA__SHIFT                   0X9
#define  MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQSA__SHIFT                   0Xa
#define  MC_CHP_IO_CNTL_A1__MEM_IO_MODEA__SHIFT                      0Xc
#define  MC_CHP_IO_CNTL_A1__MEM_REC_CKA__SHIFT                       0Xe
#define  MC_CHP_IO_CNTL_A1__MEM_REC_AA__SHIFT                        0X10
#define  MC_CHP_IO_CNTL_A1__MEM_REC_DQMA__SHIFT                      0X12
#define  MC_CHP_IO_CNTL_A1__MEM_REC_DQSA__SHIFT                      0X14
#define  MC_CHP_IO_CNTL_A1__MEM_SYNC_PHASEA__SHIFT                   0X16
#define  MC_CHP_IO_CNTL_A1__MEM_SYNC_CENTERA__SHIFT                  0X17
#define  MC_CHP_IO_CNTL_A1__MEM_SYNC_ENA__SHIFT                      0X18
#define  MC_CHP_IO_CNTL_A1__MEM_CLK_SELA__SHIFT                      0X1a
#define  MC_CHP_IO_CNTL_A1__MEM_CLK_INVA__SHIFT                      0X1c
#define  MC_CHP_IO_CNTL_A1__MEM_DATA_ENIMP_A__SHIFT                  0X1e
#define  MC_CHP_IO_CNTL_A1__MEM_CNTL_ENIMP_A__SHIFT                  0X1f
#define  MC_CHP_IO_CNTL_B0__MEM_N_CKB__SHIFT                         0X0
#define  MC_CHP_IO_CNTL_B0__MEM_N_AB__SHIFT                          0X4
#define  MC_CHP_IO_CNTL_B0__MEM_N_DQMB__SHIFT                        0X8
#define  MC_CHP_IO_CNTL_B0__MEM_N_DQSB__SHIFT                        0Xc
#define  MC_CHP_IO_CNTL_B0__MEM_P_CKB__SHIFT                         0X10
#define  MC_CHP_IO_CNTL_B0__MEM_P_AB__SHIFT                          0X14
#define  MC_CHP_IO_CNTL_B0__MEM_P_DQMB__SHIFT                        0X18
#define  MC_CHP_IO_CNTL_B0__MEM_P_DQSB__SHIFT                        0X1c
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_CKB__SHIFT                     0X0
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_AB__SHIFT                      0X1
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQMB__SHIFT                    0X2
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQSB__SHIFT                    0X3
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_CKB__SHIFT                     0X4
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_AB__SHIFT                      0X5
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQMB__SHIFT                    0X6
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQSB__SHIFT                    0X7
#define  MC_CHP_IO_CNTL_B1__MEM_PREAMP_AB__SHIFT                     0X8
#define  MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQMB__SHIFT                   0X9
#define  MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQSB__SHIFT                   0Xa
#define  MC_CHP_IO_CNTL_B1__MEM_IO_MODEB__SHIFT                      0Xc
#define  MC_CHP_IO_CNTL_B1__MEM_REC_CKB__SHIFT                       0Xe
#define  MC_CHP_IO_CNTL_B1__MEM_REC_AB__SHIFT                        0X10
#define  MC_CHP_IO_CNTL_B1__MEM_REC_DQMB__SHIFT                      0X12
#define  MC_CHP_IO_CNTL_B1__MEM_REC_DQSB__SHIFT                      0X14
#define  MC_CHP_IO_CNTL_B1__MEM_SYNC_PHASEB__SHIFT                   0X16
#define  MC_CHP_IO_CNTL_B1__MEM_SYNC_CENTERB__SHIFT                  0X17
#define  MC_CHP_IO_CNTL_B1__MEM_SYNC_ENB__SHIFT                      0X18
#define  MC_CHP_IO_CNTL_B1__MEM_CLK_SELB__SHIFT                      0X1a
#define  MC_CHP_IO_CNTL_B1__MEM_CLK_INVB__SHIFT                      0X1c
#define  MC_CHP_IO_CNTL_B1__MEM_DATA_ENIMP_B__SHIFT                  0X1e
#define  MC_CHP_IO_CNTL_B1__MEM_CNTL_ENIMP_B__SHIFT                  0X1f
#define  MC_IMP_CNTL_0__MEM_STEP_N_A__SHIFT                          0X0
#define  MC_IMP_CNTL_0__MEM_STEP_N_CK__SHIFT                         0X3
#define  MC_IMP_CNTL_0__MEM_STEP_N_DQS__SHIFT                        0X6
#define  MC_IMP_CNTL_0__MEM_STEP_P_A__SHIFT                          0X9
#define  MC_IMP_CNTL_0__MEM_STEP_P_CK__SHIFT                         0Xc
#define  MC_IMP_CNTL_0__MEM_STEP_P_DQS__SHIFT                        0Xf
#define  TC_MISMATCH_1__TC_MISMATCH_1__SHIFT                         0X0
#define  TC_MISMATCH_2__TC_MISMATCH_2__SHIFT                         0X0
#define  MC_BIST_CTRL__MC_BIST_CTRL__SHIFT                           0X0
#define  REG_COLLAR_WRITE__REG_COLLAR_WRITE__SHIFT                   0X0
#define  REG_COLLAR_READ__REG_COLLAR_READ__SHIFT                     0X0
#define  MC_FB_LOCATION__MC_FB_START__SHIFT                          0X0
#define  MC_FB_LOCATION__MC_FB_TOP__SHIFT                            0X10
#define  GRA00__GRPH_SET_RESET0__SHIFT                               0X0
#define  GRA00__GRPH_SET_RESET1__SHIFT                               0X1
#define  GRA00__GRPH_SET_RESET2__SHIFT                               0X2
#define  GRA00__GRPH_SET_RESET3__SHIFT                               0X3
#define  GRA01__GRPH_SET_RESET_ENA0__SHIFT                           0X0
#define  GRA01__GRPH_SET_RESET_ENA1__SHIFT                           0X1
#define  GRA01__GRPH_SET_RESET_ENA2__SHIFT                           0X2
#define  GRA01__GRPH_SET_RESET_ENA3__SHIFT                           0X3
#define  GRA02__GRPH_CCOMP__SHIFT                                    0X0
#define  GRA03__GRPH_ROTATE__SHIFT                                   0X0
#define  GRA03__GRPH_FN_SEL__SHIFT                                   0X3
#define  GRA04__GRPH_RMAP__SHIFT                                     0X0
#define  GRA06__GRPH_GRAPHICS__SHIFT                                 0X0
#define  GRA06__GRPH_ODDEVEN__SHIFT                                  0X1
#define  GRA06__GRPH_ADRSEL__SHIFT                                   0X2
#define  GRA07__GRPH_XCARE0__SHIFT                                   0X0
#define  GRA07__GRPH_XCARE1__SHIFT                                   0X1
#define  GRA07__GRPH_XCARE2__SHIFT                                   0X2
#define  GRA07__GRPH_XCARE3__SHIFT                                   0X3
#define  GRA08__GRPH_BMSK__SHIFT                                     0X0
#define  SEQ02__SEQ_MAP0_EN__SHIFT                                   0X0
#define  SEQ02__SEQ_MAP1_EN__SHIFT                                   0X1
#define  SEQ02__SEQ_MAP2_EN__SHIFT                                   0X2
#define  SEQ02__SEQ_MAP3_EN__SHIFT                                   0X3
#define  SEQ04__SEQ_256K__SHIFT                                      0X1
#define  SEQ04__SEQ_ODDEVEN__SHIFT                                   0X2
#define  SEQ04__SEQ_CHAIN__SHIFT                                     0X3
#define  CRT1E__GRPH_DEC_RD1__SHIFT                                  0X1
#define  CRT1F__GRPH_DEC_RD0__SHIFT                                  0X0
#define  CRT22__GRPH_LATCH_DATA__SHIFT                               0X0
#define  CRT1E_S__GRPH_DEC_RD1_M__SHIFT                              0X1
#define  CRT1F_S__GRPH_DEC_RD0_M__SHIFT                              0X0
#define  CRT22_S__GRPH_LATCH_DATA_M__SHIFT                           0X0
#define  HOST_PATH_CNTL__HDP_WRITE_THROUGH_CACHE_DIS__SHIFT          0X16
#define  HOST_PATH_CNTL__HDP_APER_CNTL__SHIFT                        0X17
#define  HOST_PATH_CNTL__HP_LIN_RD_CACHE_DIS__SHIFT                  0X18
#define  HOST_PATH_CNTL__HP_RBBM_LOCK_DIS__SHIFT                     0X19
#define  HOST_PATH_CNTL__HDP_SOFT_RESET__SHIFT                       0X1a
#define  HOST_PATH_CNTL__HDP_READ_BUFFER_INVALIDATE__SHIFT           0X1b
#define  HOST_PATH_CNTL__HDP_WRITE_COMBINER_TIMEOUT__SHIFT           0X1c
#define  HOST_PATH_CNTL__HP_TEST_RST_CNTL__SHIFT                     0X1f
#define  MEM_VGA_WP_SEL__MEM_VGA_WPS0__SHIFT                         0X0
#define  MEM_VGA_WP_SEL__MEM_VGA_WPS1__SHIFT                         0X10
#define  MEM_VGA_RP_SEL__MEM_VGA_RPS0__SHIFT                         0X0
#define  MEM_VGA_RP_SEL__MEM_VGA_RPS1__SHIFT                         0X10
#define  HDP_DEBUG__HDP_0_DEBUG__SHIFT                               0X0
#define  HDP_DEBUG__HDP_1_DEBUG__SHIFT                               0X1
#define  HDP_DEBUG__HDP_2_DEBUG__SHIFT                               0X2
#define  HDP_DEBUG__HDP_3_DEBUG__SHIFT                               0X3
#define  HDP_DEBUG__HDP_4_DEBUG__SHIFT                               0X4
#define  HDP_DEBUG__HDP_5_DEBUG__SHIFT                               0X5
#define  HDP_DEBUG__HDP_6_DEBUG__SHIFT                               0X6
#define  HDP_DEBUG__HDP_7_DEBUG__SHIFT                               0X7
#define  SW_SEMAPHORE__SW_SEMAPHORE__SHIFT                           0X0
#define  SURFACE_CNTL__SURF_TRANSLATION_DIS__SHIFT                   0X8
#define  SURFACE_CNTL__NONSURF_AP0_SWP__SHIFT                        0X14
#define  SURFACE_CNTL__NONSURF_AP1_SWP__SHIFT                        0X16
#define  SURFACE0_LOWER_BOUND__SURF_LOWER__SHIFT                     0X0
#define  SURFACE1_LOWER_BOUND__SURF_LOWER__SHIFT                     0X0
#define  SURFACE2_LOWER_BOUND__SURF_LOWER__SHIFT                     0X0
#define  SURFACE3_LOWER_BOUND__SURF_LOWER__SHIFT                     0X0
#define  SURFACE4_LOWER_BOUND__SURF_LOWER__SHIFT                     0X0
#define  SURFACE5_LOWER_BOUND__SURF_LOWER__SHIFT                     0X0
#define  SURFACE6_LOWER_BOUND__SURF_LOWER__SHIFT                     0X0
#define  SURFACE7_LOWER_BOUND__SURF_LOWER__SHIFT                     0X0
#define  SURFACE0_UPPER_BOUND__SURF_UPPER__SHIFT                     0X0
#define  SURFACE1_UPPER_BOUND__SURF_UPPER__SHIFT                     0X0
#define  SURFACE2_UPPER_BOUND__SURF_UPPER__SHIFT                     0X0
#define  SURFACE3_UPPER_BOUND__SURF_UPPER__SHIFT                     0X0
#define  SURFACE4_UPPER_BOUND__SURF_UPPER__SHIFT                     0X0
#define  SURFACE5_UPPER_BOUND__SURF_UPPER__SHIFT                     0X0
#define  SURFACE6_UPPER_BOUND__SURF_UPPER__SHIFT                     0X0
#define  SURFACE7_UPPER_BOUND__SURF_UPPER__SHIFT                     0X0
#define  SURFACE0_INFO__SURF0_PITCHSEL__SHIFT                        0X0
#define  SURFACE0_INFO__SURF0_TILE_MODE_R2__SHIFT                    0X10
#define  SURFACE0_INFO__SURF0_AP0_SWP__SHIFT                         0X14
#define  SURFACE0_INFO__SURF0_AP1_SWP__SHIFT                         0X16
#define  SURFACE0_INFO__SURF0_WRITE_FLAG__SHIFT                      0X18
#define  SURFACE0_INFO__SURF0_READ_FLAG__SHIFT                       0X19
#define  SURFACE1_INFO__SURF1_PITCHSEL__SHIFT                        0X0
#define  SURFACE1_INFO__SURF1_TILE_MODE_R2__SHIFT                    0X10
#define  SURFACE1_INFO__SURF1_AP0_SWP__SHIFT                         0X14
#define  SURFACE1_INFO__SURF1_AP1_SWP__SHIFT                         0X16
#define  SURFACE1_INFO__SURF1_WRITE_FLAG__SHIFT                      0X18
#define  SURFACE1_INFO__SURF1_READ_FLAG__SHIFT                       0X19
#define  SURFACE2_INFO__SURF2_PITCHSEL__SHIFT                        0X0
#define  SURFACE2_INFO__SURF2_TILE_MODE_R2__SHIFT                    0X10
#define  SURFACE2_INFO__SURF2_AP0_SWP__SHIFT                         0X14
#define  SURFACE2_INFO__SURF2_AP1_SWP__SHIFT                         0X16
#define  SURFACE2_INFO__SURF2_WRITE_FLAG__SHIFT                      0X18
#define  SURFACE2_INFO__SURF2_READ_FLAG__SHIFT                       0X19
#define  SURFACE3_INFO__SURF3_PITCHSEL__SHIFT                        0X0
#define  SURFACE3_INFO__SURF3_TILE_MODE_R2__SHIFT                    0X10
#define  SURFACE3_INFO__SURF3_AP0_SWP__SHIFT                         0X14
#define  SURFACE3_INFO__SURF3_AP1_SWP__SHIFT                         0X16
#define  SURFACE3_INFO__SURF3_WRITE_FLAG__SHIFT                      0X18
#define  SURFACE3_INFO__SURF3_READ_FLAG__SHIFT                       0X19
#define  SURFACE4_INFO__SURF4_PITCHSEL__SHIFT                        0X0
#define  SURFACE4_INFO__SURF4_TILE_MODE_R2__SHIFT                    0X10
#define  SURFACE4_INFO__SURF4_AP0_SWP__SHIFT                         0X14
#define  SURFACE4_INFO__SURF4_AP1_SWP__SHIFT                         0X16
#define  SURFACE4_INFO__SURF4_WRITE_FLAG__SHIFT                      0X18
#define  SURFACE4_INFO__SURF4_READ_FLAG__SHIFT                       0X19
#define  SURFACE5_INFO__SURF5_PITCHSEL__SHIFT                        0X0
#define  SURFACE5_INFO__SURF5_TILE_MODE_R2__SHIFT                    0X10
#define  SURFACE5_INFO__SURF5_AP0_SWP__SHIFT                         0X14
#define  SURFACE5_INFO__SURF5_AP1_SWP__SHIFT                         0X16
#define  SURFACE5_INFO__SURF5_WRITE_FLAG__SHIFT                      0X18
#define  SURFACE5_INFO__SURF5_READ_FLAG__SHIFT                       0X19
#define  SURFACE6_INFO__SURF6_PITCHSEL__SHIFT                        0X0
#define  SURFACE6_INFO__SURF6_TILE_MODE_R2__SHIFT                    0X10
#define  SURFACE6_INFO__SURF6_AP0_SWP__SHIFT                         0X14
#define  SURFACE6_INFO__SURF6_AP1_SWP__SHIFT                         0X16
#define  SURFACE6_INFO__SURF6_WRITE_FLAG__SHIFT                      0X18
#define  SURFACE6_INFO__SURF6_READ_FLAG__SHIFT                       0X19
#define  SURFACE7_INFO__SURF7_PITCHSEL__SHIFT                        0X0
#define  SURFACE7_INFO__SURF7_TILE_MODE_R2__SHIFT                    0X10
#define  SURFACE7_INFO__SURF7_AP0_SWP__SHIFT                         0X14
#define  SURFACE7_INFO__SURF7_AP1_SWP__SHIFT                         0X16
#define  SURFACE7_INFO__SURF7_WRITE_FLAG__SHIFT                      0X18
#define  SURFACE7_INFO__SURF7_READ_FLAG__SHIFT                       0X19
#define  SURFACE_ACCESS_FLAGS__SURF0_WRITE_FLAG__SHIFT               0X0
#define  SURFACE_ACCESS_FLAGS__SURF1_WRITE_FLAG__SHIFT               0X1
#define  SURFACE_ACCESS_FLAGS__SURF2_WRITE_FLAG__SHIFT               0X2
#define  SURFACE_ACCESS_FLAGS__SURF3_WRITE_FLAG__SHIFT               0X3
#define  SURFACE_ACCESS_FLAGS__SURF4_WRITE_FLAG__SHIFT               0X4
#define  SURFACE_ACCESS_FLAGS__SURF5_WRITE_FLAG__SHIFT               0X5
#define  SURFACE_ACCESS_FLAGS__SURF6_WRITE_FLAG__SHIFT               0X6
#define  SURFACE_ACCESS_FLAGS__SURF7_WRITE_FLAG__SHIFT               0X7
#define  SURFACE_ACCESS_FLAGS__NONSURF_WRITE_FLAG__SHIFT             0X8
#define  SURFACE_ACCESS_FLAGS__LINEAR_WRITE_FLAG__SHIFT              0X9
#define  SURFACE_ACCESS_FLAGS__VGA_WRITE_FLAG__SHIFT                 0Xa
#define  SURFACE_ACCESS_FLAGS__SURF0_READ_FLAG__SHIFT                0X10
#define  SURFACE_ACCESS_FLAGS__SURF1_READ_FLAG__SHIFT                0X11
#define  SURFACE_ACCESS_FLAGS__SURF2_READ_FLAG__SHIFT                0X12
#define  SURFACE_ACCESS_FLAGS__SURF3_READ_FLAG__SHIFT                0X13
#define  SURFACE_ACCESS_FLAGS__SURF4_READ_FLAG__SHIFT                0X14
#define  SURFACE_ACCESS_FLAGS__SURF5_READ_FLAG__SHIFT                0X15
#define  SURFACE_ACCESS_FLAGS__SURF6_READ_FLAG__SHIFT                0X16
#define  SURFACE_ACCESS_FLAGS__SURF7_READ_FLAG__SHIFT                0X17
#define  SURFACE_ACCESS_FLAGS__NONSURF_READ_FLAG__SHIFT              0X18
#define  SURFACE_ACCESS_FLAGS__LINEAR_READ_FLAG__SHIFT               0X19
#define  SURFACE_ACCESS_FLAGS__VGA_READ_FLAG__SHIFT                  0X1a
#define  SURFACE_ACCESS_CLR__SURF0_WRITE_FLAG_CLR__SHIFT             0X0
#define  SURFACE_ACCESS_CLR__SURF1_WRITE_FLAG_CLR__SHIFT             0X1
#define  SURFACE_ACCESS_CLR__SURF2_WRITE_FLAG_CLR__SHIFT             0X2
#define  SURFACE_ACCESS_CLR__SURF3_WRITE_FLAG_CLR__SHIFT             0X3
#define  SURFACE_ACCESS_CLR__SURF4_WRITE_FLAG_CLR__SHIFT             0X4
#define  SURFACE_ACCESS_CLR__SURF5_WRITE_FLAG_CLR__SHIFT             0X5
#define  SURFACE_ACCESS_CLR__SURF6_WRITE_FLAG_CLR__SHIFT             0X6
#define  SURFACE_ACCESS_CLR__SURF7_WRITE_FLAG_CLR__SHIFT             0X7
#define  SURFACE_ACCESS_CLR__NONSURF_WRITE_FLAG_CLR__SHIFT           0X8
#define  SURFACE_ACCESS_CLR__LINEAR_WRITE_FLAG_CLR__SHIFT            0X9
#define  SURFACE_ACCESS_CLR__VGA_WRITE_FLAG_CLR__SHIFT               0Xa
#define  SURFACE_ACCESS_CLR__SURF0_READ_FLAG_CLR__SHIFT              0X10
#define  SURFACE_ACCESS_CLR__SURF1_READ_FLAG_CLR__SHIFT              0X11
#define  SURFACE_ACCESS_CLR__SURF2_READ_FLAG_CLR__SHIFT              0X12
#define  SURFACE_ACCESS_CLR__SURF3_READ_FLAG_CLR__SHIFT              0X13
#define  SURFACE_ACCESS_CLR__SURF4_READ_FLAG_CLR__SHIFT              0X14
#define  SURFACE_ACCESS_CLR__SURF5_READ_FLAG_CLR__SHIFT              0X15
#define  SURFACE_ACCESS_CLR__SURF6_READ_FLAG_CLR__SHIFT              0X16
#define  SURFACE_ACCESS_CLR__SURF7_READ_FLAG_CLR__SHIFT              0X17
#define  SURFACE_ACCESS_CLR__NONSURF_READ_FLAG_CLR__SHIFT            0X18
#define  SURFACE_ACCESS_CLR__LINEAR_READ_FLAG_CLR__SHIFT             0X19
#define  SURFACE_ACCESS_CLR__VGA_READ_FLAG_CLR__SHIFT                0X1a
#define  GRPH8_IDX__GRPH_IDX__SHIFT                                  0X0
#define  GRPH8_DATA__GRPH_DATA__SHIFT                                0X0
#define  GRA05__GRPH_WRITE_MODE__SHIFT                               0X0
#define  GRA05__GRPH_READ1__SHIFT                                    0X3
#define  GRA05__CGA_ODDEVEN__SHIFT                                   0X4
#define  GRA05__GRPH_OES__SHIFT                                      0X5
#define  GRA05__GRPH_PACK__SHIFT                                     0X6
#define  SEQ8_IDX__SEQ_IDX__SHIFT                                    0X0
#define  SEQ8_DATA__SEQ_DATA__SHIFT                                  0X0
#define  CRTC8_IDX__VCRTC_IDX__SHIFT                                 0X0
#define  CRTC8_DATA__VCRTC_DATA__SHIFT                               0X0
#define  CRT14__UNDRLN_LOC__SHIFT                                    0X0
#define  CRT14__ADDR_CNT_BY4__SHIFT                                  0X5
#define  CRT14__DOUBLE_WORD__SHIFT                                   0X6
#define  CRT17__RA0_AS_A13B__SHIFT                                   0X0
#define  CRT17__RA1_AS_A14B__SHIFT                                   0X1
#define  CRT17__VCOUNT_BY2__SHIFT                                    0X2
#define  CRT17__ADDR_CNT_BY2__SHIFT                                  0X3
#define  CRT17__WRAP_A15TOA0__SHIFT                                  0X5
#define  CRT17__BYTE_MODE__SHIFT                                     0X6
#define  CRT17__CRTC_SYNC_EN__SHIFT                                  0X7
#define  CRT14_S__UNDRLN_LOC_S__SHIFT                                0X0
#define  CRT14_S__ADDR_CNT_BY4_M__SHIFT                              0X5
#define  CRT14_S__DOUBLE_WORD_M__SHIFT                               0X6
#define  CRT17_S__RA0_AS_A13B_M__SHIFT                               0X0
#define  CRT17_S__RA1_AS_A14B_M__SHIFT                               0X1
#define  CRT17_S__VCOUNT_BY2_S__SHIFT                                0X2
#define  CRT17_S__ADDR_CNT_BY2_M__SHIFT                              0X3
#define  CRT17_S__WRAP_A15TOA0_M__SHIFT                              0X5
#define  CRT17_S__BYTE_MODE_M__SHIFT                                 0X6
#define  CRT17_S__CRTC_SYNC_EN_M__SHIFT                              0X7
#define  GEN_INT_CNTL__CRTC_VBLANK_MASK__SHIFT                       0X0
#define  GEN_INT_CNTL__CRTC_VLINE_MASK__SHIFT                        0X1
#define  GEN_INT_CNTL__CRTC_VSYNC_MASK__SHIFT                        0X2
#define  GEN_INT_CNTL__SNAPSHOT_MASK__SHIFT                          0X3
#define  GEN_INT_CNTL__FP_DETECT_MASK__SHIFT                         0X4
#define  GEN_INT_CNTL__CRTC2_VLINE_MASK__SHIFT                       0X5
#define  GEN_INT_CNTL__CRTC2_VSYNC_MASK__SHIFT                       0X6
#define  GEN_INT_CNTL__SNAPSHOT2_MASK__SHIFT                         0X7
#define  GEN_INT_CNTL__CRTC2_VBLANK_MASK__SHIFT                      0X9
#define  GEN_INT_CNTL__FP2_DETECT_MASK__SHIFT                        0Xa
#define  GEN_INT_CNTL__VSYNC_DIFF_OVER_LIMIT_MASK__SHIFT             0Xb
#define  GEN_INT_CNTL__DMA_VIPH0_INT_EN__SHIFT                       0Xc
#define  GEN_INT_CNTL__DMA_VIPH1_INT_EN__SHIFT                       0Xd
#define  GEN_INT_CNTL__DMA_VIPH2_INT_EN__SHIFT                       0Xe
#define  GEN_INT_CNTL__DMA_VIPH3_INT_EN__SHIFT                       0Xf
#define  GEN_INT_CNTL__I2C_INT_EN__SHIFT                             0X11
#define  GEN_INT_CNTL__GUI_IDLE_MASK__SHIFT                          0X13
#define  GEN_INT_CNTL__VIPH_INT_EN__SHIFT                            0X18
#define  GEN_INT_CNTL__SW_INT_EN__SHIFT                              0X19
#define  GEN_INT_CNTL__GEYSERVILLE_MASK__SHIFT                       0X1b
#define  GEN_INT_CNTL__HDCP_AUTHORIZED_INT_MASK__SHIFT               0X1c
#define  GEN_INT_CNTL__DVI_I2C_INT_MASK__SHIFT                       0X1d
#define  GEN_INT_CNTL__GUIDMA_MASK__SHIFT                            0X1e
#define  GEN_INT_CNTL__VIDDMA_MASK__SHIFT                            0X1f
#define  GEN_INT_STATUS__CRTC_VBLANK_STAT__SHIFT                     0X0
#define  GEN_INT_STATUS__CRTC_VBLANK_STAT_AK__SHIFT                  0X0
#define  GEN_INT_STATUS__CRTC_VLINE_STAT__SHIFT                      0X1
#define  GEN_INT_STATUS__CRTC_VLINE_STAT_AK__SHIFT                   0X1
#define  GEN_INT_STATUS__CRTC_VSYNC_STAT__SHIFT                      0X2
#define  GEN_INT_STATUS__CRTC_VSYNC_STAT_AK__SHIFT                   0X2
#define  GEN_INT_STATUS__SNAPSHOT_STAT__SHIFT                        0X3
#define  GEN_INT_STATUS__SNAPSHOT_STAT_AK__SHIFT                     0X3
#define  GEN_INT_STATUS__FP_DETECT_STAT__SHIFT                       0X4
#define  GEN_INT_STATUS__FP_DETECT_STAT_AK__SHIFT                    0X4
#define  GEN_INT_STATUS__CRTC2_VLINE_STAT__SHIFT                     0X5
#define  GEN_INT_STATUS__CRTC2_VLINE_STAT_AK__SHIFT                  0X5
#define  GEN_INT_STATUS__CRTC2_VSYNC_STAT__SHIFT                     0X6
#define  GEN_INT_STATUS__CRTC2_VSYNC_STAT_AK__SHIFT                  0X6
#define  GEN_INT_STATUS__SNAPSHOT2_STAT__SHIFT                       0X7
#define  GEN_INT_STATUS__SNAPSHOT2_STAT_AK__SHIFT                    0X7
#define  GEN_INT_STATUS__CAP0_INT_ACTIVE__SHIFT                      0X8
#define  GEN_INT_STATUS__CRTC2_VBLANK_STAT__SHIFT                    0X9
#define  GEN_INT_STATUS__CRTC2_VBLANK_STAT_AK__SHIFT                 0X9
#define  GEN_INT_STATUS__FP2_DETECT_STAT__SHIFT                      0Xa
#define  GEN_INT_STATUS__FP2_DETECT_STAT_AK__SHIFT                   0Xa
#define  GEN_INT_STATUS__VSYNC_DIFF_OVER_LIMIT_STAT__SHIFT           0Xb
#define  GEN_INT_STATUS__VSYNC_DIFF_OVER_LIMIT_STAT_AK__SHIFT        0Xb
#define  GEN_INT_STATUS__DMA_VIPH0_INT__SHIFT                        0Xc
#define  GEN_INT_STATUS__DMA_VIPH0_INT_AK__SHIFT                     0Xc
#define  GEN_INT_STATUS__DMA_VIPH1_INT__SHIFT                        0Xd
#define  GEN_INT_STATUS__DMA_VIPH1_INT_AK__SHIFT                     0Xd
#define  GEN_INT_STATUS__DMA_VIPH2_INT__SHIFT                        0Xe
#define  GEN_INT_STATUS__DMA_VIPH2_INT_AK__SHIFT                     0Xe
#define  GEN_INT_STATUS__DMA_VIPH3_INT__SHIFT                        0Xf
#define  GEN_INT_STATUS__DMA_VIPH3_INT_AK__SHIFT                     0Xf
#define  GEN_INT_STATUS__I2C_INT__SHIFT                              0X11
#define  GEN_INT_STATUS__I2C_INT_AK__SHIFT                           0X11
#define  GEN_INT_STATUS__GUI_IDLE_STAT__SHIFT                        0X13
#define  GEN_INT_STATUS__GUI_IDLE_STAT_AK__SHIFT                     0X13
#define  GEN_INT_STATUS__VIPH_INT__SHIFT                             0X18
#define  GEN_INT_STATUS__SW_INT__SHIFT                               0X19
#define  GEN_INT_STATUS__SW_INT_AK__SHIFT                            0X19
#define  GEN_INT_STATUS__SW_INT_SET__SHIFT                           0X1a
#define  GEN_INT_STATUS__GEYSERVILLE_STAT__SHIFT                     0X1b
#define  GEN_INT_STATUS__GEYSERVILLE_STAT_AK__SHIFT                  0X1b
#define  GEN_INT_STATUS__HDCP_AUTHORIZED_INT_STAT__SHIFT             0X1c
#define  GEN_INT_STATUS__HDCP_AUTHORIZED_INT_AK__SHIFT               0X1c
#define  GEN_INT_STATUS__DVI_I2C_INT_STAT__SHIFT                     0X1d
#define  GEN_INT_STATUS__DVI_I2C_INT_AK__SHIFT                       0X1d
#define  GEN_INT_STATUS__GUIDMA_STAT__SHIFT                          0X1e
#define  GEN_INT_STATUS__GUIDMA_AK__SHIFT                            0X1e
#define  GEN_INT_STATUS__VIDDMA_STAT__SHIFT                          0X1f
#define  GEN_INT_STATUS__VIDDMA_AK__SHIFT                            0X1f
#define  CRTC_EXT_CNTL__CRTC_VGA_XOVERSCAN__SHIFT                    0X0
#define  CRTC_EXT_CNTL__VGA_BLINK_RATE__SHIFT                        0X1
#define  CRTC_EXT_CNTL__VGA_ATI_LINEAR__SHIFT                        0X3
#define  CRTC_EXT_CNTL__VGA_128KAP_PAGING__SHIFT                     0X4
#define  CRTC_EXT_CNTL__VGA_TEXT_132__SHIFT                          0X5
#define  CRTC_EXT_CNTL__VGA_XCRT_CNT_EN__SHIFT                       0X6
#define  CRTC_EXT_CNTL__CRTC_HSYNC_DIS__SHIFT                        0X8
#define  CRTC_EXT_CNTL__CRTC_VSYNC_DIS__SHIFT                        0X9
#define  CRTC_EXT_CNTL__CRTC_DISPLAY_DIS__SHIFT                      0Xa
#define  CRTC_EXT_CNTL__CRTC_SYNC_TRISTATE__SHIFT                    0Xb
#define  CRTC_EXT_CNTL__CRTC_HSYNC_TRISTATE__SHIFT                   0Xc
#define  CRTC_EXT_CNTL__CRTC_VSYNC_TRISTATE__SHIFT                   0Xd
#define  CRTC_EXT_CNTL__CRT_ON__SHIFT                                0Xf
#define  CRTC_EXT_CNTL__VGA_CUR_B_TEST__SHIFT                        0X11
#define  CRTC_EXT_CNTL__VGA_PACK_DIS__SHIFT                          0X12
#define  CRTC_EXT_CNTL__VGA_MEM_PS_EN__SHIFT                         0X13
#define  CRTC_EXT_CNTL__VCRTC_IDX_MASTER__SHIFT                      0X18
#define  WAIT_UNTIL__WAIT_CRTC_PFLIP__SHIFT                          0X0
#define  WAIT_UNTIL__WAIT_RE_CRTC_VLINE__SHIFT                       0X1
#define  WAIT_UNTIL__WAIT_FE_CRTC_VLINE__SHIFT                       0X2
#define  WAIT_UNTIL__WAIT_CRTC_VLINE__SHIFT                          0X3
#define  WAIT_UNTIL__WAIT_DMA_VIPH0_IDLE__SHIFT                      0X4
#define  WAIT_UNTIL__WAIT_DMA_VIPH1_IDLE__SHIFT                      0X5
#define  WAIT_UNTIL__WAIT_DMA_VIPH2_IDLE__SHIFT                      0X6
#define  WAIT_UNTIL__WAIT_DMA_VIPH3_IDLE__SHIFT                      0X7
#define  WAIT_UNTIL__WAIT_DMA_VID_IDLE__SHIFT                        0X8
#define  WAIT_UNTIL__WAIT_DMA_GUI_IDLE__SHIFT                        0X9
#define  WAIT_UNTIL__WAIT_CMDFIFO__SHIFT                             0Xa
#define  WAIT_UNTIL__WAIT_OV0_FLIP__SHIFT                            0Xb
#define  WAIT_UNTIL__WAIT_OV0_SLICEDONE__SHIFT                       0Xc
#define  WAIT_UNTIL__WAIT_2D_IDLE__SHIFT                             0Xe
#define  WAIT_UNTIL__WAIT_3D_IDLE__SHIFT                             0Xf
#define  WAIT_UNTIL__WAIT_2D_IDLECLEAN__SHIFT                        0X10
#define  WAIT_UNTIL__WAIT_3D_IDLECLEAN__SHIFT                        0X11
#define  WAIT_UNTIL__WAIT_HOST_IDLECLEAN__SHIFT                      0X12
#define  WAIT_UNTIL__WAIT_EXTERN_SIG__SHIFT                          0X13
#define  WAIT_UNTIL__CMDFIFO_ENTRIES__SHIFT                          0X14
#define  WAIT_UNTIL__WAIT_BOTH_CRTC_PFLIP__SHIFT                     0X1e
#define  WAIT_UNTIL__ENG_DISPLAY_SELECT__SHIFT                       0X1f
#define  ISYNC_CNTL__ISYNC_ANY2D_IDLE3D__SHIFT                       0X0
#define  ISYNC_CNTL__ISYNC_ANY3D_IDLE2D__SHIFT                       0X1
#define  ISYNC_CNTL__ISYNC_TRIG2D_IDLE3D__SHIFT                      0X2
#define  ISYNC_CNTL__ISYNC_TRIG3D_IDLE2D__SHIFT                      0X3
#define  ISYNC_CNTL__ISYNC_WAIT_IDLEGUI__SHIFT                       0X4
#define  ISYNC_CNTL__ISYNC_CPSCRATCH_IDLEGUI__SHIFT                  0X5
#define  RBBM_GUICNTL__HOST_DATA_SWAP__SHIFT                         0X0
#define  RBBM_STATUS__CMDFIFO_AVAIL__SHIFT                           0X0
#define  RBBM_STATUS__HIRQ_ON_RBB__SHIFT                             0X8
#define  RBBM_STATUS__CPRQ_ON_RBB__SHIFT                             0X9
#define  RBBM_STATUS__CFRQ_ON_RBB__SHIFT                             0Xa
#define  RBBM_STATUS__HIRQ_IN_RTBUF__SHIFT                           0Xb
#define  RBBM_STATUS__CPRQ_IN_RTBUF__SHIFT                           0Xc
#define  RBBM_STATUS__CFRQ_IN_RTBUF__SHIFT                           0Xd
#define  RBBM_STATUS__CF_PIPE_BUSY__SHIFT                            0Xe
#define  RBBM_STATUS__ENG_EV_BUSY__SHIFT                             0Xf
#define  RBBM_STATUS__CP_CMDSTRM_BUSY__SHIFT                         0X10
#define  RBBM_STATUS__E2_BUSY__SHIFT                                 0X11
#define  RBBM_STATUS__RB2D_BUSY__SHIFT                               0X12
#define  RBBM_STATUS__RB3D_BUSY__SHIFT                               0X13
#define  RBBM_STATUS__VAP_BUSY__SHIFT                                0X14
#define  RBBM_STATUS__RE_BUSY__SHIFT                                 0X15
#define  RBBM_STATUS__TAM_BUSY__SHIFT                                0X16
#define  RBBM_STATUS__TDM_BUSY__SHIFT                                0X17
#define  RBBM_STATUS__PB_BUSY__SHIFT                                 0X18
#define  RBBM_STATUS__TIM_BUSY__SHIFT                                0X19
#define  RBBM_STATUS__GUI_ACTIVE__SHIFT                              0X1f
#define  RBBM_CNTL__RB_SETTLE__SHIFT                                 0X0
#define  RBBM_CNTL__ABORTCLKS_HI__SHIFT                              0X4
#define  RBBM_CNTL__ABORTCLKS_CP__SHIFT                              0X8
#define  RBBM_CNTL__ABORTCLKS_CFIFO__SHIFT                           0Xc
#define  RBBM_CNTL__CPQ_DATA_SWAP__SHIFT                             0X11
#define  RBBM_CNTL__NO_ABORT_IDCT__SHIFT                             0X15
#define  RBBM_CNTL__NO_ABORT_BIOS__SHIFT                             0X16
#define  RBBM_CNTL__NO_ABORT_TVOUT_M9__SHIFT                         0X17
#define  RBBM_CNTL__NO_ABORT_CP__SHIFT                               0X18
#define  RBBM_CNTL__NO_ABORT_HI__SHIFT                               0X19
#define  RBBM_CNTL__NO_ABORT_HDP__SHIFT                              0X1a
#define  RBBM_CNTL__NO_ABORT_MC__SHIFT                               0X1b
#define  RBBM_CNTL__NO_ABORT_AIC__SHIFT                              0X1c
#define  RBBM_CNTL__NO_ABORT_VIP__SHIFT                              0X1d
#define  RBBM_CNTL__NO_ABORT_DISP__SHIFT                             0X1e
#define  RBBM_CNTL__NO_ABORT_CG__SHIFT                               0X1f
#define  RBBM_SOFT_RESET__SOFT_RESET_CP__SHIFT                       0X0
#define  RBBM_SOFT_RESET__SOFT_RESET_HI__SHIFT                       0X1
#define  RBBM_SOFT_RESET__SOFT_RESET_VAP__SHIFT                      0X2
#define  RBBM_SOFT_RESET__SOFT_RESET_RE__SHIFT                       0X3
#define  RBBM_SOFT_RESET__SOFT_RESET_PP__SHIFT                       0X4
#define  RBBM_SOFT_RESET__SOFT_RESET_E2__SHIFT                       0X5
#define  RBBM_SOFT_RESET__SOFT_RESET_RB__SHIFT                       0X6
#define  RBBM_SOFT_RESET__SOFT_RESET_HDP__SHIFT                      0X7
#define  RBBM_SOFT_RESET__SOFT_RESET_MC__SHIFT                       0X8
#define  RBBM_SOFT_RESET__SOFT_RESET_AIC__SHIFT                      0X9
#define  RBBM_SOFT_RESET__SOFT_RESET_VIP__SHIFT                      0Xa
#define  RBBM_SOFT_RESET__SOFT_RESET_DISP__SHIFT                     0Xb
#define  RBBM_SOFT_RESET__SOFT_RESET_CG__SHIFT                       0Xc
#define  NQWAIT_UNTIL__WAIT_GUI_IDLE__SHIFT                          0X0
#define  RBBM_DEBUG__RBBM_DEBUG_R2__SHIFT                            0X0
#define  RBBM_CMDFIFO_ADDR__CMDFIFO_ADDR__SHIFT                      0X0
#define  RBBM_CMDFIFO_DATAL__CMDFIFO_DATAL__SHIFT                    0X0
#define  RBBM_CMDFIFO_DATAH__CMDFIFO_DATAH__SHIFT                    0X0
#define  RBBM_CMDFIFO_STAT__CMDFIFO_RPTR__SHIFT                      0X0
#define  RBBM_CMDFIFO_STAT__CMDFIFO_WPTR__SHIFT                      0X8
#define  RBBM_PERF_CNTL__PERFSEL1__SHIFT                             0X0
#define  RBBM_PERF_CNTL__CLR_PERF1__SHIFT                            0X6
#define  RBBM_PERF_CNTL__EN_PERF1__SHIFT                             0X7
#define  RBBM_PERF_CNTL__PERFSEL2__SHIFT                             0X8
#define  RBBM_PERF_CNTL__CLR_PERF2__SHIFT                            0Xe
#define  RBBM_PERF_CNTL__EN_PERF2__SHIFT                             0Xf
#define  RBBM_PERF_CNTL__SYNC_SEL__SHIFT                             0X1f
#define  RBBM_PERF_COUNT1__PERF_COUNT1__SHIFT                        0X0
#define  RBBM_PERF_COUNT2__PERF_COUNT2__SHIFT                        0X0
#define  GENFC_RD__VSYNC_SEL_R__SHIFT                                0X3
#define  GENFC_WT__VSYNC_SEL_W__SHIFT                                0X3
#define  GENS0__SENSE_SWITCH__SHIFT                                  0X4
#define  GENS0__CRT_INTR__SHIFT                                      0X7
#define  GENS1__NO_DISPLAY__SHIFT                                    0X0
#define  GENS1__VGA_VSTATUS__SHIFT                                   0X3
#define  GENS1__PIXEL_READ_BACK__SHIFT                               0X4
#define  DAC_DATA__DAC_DATA__SHIFT                                   0X0
#define  DAC_MASK__DAC_MASK__SHIFT                                   0X0
#define  DAC_R_INDEX__DAC_R_INDEX__SHIFT                             0X0
#define  DAC_W_INDEX__DAC_W_INDEX__SHIFT                             0X0
#define  SEQ00__SEQ_RST0B__SHIFT                                     0X0
#define  SEQ00__SEQ_RST1B__SHIFT                                     0X1
#define  SEQ01__SEQ_DOT8__SHIFT                                      0X0
#define  SEQ01__SEQ_SHIFT2__SHIFT                                    0X2
#define  SEQ01__SEQ_PCLKBY2__SHIFT                                   0X3
#define  SEQ01__SEQ_SHIFT4__SHIFT                                    0X4
#define  SEQ01__SEQ_MAXBW__SHIFT                                     0X5
#define  SEQ03__SEQ_FONT_B1__SHIFT                                   0X0
#define  SEQ03__SEQ_FONT_B2__SHIFT                                   0X1
#define  SEQ03__SEQ_FONT_A1__SHIFT                                   0X2
#define  SEQ03__SEQ_FONT_A2__SHIFT                                   0X3
#define  SEQ03__SEQ_FONT_B0__SHIFT                                   0X4
#define  SEQ03__SEQ_FONT_A0__SHIFT                                   0X5
#define  CRT00__H_TOTAL__SHIFT                                       0X0
#define  CRT01__H_DISP_END__SHIFT                                    0X0
#define  CRT02__H_BLANK_START__SHIFT                                 0X0
#define  CRT03__H_BLANK_END__SHIFT                                   0X0
#define  CRT03__H_DE_SKEW__SHIFT                                     0X5
#define  CRT03__CR10CR11_R_DIS_B__SHIFT                              0X7
#define  CRT04__H_SYNC_START__SHIFT                                  0X0
#define  CRT05__H_SYNC_END__SHIFT                                    0X0
#define  CRT05__H_SYNC_SKEW__SHIFT                                   0X5
#define  CRT05__H_BLANK_END_B5__SHIFT                                0X7
#define  CRT06__V_TOTAL__SHIFT                                       0X0
#define  CRT07__V_TOTAL_B8__SHIFT                                    0X0
#define  CRT07__V_DISP_END_B8__SHIFT                                 0X1
#define  CRT07__V_SYNC_START_B8__SHIFT                               0X2
#define  CRT07__V_BLANK_START_B8__SHIFT                              0X3
#define  CRT07__LINE_CMP_B8__SHIFT                                   0X4
#define  CRT07__V_TOTAL_B9__SHIFT                                    0X5
#define  CRT07__V_DISP_END_B9__SHIFT                                 0X6
#define  CRT07__V_SYNC_START_B9__SHIFT                               0X7
#define  CRT08__ROW_SCAN_START__SHIFT                                0X0
#define  CRT08__BYTE_PAN__SHIFT                                      0X5
#define  CRT09__MAX_ROW_SCAN__SHIFT                                  0X0
#define  CRT09__V_BLANK_START_B9__SHIFT                              0X5
#define  CRT09__LINE_CMP_B9__SHIFT                                   0X6
#define  CRT09__DOUBLE_CHAR_HEIGHT__SHIFT                            0X7
#define  CRT0A__CURSOR_START__SHIFT                                  0X0
#define  CRT0A__CURSOR_DISABLE__SHIFT                                0X5
#define  CRT0B__CURSOR_END__SHIFT                                    0X0
#define  CRT0B__CURSOR_SKEW__SHIFT                                   0X5
#define  CRT0C__DISP_START__SHIFT                                    0X0
#define  CRT0D__DISP_START__SHIFT                                    0X0
#define  CRT0E__CURSOR_LOC_HI__SHIFT                                 0X0
#define  CRT0F__CURSOR_LOC_LO__SHIFT                                 0X0
#define  CRT10__V_SYNC_START__SHIFT                                  0X0
#define  CRT11__V_SYNC_END__SHIFT                                    0X0
#define  CRT11__V_INTR_CLR__SHIFT                                    0X4
#define  CRT11__V_INTR_EN__SHIFT                                     0X5
#define  CRT11__SEL5_REFRESH_CYC__SHIFT                              0X6
#define  CRT11__C0T7_WR_ONLY__SHIFT                                  0X7
#define  CRT12__V_DISP_END__SHIFT                                    0X0
#define  CRT13__DISP_PITCH__SHIFT                                    0X0
#define  CRT15__V_BLANK_START__SHIFT                                 0X0
#define  CRT16__V_BLANK_END__SHIFT                                   0X0
#define  CRT18__LINE_CMP__SHIFT                                      0X0
#define  CRT00_S__H_TOTAL_S__SHIFT                                   0X0
#define  CRT01_S__H_DISP_END_S__SHIFT                                0X0
#define  CRT02_S__H_BLANK_START_S__SHIFT                             0X0
#define  CRT03_S__H_BLANK_END_S__SHIFT                               0X0
#define  CRT03_S__H_DE_SKEW_S__SHIFT                                 0X5
#define  CRT03_S__CR10CR11_R_DIS_B_M__SHIFT                          0X7
#define  CRT04_S__H_SYNC_START_S__SHIFT                              0X0
#define  CRT05_S__H_SYNC_END_S__SHIFT                                0X0
#define  CRT05_S__H_SYNC_SKEW_S__SHIFT                               0X5
#define  CRT05_S__H_BLANK_END_B5_S__SHIFT                            0X7
#define  CRT06_S__V_TOTAL_S__SHIFT                                   0X0
#define  CRT07_S__V_TOTAL_B8_S__SHIFT                                0X0
#define  CRT07_S__V_DISP_END_B8_S__SHIFT                             0X1
#define  CRT07_S__V_SYNC_START_B8_S__SHIFT                           0X2
#define  CRT07_S__V_BLANK_START_B8_S__SHIFT                          0X3
#define  CRT07_S__LINE_CMP_B8_M__SHIFT                               0X4
#define  CRT07_S__V_TOTAL_B9_S__SHIFT                                0X5
#define  CRT07_S__V_DISP_END_B9_S__SHIFT                             0X6
#define  CRT07_S__V_SYNC_START_B9_S__SHIFT                           0X7
#define  CRT08_S__ROW_SCAN_START_M__SHIFT                            0X0
#define  CRT08_S__BYTE_PAN_M__SHIFT                                  0X5
#define  CRT09_S__MAX_ROW_SCAN_S__SHIFT                              0X0
#define  CRT09_S__V_BLANK_START_B9_S__SHIFT                          0X5
#define  CRT09_S__LINE_CMP_B9_M__SHIFT                               0X6
#define  CRT09_S__DOUBLE_CHAR_HEIGHT_M__SHIFT                        0X7
#define  CRT0A_S__CURSOR_START_S__SHIFT                              0X0
#define  CRT0A_S__CURSOR_DISABLE_M__SHIFT                            0X5
#define  CRT0B_S__CURSOR_END_S__SHIFT                                0X0
#define  CRT0B_S__CURSOR_SKEW_M__SHIFT                               0X5
#define  CRT0C_S__DISP_START_M__SHIFT                                0X0
#define  CRT0D_S__DISP_START_M__SHIFT                                0X0
#define  CRT0E_S__CURSOR_LOC_HI_M__SHIFT                             0X0
#define  CRT0F_S__CURSOR_LOC_LO_M__SHIFT                             0X0
#define  CRT10_S__V_SYNC_START_S__SHIFT                              0X0
#define  CRT11_S__V_SYNC_END_S__SHIFT                                0X0
#define  CRT11_S__V_INTR_CLR_M__SHIFT                                0X4
#define  CRT11_S__V_INTR_EN_M__SHIFT                                 0X5
#define  CRT11_S__SEL5_REFRESH_CYC_M__SHIFT                          0X6
#define  CRT11_S__C0T7_WR_ONLY_M__SHIFT                              0X7
#define  CRT12_S__V_DISP_END_S__SHIFT                                0X0
#define  CRT13_S__DISP_PITCH_M__SHIFT                                0X0
#define  CRT15_S__V_BLANK_START_S__SHIFT                             0X0
#define  CRT16_S__V_BLANK_END_S__SHIFT                               0X0
#define  CRT18_S__LINE_CMP_M__SHIFT                                  0X0
#define  ATTRX__ATTR_IDX__SHIFT                                      0X0
#define  ATTRX__ATTR_PAL_RW_ENB__SHIFT                               0X5
#define  ATTRDW__ATTR_DATA__SHIFT                                    0X0
#define  ATTRDR__ATTR_DATA__SHIFT                                    0X0
#define  ATTR00__ATTR_PAL__SHIFT                                     0X0
#define  ATTR01__ATTR_PAL__SHIFT                                     0X0
#define  ATTR02__ATTR_PAL__SHIFT                                     0X0
#define  ATTR03__ATTR_PAL__SHIFT                                     0X0
#define  ATTR04__ATTR_PAL__SHIFT                                     0X0
#define  ATTR05__ATTR_PAL__SHIFT                                     0X0
#define  ATTR06__ATTR_PAL__SHIFT                                     0X0
#define  ATTR07__ATTR_PAL__SHIFT                                     0X0
#define  ATTR08__ATTR_PAL__SHIFT                                     0X0
#define  ATTR09__ATTR_PAL__SHIFT                                     0X0
#define  ATTR0A__ATTR_PAL__SHIFT                                     0X0
#define  ATTR0B__ATTR_PAL__SHIFT                                     0X0
#define  ATTR0C__ATTR_PAL__SHIFT                                     0X0
#define  ATTR0D__ATTR_PAL__SHIFT                                     0X0
#define  ATTR0E__ATTR_PAL__SHIFT                                     0X0
#define  ATTR0F__ATTR_PAL__SHIFT                                     0X0
#define  ATTR10__ATTR_GRPH_MODE__SHIFT                               0X0
#define  ATTR10__ATTR_MONO_EN__SHIFT                                 0X1
#define  ATTR10__ATTR_LGRPH_EN__SHIFT                                0X2
#define  ATTR10__ATTR_BLINK_EN__SHIFT                                0X3
#define  ATTR10__ATTR_PANTOPONLY__SHIFT                              0X5
#define  ATTR10__ATTR_PCLKBY2__SHIFT                                 0X6
#define  ATTR10__ATTR_CSEL_EN__SHIFT                                 0X7
#define  ATTR11__ATTR_OVSC__SHIFT                                    0X0
#define  ATTR12__ATTR_MAP_EN__SHIFT                                  0X0
#define  ATTR12__ATTR_VSMUX__SHIFT                                   0X4
#define  ATTR13__ATTR_PPAN__SHIFT                                    0X0
#define  ATTR14__ATTR_CSEL1__SHIFT                                   0X0
#define  ATTR14__ATTR_CSEL2__SHIFT                                   0X2
#define  VCLK_ECP_CNTL__VCLK_SRC_SEL__SHIFT                          0X0
#define  VCLK_ECP_CNTL__VCLK_INVERT__SHIFT                           0X4
#define  VCLK_ECP_CNTL__PIXCLK_SRC_INVERT__SHIFT                     0X5
#define  VCLK_ECP_CNTL__PIXCLK_ALWAYS_ONb__SHIFT                     0X6
#define  VCLK_ECP_CNTL__PIXCLK_DAC_ALWAYS_ONb__SHIFT                 0X7
#define  VCLK_ECP_CNTL__ECP_DIV__SHIFT                               0X8
#define  VCLK_ECP_CNTL__ECP_FORCE_ON__SHIFT                          0X12
#define  VCLK_ECP_CNTL__SUBCLK_FORCE_ON__SHIFT                       0X13
#define  DISP_TEST_MACRO_RW_WRITE__TEST_MACRO_RW_WRITE1__SHIFT       0X0
#define  DISP_TEST_MACRO_RW_WRITE__TEST_MACRO_RW_WRITE2__SHIFT       0Xe
#define  DISP_TEST_MACRO_RW_READ__TEST_MACRO_RW_READ1__SHIFT         0X0
#define  DISP_TEST_MACRO_RW_READ__TEST_MACRO_RW_READ2__SHIFT         0X10
#define  DISP_TEST_MACRO_RW_DATA__TEST_MACRO_RW_DATA__SHIFT          0X0
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_START__SHIFT         0X0
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_OP__SHIFT            0X1
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MODE__SHIFT          0X4
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH_SEL__SHIFT  0X6
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH__SHIFT      0Xf
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_ENABLE__SHIFT        0X10
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_SCLK_NEG_ENABLE__SHIFT 0X11
#define  PIXCLKS_CNTL__PIX2CLK_SRC_SEL__SHIFT                        0X0
#define  PIXCLKS_CNTL__PIX2CLK_INVERT__SHIFT                         0X4
#define  PIXCLKS_CNTL__PIX2CLK_SRC_INVERT__SHIFT                     0X5
#define  PIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb__SHIFT                     0X6
#define  PIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb__SHIFT                 0X7
#define  PIXCLKS_CNTL__PIXCLK_TV_SRC_SEL__SHIFT                      0X8
#define  PIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb__SHIFT                0Xb
#define  PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb__SHIFT                   0Xc
#define  PIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb__SHIFT             0Xd
#define  PIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb__SHIFT                 0Xe
#define  PIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb__SHIFT                 0Xf
#define  PIXCLKS_CNTL__DVOCLKC_IN_PHASE__SHIFT                       0X14
#define  PIXCLKS_CNTL__DVOCLKD_IN_PHASE__SHIFT                       0X16
#define  PIXCLKS_CNTL__DVOCLKC_SKW_CTL__SHIFT                        0X18
#define  PIXCLKS_CNTL__DVOCLKD_SKW_CTL__SHIFT                        0X1c
#define  CRTC_STATUS__CRTC_VBLANK_CUR__SHIFT                         0X0
#define  CRTC_STATUS__CRTC_VBLANK_SAVE__SHIFT                        0X1
#define  CRTC_STATUS__CRTC_VBLANK_SAVE_CLEAR__SHIFT                  0X1
#define  CRTC_STATUS__CRTC_VLINE_SYNC__SHIFT                         0X2
#define  CRTC_STATUS__CRTC_FRAME__SHIFT                              0X3
#define  GPIO_VGA_DDC__VGA_DCC_DATA_OUTPUT__SHIFT                    0X0
#define  GPIO_VGA_DDC__VGA_DDC_CLK_OUTPUT__SHIFT                     0X1
#define  GPIO_VGA_DDC__VGA_DDC_DATA_INPUT__SHIFT                     0X8
#define  GPIO_VGA_DDC__VGA_DDC_CLK_INPUT__SHIFT                      0X9
#define  GPIO_VGA_DDC__VGA_DDC_DATA_OUT_EN__SHIFT                    0X10
#define  GPIO_VGA_DDC__VGA_DDC_CLK_OUT_EN__SHIFT                     0X11
#define  GPIO_DVI_DDC__DVI_DDC_DATA_OUTPUT__SHIFT                    0X0
#define  GPIO_DVI_DDC__DVI_DDC_CLK_OUTPUT__SHIFT                     0X1
#define  GPIO_DVI_DDC__DVI_DDC_DATA_INPUT__SHIFT                     0X8
#define  GPIO_DVI_DDC__DVI_DDC_CLK_INPUT__SHIFT                      0X9
#define  GPIO_DVI_DDC__DVI_DDC_DATA_OUT_EN__SHIFT                    0X10
#define  GPIO_DVI_DDC__DVI_DDC_CLK_OUT_EN__SHIFT                     0X11
#define  GPIO_DVI_DDC__SW_WANTS_TO_USE_DVI_I2C__SHIFT                0X14
#define  GPIO_DVI_DDC__SW_CAN_USE_DVI_I2C__SHIFT                     0X14
#define  GPIO_DVI_DDC__SW_DONE_USING_DVI_I2C__SHIFT                  0X15
#define  GPIO_DVI_DDC__HDCP_NEEDS_DVI_I2C__SHIFT                     0X15
#define  GPIO_DVI_DDC__ABORT_HDCP_DVI_I2C__SHIFT                     0X16
#define  GPIO_DVI_DDC__HW_USING_DVI_I2C__SHIFT                       0X16
#define  GPIO_MONID__GPIO_MONID_0_OUTPUT__SHIFT                      0X0
#define  GPIO_MONID__GPIO_MONID_1_OUTPUT__SHIFT                      0X1
#define  GPIO_MONID__GPIO_MONID_0_INPUT__SHIFT                       0X8
#define  GPIO_MONID__GPIO_MONID_1_INPUT__SHIFT                       0X9
#define  GPIO_MONID__GPIO_MONID_0_OUT_EN__SHIFT                      0X10
#define  GPIO_MONID__GPIO_MONID_1_OUT_EN__SHIFT                      0X11
#define  GPIO_CRT2_DDC__CRT2_DDC_DATA_OUTPUT__SHIFT                  0X0
#define  GPIO_CRT2_DDC__CRT2_DDC_CLK_OUTPUT__SHIFT                   0X1
#define  GPIO_CRT2_DDC__CRT2_DDC_DATA_INPUT__SHIFT                   0X8
#define  GPIO_CRT2_DDC__CRT2_DDC_CLK_INPUT__SHIFT                    0X9
#define  GPIO_CRT2_DDC__CRT2_DDC_DATA_OUT_EN__SHIFT                  0X10
#define  GPIO_CRT2_DDC__CRT2_DDC_CLK_OUT_EN__SHIFT                   0X11
#define  PALETTE_INDEX__PALETTE_W_INDEX__SHIFT                       0X0
#define  PALETTE_INDEX__PALETTE_R_INDEX__SHIFT                       0X10
#define  PALETTE_DATA__PALETTE_DATA_B__SHIFT                         0X0
#define  PALETTE_DATA__PALETTE_DATA_G__SHIFT                         0X8
#define  PALETTE_DATA__PALETTE_DATA_R__SHIFT                         0X10
#define  PALETTE_30_DATA__PALETTE_DATA_B__SHIFT                      0X0
#define  PALETTE_30_DATA__PALETTE_DATA_G__SHIFT                      0Xa
#define  PALETTE_30_DATA__PALETTE_DATA_R__SHIFT                      0X14
#define  CRTC_H_TOTAL_DISP__CRTC_H_TOTAL__SHIFT                      0X0
#define  CRTC_H_TOTAL_DISP__CRTC_H_DISP__SHIFT                       0X10
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_STRT_PIX__SHIFT           0X0
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_STRT_CHAR__SHIFT          0X3
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_WID__SHIFT                0X10
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_POL__SHIFT                0X17
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_SKEW_TUNE__SHIFT          0X18
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_SKEW_TUNE_MODE__SHIFT     0X1c
#define  CRTC_V_TOTAL_DISP__CRTC_V_TOTAL__SHIFT                      0X0
#define  CRTC_V_TOTAL_DISP__CRTC_V_DISP__SHIFT                       0X10
#define  CRTC_V_SYNC_STRT_WID__CRTC_V_SYNC_STRT__SHIFT               0X0
#define  CRTC_V_SYNC_STRT_WID__CRTC_V_SYNC_WID__SHIFT                0X10
#define  CRTC_V_SYNC_STRT_WID__CRTC_V_SYNC_POL__SHIFT                0X17
#define  CRTC_VLINE_CRNT_VLINE__CRTC_VLINE__SHIFT                    0X0
#define  CRTC_VLINE_CRNT_VLINE__CRTC_CRNT_VLINE__SHIFT               0X10
#define  CRTC_CRNT_FRAME__CRTC_CRNT_FRAME__SHIFT                     0X0
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_START__SHIFT       0X0
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_INV__SHIFT         0Xf
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_END__SHIFT         0X10
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_STALL__SHIFT       0X1e
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE__SHIFT             0X1f
#define  CRTC_DEBUG__CRTC_GUI_TRIG_BYPASS_EN__SHIFT                  0X0
#define  CRTC_DEBUG__GUI_TRIG_VLINE_BYPASS__SHIFT                    0X1
#define  CRTC_DEBUG__GUI_TRIG_OFFSET_BYPASS__SHIFT                   0X2
#define  CRTC_DEBUG__GUI_TRIG_PITCH_ADD_BYPASS__SHIFT                0X3
#define  CRTC_OFFSET_RIGHT__CRTC_OFFSET_RIGHT__SHIFT                 0X0
#define  CRTC_OFFSET_RIGHT__CRTC_GUI_TRIG_OFFSET__SHIFT              0X1e
#define  CRTC_OFFSET_RIGHT__CRTC_OFFSET_LOCK__SHIFT                  0X1f
#define  CRTC_OFFSET__CRTC_OFFSET__SHIFT                             0X0
#define  CRTC_OFFSET__CRTC_GUI_TRIG_OFFSET__SHIFT                    0X1e
#define  CRTC_OFFSET__CRTC_OFFSET_LOCK__SHIFT                        0X1f
#define  CRTC_OFFSET_CNTL__CRTC_TILE_LINE__SHIFT                     0X0
#define  CRTC_OFFSET_CNTL__CRTC_TILE_LINE_RIGHT__SHIFT               0X4
#define  CRTC_OFFSET_CNTL__CRTC_TILE_EN_RIGHT__SHIFT                 0Xe
#define  CRTC_OFFSET_CNTL__CRTC_TILE_EN__SHIFT                       0Xf
#define  CRTC_OFFSET_CNTL__CRTC_OFFSET_FLIP_CNTL__SHIFT              0X10
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_OFFSET_EN__SHIFT              0X11
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_EN__SHIFT                0X12
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_OUT_EN__SHIFT            0X14
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC__SHIFT                   0X15
#define  CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_LEFT_EN__SHIFT       0X1c
#define  CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_RIGHT_EN__SHIFT      0X1d
#define  CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET__SHIFT               0X1e
#define  CRTC_OFFSET_CNTL__CRTC_OFFSET_LOCK__SHIFT                   0X1f
#define  CRTC_PITCH__CRTC_PITCH__SHIFT                               0X0
#define  CRTC_PITCH__CRTC_PITCH_RIGHT__SHIFT                         0X10
#define  OVR_CLR__OVR_CLR_B__SHIFT                                   0X0
#define  OVR_CLR__OVR_CLR_G__SHIFT                                   0X8
#define  OVR_CLR__OVR_CLR_R__SHIFT                                   0X10
#define  OVR_WID_LEFT_RIGHT__OVR_WID_RIGHT__SHIFT                    0X0
#define  OVR_WID_LEFT_RIGHT__OVR_WID_LEFT__SHIFT                     0X10
#define  OVR_WID_TOP_BOTTOM__OVR_WID_BOTTOM__SHIFT                   0X0
#define  OVR_WID_TOP_BOTTOM__OVR_WID_TOP__SHIFT                      0X10
#define  DISPLAY_BASE_ADDR__DISPLAY_BASE_ADDR__SHIFT                 0X0
#define  SNAPSHOT_VH_COUNTS__SNAPSHOT_HCOUNT__SHIFT                  0X0
#define  SNAPSHOT_VH_COUNTS__SNAPSHOT_VCOUNT__SHIFT                  0X10
#define  SNAPSHOT_F_COUNT__SNAPSHOT_F_COUNT__SHIFT                   0X0
#define  N_VIF_COUNT__N_VIF_COUNT_VAL__SHIFT                         0X0
#define  N_VIF_COUNT__GENLOCK_SOURCE_SEL__SHIFT                      0X1f
#define  SNAPSHOT_VIF_COUNT__LSNAPSHOT_VIF_COUNT__SHIFT              0X0
#define  SNAPSHOT_VIF_COUNT__USNAPSHOT_VIF_COUNT__SHIFT              0Xa
#define  SNAPSHOT_VIF_COUNT__AUTO_SNAPSHOT_TAKEN_RD__SHIFT           0X18
#define  SNAPSHOT_VIF_COUNT__AUTO_SNAPSHOT_TAKEN_WR__SHIFT           0X18
#define  SNAPSHOT_VIF_COUNT__MANUAL_SNAPSHOT_NOW__SHIFT              0X19
#define  FP_CRTC_H_TOTAL_DISP__FP_CRTC_H_TOTAL__SHIFT                0X0
#define  FP_CRTC_H_TOTAL_DISP__FP_CRTC_H_DISP__SHIFT                 0X10
#define  FP_CRTC_V_TOTAL_DISP__FP_CRTC_V_TOTAL__SHIFT                0X0
#define  FP_CRTC_V_TOTAL_DISP__FP_CRTC_V_DISP__SHIFT                 0X10
#define  CRT_CRTC_H_SYNC_STRT_WID__CRT_CRTC_H_SYNC_STRT_CHAR__SHIFT  0X3
#define  CRT_CRTC_H_SYNC_STRT_WID__CRT_CRTC_H_SYNC_WID__SHIFT        0X10
#define  CRT_CRTC_V_SYNC_STRT_WID__CRT_CRTC_V_SYNC_STRT__SHIFT       0X0
#define  CRT_CRTC_V_SYNC_STRT_WID__CRT_CRTC_V_SYNC_WID__SHIFT        0X10
#define  CUR_OFFSET__CUR_OFFSET__SHIFT                               0X0
#define  CUR_OFFSET__CUR_LOCK__SHIFT                                 0X1f
#define  CUR_HORZ_VERT_POSN__CUR_VERT_POSN__SHIFT                    0X0
#define  CUR_HORZ_VERT_POSN__CUR_HORZ_POSN__SHIFT                    0X10
#define  CUR_HORZ_VERT_POSN__CUR_LOCK__SHIFT                         0X1f
#define  CUR_HORZ_VERT_OFF__CUR_VERT_OFF__SHIFT                      0X0
#define  CUR_HORZ_VERT_OFF__CUR_HORZ_OFF__SHIFT                      0X10
#define  CUR_HORZ_VERT_OFF__CUR_LOCK__SHIFT                          0X1f
#define  CUR_CLR0__CUR_CLR0_B__SHIFT                                 0X0
#define  CUR_CLR0__CUR_CLR0_G__SHIFT                                 0X8
#define  CUR_CLR0__CUR_CLR0_R__SHIFT                                 0X10
#define  CUR_CLR1__CUR_CLR1_B__SHIFT                                 0X0
#define  CUR_CLR1__CUR_CLR1_G__SHIFT                                 0X8
#define  CUR_CLR1__CUR_CLR1_R__SHIFT                                 0X10
#define  FP_HORZ_VERT_ACTIVE__FP_VERT_ACTIVE_SIZE__SHIFT             0X0
#define  FP_HORZ_VERT_ACTIVE__FP_HORZ_ACTIVE_SIZE__SHIFT             0X10
#define  CRTC_MORE_CNTL__CRTC_HORZ_BLANK_MODE_SEL__SHIFT             0X0
#define  CRTC_MORE_CNTL__CRTC_VERT_BLANK_MODE_SEL__SHIFT             0X1
#define  CRTC_MORE_CNTL__CRTC_AUTO_HORZ_CENTER_EN__SHIFT             0X2
#define  CRTC_MORE_CNTL__CRTC_AUTO_VERT_CENTER_EN__SHIFT             0X3
#define  CRTC_MORE_CNTL__CRTC_H_CUTOFF_ACTIVE_EN__SHIFT              0X4
#define  CRTC_MORE_CNTL__CRTC_V_CUTOFF_ACTIVE_EN__SHIFT              0X5
#define  CRTC_MORE_CNTL__FORCE_H_EVEN_PIXEL_COUNT__SHIFT             0X6
#define  CRTC_MORE_CNTL__CRTC_RST_HCOUNT__SHIFT                      0X8
#define  CRTC_MORE_CNTL__CRTC_RST_VCOUNT__SHIFT                      0X9
#define  CRTC_MORE_CNTL__HCOUNT_RST_POS__SHIFT                       0Xa
#define  CRTC_MORE_CNTL__VCOUNT_RST_POS__SHIFT                       0Xb
#define  CRTC_MORE_CNTL__RMX_H_FILT_COEFFICIENT__SHIFT               0X18
#define  CRTC_MORE_CNTL__RMX_H_FILTER_EN__SHIFT                      0X1b
#define  CRTC_MORE_CNTL__RMX_V_FILT_COEFFICIENT__SHIFT               0X1c
#define  CRTC_MORE_CNTL__RMX_V_FILTER_EN__SHIFT                      0X1f
#define  DAC_EXT_CNTL__DAC2_FORCE_BLANK_OFF_EN__SHIFT                0X0
#define  DAC_EXT_CNTL__DAC2_FORCE_DATA_EN__SHIFT                     0X1
#define  DAC_EXT_CNTL__DAC_FORCE_BLANK_OFF_EN__SHIFT                 0X4
#define  DAC_EXT_CNTL__DAC_FORCE_DATA_EN__SHIFT                      0X5
#define  DAC_EXT_CNTL__DAC_FORCE_DATA_SEL__SHIFT                     0X6
#define  DAC_EXT_CNTL__DAC_FORCE_DATA__SHIFT                         0X8
#define  FP_GEN_CNTL__FP_ON__SHIFT                                   0X0
#define  FP_GEN_CNTL__FP_BLANK_EN__SHIFT                             0X1
#define  FP_GEN_CNTL__TMDS_EN__SHIFT                                 0X2
#define  FP_GEN_CNTL__PANEL_FORMAT__SHIFT                            0X3
#define  FP_GEN_CNTL__NO_OF_GREY__SHIFT                              0X4
#define  FP_GEN_CNTL__FP_RST_FM__SHIFT                               0X6
#define  FP_GEN_CNTL__FP_EN_TMDS__SHIFT                              0X7
#define  FP_GEN_CNTL__FP_DETECT_SENSE__SHIFT                         0X8
#define  FP_GEN_CNTL__FP_DETECT_INT_POL__SHIFT                       0X9
#define  FP_GEN_CNTL__FP_DETECT_EN__SHIFT                            0Xc
#define  FP_GEN_CNTL__FP_SRC_SEL__SHIFT                              0Xd
#define  FP_GEN_CNTL__FP_USE_VGA_HVSYNC__SHIFT                       0Xe
#define  FP_GEN_CNTL__FP_USE_VGA_SYNC_POLARITY__SHIFT                0Xf
#define  FP_GEN_CNTL__CRTC_DONT_SHADOW_VPAR__SHIFT                   0X10
#define  FP_GEN_CNTL__CRTC_DONT_SHADOW_HEND__SHIFT                   0X11
#define  FP_GEN_CNTL__CRTC_USE_SHADOWED_VEND__SHIFT                  0X12
#define  FP_GEN_CNTL__CRTC_USE_SHADOWED_ROWCUR__SHIFT                0X13
#define  FP_GEN_CNTL__RMX_HVSYNC_CONTROL_EN__SHIFT                   0X14
#define  FP_GEN_CNTL__DFP_SYNC_SEL__SHIFT                            0X15
#define  FP_GEN_CNTL__CRTC_LOCK_8DOT__SHIFT                          0X16
#define  FP_GEN_CNTL__CRT_SYNC_SEL__SHIFT                            0X17
#define  FP_GEN_CNTL__FP_USE_SHADOW_EN__SHIFT                        0X18
#define  FP_GEN_CNTL__DONT_RST_CHAREN__SHIFT                         0X19
#define  FP_GEN_CNTL__CRT_SYNC_ALT_SEL__SHIFT                        0X1a
#define  FP_GEN_CNTL__CRTC_USE_NONSHADOW_HPARAMS_FOR_BLANK__SHIFT    0X1b
#define  FP_GEN_CNTL__CRTC_USE_NONSHADOW_VPARAMS_FOR_BLANK__SHIFT    0X1c
#define  FP_GEN_CNTL__CRTC_VGA_XOVERSCAN_COLOR__SHIFT                0X1d
#define  FP_GEN_CNTL__CRTC_VGA_XOVERSCAN_DIVBY2_EN__SHIFT            0X1e
#define  FP2_GEN_CNTL__FP2_BLANK_EN__SHIFT                           0X1
#define  FP2_GEN_CNTL__FP2_ON__SHIFT                                 0X2
#define  FP2_GEN_CNTL__FP2_PANEL_FORMAT__SHIFT                       0X3
#define  FP2_GEN_CNTL__FP2_NO_OF_GREY__SHIFT                         0X4
#define  FP2_GEN_CNTL__FP2_RST_FM__SHIFT                             0X6
#define  FP2_GEN_CNTL__FP2_DETECT_SENSE__SHIFT                       0X8
#define  FP2_GEN_CNTL__FP2_DETECT_INT_POL__SHIFT                     0X9
#define  FP2_GEN_CNTL__FP2_SRC_SEL__SHIFT                            0Xd
#define  FP2_GEN_CNTL__FP2_FP_POL__SHIFT                             0X10
#define  FP2_GEN_CNTL__FP2_LP_POL__SHIFT                             0X11
#define  FP2_GEN_CNTL__FP2_SCK_POL__SHIFT                            0X12
#define  FP2_GEN_CNTL__FP2_LCD_CNTL__SHIFT                           0X13
#define  FP2_GEN_CNTL__FP2_PAD_FLOP_EN__SHIFT                        0X16
#define  FP2_GEN_CNTL__FP2_CRC_EN__SHIFT                             0X17
#define  FP2_GEN_CNTL__FP2_CRC_READ_EN__SHIFT                        0X18
#define  FP2_GEN_CNTL__DVO_EN__SHIFT                                 0X19
#define  FP2_GEN_CNTL__DVO_TMDS_CTL3__SHIFT                          0X1a
#define  FP2_GEN_CNTL__DVO_RATE_SEL__SHIFT                           0X1b
#define  FP2_GEN_CNTL__DVO_CLOCK_MODE__SHIFT                         0X1c
#define  FP2_GEN_CNTL__DVO_TMDS_CTL3_SEL__SHIFT                      0X1e
#define  FP_HORZ_STRETCH__FP_HORZ_STRETCH_RATIO__SHIFT               0X0
#define  FP_HORZ_STRETCH__FP_HORZ_PANEL_SIZE__SHIFT                  0X10
#define  FP_HORZ_STRETCH__FP_HORZ_STRETCH_EN__SHIFT                  0X19
#define  FP_HORZ_STRETCH__FP_HORZ_STRETCH_MODE__SHIFT                0X1a
#define  FP_HORZ_STRETCH__FP_AUTO_HORZ_RATIO__SHIFT                  0X1b
#define  FP_HORZ_STRETCH__FP_LOOP_STRETCH__SHIFT                     0X1c
#define  FP_HORZ_STRETCH__RMX_AUTO_RATIO_HORZ_INC__SHIFT             0X1f
#define  FP_VERT_STRETCH__FP_VERT_STRETCH_RATIO__SHIFT               0X0
#define  FP_VERT_STRETCH__FP_VERT_PANEL_SIZE__SHIFT                  0Xc
#define  FP_VERT_STRETCH__FP_VERT_STRETCH_EN__SHIFT                  0X19
#define  FP_VERT_STRETCH__FP_VERT_STRETCH_MODE__SHIFT                0X1a
#define  FP_VERT_STRETCH__FP_AUTO_VERT_RATIO__SHIFT                  0X1b
#define  FP_VERT_STRETCH__RMX_H_FILTER_INIT__SHIFT                   0X1c
#define  FP_VERT_STRETCH__RMX_V_FILTER_INIT__SHIFT                   0X1d
#define  FP_VERT_STRETCH__RMX_AUTO_RATIO_VERT_INC__SHIFT             0X1f
#define  TMDS_CNTL__TMDS_CTL0__SHIFT                                 0X0
#define  TMDS_CNTL__TMDS_CTL1__SHIFT                                 0X1
#define  TMDS_CNTL__TMDS_CTL2__SHIFT                                 0X2
#define  TMDS_CNTL__TMDS_CTL3__SHIFT                                 0X3
#define  TMDS_CNTL__TMDS_DEBUG_HSYNC__SHIFT                          0X4
#define  TMDS_CNTL__TMDS_DEBUG_VSYNC__SHIFT                          0X5
#define  TMDS_CNTL__TMDS_DEBUG_DE__SHIFT                             0X6
#define  TMDS_CNTL__TMDS_DEBUG_EN__SHIFT                             0X7
#define  TMDS_CNTL__TMDS_CTL_FB_SEL__SHIFT                           0X8
#define  TMDS_CNTL__TMDS_CTL_FB_DEL__SHIFT                           0Xa
#define  TMDS_CNTL__TMDS_STEREOSYNC_CTL_SEL__SHIFT                   0Xc
#define  TMDS_CNTL__TMDS_SYNC_CHAR_EN__SHIFT                         0X10
#define  TMDS_CNTL__TMDS_SYNC_CONT__SHIFT                            0X18
#define  TMDS_CNTL__TMDS_DPCUM_TST__SHIFT                            0X19
#define  TMDS_CNTL__TMDS_DPCUM_IN__SHIFT                             0X1a
#define  TMDS_CNTL__TMDS_CRC_EN__SHIFT                               0X1e
#define  TMDS_CNTL__TMDS_RB_SWITCH_EN__SHIFT                         0X1f
#define  TMDS_SYNC_CHAR_SETA__TMDS_SYNC_CHAR0__SHIFT                 0X0
#define  TMDS_SYNC_CHAR_SETA__TMDS_SYNC_CHAR1__SHIFT                 0X10
#define  TMDS_SYNC_CHAR_SETB__TMDS_SYNC_CHAR2__SHIFT                 0X0
#define  TMDS_SYNC_CHAR_SETB__TMDS_SYNC_CHAR3__SHIFT                 0X10
#define  TMDS_CRC__TMDS_CRCRGB__SHIFT                                0X0
#define  TMDS_TRANSMITTER_CNTL__TMDS_PLLEN__SHIFT                    0X0
#define  TMDS_TRANSMITTER_CNTL__TMDS_PLLRST__SHIFT                   0X1
#define  TMDS_TRANSMITTER_CNTL__TMDS_MODE_SEL__SHIFT                 0X2
#define  TMDS_TRANSMITTER_CNTL__TMDS_REGSEL__SHIFT                   0X4
#define  TMDS_TRANSMITTER_CNTL__TMDS_HALF_CLK_RST__SHIFT             0X6
#define  TMDS_TRANSMITTER_CNTL__TMDS_RAN_PAT_RST__SHIFT              0X7
#define  TMDS_TRANSMITTER_CNTL__TMDS_TSTPIX__SHIFT                   0X8
#define  TMDS_TRANSMITTER_CNTL__TMDS_REG__SHIFT                      0X12
#define  TMDS_TRANSMITTER_CNTL__ICHCSEL__SHIFT                       0X1c
#define  TMDS_TRANSMITTER_CNTL__ITCLKSEL__SHIFT                      0X1d
#define  TMDS_TRANSMITTER_CNTL__TMDS_RAN_PAT_SEL__SHIFT              0X1e
#define  TMDS_PLL_CNTL__TMDS_PLLPCP__SHIFT                           0X0
#define  TMDS_PLL_CNTL__TMDS_PLLPVG__SHIFT                           0X3
#define  TMDS_PLL_CNTL__TMDS_PLLPDC__SHIFT                           0X6
#define  TMDS_PLL_CNTL__TMDS_PLLPVS__SHIFT                           0X8
#define  TMDS_PATTERN_GEN_SEED__PATTERN_SEED__SHIFT                  0X0
#define  ICON_OFFSET__ICON_OFFSET__SHIFT                             0X0
#define  ICON_OFFSET__BLANK_SCREEN1__SHIFT                           0X1b
#define  ICON_OFFSET__DONT_DS_ICON__SHIFT                            0X1c
#define  ICON_OFFSET__ICON_LOCK__SHIFT                               0X1f
#define  ICON_HORZ_VERT_POSN__ICON_VERT_POSN__SHIFT                  0X0
#define  ICON_HORZ_VERT_POSN__ICON_HORZ_POSN__SHIFT                  0X10
#define  ICON_HORZ_VERT_POSN__ICON_LOCK__SHIFT                       0X1f
#define  ICON_HORZ_VERT_OFF__ICON_VERT_OFF__SHIFT                    0X0
#define  ICON_HORZ_VERT_OFF__ICON_HORZ_OFF__SHIFT                    0X10
#define  ICON_HORZ_VERT_OFF__ICON_LOCK__SHIFT                        0X1f
#define  ICON_CLR0__ICON_CLR0_B__SHIFT                               0X0
#define  ICON_CLR0__ICON_CLR0_G__SHIFT                               0X8
#define  ICON_CLR0__ICON_CLR0_R__SHIFT                               0X10
#define  ICON_CLR1__ICON_CLR1_B__SHIFT                               0X0
#define  ICON_CLR1__ICON_CLR1_G__SHIFT                               0X8
#define  ICON_CLR1__ICON_CLR1_R__SHIFT                               0X10
#define  FP_H_SYNC_STRT_WID__FP_H_SYNC_STRT_PIX__SHIFT               0X0
#define  FP_H_SYNC_STRT_WID__FP_H_SYNC_STRT_CHAR__SHIFT              0X3
#define  FP_H_SYNC_STRT_WID__FP_H_SYNC_WID__SHIFT                    0X10
#define  FP_H_SYNC_STRT_WID__FP_H_SYNC_POL__SHIFT                    0X17
#define  FP_V_SYNC_STRT_WID__FP_V_SYNC_STRT__SHIFT                   0X0
#define  FP_V_SYNC_STRT_WID__FP_V_SYNC_WID__SHIFT                    0X10
#define  FP_V_SYNC_STRT_WID__FP_V_SYNC_POL__SHIFT                    0X17
#define  LVDS_DIGTMDS_CRC__LVDS_CRC_SIG_RGB__SHIFT                   0X0
#define  LVDS_DIGTMDS_CRC__LVDS_CRC_SIG_C__SHIFT                     0X18
#define  LVDS_GEN_CNTL__LVDS_ON__SHIFT                               0X0
#define  LVDS_GEN_CNTL__LVDS_DISPLAY_DIS__SHIFT                      0X1
#define  LVDS_GEN_CNTL__LVDS_PANEL_TYPE__SHIFT                       0X2
#define  LVDS_GEN_CNTL__LVDS_PANEL_FORMAT__SHIFT                     0X3
#define  LVDS_GEN_CNTL__LVDS_NO_OF_GREY__SHIFT                       0X4
#define  LVDS_GEN_CNTL__LVDS_RST_FM__SHIFT                           0X6
#define  LVDS_GEN_CNTL__LVDS_EN__SHIFT                               0X7
#define  LVDS_GEN_CNTL__LVDS_BL_MOD_LEVEL__SHIFT                     0X8
#define  LVDS_GEN_CNTL__LVDS_BL_MOD_EN__SHIFT                        0X10
#define  LVDS_GEN_CNTL__LVDS_BL_CLK_SEL__SHIFT                       0X11
#define  LVDS_GEN_CNTL__LVDS_DIGON__SHIFT                            0X12
#define  LVDS_GEN_CNTL__LVDS_BLON__SHIFT                             0X13
#define  LVDS_GEN_CNTL__LVDS_FP_POL__SHIFT                           0X14
#define  LVDS_GEN_CNTL__LVDS_LP_POL__SHIFT                           0X15
#define  LVDS_GEN_CNTL__LVDS_DTM_POL__SHIFT                          0X16
#define  LVDS_GEN_CNTL__LVDS_SRC_SEL__SHIFT                          0X17
#define  LVDS_GEN_CNTL__LVDS_RESERVED_BITS__SHIFT                    0X18
#define  LVDS_GEN_CNTL__LVDS_FPDI_EN__SHIFT                          0X1b
#define  LVDS_GEN_CNTL__LVDS_HSYNC_DELAY__SHIFT                      0X1c
#define  LVDS_PLL_CNTL__LVDS_CRC_DE_ONLY__SHIFT                      0X0
#define  LVDS_PLL_CNTL__LVDS_LVPVS__SHIFT                            0X1
#define  LVDS_PLL_CNTL__LVDS_LPPVG__SHIFT                            0X5
#define  LVDS_PLL_CNTL__LVDS_LPPDC__SHIFT                            0X8
#define  LVDS_PLL_CNTL__LVDS_LPPCP__SHIFT                            0Xa
#define  LVDS_PLL_CNTL__LVDS_SS_DISP_EN__SHIFT                       0Xd
#define  LVDS_PLL_CNTL__LVDS_PRG__SHIFT                              0Xe
#define  LVDS_PLL_CNTL__LVDS_PLL_EN__SHIFT                           0X10
#define  LVDS_PLL_CNTL__LVDS_PLL_RESET__SHIFT                        0X11
#define  LVDS_PLL_CNTL__LVDS_PREAMPH_EN__SHIFT                       0X12
#define  LVDS_PLL_CNTL__LVDS_CRC_EN__SHIFT                           0X14
#define  LVDS_PLL_CNTL__LVDS_CRC_UP24__SHIFT                         0X15
#define  LVDS_PLL_CNTL__LVDS_TEST_DATA_OUT__SHIFT                    0X16
#define  LVDS_PLL_CNTL__LVDS_TEST_DATA_SEL__SHIFT                    0X19
#define  LVDS_PLL_CNTL__LCDENG_TEST_MODE__SHIFT                      0X1c
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_HORZ_START__SHIFT             0X0
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_HORZ_END__SHIFT               0Xc
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_EN__SHIFT                     0X18
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_OUT_DELAY__SHIFT              0X19
#define  AUX_WINDOW_HORZ_CNTL__RESERVED__SHIFT                       0X1e
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_LOCK__SHIFT                   0X1f
#define  AUX_WINDOW_VERT_CNTL__AUX_WIN_VERT_START__SHIFT             0X0
#define  AUX_WINDOW_VERT_CNTL__AUX_WIN_VERT_END__SHIFT               0X10
#define  AUX_WINDOW_VERT_CNTL__AUX_WINDOW_POL__SHIFT                 0X1e
#define  AUX_WINDOW_VERT_CNTL__AUX_WIN_LOCK__SHIFT                   0X1f
#define  DVI_I2C_CNTL_0__I2C_DONE__SHIFT                             0X0
#define  DVI_I2C_CNTL_0__I2C_NACK__SHIFT                             0X1
#define  DVI_I2C_CNTL_0__I2C_HALT__SHIFT                             0X2
#define  DVI_I2C_CNTL_0__DVI_I2C_PIN_SEL_M9__SHIFT                   0X3
#define  DVI_I2C_CNTL_0__I2C_SOFT_RST__SHIFT                         0X5
#define  DVI_I2C_CNTL_0__I2C_DRIVE_EN__SHIFT                         0X6
#define  DVI_I2C_CNTL_0__I2C_DRIVE_SEL__SHIFT                        0X7
#define  DVI_I2C_CNTL_0__I2C_START__SHIFT                            0X8
#define  DVI_I2C_CNTL_0__I2C_STOP__SHIFT                             0X9
#define  DVI_I2C_CNTL_0__I2C_RECEIVE__SHIFT                          0Xa
#define  DVI_I2C_CNTL_0__I2C_ABORT__SHIFT                            0Xb
#define  DVI_I2C_CNTL_0__I2C_GO__SHIFT                               0Xc
#define  DVI_I2C_CNTL_0__SW_WANTS_TO_USE_DVI_I2C__SHIFT              0Xd
#define  DVI_I2C_CNTL_0__SW_CAN_USE_DVI_I2C__SHIFT                   0Xd
#define  DVI_I2C_CNTL_0__SW_DONE_USING_DVI_I2C__SHIFT                0Xe
#define  DVI_I2C_CNTL_0__HW_NEEDS_DVI_I2C__SHIFT                     0Xe
#define  DVI_I2C_CNTL_0__ABORT_HW_DVI_I2C__SHIFT                     0Xf
#define  DVI_I2C_CNTL_0__HW_USING_DVI_I2C__SHIFT                     0Xf
#define  DVI_I2C_CNTL_0__I2C_PRESCALE__SHIFT                         0X10
#define  DVI_I2C_CNTL_1__I2C_DATA_COUNT__SHIFT                       0X0
#define  DVI_I2C_CNTL_1__I2C_ADDR_COUNT__SHIFT                       0X8
#define  DVI_I2C_CNTL_1__I2C_SEL__SHIFT                              0X10
#define  DVI_I2C_CNTL_1__I2C_EN__SHIFT                               0X11
#define  DVI_I2C_CNTL_1__I2C_TIME_LIMIT__SHIFT                       0X18
#define  DVI_I2C_DATA__I2C_DATA__SHIFT                               0X0
#define  LVDS_SS_GEN_CNTL__SS_EXT_EN__SHIFT                          0X1
#define  LVDS_SS_GEN_CNTL__SS_EXT_SEL__SHIFT                         0X2
#define  LVDS_SS_GEN_CNTL__SS_BUF_EN__SHIFT                          0X3
#define  LVDS_SS_GEN_CNTL__SS_BUF_OFFSET__SHIFT                      0X4
#define  LVDS_SS_GEN_CNTL__SS_BUF_RESET_EN__SHIFT                    0Xb
#define  LVDS_SS_GEN_CNTL__SS_BUF_STRENGTH__SHIFT                    0Xc
#define  LVDS_SS_GEN_CNTL__LVDSPWR_STRENGTH__SHIFT                   0Xe
#define  LVDS_SS_GEN_CNTL__LVDS_PWRSEQ_DELAY1__SHIFT                 0X10
#define  LVDS_SS_GEN_CNTL__LVDS_PWRSEQ_DELAY2__SHIFT                 0X14
#define  LVDS_SS_GEN_CNTL__LVDS_CLK_PATTERN__SHIFT                   0X18
#define  GRPH_BUFFER_CNTL_M6__GRPH_START_REQ__SHIFT                  0X0
#define  GRPH_BUFFER_CNTL_M6__GRPH_STOP_REQ__SHIFT                   0X8
#define  GRPH_BUFFER_CNTL_M6__GRPH_CRITICAL_POINT__SHIFT             0X10
#define  GRPH_BUFFER_CNTL_M6__GRPH_CRITICAL_CNTL__SHIFT              0X1c
#define  GRPH_BUFFER_CNTL_M6__GRPH_BUFFER_SIZE__SHIFT                0X1d
#define  GRPH_BUFFER_CNTL_M6__GRPH_CRITICAL_AT_SOF__SHIFT            0X1e
#define  GRPH_BUFFER_CNTL_M6__GRPH_STOP_CNTL__SHIFT                  0X1f
#define  VGA_BUFFER_CNTL__VGA_START_REQ__SHIFT                       0X0
#define  VGA_BUFFER_CNTL__VGA_STOP_REQ__SHIFT                        0X8
#define  VGA_BUFFER_CNTL__VGA_CRITICAL_POINT__SHIFT                  0X10
#define  CRTC2_H_TOTAL_DISP__CRTC2_H_TOTAL__SHIFT                    0X0
#define  CRTC2_H_TOTAL_DISP__CRTC2_H_DISP__SHIFT                     0X10
#define  CRTC2_H_SYNC_STRT_WID__CRTC2_H_SYNC_STRT_PIX__SHIFT         0X0
#define  CRTC2_H_SYNC_STRT_WID__CRTC2_H_SYNC_STRT_CHAR__SHIFT        0X3
#define  CRTC2_H_SYNC_STRT_WID__CRTC2_H_SYNC_WID__SHIFT              0X10
#define  CRTC2_H_SYNC_STRT_WID__CRTC2_H_SYNC_POL__SHIFT              0X17
#define  CRTC2_V_TOTAL_DISP__CRTC2_V_TOTAL__SHIFT                    0X0
#define  CRTC2_V_TOTAL_DISP__CRTC2_V_DISP__SHIFT                     0X10
#define  CRTC2_V_SYNC_STRT_WID__CRTC2_V_SYNC_STRT__SHIFT             0X0
#define  CRTC2_V_SYNC_STRT_WID__CRTC2_V_SYNC_WID__SHIFT              0X10
#define  CRTC2_V_SYNC_STRT_WID__CRTC2_V_SYNC_POL__SHIFT              0X17
#define  CRTC2_VLINE_CRNT_VLINE__CRTC2_VLINE__SHIFT                  0X0
#define  CRTC2_VLINE_CRNT_VLINE__CRTC2_CRNT_VLINE__SHIFT             0X10
#define  CRTC2_CRNT_FRAME__CRTC2_CRNT_FRAME__SHIFT                   0X0
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_START__SHIFT     0X0
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_INV__SHIFT       0Xf
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_END__SHIFT       0X10
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_STALL__SHIFT     0X1e
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE__SHIFT           0X1f
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_BYPASS_EN__SHIFT                0X0
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_VLINE_BYPASS__SHIFT             0X1
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_OFFSET_BYPASS__SHIFT            0X2
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_PITCH_ADD_BYPASS__SHIFT         0X3
#define  CRTC2_OFFSET__CRTC2_OFFSET__SHIFT                           0X0
#define  CRTC2_OFFSET__CRTC2_GUI_TRIG_OFFSET__SHIFT                  0X1e
#define  CRTC2_OFFSET__CRTC2_OFFSET_LOCK__SHIFT                      0X1f
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_LINE__SHIFT                   0X0
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_EN__SHIFT                     0Xf
#define  CRTC2_OFFSET_CNTL__CRTC2_OFFSET_FLIP_CNTL__SHIFT            0X10
#define  CRTC2_OFFSET_CNTL__CRTC2_GUI_TRIG_OFFSET_LEFT_EN__SHIFT     0X1c
#define  CRTC2_OFFSET_CNTL__CRTC2_GUI_TRIG_OFFSET__SHIFT             0X1e
#define  CRTC2_OFFSET_CNTL__CRTC2_OFFSET_LOCK__SHIFT                 0X1f
#define  CRTC2_PITCH__CRTC2_PITCH__SHIFT                             0X0
#define  OVR2_CLR__OVR2_CLR_B__SHIFT                                 0X0
#define  OVR2_CLR__OVR2_CLR_G__SHIFT                                 0X8
#define  OVR2_CLR__OVR2_CLR_R__SHIFT                                 0X10
#define  OVR2_WID_LEFT_RIGHT__OVR2_WID_RIGHT__SHIFT                  0X0
#define  OVR2_WID_LEFT_RIGHT__OVR2_WID_LEFT__SHIFT                   0X10
#define  OVR2_WID_TOP_BOTTOM__OVR2_WID_BOTTOM__SHIFT                 0X0
#define  OVR2_WID_TOP_BOTTOM__OVR2_WID_TOP__SHIFT                    0X10
#define  CRTC2_DISPLAY_BASE_ADDR__CRTC2_DISPLAY_BASE_ADDR__SHIFT     0X0
#define  SNAPSHOT2_VH_COUNTS__SNAPSHOT2_HCOUNT__SHIFT                0X0
#define  SNAPSHOT2_VH_COUNTS__SNAPSHOT2_VCOUNT__SHIFT                0X10
#define  SNAPSHOT2_F_COUNT__SNAPSHOT2_F_COUNT__SHIFT                 0X0
#define  N_VIF2_COUNT__N_VIF2_COUNT_VAL__SHIFT                       0X0
#define  N_VIF2_COUNT__GENLOCK2_SOURCE_SEL__SHIFT                    0X1f
#define  SNAPSHOT2_VIF_COUNT__LSNAPSHOT2_VIF_COUNT__SHIFT            0X0
#define  SNAPSHOT2_VIF_COUNT__USNAPSHOT2_VIF_COUNT__SHIFT            0Xa
#define  SNAPSHOT2_VIF_COUNT__AUTO_SNAPSHOT2_TAKEN_RD__SHIFT         0X18
#define  SNAPSHOT2_VIF_COUNT__AUTO_SNAPSHOT2_TAKEN_WR__SHIFT         0X18
#define  SNAPSHOT2_VIF_COUNT__MANUAL_SNAPSHOT2_NOW__SHIFT            0X19
#define  CUR2_OFFSET__CUR2_OFFSET__SHIFT                             0X0
#define  CUR2_OFFSET__CUR2_LOCK__SHIFT                               0X1f
#define  CUR2_HORZ_VERT_POSN__CUR2_VERT_POSN__SHIFT                  0X0
#define  CUR2_HORZ_VERT_POSN__CUR2_HORZ_POSN__SHIFT                  0X10
#define  CUR2_HORZ_VERT_POSN__CUR2_LOCK__SHIFT                       0X1f
#define  CUR2_HORZ_VERT_OFF__CUR2_VERT_OFF__SHIFT                    0X0
#define  CUR2_HORZ_VERT_OFF__CUR2_HORZ_OFF__SHIFT                    0X10
#define  CUR2_HORZ_VERT_OFF__CUR2_LOCK__SHIFT                        0X1f
#define  CUR2_CLR0__CUR2_CLR0_B__SHIFT                               0X0
#define  CUR2_CLR0__CUR2_CLR0_G__SHIFT                               0X8
#define  CUR2_CLR0__CUR2_CLR0_R__SHIFT                               0X10
#define  CUR2_CLR1__CUR2_CLR1_B__SHIFT                               0X0
#define  CUR2_CLR1__CUR2_CLR1_G__SHIFT                               0X8
#define  CUR2_CLR1__CUR2_CLR1_R__SHIFT                               0X10
#define  FP_H2_SYNC_STRT_WID__FP_H2_SYNC_STRT_PIX__SHIFT             0X0
#define  FP_H2_SYNC_STRT_WID__FP_H2_SYNC_STRT_CHAR__SHIFT            0X3
#define  FP_H2_SYNC_STRT_WID__FP_H2_SYNC_WID__SHIFT                  0X10
#define  FP_H2_SYNC_STRT_WID__FP_H2_SYNC_POL__SHIFT                  0X17
#define  FP_V2_SYNC_STRT_WID__FP_V2_SYNC_STRT__SHIFT                 0X0
#define  FP_V2_SYNC_STRT_WID__FP_V2_SYNC_WID__SHIFT                  0X10
#define  FP_V2_SYNC_STRT_WID__FP_V2_SYNC_POL__SHIFT                  0X17
#define  ICON2_OFFSET__ICON2_OFFSET__SHIFT                           0X0
#define  ICON2_OFFSET__BLANK_SCREEN2__SHIFT                          0X1b
#define  ICON2_OFFSET__DONT_DS_ICON2__SHIFT                          0X1c
#define  ICON2_OFFSET__ICON2_LOCK__SHIFT                             0X1f
#define  ICON2_HORZ_VERT_POSN__ICON2_VERT_POSN__SHIFT                0X0
#define  ICON2_HORZ_VERT_POSN__ICON2_HORZ_POSN__SHIFT                0X10
#define  ICON2_HORZ_VERT_POSN__ICON2_LOCK__SHIFT                     0X1f
#define  ICON2_HORZ_VERT_OFF__ICON2_VERT_OFF__SHIFT                  0X0
#define  ICON2_HORZ_VERT_OFF__ICON2_HORZ_OFF__SHIFT                  0X10
#define  ICON2_HORZ_VERT_OFF__ICON2_LOCK__SHIFT                      0X1f
#define  ICON2_CLR0__ICON2_CLR0_B__SHIFT                             0X0
#define  ICON2_CLR0__ICON2_CLR0_G__SHIFT                             0X8
#define  ICON2_CLR0__ICON2_CLR0_R__SHIFT                             0X10
#define  ICON2_CLR1__ICON2_CLR1_B__SHIFT                             0X0
#define  ICON2_CLR1__ICON2_CLR1_G__SHIFT                             0X8
#define  ICON2_CLR1__ICON2_CLR1_R__SHIFT                             0X10
#define  GRPH2_BUFFER_CNTL__GRPH2_START_REQ__SHIFT                   0X0
#define  GRPH2_BUFFER_CNTL__GRPH2_STOP_REQ__SHIFT                    0X8
#define  GRPH2_BUFFER_CNTL__GRPH2_CRITICAL_POINT__SHIFT              0X10
#define  GRPH2_BUFFER_CNTL__GRPH2_CRITICAL_CNTL__SHIFT               0X1c
#define  GRPH2_BUFFER_CNTL__GRPH2_BUFFER_SIZE__SHIFT                 0X1d
#define  GRPH2_BUFFER_CNTL__GRPH2_CRITICAL_AT_SOF__SHIFT             0X1e
#define  GRPH2_BUFFER_CNTL__GRPH2_STOP_CNTL__SHIFT                   0X1f
#define  CRTC2_GEN_CNTL__CRTC2_DBL_SCAN_EN__SHIFT                    0X0
#define  CRTC2_GEN_CNTL__CRTC2_INTERLACE_EN__SHIFT                   0X1
#define  CRTC2_GEN_CNTL__CRTC2_SYNC_TRISTATE__SHIFT                  0X4
#define  CRTC2_GEN_CNTL__CRTC2_HSYNC_TRISTATE__SHIFT                 0X5
#define  CRTC2_GEN_CNTL__CRTC2_VSYNC_TRISTATE__SHIFT                 0X6
#define  CRTC2_GEN_CNTL__CRT2_ON__SHIFT                              0X7
#define  CRTC2_GEN_CNTL__CRTC2_PIX_WIDTH__SHIFT                      0X8
#define  CRTC2_GEN_CNTL__CRTC2_MODE9_COLOR_ORDER__SHIFT              0Xc
#define  CRTC2_GEN_CNTL__CRTC2_BYPASS_LUT_EN__SHIFT                  0Xe
#define  CRTC2_GEN_CNTL__CRTC2_ICON_EN__SHIFT                        0Xf
#define  CRTC2_GEN_CNTL__CRTC2_CUR_EN__SHIFT                         0X10
#define  CRTC2_GEN_CNTL__CRTC2_CUR_MODE__SHIFT                       0X14
#define  CRTC2_GEN_CNTL__CRTC2_DISPLAY_DIS__SHIFT                    0X17
#define  CRTC2_GEN_CNTL__CRTC2_EN__SHIFT                             0X19
#define  CRTC2_GEN_CNTL__CRTC2_DISP_REQ_EN_B__SHIFT                  0X1a
#define  CRTC2_GEN_CNTL__CRTC2_C_SYNC_EN__SHIFT                      0X1b
#define  CRTC2_GEN_CNTL__CRTC2_HSYNC_DIS__SHIFT                      0X1c
#define  CRTC2_GEN_CNTL__CRTC2_VSYNC_DIS__SHIFT                      0X1d
#define  CRTC2_STATUS__CRTC2_VBLANK_CUR__SHIFT                       0X0
#define  CRTC2_STATUS__CRTC2_VBLANK_SAVE__SHIFT                      0X1
#define  CRTC2_STATUS__CRTC2_VBLANK_SAVE_CLEAR__SHIFT                0X1
#define  CRTC2_STATUS__CRTC2_VLINE_SYNC__SHIFT                       0X2
#define  CRTC2_STATUS__CRTC2_FRAME__SHIFT                            0X3
#define  OV0_Y_X_START__OV0_X_START__SHIFT                           0X0
#define  OV0_Y_X_START__OV0_Y_START__SHIFT                           0X10
#define  OV0_Y_X_END__OV0_X_END__SHIFT                               0X0
#define  OV0_Y_X_END__OV0_Y_END__SHIFT                               0X10
#define  OV0_PIPELINE_CNTL__OV0_DISP_PIPE_DELAY__SHIFT               0X0
#define  OV0_REG_LOAD_CNTL__OV0_LOCK__SHIFT                          0X0
#define  OV0_REG_LOAD_CNTL__OV0_VBLANK_DURING_LOCK__SHIFT            0X1
#define  OV0_REG_LOAD_CNTL__OV0_STALL_GUI_UNTIL_FLIP__SHIFT          0X2
#define  OV0_REG_LOAD_CNTL__OV0_LOCK_READBACK__SHIFT                 0X3
#define  OV0_REG_LOAD_CNTL__OV0_FLIP_READBACK__SHIFT                 0X4
#define  OV0_SCALE_CNTL__OV0_NO_READ_BEHIND_SCAN__SHIFT              0X1
#define  OV0_SCALE_CNTL__OV0_HORZ_PICK_NEAREST__SHIFT                0X2
#define  OV0_SCALE_CNTL__OV0_VERT_PICK_NEAREST__SHIFT                0X3
#define  OV0_SCALE_CNTL__OV0_SIGNED_UV__SHIFT                        0X4
#define  OV0_SCALE_CNTL__OV0_GAMMA_SEL__SHIFT                        0X5
#define  OV0_SCALE_CNTL__OV0_SURFACE_FORMAT__SHIFT                   0X8
#define  OV0_SCALE_CNTL__OV0_ADAPTIVE_DEINT__SHIFT                   0Xc
#define  OV0_SCALE_CNTL__OV0_CRTC_SEL__SHIFT                         0Xe
#define  OV0_SCALE_CNTL__OV0_BURST_PER_PLANE__SHIFT                  0X10
#define  OV0_SCALE_CNTL__OV0_DOUBLE_BUFFER_REGS__SHIFT               0X18
#define  OV0_SCALE_CNTL__OV0_BANDWIDTH__SHIFT                        0X1a
#define  OV0_SCALE_CNTL__OV0_LIN_TRANS_BYPASS__SHIFT                 0X1c
#define  OV0_SCALE_CNTL__OV0_INT_EMU__SHIFT                          0X1d
#define  OV0_SCALE_CNTL__OV0_OVERLAY_EN__SHIFT                       0X1e
#define  OV0_SCALE_CNTL__OV0_SOFT_RESET__SHIFT                       0X1f
#define  OV0_V_INC__OV0_V_INC__SHIFT                                 0X8
#define  OV0_P1_V_ACCUM_INIT__OV0_P1_MAX_LN_IN_PER_LN_OUT__SHIFT     0X0
#define  OV0_P1_V_ACCUM_INIT__OV0_P1_V_ACCUM_INIT__SHIFT             0Xf
#define  OV0_P23_V_ACCUM_INIT__OV0_P23_MAX_LN_IN_PER_LN_OUT__SHIFT   0X0
#define  OV0_P23_V_ACCUM_INIT__OV0_P23_V_ACCUM_INIT__SHIFT           0Xf
#define  OV0_P1_BLANK_LINES_AT_TOP__OV0_P1_BLNK_LN_AT_TOP_M1__SHIFT  0X0
#define  OV0_P1_BLANK_LINES_AT_TOP__OV0_P1_ACTIVE_LINES_M1__SHIFT    0X10
#define  OV0_P23_BLANK_LINES_AT_TOP__OV0_P23_BLNK_LN_AT_TOP_M1__SHIFT 0X0
#define  OV0_P23_BLANK_LINES_AT_TOP__OV0_P23_ACTIVE_LINES_M1__SHIFT  0X10
#define  OV0_BASE_ADDR__OV0_BASE_ADDR__SHIFT                         0X0
#define  OV0_VID_BUF0_BASE_ADRS__OV0_VID_BUF_PITCH_SEL__SHIFT        0X0
#define  OV0_VID_BUF0_BASE_ADRS__RESERVED_BIT1__SHIFT                0X1
#define  OV0_VID_BUF0_BASE_ADRS__OV0_VID_BUF_BASE_ADRS__SHIFT        0X4
#define  OV0_VID_BUF0_BASE_ADRS__RESERVED_BIT31_28__SHIFT            0X1c
#define  OV0_VID_BUF1_BASE_ADRS__OV0_VID_BUF_PITCH_SEL__SHIFT        0X0
#define  OV0_VID_BUF1_BASE_ADRS__RESERVED_BIT1__SHIFT                0X1
#define  OV0_VID_BUF1_BASE_ADRS__OV0_VID_BUF_BASE_ADRS__SHIFT        0X4
#define  OV0_VID_BUF1_BASE_ADRS__RESERVED_BIT31_28__SHIFT            0X1c
#define  OV0_VID_BUF2_BASE_ADRS__OV0_VID_BUF_PITCH_SEL__SHIFT        0X0
#define  OV0_VID_BUF2_BASE_ADRS__RESERVED_BIT1__SHIFT                0X1
#define  OV0_VID_BUF2_BASE_ADRS__OV0_VID_BUF_BASE_ADRS__SHIFT        0X4
#define  OV0_VID_BUF2_BASE_ADRS__RESERVED_BIT31_28__SHIFT            0X1c
#define  OV0_VID_BUF3_BASE_ADRS__OV0_VID_BUF_PITCH_SEL__SHIFT        0X0
#define  OV0_VID_BUF3_BASE_ADRS__RESERVED_BIT1__SHIFT                0X1
#define  OV0_VID_BUF3_BASE_ADRS__OV0_VID_BUF_BASE_ADRS__SHIFT        0X4
#define  OV0_VID_BUF3_BASE_ADRS__RESERVED_BIT31_28__SHIFT            0X1c
#define  OV0_VID_BUF4_BASE_ADRS__OV0_VID_BUF_PITCH_SEL__SHIFT        0X0
#define  OV0_VID_BUF4_BASE_ADRS__RESERVED_BIT1__SHIFT                0X1
#define  OV0_VID_BUF4_BASE_ADRS__OV0_VID_BUF_BASE_ADRS__SHIFT        0X4
#define  OV0_VID_BUF4_BASE_ADRS__RESERVED_BIT31_28__SHIFT            0X1c
#define  OV0_VID_BUF5_BASE_ADRS__OV0_VID_BUF_PITCH_SEL__SHIFT        0X0
#define  OV0_VID_BUF5_BASE_ADRS__RESERVED_BIT1__SHIFT                0X1
#define  OV0_VID_BUF5_BASE_ADRS__OV0_VID_BUF_BASE_ADRS__SHIFT        0X4
#define  OV0_VID_BUF5_BASE_ADRS__RESERVED_BIT31_28__SHIFT            0X1c
#define  OV0_VID_BUF_PITCH0_VALUE__OV0_PITCH_VALUE__SHIFT            0X4
#define  OV0_VID_BUF_PITCH0_VALUE__OV0_PITCH_SKIP_LINES__SHIFT       0X1a
#define  OV0_VID_BUF_PITCH0_VALUE__OV0_PITCH_IN_TILES_LSBS__SHIFT    0X1c
#define  OV0_VID_BUF_PITCH1_VALUE__OV0_PITCH_VALUE__SHIFT            0X4
#define  OV0_VID_BUF_PITCH1_VALUE__OV0_PITCH_SKIP_LINES__SHIFT       0X1a
#define  OV0_VID_BUF_PITCH1_VALUE__OV0_PITCH_IN_TILES_LSBS__SHIFT    0X1c
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_BUF_NUM__SHIFT                0X0
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_REPEAT_FIELD__SHIFT           0X3
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_BUF_ODD__SHIFT                0X4
#define  OV0_AUTO_FLIP_CNTRL__OV0_IGNORE_REPEAT_FIELD__SHIFT         0X5
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_EOF_TOGGLE__SHIFT             0X6
#define  OV0_AUTO_FLIP_CNTRL__OV0_VID_PORT_SELECT__SHIFT             0X8
#define  OV0_AUTO_FLIP_CNTRL__OV0_P1_FIRST_LINE_EVEN__SHIFT          0X10
#define  OV0_AUTO_FLIP_CNTRL__OV0_SHIFT_EVEN_DOWN__SHIFT             0X12
#define  OV0_AUTO_FLIP_CNTRL__OV0_SHIFT_ODD_DOWN__SHIFT              0X13
#define  OV0_AUTO_FLIP_CNTRL__OV0_FIELD_POL_SOURCE__SHIFT            0X17
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT__SHIFT               0X0
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_PNTR__SHIFT          0X18
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_LEN_M1__SHIFT        0X1c
#define  OV0_SUBMIT_HISTORY__OV0_NEXT_BUF_NUM__SHIFT                 0X0
#define  OV0_SUBMIT_HISTORY__OV0_NEXT_IS_ODD__SHIFT                  0X4
#define  OV0_SUBMIT_HISTORY__OV0_CURR_BUF_NUM__SHIFT                 0X8
#define  OV0_SUBMIT_HISTORY__OV0_CURR_IS_ODD__SHIFT                  0Xc
#define  OV0_SUBMIT_HISTORY__OV0_PREV_BUF_NUM__SHIFT                 0X10
#define  OV0_SUBMIT_HISTORY__OV0_PREV_IS_ODD__SHIFT                  0X14
#define  OV0_H_INC__OV0_P1_H_INC__SHIFT                              0X0
#define  OV0_H_INC__OV0_P23_H_INC__SHIFT                             0X10
#define  OV0_STEP_BY__OV0_P1_H_STEP_BY__SHIFT                        0X0
#define  OV0_STEP_BY__OV0_P1_PREDWNSC_RATIO__SHIFT                   0X4
#define  OV0_STEP_BY__OV0_P23_H_STEP_BY__SHIFT                       0X8
#define  OV0_STEP_BY__OV0_P23_PREDWNSC_RATIO__SHIFT                  0Xc
#define  OV0_P1_H_ACCUM_INIT__OV0_P1_H_ACCUM_INIT__SHIFT             0Xf
#define  OV0_P1_H_ACCUM_INIT__OV0_PRESHIFT_P1_TO__SHIFT              0X1c
#define  OV0_P23_H_ACCUM_INIT__OV0_P23_H_ACCUM_INIT__SHIFT           0Xf
#define  OV0_P23_H_ACCUM_INIT__OV0_PRESHIFT_P23_TO__SHIFT            0X1c
#define  OV0_P1_X_START_END__OV0_P1_X_END__SHIFT                     0X0
#define  OV0_P1_X_START_END__OV0_P1_X_START__SHIFT                   0X10
#define  OV0_P2_X_START_END__OV0_P2_X_END__SHIFT                     0X0
#define  OV0_P2_X_START_END__OV0_P2_X_START__SHIFT                   0X10
#define  OV0_P3_X_START_END__OV0_P3_X_END__SHIFT                     0X0
#define  OV0_P3_X_START_END__OV0_P3_X_START__SHIFT                   0X10
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_HORZ_Y__SHIFT               0X0
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_HORZ_UV__SHIFT              0X1
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_VERT_Y__SHIFT               0X2
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_VERT_UV__SHIFT              0X3
#define  OV0_FOUR_TAP_COEF_0__OV0_COEF_0TH_TAP__SHIFT                0X0
#define  OV0_FOUR_TAP_COEF_0__OV0_COEF_1ST_TAP__SHIFT                0X8
#define  OV0_FOUR_TAP_COEF_0__OV0_COEF_2ND_TAP__SHIFT                0X10
#define  OV0_FOUR_TAP_COEF_0__OV0_COEF_3RD_TAP__SHIFT                0X18
#define  OV0_FOUR_TAP_COEF_1__OV0_COEF_0TH_TAP__SHIFT                0X0
#define  OV0_FOUR_TAP_COEF_1__OV0_COEF_1ST_TAP__SHIFT                0X8
#define  OV0_FOUR_TAP_COEF_1__OV0_COEF_2ND_TAP__SHIFT                0X10
#define  OV0_FOUR_TAP_COEF_1__OV0_COEF_3RD_TAP__SHIFT                0X18
#define  OV0_FOUR_TAP_COEF_2__OV0_COEF_0TH_TAP__SHIFT                0X0
#define  OV0_FOUR_TAP_COEF_2__OV0_COEF_1ST_TAP__SHIFT                0X8
#define  OV0_FOUR_TAP_COEF_2__OV0_COEF_2ND_TAP__SHIFT                0X10
#define  OV0_FOUR_TAP_COEF_2__OV0_COEF_3RD_TAP__SHIFT                0X18
#define  OV0_FOUR_TAP_COEF_3__OV0_COEF_0TH_TAP__SHIFT                0X0
#define  OV0_FOUR_TAP_COEF_3__OV0_COEF_1ST_TAP__SHIFT                0X8
#define  OV0_FOUR_TAP_COEF_3__OV0_COEF_2ND_TAP__SHIFT                0X10
#define  OV0_FOUR_TAP_COEF_3__OV0_COEF_3RD_TAP__SHIFT                0X18
#define  OV0_FOUR_TAP_COEF_4__OV0_COEF_0TH_TAP__SHIFT                0X0
#define  OV0_FOUR_TAP_COEF_4__OV0_COEF_1ST_TAP__SHIFT                0X8
#define  OV0_FOUR_TAP_COEF_4__OV0_COEF_2ND_TAP__SHIFT                0X10
#define  OV0_FOUR_TAP_COEF_4__OV0_COEF_3RD_TAP__SHIFT                0X18
#define  OV0_FLAG_CNTRL__OV0_HI_PRI_MCREQ__SHIFT                     0X0
#define  OV0_FLAG_CNTRL__OV0_HI_PRI_FORCE__SHIFT                     0X8
#define  OV0_FLAG_CNTRL__OV0_LUMA_10BIT_EN__SHIFT                    0Xc
#define  OV0_FLAG_CNTRL__OV0_CHROMA_10BIT_EN__SHIFT                  0Xd
#define  OV0_SLICE_CNTL__OV0_SLICE_LAST_LINE__SHIFT                  0X0
#define  OV0_SLICE_CNTL__OV0_SLICEDONE_STAT__SHIFT                   0X1e
#define  OV0_SLICE_CNTL__OV0_MPEG_EOF_TOGGLE__SHIFT                  0X1f
#define  OV0_VID_KEY_CLR_LOW__OV0_VID_KEY_Cb_BLUE_LOW__SHIFT         0X0
#define  OV0_VID_KEY_CLR_LOW__OV0_VID_KEY_Y_GREEN_LOW__SHIFT         0Xa
#define  OV0_VID_KEY_CLR_LOW__OV0_VID_KEY_Cr_RED_LOW__SHIFT          0X14
#define  OV0_VID_KEY_CLR_HIGH__OV0_VID_KEY_Cb_BLUE_HIGH__SHIFT       0X0
#define  OV0_VID_KEY_CLR_HIGH__OV0_VID_KEY_Y_GREEN_HIGH__SHIFT       0Xa
#define  OV0_VID_KEY_CLR_HIGH__OV0_VID_KEY_Cr_RED_HIGH__SHIFT        0X14
#define  OV0_GRPH_KEY_CLR_LOW__OV0_GRPH_KEY_BLUE_LOW__SHIFT          0X0
#define  OV0_GRPH_KEY_CLR_LOW__OV0_GRPH_KEY_GREEN_LOW__SHIFT         0X8
#define  OV0_GRPH_KEY_CLR_LOW__OV0_GRPH_KEY_RED_LOW__SHIFT           0X10
#define  OV0_GRPH_KEY_CLR_LOW__OV0_GRPH_KEY_ALPHA_LOW__SHIFT         0X18
#define  OV0_GRPH_KEY_CLR_HIGH__OV0_GRPH_KEY_BLUE_HIGH__SHIFT        0X0
#define  OV0_GRPH_KEY_CLR_HIGH__OV0_GRPH_KEY_GREEN_HIGH__SHIFT       0X8
#define  OV0_GRPH_KEY_CLR_HIGH__OV0_GRPH_KEY_RED_HIGH__SHIFT         0X10
#define  OV0_GRPH_KEY_CLR_HIGH__OV0_GRPH_KEY_ALPHA_HIGH__SHIFT       0X18
#define  OV0_KEY_CNTL__OV0_VIDEO_KEY_FN__SHIFT                       0X0
#define  OV0_KEY_CNTL__OV0_GRAPHICS_KEY_FN__SHIFT                    0X4
#define  OV0_KEY_CNTL__OV0_CMP_MIX__SHIFT                            0X8
#define  OV0_TEST__OV0_MIN_OFFSET_EN__SHIFT                          0X1
#define  OV0_TEST__OV0_SUBPIC_ONLY__SHIFT                            0X3
#define  OV0_TEST__OV0_SWAP_UV__SHIFT                                0X5
#define  OV0_TEST__OV0_NOROUNDUP__SHIFT                              0X6
#define  OV0_TEST__OV0_4TH_LINE_RULE_EN__SHIFT                       0X8
#define  OV0_TEST__OV0_READ_BEHIND_SCAN_MARGIN__SHIFT                0X10
#define  OV0_ADAPTIVE_DEINT_OFFSET__OV0_BP_OFFSET__SHIFT             0X0
#define  OV0_ADAPTIVE_DEINT_OFFSET__OV0_4TH_LINE_RULE_OFFSET__SHIFT  0X4
#define  SUBPIC_CNTL__SUBPIC_ON__SHIFT                               0X0
#define  SUBPIC_CNTL__BTN_HLI_ON__SHIFT                              0X1
#define  SUBPIC_CNTL__SP_HORZ_MODE__SHIFT                            0X4
#define  SUBPIC_CNTL__SP_VERT_MODE__SHIFT                            0X5
#define  SUBPIC_CNTL__SP_ODD_FIELD__SHIFT                            0X8
#define  SUBPIC_CNTL__SP_BUF_SELECT__SHIFT                           0X9
#define  SUBPIC_CNTL__SP_NO_R_EDGE_BLEND__SHIFT                      0Xa
#define  SUBPIC_DEFCOLCON__BKGD_PIX_CON__SHIFT                       0X0
#define  SUBPIC_DEFCOLCON__PATT_PIX_CON__SHIFT                       0X4
#define  SUBPIC_DEFCOLCON__EMPH_PIX1_CON__SHIFT                      0X8
#define  SUBPIC_DEFCOLCON__EMPH_PIX2_CON__SHIFT                      0Xc
#define  SUBPIC_DEFCOLCON__BKGD_PIX_CLR__SHIFT                       0X10
#define  SUBPIC_DEFCOLCON__PATT_PIX_CLR__SHIFT                       0X14
#define  SUBPIC_DEFCOLCON__EMPH_PIX1_CLR__SHIFT                      0X18
#define  SUBPIC_DEFCOLCON__EMPH_PIX2_CLR__SHIFT                      0X1c
#define  SUBPIC_Y_X_START__SP_START_X__SHIFT                         0X0
#define  SUBPIC_Y_X_START__SP_START_Y__SHIFT                         0X10
#define  SUBPIC_Y_X_END__SP_END_X__SHIFT                             0X0
#define  SUBPIC_Y_X_END__SP_END_Y__SHIFT                             0X10
#define  SUBPIC_V_INC__SP_V_INC_FRAC__SHIFT                          0X4
#define  SUBPIC_V_INC__SP_V_INC_INT__SHIFT                           0X10
#define  SUBPIC_H_INC__SP_H_INC_FRAC__SHIFT                          0X4
#define  SUBPIC_H_INC__SP_H_INC_INT__SHIFT                           0X10
#define  SUBPIC_BUF0_OFFSET__SUBPIC_OFFSET0__SHIFT                   0X0
#define  SUBPIC_BUF1_OFFSET__SUBPIC_OFFSET1__SHIFT                   0X0
#define  SUBPIC_LC0_OFFSET__SUBPIC_LC0_OFFSET__SHIFT                 0X0
#define  SUBPIC_LC1_OFFSET__SUBPIC_LC1_OFFSET__SHIFT                 0X0
#define  SUBPIC_PITCH__SUBPIC_BUF_PITCH__SHIFT                       0X0
#define  SUBPIC_PITCH__SUBPIC_LC_PITCH__SHIFT                        0X10
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_BKGD_PIX_CON__SHIFT          0X0
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_PATT_PIX_CON__SHIFT          0X4
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_EMPH_PIX1_CON__SHIFT         0X8
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_EMPH_PIX2_CON__SHIFT         0Xc
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_BKGD_PIX_CLR__SHIFT          0X10
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_PATT_PIX_CLR__SHIFT          0X14
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_EMPH_PIX1_CLR__SHIFT         0X18
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_EMPH_PIX2_CLR__SHIFT         0X1c
#define  SUBPIC_BTN_HLI_Y_X_START__BTN_HLI_START_X__SHIFT            0X0
#define  SUBPIC_BTN_HLI_Y_X_START__BTN_HLI_START_Y__SHIFT            0X10
#define  SUBPIC_BTN_HLI_Y_X_END__BTN_HLI_END_X__SHIFT                0X0
#define  SUBPIC_BTN_HLI_Y_X_END__BTN_HLI_END_Y__SHIFT                0X10
#define  SUBPIC_PALETTE_INDEX__SP_PAL_ADDR__SHIFT                    0X0
#define  SUBPIC_PALETTE_DATA__SP_DATA__SHIFT                         0X0
#define  SUBPIC_0_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_0_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_0_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_1_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_1_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_1_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_2_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_2_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_2_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_3_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_3_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_3_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_4_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_4_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_4_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_5_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_5_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_5_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_6_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_6_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_6_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_7_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_7_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_7_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_8_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_8_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_8_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_9_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_9_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_9_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_A_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_A_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_A_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_B_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_B_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_B_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_C_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_C_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_C_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_D_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_D_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_D_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_E_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_E_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_E_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_F_PAL__SP_CB__SHIFT                                  0X0
#define  SUBPIC_F_PAL__SP_CR__SHIFT                                  0X8
#define  SUBPIC_F_PAL__SP_Y__SHIFT                                   0X10
#define  SUBPIC_H_ACCUM_INIT__SP_H_ACC_INIT_FRAC__SHIFT              0X4
#define  SUBPIC_H_ACCUM_INIT__SP_H_ACC_INIT_INT__SHIFT               0X10
#define  SUBPIC_V_ACCUM_INIT__SP_V_ACC_INIT_FRAC__SHIFT              0X4
#define  SUBPIC_V_ACCUM_INIT__SP_V_ACC_INIT_INT__SHIFT               0X10
#define  OV1_Y_X_START__OV1_X_START__SHIFT                           0X0
#define  OV1_Y_X_START__OV1_Y_START__SHIFT                           0X10
#define  OV1_Y_X_END__OV1_X_END__SHIFT                               0X0
#define  OV1_Y_X_END__OV1_Y_END__SHIFT                               0X10
#define  OV1_PIPELINE_CNTL__OV1_DISP_PIPE_DELAY__SHIFT               0X0
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH_PP__SHIFT                   0X0
#define  DISP_MISC_CNTL__SOFT_RESET_SUBPIC_PP__SHIFT                 0X1
#define  DISP_MISC_CNTL__SOFT_RESET_OV0_PP__SHIFT                    0X2
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH_SCLK__SHIFT                 0X4
#define  DISP_MISC_CNTL__SOFT_RESET_SUBPIC_SCLK__SHIFT               0X5
#define  DISP_MISC_CNTL__SOFT_RESET_OV0_SCLK__SHIFT                  0X6
#define  DISP_MISC_CNTL__SYNC_STRENGTH__SHIFT                        0X8
#define  DISP_MISC_CNTL__SYNC_PAD_FLOP_EN__SHIFT                     0Xa
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH2_PP__SHIFT                  0Xc
#define  DISP_MISC_CNTL__SOFT_RESET_HDCP_M9__SHIFT                   0Xe
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH2_SCLK__SHIFT                0Xf
#define  DISP_MISC_CNTL__SOFT_RESET_LVDS__SHIFT                      0X10
#define  DISP_MISC_CNTL__SOFT_RESET_TMDS__SHIFT                      0X11
#define  DISP_MISC_CNTL__SOFT_RESET_DIG_TMDS__SHIFT                  0X12
#define  DISP_MISC_CNTL__SOFT_RESET_TV__SHIFT                        0X13
#define  DISP_MISC_CNTL__PALETTE2_MEM_RD_MARGIN__SHIFT               0X14
#define  DISP_MISC_CNTL__PALETTE_MEM_RD_MARGIN__SHIFT                0X18
#define  DISP_MISC_CNTL__RMX_BUF_MEM_RD_MARGIN__SHIFT                0X1c
#define  DAC_MACRO_CNTL__DAC_WHITE_CNTL__SHIFT                       0X0
#define  DAC_MACRO_CNTL__DAC_BG_ADJ__SHIFT                           0X8
#define  DAC_MACRO_CNTL__DAC_PDWN_R__SHIFT                           0X10
#define  DAC_MACRO_CNTL__DAC_PDWN_G__SHIFT                           0X11
#define  DAC_MACRO_CNTL__DAC_PDWN_B__SHIFT                           0X12
#define  DISP_PWR_MAN__DISP_PWR_MAN_D3_CRTC_EN__SHIFT                0X0
#define  DISP_PWR_MAN__DISP2_PWR_MAN_D3_CRTC2_EN__SHIFT              0X4
#define  DISP_PWR_MAN__DISP_PWR_MAN_DPMS__SHIFT                      0X8
#define  DISP_PWR_MAN__DISP_D3_RST__SHIFT                            0X10
#define  DISP_PWR_MAN__DISP_D3_REG_RST__SHIFT                        0X11
#define  DISP_PWR_MAN__DISP_D3_GRPH_RST__SHIFT                       0X12
#define  DISP_PWR_MAN__DISP_D3_SUBPIC_RST__SHIFT                     0X13
#define  DISP_PWR_MAN__DISP_D3_OV0_RST__SHIFT                        0X14
#define  DISP_PWR_MAN__DISP_D1D2_GRPH_RST__SHIFT                     0X15
#define  DISP_PWR_MAN__DISP_D1D2_SUBPIC_RST__SHIFT                   0X16
#define  DISP_PWR_MAN__DISP_D1D2_OV0_RST__SHIFT                      0X17
#define  DISP_PWR_MAN__DIG_TMDS_ENABLE_RST__SHIFT                    0X18
#define  DISP_PWR_MAN__TV_ENABLE_RST__SHIFT                          0X19
#define  DISP_PWR_MAN__AUTO_PWRUP_EN__SHIFT                          0X1a
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_DISPENG__SHIFT              0X0
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_PALETTE__SHIFT              0X1
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_DAC__SHIFT                  0X2
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_SUBPIC__SHIFT               0X3
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_OV0SCALE__SHIFT             0X4
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_CLK__SHIFT                  0X5
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_DISP2ENG__SHIFT             0X8
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_PALETTE2__SHIFT             0X9
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH2_UNDERFLOW__SHIFT           0X10
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH2_UNDERFLOW_CLR__SHIFT       0X10
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR2_UNDERFLOW__SHIFT            0X11
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR2_UNDERFLOW_CLR__SHIFT        0X11
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH_UNDERFLOW__SHIFT            0X18
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH_UNDERFLOW_CLR__SHIFT        0X18
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR_UNDERFLOW__SHIFT             0X19
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR_UNDERFLOW_CLR__SHIFT         0X19
#define  DISP_TEST_DEBUG_CNTL__DISP_OV0_UNDERFLOW__SHIFT             0X1a
#define  DISP_TEST_DEBUG_CNTL__DISP_OV0_UNDERFLOW_CLR__SHIFT         0X1a
#define  DISP_TEST_DEBUG_CNTL__DISP_SUBPIC_UNDERFLOW__SHIFT          0X1b
#define  DISP_TEST_DEBUG_CNTL__DISP_SUBPIC_UNDERFLOW_CLR__SHIFT      0X1b
#define  DISP_TEST_DEBUG_CNTL__DISP_SUBPIC_FORCE_HI_PRI__SHIFT       0X1c
#define  DISP_HW_DEBUG_M6__DISP_HW_0_DEBUG__SHIFT                    0X0
#define  DISP_HW_DEBUG_M6__DISP_HW_1_DEBUG__SHIFT                    0X1
#define  DISP_HW_DEBUG_M6__DISP_HW_2_DEBUG__SHIFT                    0X2
#define  DISP_HW_DEBUG_M6__DISP_HW_3_DEBUG__SHIFT                    0X3
#define  DISP_HW_DEBUG_M6__DISP_HW_4_DEBUG__SHIFT                    0X4
#define  DISP_HW_DEBUG_M6__CRT2_DISP1_SEL__SHIFT                     0X5
#define  DISP_HW_DEBUG_M6__DISP_HW_6_DEBUG__SHIFT                    0X6
#define  DISP_HW_DEBUG_M6__DISP_HW_7_DEBUG__SHIFT                    0X7
#define  DISP_HW_DEBUG_M6__DISP_HW_8_DEBUG__SHIFT                    0X8
#define  DISP_HW_DEBUG_M6__DISP_HW_9_DEBUG__SHIFT                    0X9
#define  DISP_HW_DEBUG_M6__DISP_HW_A_DEBUG__SHIFT                    0Xa
#define  DISP_HW_DEBUG_M6__DISP_HW_B_DEBUG__SHIFT                    0Xb
#define  DISP_HW_DEBUG_M6__DISP_HW_C_DEBUG__SHIFT                    0Xc
#define  DISP_HW_DEBUG_M6__DISP_HW_D_DEBUG__SHIFT                    0Xd
#define  DISP_HW_DEBUG_M6__DISP_HW_E_DEBUG__SHIFT                    0Xe
#define  DISP_HW_DEBUG_M6__DISP_HW_F_DEBUG__SHIFT                    0Xf
#define  DISP_HW_DEBUG_M6__DISP_HW_10_DEBUG__SHIFT                   0X10
#define  DISP_HW_DEBUG_M6__DISP_HW_11_DEBUG__SHIFT                   0X11
#define  DISP_HW_DEBUG_M6__DISP_HW_12_DEBUG__SHIFT                   0X12
#define  DISP_HW_DEBUG_M6__DISP_HW_13_DEBUG__SHIFT                   0X13
#define  DISP_HW_DEBUG_M6__DISP_HW_14_DEBUG__SHIFT                   0X14
#define  DISP_HW_DEBUG_M6__DISP_HW_15_DEBUG__SHIFT                   0X15
#define  DISP_HW_DEBUG_M6__DISP_HW_16_DEBUG__SHIFT                   0X16
#define  DISP_HW_DEBUG_M6__DISP_HW_17_DEBUG__SHIFT                   0X17
#define  DISP_HW_DEBUG_M6__DISP_HW_18_DEBUG__SHIFT                   0X18
#define  DISP_HW_DEBUG_M6__DISP_HW_19_DEBUG__SHIFT                   0X19
#define  DISP_HW_DEBUG_M6__DISP_HW_1A_DEBUG__SHIFT                   0X1a
#define  DISP_HW_DEBUG_M6__DISP_HW_1B_DEBUG__SHIFT                   0X1b
#define  DISP_HW_DEBUG_M6__DISP_HW_1C_DEBUG__SHIFT                   0X1c
#define  DISP_HW_DEBUG_M6__DISP_HW_1D_DEBUG__SHIFT                   0X1d
#define  DISP_HW_DEBUG_M6__DISP_HW_1E_DEBUG__SHIFT                   0X1e
#define  DISP_HW_DEBUG_M6__DISP_HW_1F_DEBUG__SHIFT                   0X1f
#define  DAC_CRC_SIG1__DAC_CRC_SIG_B__SHIFT                          0X0
#define  DAC_CRC_SIG1__DAC_CRC_SIG_G__SHIFT                          0X10
#define  DAC_CRC_SIG2__DAC_CRC_SIG_R__SHIFT                          0X0
#define  DAC_CRC_SIG2__DAC_CRC_SIG_C__SHIFT                          0X10
#define  OV0_LIN_TRANS_A_M6__OV0_LIN_TRANS_Cb_R__SHIFT               0X4
#define  OV0_LIN_TRANS_A_M6__OV0_LIN_TRANS_Y_R__SHIFT                0X14
#define  OV0_LIN_TRANS_B_M6__OV0_LIN_TRANS_OFF_R__SHIFT              0X0
#define  OV0_LIN_TRANS_B_M6__OV0_LIN_TRANS_Cr_R__SHIFT               0X14
#define  OV0_LIN_TRANS_C_M6__OV0_LIN_TRANS_Cb_G__SHIFT               0X4
#define  OV0_LIN_TRANS_C_M6__OV0_LIN_TRANS_Y_G__SHIFT                0X14
#define  OV0_LIN_TRANS_D_M6__OV0_LIN_TRANS_OFF_G__SHIFT              0X0
#define  OV0_LIN_TRANS_D_M6__OV0_LIN_TRANS_Cr_G__SHIFT               0X14
#define  OV0_LIN_TRANS_E_M6__OV0_LIN_TRANS_Cb_B__SHIFT               0X4
#define  OV0_LIN_TRANS_E_M6__OV0_LIN_TRANS_Y_B__SHIFT                0X14
#define  OV0_LIN_TRANS_F_M6__OV0_LIN_TRANS_OFF_B__SHIFT              0X0
#define  OV0_LIN_TRANS_F_M6__OV0_LIN_TRANS_Cr_B__SHIFT               0X14
#define  OV0_GAMMA_0_F__OV0_GAMMA_0_F_OFFSET__SHIFT                  0X0
#define  OV0_GAMMA_0_F__OV0_GAMMA_0_F_SLOPE__SHIFT                   0X10
#define  OV0_GAMMA_10_1F__OV0_GAMMA_10_1F_OFFSET__SHIFT              0X0
#define  OV0_GAMMA_10_1F__OV0_GAMMA_10_1F_SLOPE__SHIFT               0X10
#define  OV0_GAMMA_20_3F__OV0_GAMMA_20_3F_OFFSET__SHIFT              0X0
#define  OV0_GAMMA_20_3F__OV0_GAMMA_20_3F_SLOPE__SHIFT               0X10
#define  OV0_GAMMA_40_7F__OV0_GAMMA_40_7F_OFFSET__SHIFT              0X0
#define  OV0_GAMMA_40_7F__OV0_GAMMA_40_7F_SLOPE__SHIFT               0X10
#define  OV0_GAMMA_380_3BF__OV0_GAMMA_380_3BF_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_380_3BF__OV0_GAMMA_380_3BF_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_3C0_3FF__OV0_GAMMA_3C0_3FF_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_3C0_3FF__OV0_GAMMA_3C0_3FF_SLOPE__SHIFT           0X10
#define  DISP_MERGE_CNTL__DISP_ALPHA_MODE__SHIFT                     0X0
#define  DISP_MERGE_CNTL__DISP_ALPHA_INV__SHIFT                      0X2
#define  DISP_MERGE_CNTL__DISP_ALPHA_PREMULT__SHIFT                  0X3
#define  DISP_MERGE_CNTL__DISP_RGB_OFFSET_EN__SHIFT                  0X8
#define  DISP_MERGE_CNTL__DISP_GRPH_ALPHA__SHIFT                     0X10
#define  DISP_MERGE_CNTL__DISP_OV0_ALPHA__SHIFT                      0X18
#define  DISP_OUTPUT_CNTL__DISP_DAC_SOURCE__SHIFT                    0X0
#define  DISP_OUTPUT_CNTL__DISP_RMX_SOURCE__SHIFT                    0X8
#define  DISP_OUTPUT_CNTL__DISP_RMX_DITH_EN__SHIFT                   0Xa
#define  DISP_OUTPUT_CNTL__DISP_TV_EVEN_FLAG_CNTL__SHIFT             0X1b
#define  DISP2_MERGE_CNTL__DISP2_RGB_OFFSET_EN__SHIFT                0X8
#define  DAC_CRC2_SIG1__DAC_CRC2_SIG_B__SHIFT                        0X0
#define  DAC_CRC2_SIG1__DAC_CRC2_SIG_G__SHIFT                        0X10
#define  DAC_CRC2_SIG2__DAC_CRC2_SIG_R__SHIFT                        0X0
#define  DAC_CRC2_SIG2__DAC_CRC2_SIG_C__SHIFT                        0X10
#define  RMX_HORZ_PHASE__RMX_HORZ_START_PHASE__SHIFT                 0X0
#define  RMX_HORZ_PHASE__RMX_H_ACC_INIT__SHIFT                       0Xc
#define  RMX_HORZ_PHASE__RMX_V_ACC_INIT__SHIFT                       0Xd
#define  RMX_HORZ_PHASE__RMX_VERT_START_PHASE__SHIFT                 0X10
#define  RMX_HORZ_PHASE__RMX_VERT_HALF_START_PHASE_EN__SHIFT         0X1c
#define  RMX_HORZ_PHASE__RMX_VERT_START_PHASE_OVERFLOW_EN__SHIFT     0X1d
#define  RMX_HORZ_PHASE__RMX_HORZ_HALF_START_PHASE_EN__SHIFT         0X1e
#define  RMX_HORZ_PHASE__RMX_HORZ_START_PHASE_OVERFLOW_EN__SHIFT     0X1f
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_STAT__SHIFT              0X0
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_AK__SHIFT                0X0
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_POL__SHIFT               0X1
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_MASK__SHIFT              0X2
#define  HDCP_GEN_CNTL__HOT_PLUG_AFFECTS_HDCP_EN__SHIFT              0X3
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED__SHIFT                       0X4
#define  HDCP_GEN_CNTL__HDCP_RESET__SHIFT                            0X5
#define  HDCP_GEN_CNTL__HDCP_I2C_SCL_DRIVE_EN__SHIFT                 0X6
#define  HDCP_GEN_CNTL__HDCP_I2C_SDA_DRIVE_EN__SHIFT                 0X7
#define  HDCP_GEN_CNTL__HDCP_I2C_TIME_LIMIT__SHIFT                   0X8
#define  HDCP_GEN_CNTL__HDCP_I2C_PRESCALE__SHIFT                     0X10
#define  HDCP_CONTROL__HDCP_UPSTREAM_ADDRESS__SHIFT                  0X0
#define  HDCP_DATA__HDCP_UPSTREAM_DATA__SHIFT                        0X0
#define  HDCP_DEBUG_R2__HDCP_DEBUG_EN__SHIFT                         0X0
#define  HDCP_DEBUG_R2__I2C_CNTL_REGS_AFFECT_HDCP_I2C__SHIFT         0X1
#define  HDCP_DEBUG_R2__SW_CAN_QUEUE_I2C_GO__SHIFT                   0X2
#define  HDCP_DEBUG_R2__USE_HDCP_I2C_SHORT_READS__SHIFT              0X3
#define  HDCP_DEBUG_R2__HDCP_MODE__SHIFT                             0X4
#define  HDCP_DEBUG_R2__HDCP_HOTPLUG_SEL_BYPASS_EN__SHIFT            0X5
#define  HDCP_DEBUG_R2__HDCP_HOTPLUG_SELECT__SHIFT                   0X6
#define  HDCP_DEBUG_R2__HDCP_DEBUG_BIT7__SHIFT                       0X7
#define  HDCP_DEBUG_R2__HDCP_DEBUG_ADDR__SHIFT                       0X8
#define  HDCP_DEBUG_R2__HDCP_DEBUG_DATA__SHIFT                       0X10
#define  CLOCK_CNTL_INDEX_M6__PLL_ADDR__SHIFT                        0X0
#define  CLOCK_CNTL_INDEX_M6__PLL_WR_EN__SHIFT                       0X7
#define  CLOCK_CNTL_INDEX_M6__PPLL_DIV_SEL__SHIFT                    0X8
#define  CLOCK_CNTL_DATA__PLL_DATA__SHIFT                            0X0
#define  PPLL_DIV_0__PPLL_FB0_DIV__SHIFT                             0X0
#define  PPLL_DIV_0__PPLL_ATOMIC_UPDATE_W__SHIFT                     0Xf
#define  PPLL_DIV_0__PPLL_ATOMIC_UPDATE_R__SHIFT                     0Xf
#define  PPLL_DIV_0__PPLL_POST0_DIV__SHIFT                           0X10
#define  PPLL_DIV_1__PPLL_FB1_DIV__SHIFT                             0X0
#define  PPLL_DIV_1__PPLL_ATOMIC_UPDATE_W__SHIFT                     0Xf
#define  PPLL_DIV_1__PPLL_ATOMIC_UPDATE_R__SHIFT                     0Xf
#define  PPLL_DIV_1__PPLL_POST1_DIV__SHIFT                           0X10
#define  PPLL_DIV_2__PPLL_FB2_DIV__SHIFT                             0X0
#define  PPLL_DIV_2__PPLL_ATOMIC_UPDATE_W__SHIFT                     0Xf
#define  PPLL_DIV_2__PPLL_ATOMIC_UPDATE_R__SHIFT                     0Xf
#define  PPLL_DIV_2__PPLL_POST2_DIV__SHIFT                           0X10
#define  PPLL_DIV_3__PPLL_FB3_DIV__SHIFT                             0X0
#define  PPLL_DIV_3__PPLL_ATOMIC_UPDATE_W__SHIFT                     0Xf
#define  PPLL_DIV_3__PPLL_ATOMIC_UPDATE_R__SHIFT                     0Xf
#define  PPLL_DIV_3__PPLL_POST3_DIV__SHIFT                           0X10
#define  HTOTAL_CNTL__HTOT_PIX_SLIP__SHIFT                           0X0
#define  HTOTAL_CNTL__HTOT_VCLK_SLIP__SHIFT                          0X8
#define  HTOTAL_CNTL__HTOT_PPLL_SLIP__SHIFT                          0X10
#define  HTOTAL_CNTL__HTOT_CNTL_EDGE__SHIFT                          0X18
#define  HTOTAL_CNTL__HTOT_CNTL_VGA_EN__SHIFT                        0X1c
#define  PLL_TEST_CNTL_M6__TST_SRC_SEL__SHIFT                        0X0
#define  PLL_TEST_CNTL_M6__TST_SRC_INV__SHIFT                        0X7
#define  PLL_TEST_CNTL_M6__TST_DIVIDERS__SHIFT                       0X8
#define  PLL_TEST_CNTL_M6__PLL_MASK_READ_B__SHIFT                    0X9
#define  PLL_TEST_CNTL_M6__TESTCLK_MUX_SEL__SHIFT                    0Xc
#define  PLL_TEST_CNTL_M6__ANALOG_MON__SHIFT                         0Xf
#define  PLL_TEST_CNTL_M6__TEST_COUNT__SHIFT                         0X18
#define  P2PLL_DIV_0__P2PLL_FB_DIV__SHIFT                            0X0
#define  P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_W__SHIFT                   0Xf
#define  P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_R__SHIFT                   0Xf
#define  P2PLL_DIV_0__P2PLL_POST_DIV__SHIFT                          0X10
#define  HTOTAL2_CNTL__HTOT2_PIX_SLIP__SHIFT                         0X0
#define  HTOTAL2_CNTL__HTOT2_PIX2CLK_SLIP__SHIFT                     0X8
#define  HTOTAL2_CNTL__HTOT2_P2PLL_SLIP__SHIFT                       0X10
#define  HTOTAL2_CNTL__HTOT2_CNTL_EDGE__SHIFT                        0X18
#define  HTOTAL2_CNTL__HTOT2_CNTL_UPDATE__SHIFT                      0X1c
#define  DAC_CNTL2__DAC_CLK_SEL__SHIFT                               0X0
#define  DAC_CNTL2__DAC2_CLK_SEL__SHIFT                              0X1
#define  DAC_CNTL2__PALETTE_ACCESS_CNTL__SHIFT                       0X5
#define  DAC_CNTL2__DAC2_CMP_EN__SHIFT                               0X7
#define  DAC_CNTL2__DAC2_CMP_OUT_R__SHIFT                            0X8
#define  DAC_CNTL2__DAC2_CMP_OUT_G__SHIFT                            0X9
#define  DAC_CNTL2__DAC2_CMP_OUT_B__SHIFT                            0Xa
#define  DAC_CNTL2__DAC2_CMP_OUTPUT__SHIFT                           0Xb
#define  DAC_CNTL2__DAC2_EXPAND_MODE__SHIFT                          0Xe
#define  DAC_CNTL2__CRT2_SENSE__SHIFT                                0X10
#define  DAC_CNTL2__CRT2_DETECTION_ON__SHIFT                         0X11
#define  DAC_CNTL2__DAC_CRC2_CONT_EN__SHIFT                          0X12
#define  DAC_CNTL2__DAC_CRC2_EN__SHIFT                               0X13
#define  DAC_CNTL2__DAC_CRC2_FIELD__SHIFT                            0X14
#define  DAC_CNTL2__DAC2_LUT_COUNTER_LIMIT__SHIFT                    0X15
#define  TV_MASTER_CNTL__TV_ASYNC_RST__SHIFT                         0X0
#define  TV_MASTER_CNTL__CRT_ASYNC_RST__SHIFT                        0X1
#define  TV_MASTER_CNTL__RESTART_PHASE_FIX__SHIFT                    0X3
#define  TV_MASTER_CNTL__TV_FIFO_ASYNC_RST__SHIFT                    0X4
#define  TV_MASTER_CNTL__MV_BP_LEVEL_FIX_EN__SHIFT                   0X5
#define  TV_MASTER_CNTL__EXTRA_BIT_ONE_0__SHIFT                      0X6
#define  TV_MASTER_CNTL__CRT_FIFO_CE_EN__SHIFT                       0X9
#define  TV_MASTER_CNTL__TV_FIFO_CE_EN__SHIFT                        0Xa
#define  TV_MASTER_CNTL__RE_SYNC_NOW_SEL__SHIFT                      0Xe
#define  TV_MASTER_CNTL__EXTRA_BIT_ZERO_1__SHIFT                     0X10
#define  TV_MASTER_CNTL__EXTRA_BIT_ONE_1__SHIFT                      0X11
#define  TV_MASTER_CNTL__EXTRA_BIT_ZERO_2__SHIFT                     0X12
#define  TV_MASTER_CNTL__EXTRA_BIT_ONE_2__SHIFT                      0X13
#define  TV_MASTER_CNTL__TVCLK_ALWAYS_ONb__SHIFT                     0X1e
#define  TV_MASTER_CNTL__TV_ON__SHIFT                                0X1f
#define  TV_RGB_CNTL__UV_DITHER_EN__SHIFT                            0X2
#define  TV_RGB_CNTL__SWITCH_TO_BLUE__SHIFT                          0X4
#define  TV_RGB_CNTL__RGB_DITHER_EN__SHIFT                           0X5
#define  TV_RGB_CNTL__RGB_SRC_SEL__SHIFT                             0X8
#define  TV_RGB_CNTL__RGB_CONVERT_BY_PASS__SHIFT                     0Xa
#define  TV_RGB_CNTL__RE_SYNC_NOW_POS__SHIFT                         0Xb
#define  TV_RGB_CNTL__IGNORE_ODD_LINES__SHIFT                        0Xd
#define  TV_RGB_CNTL__DSP_VCOUNT_RST__SHIFT                          0Xe
#define  TV_RGB_CNTL__DSP2_VCOUNT_RST__SHIFT                         0Xf
#define  TV_RGB_CNTL__UVRAM_READ_MARGIN__SHIFT                       0X10
#define  TV_RGB_CNTL__FIFORAM_FFMACRO_READ_MARGIN__SHIFT             0X14
#define  TV_RGB_CNTL__RGB_ATTEN_SEL__SHIFT                           0X18
#define  TV_RGB_CNTL__RGB_ATTEN_VAL__SHIFT                           0X1c
#define  TV_SYNC_CNTL__SYNC_OE__SHIFT                                0X0
#define  TV_SYNC_CNTL__SYNC_OUT__SHIFT                               0X1
#define  TV_SYNC_CNTL__SYNC_IN__SHIFT                                0X2
#define  TV_SYNC_CNTL__SYNC_PUB__SHIFT                               0X3
#define  TV_SYNC_CNTL__SYNC_PD__SHIFT                                0X4
#define  TV_SYNC_CNTL__TV_SYNC_IO_DRIVE__SHIFT                       0X5
#define  TV_SYNC_CNTL__SYNC_MX__SHIFT                                0X8
#define  TV_HTOTAL__D_HTOTAL__SHIFT                                  0X0
#define  TV_HDISP__D_HDISP__SHIFT                                    0X0
#define  TV_HSTART__D_HSTART__SHIFT                                  0X0
#define  TV_HCOUNT__D_HCOUNT__SHIFT                                  0X0
#define  TV_VTOTAL__D_VTOTAL__SHIFT                                  0X0
#define  TV_VDISP__D_VDISP__SHIFT                                    0X0
#define  TV_VCOUNT__D_VCOUNT__SHIFT                                  0X0
#define  TV_FTOTAL__D_FTOTAL__SHIFT                                  0X0
#define  TV_FCOUNT__D_FCOUNT__SHIFT                                  0X0
#define  TV_FRESTART__D_FRESTART__SHIFT                              0X0
#define  TV_HRESTART__D_HRESTART__SHIFT                              0X0
#define  TV_VRESTART__D_VRESTART__SHIFT                              0X0
#define  TV_HOST_READ_DATA__HOST_RD_DATA_W0__SHIFT                   0X0
#define  TV_HOST_READ_DATA__HOST_RD_DATA_W1__SHIFT                   0X10
#define  TV_HOST_WRITE_DATA__HOST_WT_DATA_W0__SHIFT                  0X0
#define  TV_HOST_WRITE_DATA__HOST_WT_DATA_W1__SHIFT                  0X10
#define  TV_HOST_RD_WT_CNTL__HOST_ADR__SHIFT                         0X0
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_RD__SHIFT                     0Xc
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_RD_ACK__SHIFT                 0Xd
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_WT__SHIFT                     0Xe
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_WT_ACK__SHIFT                 0Xf
#define  TV_VSCALER_CNTL1__UV_INC__SHIFT                             0X0
#define  TV_VSCALER_CNTL1__UV_THINNER__SHIFT                         0X10
#define  TV_VSCALER_CNTL1__Y_W_EN__SHIFT                             0X18
#define  TV_VSCALER_CNTL1__Y_DEL_W_SIG__SHIFT                        0X1a
#define  TV_VSCALER_CNTL1__RESTART_FIELD__SHIFT                      0X1d
#define  TV_TIMING_CNTL__H_INC__SHIFT                                0X0
#define  TV_TIMING_CNTL__REQ_DELAY__SHIFT                            0X10
#define  TV_TIMING_CNTL__REQ_Y_FIRST__SHIFT                          0X13
#define  TV_TIMING_CNTL__MV_VBIPULSE_ENB__SHIFT                      0X14
#define  TV_TIMING_CNTL__FORCE_BURST_ALWAYS__SHIFT                   0X15
#define  TV_TIMING_CNTL__UV_POST_SCALE_BYPASS__SHIFT                 0X17
#define  TV_TIMING_CNTL__UV_OUTPUT_POST_SCALE__SHIFT                 0X18
#define  TV_VSCALER_CNTL2__DITHER_MODE__SHIFT                        0X0
#define  TV_VSCALER_CNTL2__Y_OUTPUT_DITHER_EN__SHIFT                 0X1
#define  TV_VSCALER_CNTL2__UV_OUTPUT_DITHER_EN__SHIFT                0X2
#define  TV_VSCALER_CNTL2__UV_TO_BUF_DITHER_EN__SHIFT                0X3
#define  TV_VSCALER_CNTL2__UV_ACCUM_INIT__SHIFT                      0X18
#define  TV_Y_FALL_CNTL__Y_FALL_ACCUM_INIT__SHIFT                    0X0
#define  TV_Y_FALL_CNTL__Y_FALL_PING_PONG__SHIFT                     0X10
#define  TV_Y_FALL_CNTL__Y_COEF_EN__SHIFT                            0X11
#define  TV_Y_FALL_CNTL__Y_COEF_VALUE__SHIFT                         0X18
#define  TV_Y_RISE_CNTL__Y_RISE_ACCUM_INIT__SHIFT                    0X0
#define  TV_Y_RISE_CNTL__Y_RISE_PING_PONG__SHIFT                     0X10
#define  TV_Y_RISE_CNTL__MV_STRIPE_ENB__SHIFT                        0X11
#define  TV_Y_RISE_CNTL__MV_BPPULSE_ENB__SHIFT                       0X12
#define  TV_Y_RISE_CNTL__MV_ZONE_1_PHASE__SHIFT                      0X14
#define  TV_Y_RISE_CNTL__MV_ZONE_2_PHASE__SHIFT                      0X15
#define  TV_Y_RISE_CNTL__MV_ZONE_3_PHASE__SHIFT                      0X16
#define  TV_Y_SAW_TOOTH_CNTL__Y_SAW_TOOTH_AMP__SHIFT                 0X0
#define  TV_Y_SAW_TOOTH_CNTL__Y_SAW_TOOTH_SLOPE__SHIFT               0X10
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_EN__SHIFT                  0X0
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_FLAT__SHIFT                0X1
#define  TV_UPSAMP_AND_GAIN_CNTL__UVUPSAMP_EN__SHIFT                 0X2
#define  TV_UPSAMP_AND_GAIN_CNTL__UVUPSAMP_FLAT__SHIFT               0X3
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_WINDOW_CNTL__SHIFT         0X4
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_COEF_SEL__SHIFT            0X5
#define  TV_UPSAMP_AND_GAIN_CNTL__Y_BREAK_EN__SHIFT                  0X8
#define  TV_UPSAMP_AND_GAIN_CNTL__UV_BREAK_EN__SHIFT                 0Xa
#define  TV_GAIN_LIMIT_SETTINGS__Y_GAIN_LIMIT__SHIFT                 0X0
#define  TV_GAIN_LIMIT_SETTINGS__UV_GAIN_LIMIT__SHIFT                0X10
#define  TV_LINEAR_GAIN_SETTINGS__Y_GAIN__SHIFT                      0X0
#define  TV_LINEAR_GAIN_SETTINGS__UV_GAIN__SHIFT                     0X10
#define  TV_MODULATOR_CNTL1__YY_FILT_BLEND__SHIFT                    0X0
#define  TV_MODULATOR_CNTL1__YFLT_EN__SHIFT                          0X2
#define  TV_MODULATOR_CNTL1__UVFLT_EN__SHIFT                         0X3
#define  TV_MODULATOR_CNTL1__ALT_PHASE_EN__SHIFT                     0X6
#define  TV_MODULATOR_CNTL1__SYNC_TIP_LEVEL__SHIFT                   0X7
#define  TV_MODULATOR_CNTL1__SET_UP_LEVEL__SHIFT                     0X8
#define  TV_MODULATOR_CNTL1__BLANK_LEVEL__SHIFT                      0X10
#define  TV_MODULATOR_CNTL1__SLEW_RATE_LIMIT__SHIFT                  0X17
#define  TV_MODULATOR_CNTL1__FORCE_BLACK_WHITE__SHIFT                0X18
#define  TV_MODULATOR_CNTL1__MV_VSYNC_AMP__SHIFT                     0X1a
#define  TV_MODULATOR_CNTL1__MV_HSYNC_AMP__SHIFT                     0X1b
#define  TV_MODULATOR_CNTL1__CY_FILT_BLEND__SHIFT                    0X1c
#define  TV_MODULATOR_CNTL2__U_BURST_LEVEL__SHIFT                    0X0
#define  TV_MODULATOR_CNTL2__V_BURST_LEVEL__SHIFT                    0X10
#define  TV_MODULATOR_CNTL2__SETUP_DELAY__SHIFT                      0X1a
#define  TV_MV_MODE_CNTL__MV_AGC_CYC_MODE__SHIFT                     0X0
#define  TV_MV_MODE_CNTL__MV_AGC_CYC_TMODE_EN__SHIFT                 0X1
#define  TV_MV_MODE_CNTL__MV_AGC_AMPL_STEP__SHIFT                    0X2
#define  TV_MV_MODE_CNTL__MV_AGC_CLK_DEVIDE_SEL__SHIFT               0X6
#define  TV_MV_MODE_CNTL__MV_OVRB_EN__SHIFT                          0X7
#define  TV_MV_MODE_CNTL__MV_OVRB_LEVEL__SHIFT                       0X8
#define  TV_MV_STRIPE_CNTL__MV_LINE_1_PHASE__SHIFT                   0X0
#define  TV_MV_STRIPE_CNTL__MV_LINE_2_PHASE__SHIFT                   0X2
#define  TV_MV_STRIPE_CNTL__MV_LINE_3_PHASE__SHIFT                   0X4
#define  TV_MV_STRIPE_CNTL__MV_LINE_4_PHASE__SHIFT                   0X6
#define  TV_MV_STRIPE_CNTL__MV_LINE_5_PHASE__SHIFT                   0X8
#define  TV_MV_LEVEL_CNTL__MV_BLANK_LEVEL__SHIFT                     0X0
#define  TV_MV_LEVEL_CNTL__MV_SETUP_LEVEL__SHIFT                     0X8
#define  TV_MV_LEVEL_CNTL__MV_AGC_AMPL_A__SHIFT                      0X10
#define  TV_MV_LEVEL_CNTL__MV_AGC_AMPL_B__SHIFT                      0X18
#define  TV_MV_LEVEL_CNTL2__MV_AGC_AMPL_MAX__SHIFT                   0X0
#define  TV_MV_LEVEL_CNTL2__MV_BP_LEVEL__SHIFT                       0X8
#define  TV_PRE_DAC_MUX_CNTL__Y_RED_EN__SHIFT                        0X0
#define  TV_PRE_DAC_MUX_CNTL__C_GRN_EN__SHIFT                        0X1
#define  TV_PRE_DAC_MUX_CNTL__CMP_BLU_EN__SHIFT                      0X2
#define  TV_PRE_DAC_MUX_CNTL__DAC_DITHER_EN__SHIFT                   0X3
#define  TV_PRE_DAC_MUX_CNTL__RED_MX__SHIFT                          0X4
#define  TV_PRE_DAC_MUX_CNTL__GRN_MX__SHIFT                          0X8
#define  TV_PRE_DAC_MUX_CNTL__BLU_MX__SHIFT                          0Xc
#define  TV_PRE_DAC_MUX_CNTL__FORCE_DAC_DATA__SHIFT                  0X10
#define  TV_DAC_CNTL__NBLANK__SHIFT                                  0X0
#define  TV_DAC_CNTL__NHOLD__SHIFT                                   0X1
#define  TV_DAC_CNTL__PEDESTAL__SHIFT                                0X2
#define  TV_DAC_CNTL__DETECT__SHIFT                                  0X4
#define  TV_DAC_CNTL__CMPOUT__SHIFT                                  0X5
#define  TV_DAC_CNTL__BGSLEEP__SHIFT                                 0X6
#define  TV_DAC_CNTL__STD__SHIFT                                     0X8
#define  TV_DAC_CNTL__MON__SHIFT                                     0Xc
#define  TV_DAC_CNTL__BGADJ__SHIFT                                   0X10
#define  TV_DAC_CNTL__DACADJ__SHIFT                                  0X14
#define  TV_DAC_CNTL__RDACPD__SHIFT                                  0X18
#define  TV_DAC_CNTL__GDACPD__SHIFT                                  0X19
#define  TV_DAC_CNTL__BDACPD__SHIFT                                  0X1a
#define  TV_DAC_CNTL__RDACDET__SHIFT                                 0X1d
#define  TV_DAC_CNTL__GDACDET__SHIFT                                 0X1e
#define  TV_DAC_CNTL__BDACDET__SHIFT                                 0X1f
#define  TV_CRC_CNTL__V_COMP_DATA_EN__SHIFT                          0X0
#define  TV_CRC_CNTL__V_COMP_GATE__SHIFT                             0X2
#define  TV_CRC_CNTL__V_COMP_EN__SHIFT                               0X3
#define  TV_CRC_CNTL__RST_SUBC_ONRSTRT__SHIFT                        0X4
#define  TV_CRC_CNTL__CRC_TV_RSTRT_SEL__SHIFT                        0X5
#define  TV_VIDEO_PORT_SIG__CRC_SIG__SHIFT                           0X0
#define  TV_VBI_CC_CNTL__VBI_CC_DATA__SHIFT                          0X0
#define  TV_VBI_CC_CNTL__VBI_CC_WT__SHIFT                            0X18
#define  TV_VBI_CC_CNTL__VBI_CC_WT_ACK__SHIFT                        0X19
#define  TV_VBI_CC_CNTL__VBI_CC_HOLD__SHIFT                          0X1a
#define  TV_VBI_CC_CNTL__VBI_DECODE_EN__SHIFT                        0X1f
#define  TV_VBI_EDS_CNTL__VBI_EDS_DATA__SHIFT                        0X0
#define  TV_VBI_EDS_CNTL__VBI_EDS_WT__SHIFT                          0X18
#define  TV_VBI_EDS_CNTL__VBI_EDS_WT_ACK__SHIFT                      0X19
#define  TV_VBI_EDS_CNTL__VBI_EDS_HOLD__SHIFT                        0X1a
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_DATA0__SHIFT                   0X0
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_DATA1__SHIFT                   0X10
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_WT__SHIFT                      0X18
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_WT_ACK__SHIFT                  0X19
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_HOLD__SHIFT                    0X1a
#define  TV_VBI_DTO_CNTL__VBI_CC_DTO_P__SHIFT                        0X0
#define  TV_VBI_DTO_CNTL__VBI_20BIT_DTO_P__SHIFT                     0X10
#define  TV_VBI_LEVEL_CNTL__VBI_CC_LEVEL__SHIFT                      0X0
#define  TV_VBI_LEVEL_CNTL__VBI_20BIT_LEVEL__SHIFT                   0X8
#define  TV_VBI_LEVEL_CNTL__VBI_CLK_RUNIN_GAIN__SHIFT                0X10
#define  TV_UV_ADR__MAX_UV_ADR__SHIFT                                0X0
#define  TV_UV_ADR__TABLE1_BOT_ADR__SHIFT                            0X8
#define  TV_UV_ADR__TABLE3_TOP_ADR__SHIFT                            0X10
#define  TV_UV_ADR__MV_DECODE_EN__SHIFT                              0X18
#define  TV_UV_ADR__HCODE_TABLE_SEL__SHIFT                           0X19
#define  TV_UV_ADR__VCODE_TABLE_SEL__SHIFT                           0X1b
#define  TV_UV_ADR__MV_LINES_PER_STRIPE__SHIFT                       0X1d
#define  TV_UV_ADR__SWITCH_TABLE_REQ__SHIFT                          0X1f
#define  TV_VSYNC_DIFF_CNTL__VSYNC_DIFF_MEASURE_EN__SHIFT            0X0
#define  TV_VSYNC_DIFF_CNTL__VSYNC_RESTART_AT_LIMIT__SHIFT           0X1
#define  TV_VSYNC_DIFF_CNTL__VSYNC_HW_LOCK_EN__SHIFT                 0X2
#define  TV_VSYNC_DIFF_CNTL__VSYNC_HW_LOCK_TYPE__SHIFT               0X3
#define  TV_VSYNC_DIFF_CNTL__VSYNC_SLIP_REQ_EN__SHIFT                0X4
#define  TV_VSYNC_DIFF_CNTL__INVERT_LOCK_CNTL__SHIFT                 0X5
#define  TV_VSYNC_DIFF_CNTL__SLIP_DURING_HSYNC_ONLY__SHIFT           0X6
#define  TV_VSYNC_DIFF_CNTL__RESTART_TWICE__SHIFT                    0X7
#define  TV_VSYNC_DIFF_CNTL__DELAY_RESTART__SHIFT                    0X8
#define  TV_VSYNC_DIFF_LIMITS__DIFF_LIMIT_LOW__SHIFT                 0X0
#define  TV_VSYNC_DIFF_LIMITS__DIFF_LIMIT_HIGH__SHIFT                0X10
#define  TV_VSYNC_DIFF_RD_DATA__UPDATE_END_TOGGLE__SHIFT             0X0
#define  TV_VSYNC_DIFF_RD_DATA__VSYNC_DIFF__SHIFT                    0X1
#define  TV_VSYNC_DIFF_RD_DATA__VSYNC_DIFF_OVERFLOW__SHIFT           0Xd
#define  TV_VSYNC_DIFF_RD_DATA__TV_FIRST__SHIFT                      0Xe
#define  TV_VSYNC_DIFF_RD_DATA__UPDATE_START_TOGGLE__SHIFT           0Xf
#define  CP_RB_BASE__RB_BASE__SHIFT                                  0X2
#define  CP_RB_CNTL__RB_BUFSZ__SHIFT                                 0X0
#define  CP_RB_CNTL__RB_BLKSZ__SHIFT                                 0X8
#define  CP_RB_CNTL__BUF_SWAP__SHIFT                                 0X10
#define  CP_RB_CNTL__MAX_FETCH__SHIFT                                0X12
#define  CP_RB_CNTL__RB_NO_UPDATE__SHIFT                             0X1b
#define  CP_RB_CNTL__RB_RPTR_WR_ENA__SHIFT                           0X1f
#define  CP_RB_RPTR_ADDR__RB_RPTR_SWAP__SHIFT                        0X0
#define  CP_RB_RPTR_ADDR__RB_RPTR_ADDR__SHIFT                        0X2
#define  CP_RB_RPTR__RB_RPTR__SHIFT                                  0X0
#define  CP_RB_RPTR_WR__RB_RPTR_WR__SHIFT                            0X0
#define  CP_RB_WPTR__RB_WPTR__SHIFT                                  0X0
#define  CP_RB_WPTR_DELAY__PRE_WRITE_TIMER__SHIFT                    0X0
#define  CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT__SHIFT                    0X1c
#define  CP_IB_BASE__IB_BASE__SHIFT                                  0X2
#define  CP_IB_BUFSZ__IB_BUFSZ__SHIFT                                0X0
#define  CP_IB2_BASE__IB2_BASE__SHIFT                                0X2
#define  CP_IB2_BUFSZ__IB2_BUFSZ__SHIFT                              0X0
#define  CP_CSQ_CNTL__CSQ_CNT_PRIMARY_R2__SHIFT                      0X0
#define  CP_CSQ_CNTL__CSQ_CNT_INDIRECT_R2__SHIFT                     0X9
#define  CP_CSQ_CNTL__CSQ_CNT_INDIRECT2__SHIFT                       0X12
#define  CP_CSQ_CNTL__CSQ_MODE__SHIFT                                0X1c
#define  CP_CSQ_APER_PRIMARY__CP_CSQ_APER_PRIMARY__SHIFT             0X0
#define  CP_CSQ_APER_INDIRECT__CP_CSQ_APER_INDIRECT__SHIFT           0X0
#define  CP_CSQ_APER_INDIRECT2__CP_CSQ_APER_INDIRECT2__SHIFT         0X0
#define  CP_CSQ_MODE__INDIRECT2_START__SHIFT                         0X0
#define  CP_CSQ_MODE__INDIRECT1_START__SHIFT                         0X8
#define  CP_CSQ_MODE__CSQ_INDIRECT2_MODE__SHIFT                      0X1a
#define  CP_CSQ_MODE__CSQ_INDIRECT2_ENABLE__SHIFT                    0X1b
#define  CP_CSQ_MODE__CSQ_INDIRECT1_MODE__SHIFT                      0X1c
#define  CP_CSQ_MODE__CSQ_INDIRECT1_ENABLE__SHIFT                    0X1d
#define  CP_CSQ_MODE__CSQ_PRIMARY_MODE__SHIFT                        0X1e
#define  CP_CSQ_MODE__CSQ_PRIMARY_ENABLE__SHIFT                      0X1f
#define  CP_ME_CNTL__ME_STAT__SHIFT                                  0X0
#define  CP_ME_CNTL__ME_STATMUX__SHIFT                               0X10
#define  CP_ME_CNTL__ME_BUSY__SHIFT                                  0X1d
#define  CP_ME_CNTL__ME_MODE__SHIFT                                  0X1e
#define  CP_ME_CNTL__ME_STEP__SHIFT                                  0X1f
#define  CP_ME_RAM_ADDR__ME_RAM_ADDR__SHIFT                          0X0
#define  CP_ME_RAM_RADDR__ME_RAM_RADDR__SHIFT                        0X0
#define  CP_ME_RAM_DATAH__ME_RAM_DATAH__SHIFT                        0X0
#define  CP_ME_RAM_DATAL__ME_RAM_DATAL__SHIFT                        0X0
#define  CP_DEBUG__CP_DEBUG__SHIFT                                   0X0
#define  SCRATCH_REG0__SCRATCH_REG0__SHIFT                           0X0
#define  GUI_SCRATCH_REG0__SCRATCH_REG0__SHIFT                       0X0
#define  SCRATCH_REG1__SCRATCH_REG1__SHIFT                           0X0
#define  GUI_SCRATCH_REG1__SCRATCH_REG1__SHIFT                       0X0
#define  SCRATCH_REG2__SCRATCH_REG2__SHIFT                           0X0
#define  GUI_SCRATCH_REG2__SCRATCH_REG2__SHIFT                       0X0
#define  SCRATCH_REG3__SCRATCH_REG3__SHIFT                           0X0
#define  GUI_SCRATCH_REG3__SCRATCH_REG3__SHIFT                       0X0
#define  SCRATCH_REG4__SCRATCH_REG4__SHIFT                           0X0
#define  GUI_SCRATCH_REG4__SCRATCH_REG4__SHIFT                       0X0
#define  SCRATCH_REG5__SCRATCH_REG5__SHIFT                           0X0
#define  GUI_SCRATCH_REG5__SCRATCH_REG5__SHIFT                       0X0
#define  SCRATCH_REG6__SCRATCH_REG6__SHIFT                           0X0
#define  GUI_SCRATCH_REG6__SCRATCH_REG6__SHIFT                       0X0
#define  SCRATCH_REG7__SCRATCH_REG7__SHIFT                           0X0
#define  GUI_SCRATCH_REG7__SCRATCH_REG7__SHIFT                       0X0
#define  SCRATCH_UMSK__SCRATCH_UMSK_R2__SHIFT                        0X0
#define  SCRATCH_UMSK__SCRATCH_SWAP__SHIFT                           0X10
#define  SCRATCH_ADDR__SCRATCH_ADDR__SHIFT                           0X5
#define  DMA_GUI_TABLE_ADDR__CP_SYNC__SHIFT                          0X0
#define  DMA_GUI_TABLE_ADDR__TABLE_ADDR__SHIFT                       0X4
#define  DMA_GUI_SRC_ADDR__SRC_ADDR__SHIFT                           0X0
#define  DMA_GUI_DST_ADDR__DST_ADDR__SHIFT                           0X0
#define  DMA_GUI_COMMAND__BYTE_COUNT__SHIFT                          0X0
#define  DMA_GUI_COMMAND__SRC_SWAP__SHIFT                            0X16
#define  DMA_GUI_COMMAND__DST_SWAP__SHIFT                            0X18
#define  DMA_GUI_COMMAND__SAS__SHIFT                                 0X1a
#define  DMA_GUI_COMMAND__DAS__SHIFT                                 0X1b
#define  DMA_GUI_COMMAND__SAIC__SHIFT                                0X1c
#define  DMA_GUI_COMMAND__DAIC__SHIFT                                0X1d
#define  DMA_GUI_COMMAND__INTDIS__SHIFT                              0X1e
#define  DMA_GUI_COMMAND__EOL__SHIFT                                 0X1f
#define  DMA_GUI_STATUS__DTAQ_AVAIL__SHIFT                           0X0
#define  DMA_GUI_STATUS__LAST_TABLE_NUM__SHIFT                       0X8
#define  DMA_GUI_STATUS__CURRENT_TABLE_NUM__SHIFT                    0Xc
#define  DMA_GUI_STATUS__ABORT_EN__SHIFT                             0X14
#define  DMA_GUI_STATUS__ACTIVE__SHIFT                               0X15
#define  DMA_GUI_STATUS__SWAP__SHIFT                                 0X16
#define  DMA_GUI_ACT_DSCRPTR__TABLE_ADDR__SHIFT                      0X4
#define  CP_GUI_SRC_ADDR__CP_GUI_SRC_ADDR__SHIFT                     0X0
#define  CP_GUI_DST_ADDR__CP_GUI_DST_ADDR__SHIFT                     0X0
#define  CP_GUI_COMMAND__CP_GUI_COMMAND__SHIFT                       0X0
#define  DMA_VID_TABLE_ADDR__CP_SYNC__SHIFT                          0X0
#define  DMA_VID_TABLE_ADDR__TABLE_ADDR__SHIFT                       0X4
#define  DMA_VID_SRC_ADDR__SRC_ADDR__SHIFT                           0X0
#define  DMA_VID_DST_ADDR__DST_ADDR__SHIFT                           0X0
#define  DMA_VID_COMMAND__BYTE_COUNT__SHIFT                          0X0
#define  DMA_VID_COMMAND__SRC_SWAP__SHIFT                            0X16
#define  DMA_VID_COMMAND__DST_SWAP__SHIFT                            0X18
#define  DMA_VID_COMMAND__SAS__SHIFT                                 0X1a
#define  DMA_VID_COMMAND__DAS__SHIFT                                 0X1b
#define  DMA_VID_COMMAND__SAIC__SHIFT                                0X1c
#define  DMA_VID_COMMAND__DAIC__SHIFT                                0X1d
#define  DMA_VID_COMMAND__INTDIS__SHIFT                              0X1e
#define  DMA_VID_COMMAND__EOL__SHIFT                                 0X1f
#define  DMA_VID_STATUS__DTAQ_AVAIL__SHIFT                           0X0
#define  DMA_VID_STATUS__LAST_TABLE_NUM__SHIFT                       0X8
#define  DMA_VID_STATUS__CURRENT_TABLE_NUM__SHIFT                    0Xc
#define  DMA_VID_STATUS__ABORT_EN__SHIFT                             0X14
#define  DMA_VID_STATUS__ACTIVE__SHIFT                               0X15
#define  DMA_VID_STATUS__SWAP__SHIFT                                 0X16
#define  DMA_VID_ACT_DSCRPTR__TABLE_ADDR__SHIFT                      0X4
#define  CP_VID_SRC_ADDR__CP_VID_SRC_ADDR__SHIFT                     0X0
#define  CP_VID_DST_ADDR__CP_VID_DST_ADDR__SHIFT                     0X0
#define  CP_VID_COMMAND__CP_VID_COMMAND__SHIFT                       0X0
#define  CP_CSQ2_STAT__CSQ_WPTR_INDIRECT__SHIFT                      0X0
#define  CP_CSQ2_STAT__CSQ_RPTR_INDIRECT2__SHIFT                     0X9
#define  CP_CSQ2_STAT__CSQ_WPTR_INDIRECT2__SHIFT                     0X12
#define  CP_CSQ_ADDR__CSQ_ADDR_R2__SHIFT                             0X2
#define  CP_CSQ_DATA__CSQ_DATA__SHIFT                                0X0
#define  CP_CSQ_STAT__CSQ_RPTR_PRIMARY_R2__SHIFT                     0X0
#define  CP_CSQ_STAT__CSQ_WPTR_PRIMARY_R2__SHIFT                     0X9
#define  CP_CSQ_STAT__CSQ_RPTR_INDIRECT_R2__SHIFT                    0X12
#define  CP_STAT__MRU_BUSY__SHIFT                                    0X0
#define  CP_STAT__MWU_BUSY__SHIFT                                    0X1
#define  CP_STAT__RSIU_BUSY__SHIFT                                   0X2
#define  CP_STAT__RCIU_BUSY__SHIFT                                   0X3
#define  CP_STAT__CSF_PRIMARY_BUSY__SHIFT                            0X9
#define  CP_STAT__CSF_INDIRECT_BUSY__SHIFT                           0Xa
#define  CP_STAT__CSQ_PRIMARY_BUSY__SHIFT                            0Xb
#define  CP_STAT__CSQ_INDIRECT_BUSY__SHIFT                           0Xc
#define  CP_STAT__CSI_BUSY__SHIFT                                    0Xd
#define  CP_STAT__CSF_INDIRECT2_BUSY__SHIFT                          0Xe
#define  CP_STAT__CSQ_INDIRECT2_BUSY__SHIFT                          0Xf
#define  CP_STAT__GUIDMA_BUSY__SHIFT                                 0X1c
#define  CP_STAT__VIDDMA_BUSY__SHIFT                                 0X1d
#define  CP_STAT__CMDSTRM_BUSY__SHIFT                                0X1e
#define  CP_STAT__CP_BUSY__SHIFT                                     0X1f
#define  SE_PORT_DATA0__DATAPORT0__SHIFT                             0X0
#define  SE_PORT_DATA1__DATAPORT1__SHIFT                             0X0
#define  SE_PORT_DATA2__DATAPORT2__SHIFT                             0X0
#define  SE_PORT_DATA3__DATAPORT3__SHIFT                             0X0
#define  SE_PORT_DATA4__DATAPORT4__SHIFT                             0X0
#define  SE_PORT_DATA5__DATAPORT5__SHIFT                             0X0
#define  SE_PORT_DATA6__DATAPORT6__SHIFT                             0X0
#define  SE_PORT_DATA7__DATAPORT7__SHIFT                             0X0
#define  SE_PORT_DATA8__DATAPORT8__SHIFT                             0X0
#define  SE_PORT_DATA9__DATAPORT9__SHIFT                             0X0
#define  SE_PORT_DATA10__DATAPORT10__SHIFT                           0X0
#define  SE_PORT_DATA11__DATAPORT11__SHIFT                           0X0
#define  SE_PORT_DATA12__DATAPORT12__SHIFT                           0X0
#define  SE_PORT_DATA13__DATAPORT13__SHIFT                           0X0
#define  SE_PORT_DATA14__DATAPORT14__SHIFT                           0X0
#define  SE_PORT_DATA15__DATAPORT15__SHIFT                           0X0
#define  SE_PORT_IDX0__IDXPORT0__SHIFT                               0X0
#define  SE_PORT_IDX1__IDXPORT1__SHIFT                               0X0
#define  SE_PORT_IDX2__IDXPORT2__SHIFT                               0X0
#define  SE_PORT_IDX3__IDXPORT3__SHIFT                               0X0
#define  SE_PORT_IDX4__IDXPORT4__SHIFT                               0X0
#define  SE_PORT_IDX5__IDXPORT5__SHIFT                               0X0
#define  SE_PORT_IDX6__IDXPORT6__SHIFT                               0X0
#define  SE_PORT_IDX7__IDXPORT7__SHIFT                               0X0
#define  SE_PORT_IDX8__IDXPORT8__SHIFT                               0X0
#define  SE_PORT_IDX9__IDXPORT9__SHIFT                               0X0
#define  SE_PORT_IDX10__IDXPORT10__SHIFT                             0X0
#define  SE_PORT_IDX11__IDXPORT11__SHIFT                             0X0
#define  SE_PORT_IDX12__IDXPORT12__SHIFT                             0X0
#define  SE_PORT_IDX13__IDXPORT13__SHIFT                             0X0
#define  SE_PORT_IDX14__IDXPORT14__SHIFT                             0X0
#define  SE_PORT_IDX15__IDXPORT15__SHIFT                             0X0
#define  SE_VAP_CNTL__TCL_ENA__SHIFT                                 0X0
#define  SE_VAP_CNTL__PROG_VTX_SHADER_ENA__SHIFT                     0X2
#define  SE_VAP_CNTL__PER_VTX_MTX_SEL_ENA__SHIFT                     0X3
#define  SE_VAP_CNTL__SINGLE_BUF_STATE_ENA__SHIFT                    0X4
#define  SE_VAP_CNTL__FORCE_W_TO_ONE__SHIFT                          0X10
#define  SE_VAP_CNTL__D3D_TEX_DEFAULT__SHIFT                         0X11
#define  SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT                          0X12
#define  SE_VAP_CNTL__DX_CLIP_SPACE_DEF__SHIFT                       0X16
#define  SE_VF_CNTL__PRIM_TYPE__SHIFT                                0X0
#define  SE_VF_CNTL__PRIM_WALK__SHIFT                                0X4
#define  SE_VF_CNTL__COLOR_ORDER__SHIFT                              0X6
#define  SE_VF_CNTL__TCL_OUTPUT_CTL_ENA__SHIFT                       0X9
#define  SE_VF_CNTL__PROG_STREAM_ENA__SHIFT                          0Xa
#define  SE_VF_CNTL__INDEX_SIZE__SHIFT                               0Xb
#define  SE_VF_CNTL__NUM_VERTICES__SHIFT                             0X10
#define  SE_VTX_FMT_0__VTX_Z0_PRESENT__SHIFT                         0X0
#define  SE_VTX_FMT_0__VTX_W0_PRESENT__SHIFT                         0X1
#define  SE_VTX_FMT_0__VTX_BLEND_WEIGHT_CNT__SHIFT                   0X2
#define  SE_VTX_FMT_0__VTX_PV_MTX_SEL_PRESENT__SHIFT                 0X5
#define  SE_VTX_FMT_0__VTX_N0_PRESENT__SHIFT                         0X6
#define  SE_VTX_FMT_0__VTX_PT_SIZE_PRESENT__SHIFT                    0X7
#define  SE_VTX_FMT_0__VTX_DISCRETE_FOG_PRESENT__SHIFT               0X8
#define  SE_VTX_FMT_0__VTX_SHININESS_0_PRESENT__SHIFT                0X9
#define  SE_VTX_FMT_0__VTX_SHININESS_1_PRESENT__SHIFT                0Xa
#define  SE_VTX_FMT_0__VTX_COLOR_0_FMT__SHIFT                        0Xb
#define  SE_VTX_FMT_0__VTX_COLOR_1_FMT__SHIFT                        0Xd
#define  SE_VTX_FMT_0__VTX_COLOR_2_FMT__SHIFT                        0Xf
#define  SE_VTX_FMT_0__VTX_COLOR_3_FMT__SHIFT                        0X11
#define  SE_VTX_FMT_0__VTX_COLOR_4_FMT__SHIFT                        0X13
#define  SE_VTX_FMT_0__VTX_COLOR_5_FMT__SHIFT                        0X15
#define  SE_VTX_FMT_0__VTX_COLOR_6_FMT__SHIFT                        0X17
#define  SE_VTX_FMT_0__VTX_COLOR_7_FMT__SHIFT                        0X19
#define  SE_VTX_FMT_0__VTX_XY1_PRESENT__SHIFT                        0X1c
#define  SE_VTX_FMT_0__VTX_Z1_PRESENT__SHIFT                         0X1d
#define  SE_VTX_FMT_0__VTX_W1_PRESENT__SHIFT                         0X1e
#define  SE_VTX_FMT_0__VTX_N1_PRESENT__SHIFT                         0X1f
#define  SE_VTX_FMT_1__TEX_0_COMP_CNT__SHIFT                         0X0
#define  SE_VTX_FMT_1__TEX_1_COMP_CNT__SHIFT                         0X3
#define  SE_VTX_FMT_1__TEX_2_COMP_CNT__SHIFT                         0X6
#define  SE_VTX_FMT_1__TEX_3_COMP_CNT__SHIFT                         0X9
#define  SE_VTX_FMT_1__TEX_4_COMP_CNT__SHIFT                         0Xc
#define  SE_VTX_FMT_1__TEX_5_COMP_CNT__SHIFT                         0Xf
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_Z0_PRESENT__SHIFT              0X0
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_W0_PRESENT__SHIFT              0X1
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_BLEND_WEIGHT_CNT__SHIFT        0X2
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_PV_MTX_SEL_PRESENT__SHIFT      0X5
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_N0_PRESENT__SHIFT              0X6
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_PT_SIZE_PRESENT__SHIFT         0X7
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_DISCRETE_FOG_PRESENT__SHIFT    0X8
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_SHININESS_0_PRESENT__SHIFT     0X9
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_SHININESS_1_PRESENT__SHIFT     0Xa
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_0_FMT__SHIFT             0Xb
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_1_FMT__SHIFT             0Xd
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_2_FMT__SHIFT             0Xf
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_3_FMT__SHIFT             0X11
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_4_FMT__SHIFT             0X13
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_5_FMT__SHIFT             0X15
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_6_FMT__SHIFT             0X17
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_7_FMT__SHIFT             0X19
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_XY1_PRESENT__SHIFT             0X1c
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_Z1_PRESENT__SHIFT              0X1d
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_W1_PRESENT__SHIFT              0X1e
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_N1_PRESENT__SHIFT              0X1f
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_0_COMP_CNT__SHIFT              0X0
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_1_COMP_CNT__SHIFT              0X3
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_2_COMP_CNT__SHIFT              0X6
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_3_COMP_CNT__SHIFT              0X9
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_4_COMP_CNT__SHIFT              0Xc
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_5_COMP_CNT__SHIFT              0Xf
#define  SE_VPORT_XSCALE__VPORT_XSCALE__SHIFT                        0X0
#define  SE_VPORT_XOFFSET__VPORT_XOFFSET__SHIFT                      0X0
#define  SE_VPORT_YSCALE__VPORT_YSCALE__SHIFT                        0X0
#define  SE_VPORT_YOFFSET__VPORT_YOFFSET__SHIFT                      0X0
#define  SE_VPORT_ZSCALE__VPORT_ZSCALE__SHIFT                        0X0
#define  SE_VPORT_ZOFFSET__VPORT_ZOFFSET__SHIFT                      0X0
#define  SE_VTE_CNTL__VPORT_X_SCALE_ENA__SHIFT                       0X0
#define  SE_VTE_CNTL__VPORT_X_OFFSET_ENA__SHIFT                      0X1
#define  SE_VTE_CNTL__VPORT_Y_SCALE_ENA__SHIFT                       0X2
#define  SE_VTE_CNTL__VPORT_Y_OFFSET_ENA__SHIFT                      0X3
#define  SE_VTE_CNTL__VPORT_Z_SCALE_ENA__SHIFT                       0X4
#define  SE_VTE_CNTL__VPORT_Z_OFFSET_ENA__SHIFT                      0X5
#define  SE_VTE_CNTL__VTX_XY_FMT__SHIFT                              0X8
#define  SE_VTE_CNTL__VTX_Z_FMT__SHIFT                               0X9
#define  SE_VTE_CNTL__VTX_W0_FMT__SHIFT                              0Xa
#define  SE_VTE_CNTL__VTX_W0_NORMALIZE__SHIFT                        0Xb
#define  SE_VTE_CNTL__VTX_ST_DENORMALIZED__SHIFT                     0Xc
#define  SE_W0_RANGE__W0_RANGE__SHIFT                                0X0
#define  SE_VTX_NUM_ARRAYS__VTX_NUM_ARRAYS__SHIFT                    0X0
#define  SE_VTX_NUM_ARRAYS__VTX_REUSE_DISABLE__SHIFT                 0X4
#define  SE_VTX_NUM_ARRAYS__VC_PFETCH__SHIFT                         0Xe
#define  SE_VTX_AOS_ATTR01__VTX_AOS_COUNT0_R2__SHIFT                 0X0
#define  SE_VTX_AOS_ATTR01__VTX_AOS_STRIDE0_R2__SHIFT                0X8
#define  SE_VTX_AOS_ATTR01__VTX_AOS_COUNT1_R2__SHIFT                 0X10
#define  SE_VTX_AOS_ATTR01__VTX_AOS_STRIDE1_R2__SHIFT                0X18
#define  SE_VTX_AOS_ADDR0__VTX_AOS_ADDR0__SHIFT                      0X2
#define  SE_VTX_AOS_ADDR1__VTX_AOS_ADDR1__SHIFT                      0X2
#define  SE_VTX_AOS_ATTR23__VTX_AOS_COUNT2_R2__SHIFT                 0X0
#define  SE_VTX_AOS_ATTR23__VTX_AOS_STRIDE2_R2__SHIFT                0X8
#define  SE_VTX_AOS_ATTR23__VTX_AOS_COUNT3_R2__SHIFT                 0X10
#define  SE_VTX_AOS_ATTR23__VTX_AOS_STRIDE3_R2__SHIFT                0X18
#define  SE_VTX_AOS_ADDR2__VTX_AOS_ADDR2__SHIFT                      0X2
#define  SE_VTX_AOS_ADDR3__VTX_AOS_ADDR3__SHIFT                      0X2
#define  SE_VTX_AOS_ATTR45__VTX_AOS_COUNT4_R2__SHIFT                 0X0
#define  SE_VTX_AOS_ATTR45__VTX_AOS_STRIDE4_R2__SHIFT                0X8
#define  SE_VTX_AOS_ATTR45__VTX_AOS_COUNT5_R2__SHIFT                 0X10
#define  SE_VTX_AOS_ATTR45__VTX_AOS_STRIDE5_R2__SHIFT                0X18
#define  SE_VTX_AOS_ADDR4__VTX_AOS_ADDR4__SHIFT                      0X2
#define  SE_VTX_AOS_ADDR5__VTX_AOS_ADDR5__SHIFT                      0X2
#define  SE_VTX_AOS_ATTR67__VTX_AOS_COUNT6_R2__SHIFT                 0X0
#define  SE_VTX_AOS_ATTR67__VTX_AOS_STRIDE6_R2__SHIFT                0X8
#define  SE_VTX_AOS_ATTR67__VTX_AOS_COUNT7_R2__SHIFT                 0X10
#define  SE_VTX_AOS_ATTR67__VTX_AOS_STRIDE7_R2__SHIFT                0X18
#define  SE_VTX_AOS_ADDR6__VTX_AOS_ADDR6__SHIFT                      0X2
#define  SE_VTX_AOS_ADDR7__VTX_AOS_ADDR7__SHIFT                      0X2
#define  SE_VTX_AOS_ATTR89__VTX_AOS_COUNT8_R2__SHIFT                 0X0
#define  SE_VTX_AOS_ATTR89__VTX_AOS_STRIDE8_R2__SHIFT                0X8
#define  SE_VTX_AOS_ATTR89__VTX_AOS_COUNT9_R2__SHIFT                 0X10
#define  SE_VTX_AOS_ATTR89__VTX_AOS_STRIDE9_R2__SHIFT                0X18
#define  SE_VTX_AOS_ADDR8__VTX_AOS_ADDR8__SHIFT                      0X2
#define  SE_VTX_AOS_ADDR9__VTX_AOS_ADDR9__SHIFT                      0X2
#define  SE_VTX_AOS_ATTR1011__VTX_AOS_COUNT10_R2__SHIFT              0X0
#define  SE_VTX_AOS_ATTR1011__VTX_AOS_STRIDE10_R2__SHIFT             0X8
#define  SE_VTX_AOS_ATTR1011__VTX_AOS_COUNT11_R2__SHIFT              0X10
#define  SE_VTX_AOS_ATTR1011__VTX_AOS_STRIDE11_R2__SHIFT             0X18
#define  SE_VTX_AOS_ADDR10__VTX_AOS_ADDR10__SHIFT                    0X2
#define  SE_VTX_AOS_ADDR11__VTX_AOS_ADDR11__SHIFT                    0X2
#define  SE_VF_MAX_VTX_INDX__MAX_INDX__SHIFT                         0X0
#define  SE_VF_MIN_VTX_INDX__MIN_INDX__SHIFT                         0X0
#define  SE_VAP_PERF_CNTL_0__PERF_SEL_0__SHIFT                       0X0
#define  SE_VAP_PERF_CNTL_0__CLR_PERF_0__SHIFT                       0X4
#define  SE_VAP_PERF_CNTL_0__EN_PERF_0__SHIFT                        0X5
#define  SE_VAP_PERF_CNTL_0__NUM_VERTS_TO_BYPASS_0__SHIFT            0X8
#define  SE_VAP_PERF_CNTL_0__NUM_VERTS_TO_COUNT_0__SHIFT             0X10
#define  SE_VAP_PERF_CNTL_1__PERF_SEL_1__SHIFT                       0X0
#define  SE_VAP_PERF_CNTL_1__CLR_PERF_1__SHIFT                       0X4
#define  SE_VAP_PERF_CNTL_1__EN_PERF_1__SHIFT                        0X5
#define  SE_VAP_PERF_CNTL_1__NUM_VERTS_TO_BYPASS_1__SHIFT            0X8
#define  SE_VAP_PERF_CNTL_1__NUM_VERTS_TO_COUNT_1__SHIFT             0X10
#define  SE_VAP_PERF_COUNT_0__PERF_COUNT_0__SHIFT                    0X0
#define  SE_VAP_PERF_COUNT_1__PERF_COUNT_1__SHIFT                    0X0
#define  SE_DEBUG__SE_DEBUG__SHIFT                                   0X0
#define  SE_VAP_CNTL_STATUS__VC_SWAP__SHIFT                          0X0
#define  SE_VAP_CNTL_STATUS__TCL_BYPASS__SHIFT                       0X8
#define  SE_VAP_CNTL_STATUS__TCL_BUSY__SHIFT                         0Xb
#define  SE_VAP_CNTL_STATUS__PERF_BUSY__SHIFT                        0X10
#define  SE_VAP_CNTL_STATUS__PRIMITIVE_BYPASS_BUSY__SHIFT            0X18
#define  SE_VAP_CNTL_STATUS__RCP_BUSY__SHIFT                         0X19
#define  SE_VAP_CNTL_STATUS__VAPB_RBIU_SLAVE_BUSY__SHIFT             0X1a
#define  SE_VAP_CNTL_STATUS__MIU_BUSY__SHIFT                         0X1b
#define  SE_VAP_CNTL_STATUS__VC_BUSY__SHIFT                          0X1c
#define  SE_VAP_CNTL_STATUS__VF_BUSY__SHIFT                          0X1d
#define  SE_VAP_CNTL_STATUS__REGPIPE_BUSY__SHIFT                     0X1e
#define  SE_VAP_CNTL_STATUS__VAP_BUSY__SHIFT                         0X1f
#define  SE_PROG_STREAM_CNTL_0__DATA_TYPE_0__SHIFT                   0X0
#define  SE_PROG_STREAM_CNTL_0__SKIP_DWORDS_0__SHIFT                 0X4
#define  SE_PROG_STREAM_CNTL_0__DST_VEC_LOC_0__SHIFT                 0X8
#define  SE_PROG_STREAM_CNTL_0__LAST_VEC_0__SHIFT                    0Xd
#define  SE_PROG_STREAM_CNTL_0__SIGNED_0__SHIFT                      0Xe
#define  SE_PROG_STREAM_CNTL_0__NORMALIZE_0__SHIFT                   0Xf
#define  SE_PROG_STREAM_CNTL_0__DATA_TYPE_1__SHIFT                   0X10
#define  SE_PROG_STREAM_CNTL_0__SKIP_DWORDS_1__SHIFT                 0X14
#define  SE_PROG_STREAM_CNTL_0__DST_VEC_LOC_1__SHIFT                 0X18
#define  SE_PROG_STREAM_CNTL_0__LAST_VEC_1__SHIFT                    0X1d
#define  SE_PROG_STREAM_CNTL_0__SIGNED_1__SHIFT                      0X1e
#define  SE_PROG_STREAM_CNTL_0__NORMALIZE_1__SHIFT                   0X1f
#define  SE_PROG_STREAM_CNTL_1__DATA_TYPE_2__SHIFT                   0X0
#define  SE_PROG_STREAM_CNTL_1__SKIP_DWORDS_2__SHIFT                 0X4
#define  SE_PROG_STREAM_CNTL_1__DST_VEC_LOC_2__SHIFT                 0X8
#define  SE_PROG_STREAM_CNTL_1__LAST_VEC_2__SHIFT                    0Xd
#define  SE_PROG_STREAM_CNTL_1__SIGNED_2__SHIFT                      0Xe
#define  SE_PROG_STREAM_CNTL_1__NORMALIZE_2__SHIFT                   0Xf
#define  SE_PROG_STREAM_CNTL_1__DATA_TYPE_3__SHIFT                   0X10
#define  SE_PROG_STREAM_CNTL_1__SKIP_DWORDS_3__SHIFT                 0X14
#define  SE_PROG_STREAM_CNTL_1__DST_VEC_LOC_3__SHIFT                 0X18
#define  SE_PROG_STREAM_CNTL_1__LAST_VEC_3__SHIFT                    0X1d
#define  SE_PROG_STREAM_CNTL_1__SIGNED_3__SHIFT                      0X1e
#define  SE_PROG_STREAM_CNTL_1__NORMALIZE_3__SHIFT                   0X1f
#define  SE_PROG_STREAM_CNTL_2__DATA_TYPE_4__SHIFT                   0X0
#define  SE_PROG_STREAM_CNTL_2__SKIP_DWORDS_4__SHIFT                 0X4
#define  SE_PROG_STREAM_CNTL_2__DST_VEC_LOC_4__SHIFT                 0X8
#define  SE_PROG_STREAM_CNTL_2__LAST_VEC_4__SHIFT                    0Xd
#define  SE_PROG_STREAM_CNTL_2__SIGNED_4__SHIFT                      0Xe
#define  SE_PROG_STREAM_CNTL_2__NORMALIZE_4__SHIFT                   0Xf
#define  SE_PROG_STREAM_CNTL_2__DATA_TYPE_5__SHIFT                   0X10
#define  SE_PROG_STREAM_CNTL_2__SKIP_DWORDS_5__SHIFT                 0X14
#define  SE_PROG_STREAM_CNTL_2__DST_VEC_LOC_5__SHIFT                 0X18
#define  SE_PROG_STREAM_CNTL_2__LAST_VEC_5__SHIFT                    0X1d
#define  SE_PROG_STREAM_CNTL_2__SIGNED_5__SHIFT                      0X1e
#define  SE_PROG_STREAM_CNTL_2__NORMALIZE_5__SHIFT                   0X1f
#define  SE_PROG_STREAM_CNTL_3__DATA_TYPE_6__SHIFT                   0X0
#define  SE_PROG_STREAM_CNTL_3__SKIP_DWORDS_6__SHIFT                 0X4
#define  SE_PROG_STREAM_CNTL_3__DST_VEC_LOC_6__SHIFT                 0X8
#define  SE_PROG_STREAM_CNTL_3__LAST_VEC_6__SHIFT                    0Xd
#define  SE_PROG_STREAM_CNTL_3__SIGNED_6__SHIFT                      0Xe
#define  SE_PROG_STREAM_CNTL_3__NORMALIZE_6__SHIFT                   0Xf
#define  SE_PROG_STREAM_CNTL_3__DATA_TYPE_7__SHIFT                   0X10
#define  SE_PROG_STREAM_CNTL_3__SKIP_DWORDS_7__SHIFT                 0X14
#define  SE_PROG_STREAM_CNTL_3__DST_VEC_LOC_7__SHIFT                 0X18
#define  SE_PROG_STREAM_CNTL_3__LAST_VEC_7__SHIFT                    0X1d
#define  SE_PROG_STREAM_CNTL_3__SIGNED_7__SHIFT                      0X1e
#define  SE_PROG_STREAM_CNTL_3__NORMALIZE_7__SHIFT                   0X1f
#define  SE_PROG_STREAM_CNTL_4__DATA_TYPE_8__SHIFT                   0X0
#define  SE_PROG_STREAM_CNTL_4__SKIP_DWORDS_8__SHIFT                 0X4
#define  SE_PROG_STREAM_CNTL_4__DST_VEC_LOC_8__SHIFT                 0X8
#define  SE_PROG_STREAM_CNTL_4__LAST_VEC_8__SHIFT                    0Xd
#define  SE_PROG_STREAM_CNTL_4__SIGNED_8__SHIFT                      0Xe
#define  SE_PROG_STREAM_CNTL_4__NORMALIZE_8__SHIFT                   0Xf
#define  SE_PROG_STREAM_CNTL_4__DATA_TYPE_9__SHIFT                   0X10
#define  SE_PROG_STREAM_CNTL_4__SKIP_DWORDS_9__SHIFT                 0X14
#define  SE_PROG_STREAM_CNTL_4__DST_VEC_LOC_9__SHIFT                 0X18
#define  SE_PROG_STREAM_CNTL_4__LAST_VEC_9__SHIFT                    0X1d
#define  SE_PROG_STREAM_CNTL_4__SIGNED_9__SHIFT                      0X1e
#define  SE_PROG_STREAM_CNTL_4__NORMALIZE_9__SHIFT                   0X1f
#define  SE_PROG_STREAM_CNTL_5__DATA_TYPE_10__SHIFT                  0X0
#define  SE_PROG_STREAM_CNTL_5__SKIP_DWORDS_10__SHIFT                0X4
#define  SE_PROG_STREAM_CNTL_5__DST_VEC_LOC_10__SHIFT                0X8
#define  SE_PROG_STREAM_CNTL_5__LAST_VEC_10__SHIFT                   0Xd
#define  SE_PROG_STREAM_CNTL_5__SIGNED_10__SHIFT                     0Xe
#define  SE_PROG_STREAM_CNTL_5__NORMALIZE_10__SHIFT                  0Xf
#define  SE_PROG_STREAM_CNTL_5__DATA_TYPE_11__SHIFT                  0X10
#define  SE_PROG_STREAM_CNTL_5__SKIP_DWORDS_11__SHIFT                0X14
#define  SE_PROG_STREAM_CNTL_5__DST_VEC_LOC_11__SHIFT                0X18
#define  SE_PROG_STREAM_CNTL_5__LAST_VEC_11__SHIFT                   0X1d
#define  SE_PROG_STREAM_CNTL_5__SIGNED_11__SHIFT                     0X1e
#define  SE_PROG_STREAM_CNTL_5__NORMALIZE_11__SHIFT                  0X1f
#define  SE_PROG_STREAM_CNTL_6__DATA_TYPE_12__SHIFT                  0X0
#define  SE_PROG_STREAM_CNTL_6__SKIP_DWORDS_12__SHIFT                0X4
#define  SE_PROG_STREAM_CNTL_6__DST_VEC_LOC_12__SHIFT                0X8
#define  SE_PROG_STREAM_CNTL_6__LAST_VEC_12__SHIFT                   0Xd
#define  SE_PROG_STREAM_CNTL_6__SIGNED_12__SHIFT                     0Xe
#define  SE_PROG_STREAM_CNTL_6__NORMALIZE_12__SHIFT                  0Xf
#define  SE_PROG_STREAM_CNTL_6__DATA_TYPE_13__SHIFT                  0X10
#define  SE_PROG_STREAM_CNTL_6__SKIP_DWORDS_13__SHIFT                0X14
#define  SE_PROG_STREAM_CNTL_6__DST_VEC_LOC_13__SHIFT                0X18
#define  SE_PROG_STREAM_CNTL_6__LAST_VEC_13__SHIFT                   0X1d
#define  SE_PROG_STREAM_CNTL_6__SIGNED_13__SHIFT                     0X1e
#define  SE_PROG_STREAM_CNTL_6__NORMALIZE_13__SHIFT                  0X1f
#define  SE_PROG_STREAM_CNTL_7__DATA_TYPE_14__SHIFT                  0X0
#define  SE_PROG_STREAM_CNTL_7__SKIP_DWORDS_14__SHIFT                0X4
#define  SE_PROG_STREAM_CNTL_7__DST_VEC_LOC_14__SHIFT                0X8
#define  SE_PROG_STREAM_CNTL_7__LAST_VEC_14__SHIFT                   0Xd
#define  SE_PROG_STREAM_CNTL_7__SIGNED_14__SHIFT                     0Xe
#define  SE_PROG_STREAM_CNTL_7__NORMALIZE_14__SHIFT                  0Xf
#define  SE_PROG_STREAM_CNTL_7__DATA_TYPE_15__SHIFT                  0X10
#define  SE_PROG_STREAM_CNTL_7__SKIP_DWORDS_15__SHIFT                0X14
#define  SE_PROG_STREAM_CNTL_7__DST_VEC_LOC_15__SHIFT                0X18
#define  SE_PROG_STREAM_CNTL_7__LAST_VEC_15__SHIFT                   0X1d
#define  SE_PROG_STREAM_CNTL_7__SIGNED_15__SHIFT                     0X1e
#define  SE_PROG_STREAM_CNTL_7__NORMALIZE_15__SHIFT                  0X1f
#define  SE_VTX_STATE_CNTL__COLOR_0_ASSEMBLY_CNTL__SHIFT             0X0
#define  SE_VTX_STATE_CNTL__COLOR_1_ASSEMBLY_CNTL__SHIFT             0X2
#define  SE_VTX_STATE_CNTL__COLOR_2_ASSEMBLY_CNTL__SHIFT             0X4
#define  SE_VTX_STATE_CNTL__COLOR_3_ASSEMBLY_CNTL__SHIFT             0X6
#define  SE_VTX_STATE_CNTL__COLOR_4_ASSEMBLY_CNTL__SHIFT             0X8
#define  SE_VTX_STATE_CNTL__COLOR_5_ASSEMBLY_CNTL__SHIFT             0Xa
#define  SE_VTX_STATE_CNTL__COLOR_6_ASSEMBLY_CNTL__SHIFT             0Xc
#define  SE_VTX_STATE_CNTL__COLOR_7_ASSEMBLY_CNTL__SHIFT             0Xe
#define  SE_VTX_STATE_CNTL__UPDATE_USER_COLOR_0_ENA__SHIFT           0X10
#define  SE_VTX_STATE_CNTL__UPDATE_USER_COLOR_1_ENA__SHIFT           0X11
#define  SE_VTX_STATE_CNTL__USE_ADDR_IND_TBL__SHIFT                  0X12
#define  SE_VTX_STATE_IND_REG_0__ADDR_0__SHIFT                       0X0
#define  SE_VTX_STATE_IND_REG_0__ADDR_1__SHIFT                       0X8
#define  SE_VTX_STATE_IND_REG_0__ADDR_2__SHIFT                       0X10
#define  SE_VTX_STATE_IND_REG_0__ADDR_3__SHIFT                       0X18
#define  SE_VTX_STATE_IND_REG_1__ADDR_4__SHIFT                       0X0
#define  SE_VTX_STATE_IND_REG_1__ADDR_5__SHIFT                       0X8
#define  SE_VTX_STATE_IND_REG_1__ADDR_6__SHIFT                       0X10
#define  SE_VTX_STATE_IND_REG_1__ADDR_7__SHIFT                       0X18
#define  SE_VTX_STATE_IND_REG_2__ADDR_8__SHIFT                       0X0
#define  SE_VTX_STATE_IND_REG_2__ADDR_9__SHIFT                       0X8
#define  SE_VTX_STATE_IND_REG_2__ADDR_10__SHIFT                      0X10
#define  SE_VTX_STATE_IND_REG_2__ADDR_11__SHIFT                      0X18
#define  SE_VTX_STATE_IND_REG_3__ADDR_12__SHIFT                      0X0
#define  SE_VTX_STATE_IND_REG_3__ADDR_13__SHIFT                      0X8
#define  SE_VTX_STATE_IND_REG_3__ADDR_14__SHIFT                      0X10
#define  SE_VTX_STATE_IND_REG_3__ADDR_15__SHIFT                      0X18
#define  SE_VTX_STATE_IND_REG_4__ADDR_16__SHIFT                      0X0
#define  SE_VTX_STATE_IND_REG_4__ADDR_17__SHIFT                      0X8
#define  SE_VTX_STATE_IND_REG_4__ADDR_18__SHIFT                      0X10
#define  SE_VTX_STATE_IND_REG_4__ADDR_19__SHIFT                      0X18
#define  SE_VTX_STATE_IND_REG_5__ADDR_20__SHIFT                      0X0
#define  SE_VTX_STATE_IND_REG_5__ADDR_21__SHIFT                      0X8
#define  SE_VTX_STATE_IND_REG_5__ADDR_22__SHIFT                      0X10
#define  SE_VTX_STATE_IND_REG_5__ADDR_23__SHIFT                      0X18
#define  SE_VTX_STATE_IND_REG_6__ADDR_24__SHIFT                      0X0
#define  SE_VTX_STATE_IND_REG_6__ADDR_25__SHIFT                      0X8
#define  SE_VTX_STATE_IND_REG_6__ADDR_26__SHIFT                      0X10
#define  SE_VTX_STATE_IND_REG_6__ADDR_27__SHIFT                      0X18
#define  SE_VTX_STATE_IND_REG_7__ADDR_28__SHIFT                      0X0
#define  SE_VTX_STATE_IND_REG_7__ADDR_29__SHIFT                      0X8
#define  SE_VTX_STATE_IND_REG_7__ADDR_30__SHIFT                      0X10
#define  SE_VTX_STATE_IND_REG_7__ADDR_31__SHIFT                      0X18
#define  SE_VTX_STATE_IND_REG_8__ADDR_32__SHIFT                      0X0
#define  SE_VTX_STATE_IND_REG_8__ADDR_33__SHIFT                      0X8
#define  SE_VTX_STATE_IND_REG_8__ADDR_34__SHIFT                      0X10
#define  SE_VTX_STATE_IND_REG_8__ADDR_35__SHIFT                      0X18
#define  SE_VTX_STATE_IND_REG_9__ADDR_36__SHIFT                      0X0
#define  SE_VTX_STATE_IND_REG_9__ADDR_37__SHIFT                      0X8
#define  SE_VTX_STATE_IND_REG_9__ADDR_38__SHIFT                      0X10
#define  SE_VTX_STATE_IND_REG_9__ADDR_39__SHIFT                      0X18
#define  SE_VTX_STATE_IND_REG_10__ADDR_40__SHIFT                     0X0
#define  SE_VTX_STATE_IND_REG_10__ADDR_41__SHIFT                     0X8
#define  SE_VTX_STATE_IND_REG_10__ADDR_42__SHIFT                     0X10
#define  SE_VTX_STATE_IND_REG_10__ADDR_43__SHIFT                     0X18
#define  SE_VTX_STATE_IND_REG_11__ADDR_44__SHIFT                     0X0
#define  SE_VTX_STATE_IND_REG_11__ADDR_45__SHIFT                     0X8
#define  SE_VTX_STATE_IND_REG_11__ADDR_46__SHIFT                     0X10
#define  SE_VTX_STATE_IND_REG_11__ADDR_47__SHIFT                     0X18
#define  SE_VTX_STATE_IND_REG_12__ADDR_48__SHIFT                     0X0
#define  SE_VTX_STATE_IND_REG_12__ADDR_49__SHIFT                     0X8
#define  SE_VTX_STATE_IND_REG_12__ADDR_50__SHIFT                     0X10
#define  SE_VTX_STATE_IND_REG_12__ADDR_51__SHIFT                     0X18
#define  SE_VTX_STATE_IND_REG_13__ADDR_52__SHIFT                     0X0
#define  SE_VTX_STATE_IND_REG_13__ADDR_53__SHIFT                     0X8
#define  SE_VTX_STATE_IND_REG_13__ADDR_54__SHIFT                     0X10
#define  SE_VTX_STATE_IND_REG_13__ADDR_55__SHIFT                     0X18
#define  SE_VTX_STATE_IND_REG_14__ADDR_56__SHIFT                     0X0
#define  SE_VTX_STATE_IND_REG_14__ADDR_57__SHIFT                     0X8
#define  SE_VTX_STATE_IND_REG_14__ADDR_58__SHIFT                     0X10
#define  SE_VTX_STATE_IND_REG_14__ADDR_59__SHIFT                     0X18
#define  SE_VTX_STATE_IND_REG_15__ADDR_60__SHIFT                     0X0
#define  SE_VTX_STATE_IND_REG_15__ADDR_61__SHIFT                     0X8
#define  SE_VTX_STATE_IND_REG_15__ADDR_62__SHIFT                     0X10
#define  SE_VTX_STATE_IND_REG_15__ADDR_63__SHIFT                     0X18
#define  SE_TCL_VECTOR_INDX_REG__OCTWORD_OFFSET_R2__SHIFT            0X0
#define  SE_TCL_VECTOR_INDX_REG__OCTWORD_STRIDE__SHIFT               0X10
#define  SE_TCL_VECTOR_INDX_REG__DWORD_COUNT__SHIFT                  0X1c
#define  SE_TCL_VECTOR_DATA_REG__DATA_REGISTER__SHIFT                0X0
#define  SE_TCL_SCALAR_INDX_REG__DWORD_OFFSET_R2__SHIFT              0X0
#define  SE_TCL_SCALAR_INDX_REG__DWORD_STRIDE__SHIFT                 0X10
#define  SE_TCL_SCALAR_DATA_REG__DATA_REGISTER__SHIFT                0X0
#define  SE_TCL_MATRIX_SEL_0__MODELVIEW_MTX_0_SEL__SHIFT             0X0
#define  SE_TCL_MATRIX_SEL_0__MODELVIEW_MTX_1_SEL__SHIFT             0X8
#define  SE_TCL_MATRIX_SEL_0__MODELVIEW_MTX_2_SEL__SHIFT             0X10
#define  SE_TCL_MATRIX_SEL_0__MODELVIEW_MTX_3_SEL__SHIFT             0X18
#define  SE_TCL_MATRIX_SEL_1__IT_MODELVIEW_MTX_0_SEL__SHIFT          0X0
#define  SE_TCL_MATRIX_SEL_1__IT_MODELVIEW_MTX_1_SEL__SHIFT          0X8
#define  SE_TCL_MATRIX_SEL_1__IT_MODELVIEW_MTX_2_SEL__SHIFT          0X10
#define  SE_TCL_MATRIX_SEL_1__IT_MODELVIEW_MTX_3_SEL__SHIFT          0X18
#define  SE_TCL_MATRIX_SEL_2__MODEL2CLIP_MTX_0_SEL__SHIFT            0X0
#define  SE_TCL_MATRIX_SEL_2__MODEL2CLIP_MTX_1_SEL__SHIFT            0X8
#define  SE_TCL_MATRIX_SEL_2__MODEL2CLIP_MTX_2_SEL__SHIFT            0X10
#define  SE_TCL_MATRIX_SEL_2__MODEL2CLIP_MTX_3_SEL__SHIFT            0X18
#define  SE_TCL_MATRIX_SEL_3__TEX_XFORM_MTX_0_SEL__SHIFT             0X0
#define  SE_TCL_MATRIX_SEL_3__TEX_XFORM_MTX_1_SEL__SHIFT             0X8
#define  SE_TCL_MATRIX_SEL_3__TEX_XFORM_MTX_2_SEL__SHIFT             0X10
#define  SE_TCL_MATRIX_SEL_3__TEX_XFORM_MTX_3_SEL__SHIFT             0X18
#define  SE_TCL_MATRIX_SEL_4__TEX_XFORM_MTX_4_SEL__SHIFT             0X0
#define  SE_TCL_MATRIX_SEL_4__TEX_XFORM_MTX_5_SEL__SHIFT             0X8
#define  SE_TCL_PER_VTX_MTX_CNTL__MV_MTX_0_INDX__SHIFT               0X0
#define  SE_TCL_PER_VTX_MTX_CNTL__ITMV_MTX_0_INDX__SHIFT             0X8
#define  SE_TCL_PER_VTX_MTX_CNTL__M2C_MTX_0_INDX__SHIFT              0X10
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_XYZW_SEL__SHIFT             0X0
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_COLOR_0_SEL__SHIFT          0X8
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_COLOR_1_SEL__SHIFT          0X9
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_0_SEL__SHIFT            0X10
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_1_SEL__SHIFT            0X11
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_2_SEL__SHIFT            0X12
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_3_SEL__SHIFT            0X13
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_4_SEL__SHIFT            0X14
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_5_SEL__SHIFT            0X15
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_DISCRETE_FOG_SEL__SHIFT     0X18
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_PT_SIZE_SEL__SHIFT          0X19
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__FORCE_IN_ORDER_PROC__SHIFT      0X1f
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_0__VERTEX_POSITION_ADDR__SHIFT 0X0
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_1__VTX_COLOR_0_ADDR__SHIFT     0X0
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_1__VTX_COLOR_1_ADDR__SHIFT     0X8
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_2__VTX_TEX_0_ADDR__SHIFT       0X0
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_2__VTX_TEX_1_ADDR__SHIFT       0X8
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_2__VTX_TEX_2_ADDR__SHIFT       0X10
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_2__VTX_TEX_3_ADDR__SHIFT       0X18
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_3__VTX_TEX_4_ADDR__SHIFT       0X0
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_3__VTX_TEX_5_ADDR__SHIFT       0X8
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LIGHTING_ENA__SHIFT              0X0
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LIGHTING_IN_MODEL__SHIFT         0X1
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LOCAL_VIEWER__SHIFT              0X2
#define  SE_TCL_LIGHT_MODEL_CNTL_0__NORMALIZE_NORMAL__SHIFT          0X3
#define  SE_TCL_LIGHT_MODEL_CNTL_0__RESCALE_NORMAL__SHIFT            0X4
#define  SE_TCL_LIGHT_MODEL_CNTL_0__SPECULAR_ENA__SHIFT              0X5
#define  SE_TCL_LIGHT_MODEL_CNTL_0__DIFFUSE_SPECULAR_COMBINE__SHIFT  0X6
#define  SE_TCL_LIGHT_MODEL_CNTL_0__ALPHA_LIGHTING__SHIFT            0X7
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LOC_LIGHT_W_SCALE_SUB__SHIFT     0X8
#define  SE_TCL_LIGHT_MODEL_CNTL_0__NO_NORMAL_DO_AMB_ONLY__SHIFT     0X9
#define  SE_TCL_LIGHT_MODEL_CNTL_0__TWO_SIDED_LIGHTING_ENA__SHIFT    0Xa
#define  SE_TCL_LIGHT_MODEL_CNTL_0__FRONT_SHININESS_SRC__SHIFT       0Xb
#define  SE_TCL_LIGHT_MODEL_CNTL_0__BACK_SHININESS_SRC__SHIFT        0Xd
#define  SE_TCL_LIGHT_MODEL_CNTL_0__WAIT_ON_CLIP_DIS__SHIFT          0Xf
#define  SE_TCL_LIGHT_MODEL_CNTL_0__CLIP_DBL_BUF_ENA__SHIFT          0X10
#define  SE_TCL_LIGHT_MODEL_CNTL_1__FRONT_EMISSIVE_SRC__SHIFT        0X0
#define  SE_TCL_LIGHT_MODEL_CNTL_1__FRONT_AMBIENT_SRC__SHIFT         0X4
#define  SE_TCL_LIGHT_MODEL_CNTL_1__FRONT_DIFFUSE_SRC__SHIFT         0X8
#define  SE_TCL_LIGHT_MODEL_CNTL_1__FRONT_SPECULAR_SRC__SHIFT        0Xc
#define  SE_TCL_LIGHT_MODEL_CNTL_1__BACK_EMISSIVE_SRC__SHIFT         0X10
#define  SE_TCL_LIGHT_MODEL_CNTL_1__BACK_AMBIENT_SRC__SHIFT          0X14
#define  SE_TCL_LIGHT_MODEL_CNTL_1__BACK_DIFFUSE_SRC__SHIFT          0X18
#define  SE_TCL_LIGHT_MODEL_CNTL_1__BACK_SPECULAR_SRC__SHIFT         0X1c
#define  SE_TCL_PER_LIGHT_CNTL_0__LIGHT_ENA_0__SHIFT                 0X0
#define  SE_TCL_PER_LIGHT_CNTL_0__AMBIENT_ENA_0__SHIFT               0X1
#define  SE_TCL_PER_LIGHT_CNTL_0__SPECULAR_ENA_0__SHIFT              0X2
#define  SE_TCL_PER_LIGHT_CNTL_0__LOCAL_LIGHT_0__SHIFT               0X3
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_ENA_0__SHIFT                  0X4
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_DUAL_CONE_0__SHIFT            0X5
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_ENA_0__SHIFT               0X6
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_CONSTANT_ENA_0__SHIFT      0X7
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM0__SHIFT          0X8
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM1__SHIFT          0X9
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM2__SHIFT          0Xa
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM3__SHIFT          0Xb
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_2BIT_NUM0__SHIFT          0Xc
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_2BIT_NUM1__SHIFT          0Xe
#define  SE_TCL_PER_LIGHT_CNTL_0__LIGHT_ENA_1__SHIFT                 0X10
#define  SE_TCL_PER_LIGHT_CNTL_0__AMBIENT_ENA_1__SHIFT               0X11
#define  SE_TCL_PER_LIGHT_CNTL_0__SPECULAR_ENA_1__SHIFT              0X12
#define  SE_TCL_PER_LIGHT_CNTL_0__LOCAL_LIGHT_1__SHIFT               0X13
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_ENA_1__SHIFT                  0X14
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_DUAL_CONE_1__SHIFT            0X15
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_ENA_1__SHIFT               0X16
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_CONSTANT_ENA_1__SHIFT      0X17
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM0__SHIFT          0X18
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM1__SHIFT          0X19
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM2__SHIFT          0X1a
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM3__SHIFT          0X1b
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_2BIT_NUM0__SHIFT          0X1c
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_2BIT_NUM1__SHIFT          0X1e
#define  SE_TCL_PER_LIGHT_CNTL_1__LIGHT_ENA_2__SHIFT                 0X0
#define  SE_TCL_PER_LIGHT_CNTL_1__AMBIENT_ENA_2__SHIFT               0X1
#define  SE_TCL_PER_LIGHT_CNTL_1__SPECULAR_ENA_2__SHIFT              0X2
#define  SE_TCL_PER_LIGHT_CNTL_1__LOCAL_LIGHT_2__SHIFT               0X3
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_ENA_2__SHIFT                  0X4
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_DUAL_CONE_2__SHIFT            0X5
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_ENA_2__SHIFT               0X6
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_CONSTANT_ENA_2__SHIFT      0X7
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM0__SHIFT          0X8
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM1__SHIFT          0X9
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM2__SHIFT          0Xa
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM3__SHIFT          0Xb
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_2BIT_NUM0__SHIFT          0Xc
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_2BIT_NUM1__SHIFT          0Xe
#define  SE_TCL_PER_LIGHT_CNTL_1__LIGHT_ENA_3__SHIFT                 0X10
#define  SE_TCL_PER_LIGHT_CNTL_1__AMBIENT_ENA_3__SHIFT               0X11
#define  SE_TCL_PER_LIGHT_CNTL_1__SPECULAR_ENA_3__SHIFT              0X12
#define  SE_TCL_PER_LIGHT_CNTL_1__LOCAL_LIGHT_3__SHIFT               0X13
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_ENA_3__SHIFT                  0X14
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_DUAL_CONE_3__SHIFT            0X15
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_ENA_3__SHIFT               0X16
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_CONSTANT_ENA_3__SHIFT      0X17
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM0__SHIFT          0X18
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM1__SHIFT          0X19
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM2__SHIFT          0X1a
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM3__SHIFT          0X1b
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_2BIT_NUM0__SHIFT          0X1c
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_2BIT_NUM1__SHIFT          0X1e
#define  SE_TCL_PER_LIGHT_CNTL_2__LIGHT_ENA_4__SHIFT                 0X0
#define  SE_TCL_PER_LIGHT_CNTL_2__AMBIENT_ENA_4__SHIFT               0X1
#define  SE_TCL_PER_LIGHT_CNTL_2__SPECULAR_ENA_4__SHIFT              0X2
#define  SE_TCL_PER_LIGHT_CNTL_2__LOCAL_LIGHT_4__SHIFT               0X3
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_ENA_4__SHIFT                  0X4
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_DUAL_CONE_4__SHIFT            0X5
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_ENA_4__SHIFT               0X6
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_CONSTANT_ENA_4__SHIFT      0X7
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM0__SHIFT          0X8
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM1__SHIFT          0X9
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM2__SHIFT          0Xa
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM3__SHIFT          0Xb
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_2BIT_NUM0__SHIFT          0Xc
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_2BIT_NUM1__SHIFT          0Xe
#define  SE_TCL_PER_LIGHT_CNTL_2__LIGHT_ENA_5__SHIFT                 0X10
#define  SE_TCL_PER_LIGHT_CNTL_2__AMBIENT_ENA_5__SHIFT               0X11
#define  SE_TCL_PER_LIGHT_CNTL_2__SPECULAR_ENA_5__SHIFT              0X12
#define  SE_TCL_PER_LIGHT_CNTL_2__LOCAL_LIGHT_5__SHIFT               0X13
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_ENA_5__SHIFT                  0X14
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_DUAL_CONE_5__SHIFT            0X15
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_ENA_5__SHIFT               0X16
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_CONSTANT_ENA_5__SHIFT      0X17
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM0__SHIFT          0X18
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM1__SHIFT          0X19
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM2__SHIFT          0X1a
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM3__SHIFT          0X1b
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_2BIT_NUM0__SHIFT          0X1c
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_2BIT_NUM1__SHIFT          0X1e
#define  SE_TCL_PER_LIGHT_CNTL_3__LIGHT_ENA_6__SHIFT                 0X0
#define  SE_TCL_PER_LIGHT_CNTL_3__AMBIENT_ENA_6__SHIFT               0X1
#define  SE_TCL_PER_LIGHT_CNTL_3__SPECULAR_ENA_6__SHIFT              0X2
#define  SE_TCL_PER_LIGHT_CNTL_3__LOCAL_LIGHT_6__SHIFT               0X3
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_ENA_6__SHIFT                  0X4
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_DUAL_CONE_6__SHIFT            0X5
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_ENA_6__SHIFT               0X6
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_CONSTANT_ENA_6__SHIFT      0X7
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM0__SHIFT          0X8
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM1__SHIFT          0X9
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM2__SHIFT          0Xa
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM3__SHIFT          0Xb
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_2BIT_NUM0__SHIFT          0Xc
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_2BIT_NUM1__SHIFT          0Xe
#define  SE_TCL_PER_LIGHT_CNTL_3__LIGHT_ENA_7__SHIFT                 0X10
#define  SE_TCL_PER_LIGHT_CNTL_3__AMBIENT_ENA_7__SHIFT               0X11
#define  SE_TCL_PER_LIGHT_CNTL_3__SPECULAR_ENA_7__SHIFT              0X12
#define  SE_TCL_PER_LIGHT_CNTL_3__LOCAL_LIGHT_7__SHIFT               0X13
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_ENA_7__SHIFT                  0X14
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_DUAL_CONE_7__SHIFT            0X15
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_ENA_7__SHIFT               0X16
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_CONSTANT_ENA_7__SHIFT      0X17
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM0__SHIFT          0X18
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM1__SHIFT          0X19
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM2__SHIFT          0X1a
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM3__SHIFT          0X1b
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_2BIT_NUM0__SHIFT          0X1c
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_2BIT_NUM1__SHIFT          0X1e
#define  SE_TCL_DEBUG_0__DEBUG_RD_SEL_ENA__SHIFT                     0X0
#define  SE_TCL_DEBUG_0__DEBUG_RD_SEL__SHIFT                         0X1
#define  SE_TCL_DEBUG_0__DEBUG_IMM_RD__SHIFT                         0X2
#define  SE_TCL_DEBUG_0__ST_UPD_FIFO_SZ__SHIFT                       0X3
#define  SE_TCL_DEBUG_0__DIS_CLIP_ERR_DETECT__SHIFT                  0X5
#define  SE_TCL_STATE_FLUSH_REG__DATA_REGISTER__SHIFT                0X0
#define  SE_TCL_FPU_LATENCY_R2__VE_ENG_LATENCY__SHIFT                0X0
#define  SE_TCL_FPU_LATENCY_R2__VE_MULT_LATENCY__SHIFT               0X5
#define  SE_TCL_FPU_LATENCY_R2__VE_ACCUM_LATENCY__SHIFT              0Xa
#define  SE_TCL_FPU_LATENCY_R2__SC_ENG_LATENCY__SHIFT                0Xf
#define  SE_TCL_FPU_LATENCY_R2__VE_OUT_LATENCY__SHIFT                0X14
#define  SE_TCL_FPU_LATENCY_R2__SC_MATH_LATENCY__SHIFT               0X19
#define  SE_TCL_FPU_LATENCY_R2__RSVD_LTNCY_2BIT__SHIFT               0X1e
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_0__SHIFT              0X0
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_1__SHIFT              0X4
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_2__SHIFT              0X8
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_3__SHIFT              0Xc
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_4__SHIFT              0X10
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_5__SHIFT              0X14
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_0__SHIFT              0X0
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_1__SHIFT              0X4
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_2__SHIFT              0X8
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_3__SHIFT              0Xc
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_4__SHIFT              0X10
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_5__SHIFT              0X14
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_0__SHIFT            0X0
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_1__SHIFT            0X1
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_2__SHIFT            0X2
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_3__SHIFT            0X3
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_4__SHIFT            0X4
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_5__SHIFT            0X5
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_0__SHIFT              0X8
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_1__SHIFT              0X9
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_2__SHIFT              0Xa
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_3__SHIFT              0Xb
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_4__SHIFT              0Xc
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_5__SHIFT              0Xd
#define  SE_TCL_TEX_PROC_CNTL_0__TCG_FORCE_W_TO_ONE__SHIFT           0X10
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_0__SHIFT            0X0
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_1__SHIFT            0X4
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_2__SHIFT            0X8
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_3__SHIFT            0Xc
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_4__SHIFT            0X10
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_5__SHIFT            0X14
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_0__SHIFT             0X0
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_1__SHIFT             0X4
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_2__SHIFT             0X8
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_3__SHIFT             0Xc
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_4__SHIFT             0X10
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_5__SHIFT             0X14
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_IN_CLIP_SPACE__SHIFT         0X0
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_IN_MODEL_SPACE__SHIFT        0X1
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_0__SHIFT                 0X2
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_1__SHIFT                 0X3
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_2__SHIFT                 0X4
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_3__SHIFT                 0X5
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_4__SHIFT                 0X6
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_5__SHIFT                 0X7
#define  SE_TCL_UCP_VTX_BLEND_CNTL__FOG_MODE__SHIFT                  0X8
#define  SE_TCL_UCP_VTX_BLEND_CNTL__RNG_BASED_FOG__SHIFT             0Xa
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CLIP_DISABLE__SHIFT              0Xb
#define  SE_TCL_UCP_VTX_BLEND_CNTL__BLEND_OP_CNT__SHIFT              0Xc
#define  SE_TCL_UCP_VTX_BLEND_CNTL__USE_ST_BLEND_OP_CNT__SHIFT       0Xf
#define  SE_TCL_UCP_VTX_BLEND_CNTL__POSITION_BLEND_OPERATION__SHIFT  0X10
#define  SE_TCL_UCP_VTX_BLEND_CNTL__NORMAL_BLEND_OPERATION__SHIFT    0X11
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_0__SHIFT           0X12
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_1__SHIFT           0X13
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_2__SHIFT           0X14
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_3__SHIFT           0X15
#define  SE_TCL_UCP_VTX_BLEND_CNTL__BLEND_WEIGHT_MINUS_ONE__SHIFT    0X16
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_USE_PROJ_MTX__SHIFT    0X17
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_2_OPTIMIZE__SHIFT      0X18
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_EQ_0_ENA__SHIFT             0X19
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_METHOD__SHIFT               0X1a
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULLING_FF_DIR__SHIFT            0X1c
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_FF_ENA__SHIFT               0X1d
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_BF_ENA__SHIFT               0X1e
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_CULL_ONLY_ENA__SHIFT         0X1f
#define  SE_TCL_POINT_SPRITE_CNTL__PS_MULT__SHIFT                    0X0
#define  SE_TCL_POINT_SPRITE_CNTL__PS_LIN_ATT_ZERO__SHIFT            0X3
#define  SE_TCL_POINT_SPRITE_CNTL__PS_USE_MODEL_EYE_VEC__SHIFT       0X4
#define  SE_TCL_POINT_SPRITE_CNTL__PS_ATT_ALPHA__SHIFT               0X5
#define  SE_TCL_POINT_SPRITE_CNTL__PS_UCP_MODE__SHIFT                0X6
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_0__SHIFT               0X8
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_1__SHIFT               0X9
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_2__SHIFT               0Xa
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_3__SHIFT               0Xb
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_4__SHIFT               0Xc
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_5__SHIFT               0Xd
#define  SE_TCL_POINT_SPRITE_CNTL__PS_SE_SEL_STATE_SIZE__SHIFT       0X10
#define  SE_TCL_POINT_SPRITE_CNTL__PS_DIS_VV_EARLY_EXIT__SHIFT       0X11
#define  SE_PVS_CNTL__PVS_FIRST_INST__SHIFT                          0X0
#define  SE_PVS_CNTL__PVS_XYZW_VALID_INST__SHIFT                     0Xa
#define  SE_PVS_CNTL__PVS_LAST_INST__SHIFT                           0X14
#define  SE_PVS_CONST_CNTL__PVS_CONST_BASE_OFFSET__SHIFT             0X0
#define  SE_PVS_CONST_CNTL__PVS_MAX_CONST_ADDR__SHIFT                0X10
#define  SE_VTX_ST_POS_0_X_4__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_POS_0_Y_4__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_POS_0_Z_4__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_POS_0_W_4__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_NORM_0_X__DATA_REGISTER__SHIFT                    0X0
#define  SE_VTX_ST_NORM_0_Y__DATA_REGISTER__SHIFT                    0X0
#define  SE_VTX_ST_NORM_0_Z__DATA_REGISTER__SHIFT                    0X0
#define  SE_VTX_ST_PVMS__DATA_REGISTER__SHIFT                        0X0
#define  SE_VTX_ST_CLR_0_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_0_G__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_0_B__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_0_A__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_1_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_1_G__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_1_B__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_1_A__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_2_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_2_G__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_2_B__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_2_A__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_3_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_3_G__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_3_B__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_3_A__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_4_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_4_G__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_4_B__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_4_A__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_5_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_5_G__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_5_B__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_5_A__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_6_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_6_G__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_6_B__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_6_A__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_7_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_7_G__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_7_B__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_CLR_7_A__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_0_S__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_0_T__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_0_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_0_Q__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_1_S__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_1_T__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_1_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_1_Q__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_2_S__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_2_T__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_2_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_2_Q__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_3_S__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_3_T__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_3_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_3_Q__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_4_S__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_4_T__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_4_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_4_Q__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_5_S__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_5_T__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_5_R__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_TEX_5_Q__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_PNT_SPRT_SZ__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_DISC_FOG__DATA_REGISTER__SHIFT                    0X0
#define  SE_VTX_ST_SHININESS_0__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_SHININESS_1__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_BLND_WT_0__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_BLND_WT_1__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_BLND_WT_2__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_BLND_WT_3__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_POS_1_X__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_POS_1_Y__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_POS_1_Z__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_POS_1_W__DATA_REGISTER__SHIFT                     0X0
#define  SE_VTX_ST_NORM_1_X__DATA_REGISTER__SHIFT                    0X0
#define  SE_VTX_ST_NORM_1_Y__DATA_REGISTER__SHIFT                    0X0
#define  SE_VTX_ST_NORM_1_Z__DATA_REGISTER__SHIFT                    0X0
#define  SE_VTX_ST_SPARE_43C__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_USR_CLR_0_R__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_USR_CLR_0_G__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_USR_CLR_0_B__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_USR_CLR_0_A__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_USR_CLR_1_R__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_USR_CLR_1_G__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_USR_CLR_1_B__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_USR_CLR_1_A__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_CLR_0_PKD__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_CLR_1_PKD__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_CLR_2_PKD__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_CLR_3_PKD__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_CLR_4_PKD__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_CLR_5_PKD__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_CLR_6_PKD__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_CLR_7_PKD__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_POS_0_X_2__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_POS_0_Y_2__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_PAR_CLR_LD__DATA_REGISTER__SHIFT                  0X0
#define  SE_VTX_ST_USR_CLR_PKD__DATA_REGISTER__SHIFT                 0X0
#define  SE_VTX_ST_POS_0_X_3__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_POS_0_Y_3__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_POS_0_Z_3__DATA_REGISTER__SHIFT                   0X0
#define  SE_VTX_ST_END_OF_PKT__DATA_REGISTER__SHIFT                  0X0
#define  RE_SOLID_COLOR__SOLID_COLOR__SHIFT                          0X0
#define  RE_WIDTH_HEIGHT__WIDTH__SHIFT                               0X0
#define  RE_WIDTH_HEIGHT__HEIGHT__SHIFT                              0X10
#define  RE_POINTSIZE__POINTSIZE__SHIFT                              0X0
#define  RE_POINTSIZE__MAXPOINTSIZE__SHIFT                           0X10
#define  SE_CNTL__FFACE_CULL_DIR__SHIFT                              0X0
#define  SE_CNTL__BFACE_CULL_FCN__SHIFT                              0X1
#define  SE_CNTL__FFACE_CULL_FCN__SHIFT                              0X3
#define  SE_CNTL__FLAT_SHADE_VTX__SHIFT                              0X6
#define  SE_CNTL__DIFFUSE_SHADE_FCN__SHIFT                           0X8
#define  SE_CNTL__ALPHA_SHADE_FCN__SHIFT                             0Xa
#define  SE_CNTL__SPECULAR_SHADE_FCN__SHIFT                          0Xc
#define  SE_CNTL__FOG_SHADE_FCN__SHIFT                               0Xe
#define  SE_CNTL__ZBIAS_EN_POINT__SHIFT                              0X10
#define  SE_CNTL__ZBIAS_EN_LINE__SHIFT                               0X11
#define  SE_CNTL__ZBIAS_EN_TRI__SHIFT                                0X12
#define  SE_CNTL__WIDELINE_EN__SHIFT                                 0X14
#define  SE_CNTL__DISCRETE_FOG_SHADE_FCN__SHIFT                      0X18
#define  SE_CNTL__VTX_PIXCENTER__SHIFT                               0X1b
#define  SE_CNTL__ROUND_MODE__SHIFT                                  0X1c
#define  SE_CNTL__ROUND_PRECISION__SHIFT                             0X1e
#define  RE_CNTL__STIPPLE_ENABLE__SHIFT                              0X0
#define  RE_CNTL__SCISSOR_ENABLE__SHIFT                              0X1
#define  RE_CNTL__PATTERN_ENABLE__SHIFT                              0X2
#define  RE_CNTL__PERSPECTIVE_ENABLE__SHIFT                          0X3
#define  RE_CNTL__JITTER_ENABLE__SHIFT                               0X4
#define  RE_CNTL__POINT_SMOOTH__SHIFT                                0X5
#define  RE_CNTL__VTX_SAVE_T0_N3__SHIFT                              0X8
#define  RE_CNTL__VTX_SAVE_T1_N3__SHIFT                              0X9
#define  RE_CNTL__VTX_SAVE_T2_N3__SHIFT                              0Xa
#define  RE_CNTL__VTX_SAVE_T3_N3__SHIFT                              0Xb
#define  RE_CNTL__VTX_SAVE_T4_N3__SHIFT                              0Xc
#define  RE_CNTL__VTX_STQ0_ROUTE__SHIFT                              0X10
#define  RE_CNTL__VTX_STQ1_ROUTE__SHIFT                              0X12
#define  RE_CNTL__VTX_STQ2_ROUTE__SHIFT                              0X14
#define  RE_CNTL__VTX_STQ3_ROUTE__SHIFT                              0X16
#define  RE_CNTL__VTX_STQ4_ROUTE__SHIFT                              0X18
#define  RE_CNTL__VTX_STQ5_ROUTE__SHIFT                              0X1a
#define  RE_PERF_CNTL__CULL_PRESETUP__SHIFT                          0X2
#define  RE_PERF_CNTL__CULL_POSTSETUP__SHIFT                         0X3
#define  RE_PERF_CNTL__BLOCK_DISABLE__SHIFT                          0X4
#define  RE_PERF_CNTL__HZ_OVERRIDE__SHIFT                            0X6
#define  RE_PERF_CNTL__PERFSEL0__SHIFT                               0X8
#define  RE_PERF_CNTL__CLR_PERF0__SHIFT                              0Xd
#define  RE_PERF_CNTL__EN_PERF0__SHIFT                               0Xe
#define  RE_PERF_CNTL__PERFSEL1__SHIFT                               0X10
#define  RE_PERF_CNTL__CLR_PERF1__SHIFT                              0X15
#define  RE_PERF_CNTL__EN_PERF1__SHIFT                               0X16
#define  RE_PERF_CNTL__PERFSEL2__SHIFT                               0X18
#define  RE_PERF_CNTL__CLR_PERF2__SHIFT                              0X1d
#define  RE_PERF_CNTL__EN_PERF2__SHIFT                               0X1e
#define  RE_PERF_COUNT_0__PERF_COUNT__SHIFT                          0X0
#define  RE_PERF_COUNT_1__PERF_COUNT__SHIFT                          0X0
#define  RE_PERF_COUNT_2__PERF_COUNT__SHIFT                          0X0
#define  RE_DEBUG0__RE_DWORD__SHIFT                                  0X0
#define  RE_DEBUG1__RE_DWORD__SHIFT                                  0X0
#define  RE_DEBUG2__RE_DWORD__SHIFT                                  0X0
#define  RE_DEBUG3__RE_DWORD__SHIFT                                  0X0
#define  RE_DEBUG4__RE_DWORD__SHIFT                                  0X0
#define  RE_DEBUG5__RE_DWORD__SHIFT                                  0X0
#define  RE_DEBUG6__RE_DWORD__SHIFT                                  0X0
#define  RE_DEBUG7__HIZ_RAM_RM__SHIFT                                0X0
#define  RE_DEBUG7__ONE_PRIM_PER_PASS__SHIFT                         0X4
#define  RE_DEBUG7__RE_DBG_DATA_M9__SHIFT                            0X5
#define  RE_TOP_LEFT__X_LEFT__SHIFT                                  0X0
#define  RE_TOP_LEFT__Y_TOP__SHIFT                                   0X10
#define  RE_MISC__STIPPLE_X_OFFSET__SHIFT                            0X0
#define  RE_MISC__STIPPLE_Y_OFFSET__SHIFT                            0X8
#define  RE_MISC__STIPPLE_BIT_ORDER__SHIFT                           0X10
#define  RE_STIPPLE_ADDR__STIPPLE_ADDR__SHIFT                        0X0
#define  RE_STIPPLE_DATA__STIPPLE_DATA__SHIFT                        0X0
#define  RE_LINE_PATTERN__LINE_PATTERN__SHIFT                        0X0
#define  RE_LINE_PATTERN__REPEAT_COUNT__SHIFT                        0X10
#define  RE_LINE_PATTERN__PATTERN_START__SHIFT                       0X18
#define  RE_LINE_PATTERN__PATTERN_BIT_ORDER__SHIFT                   0X1c
#define  RE_LINE_PATTERN__AUTO_RESET_ENABLE__SHIFT                   0X1d
#define  RE_LINE_STATE__CURRENT_PTR__SHIFT                           0X0
#define  RE_LINE_STATE__CURRENT_COUNT__SHIFT                         0X8
#define  RE_SCISSOR_TL_0__X_LEFT__SHIFT                              0X0
#define  RE_SCISSOR_TL_0__Y_TOP__SHIFT                               0X10
#define  RE_SCISSOR_BR_0__X_RIGHT__SHIFT                             0X0
#define  RE_SCISSOR_BR_0__Y_BOTTOM__SHIFT                            0X10
#define  RE_SCISSOR_TL_1__X_LEFT__SHIFT                              0X0
#define  RE_SCISSOR_TL_1__Y_TOP__SHIFT                               0X10
#define  RE_SCISSOR_BR_1__X_RIGHT__SHIFT                             0X0
#define  RE_SCISSOR_BR_1__Y_BOTTOM__SHIFT                            0X10
#define  RE_SCISSOR_TL_2__X_LEFT__SHIFT                              0X0
#define  RE_SCISSOR_TL_2__Y_TOP__SHIFT                               0X10
#define  RE_SCISSOR_BR_2__X_RIGHT__SHIFT                             0X0
#define  RE_SCISSOR_BR_2__Y_BOTTOM__SHIFT                            0X10
#define  RE_AUX_SCISSOR_CNTL__EXCLUSIVE_SCISSOR_0__SHIFT             0X18
#define  RE_AUX_SCISSOR_CNTL__EXCLUSIVE_SCISSOR_1__SHIFT             0X19
#define  RE_AUX_SCISSOR_CNTL__EXCLUSIVE_SCISSOR_2__SHIFT             0X1a
#define  RE_AUX_SCISSOR_CNTL__SCISSOR_ENABLE_0__SHIFT                0X1c
#define  RE_AUX_SCISSOR_CNTL__SCISSOR_ENABLE_1__SHIFT                0X1d
#define  RE_AUX_SCISSOR_CNTL__SCISSOR_ENABLE_2__SHIFT                0X1e
#define  RE_JITTER_TABLE0__SAMPLE_SEL_00__SHIFT                      0X0
#define  RE_JITTER_TABLE0__SAMPLE_SEL_10__SHIFT                      0X4
#define  RE_JITTER_TABLE0__SAMPLE_SEL_20__SHIFT                      0X8
#define  RE_JITTER_TABLE0__SAMPLE_SEL_30__SHIFT                      0Xc
#define  RE_JITTER_TABLE0__SAMPLE_SEL_01__SHIFT                      0X10
#define  RE_JITTER_TABLE0__SAMPLE_SEL_11__SHIFT                      0X14
#define  RE_JITTER_TABLE0__SAMPLE_SEL_21__SHIFT                      0X18
#define  RE_JITTER_TABLE0__SAMPLE_SEL_31__SHIFT                      0X1c
#define  RE_JITTER_TABLE1__SAMPLE_SEL_02__SHIFT                      0X0
#define  RE_JITTER_TABLE1__SAMPLE_SEL_12__SHIFT                      0X4
#define  RE_JITTER_TABLE1__SAMPLE_SEL_22__SHIFT                      0X8
#define  RE_JITTER_TABLE1__SAMPLE_SEL_32__SHIFT                      0Xc
#define  RE_JITTER_TABLE1__SAMPLE_SEL_03__SHIFT                      0X10
#define  RE_JITTER_TABLE1__SAMPLE_SEL_13__SHIFT                      0X14
#define  RE_JITTER_TABLE1__SAMPLE_SEL_23__SHIFT                      0X18
#define  RE_JITTER_TABLE1__SAMPLE_SEL_33__SHIFT                      0X1c
#define  PP_FOG_TABLE_INDEX__FOG_INDEX__SHIFT                        0X0
#define  PP_FOG_TABLE_DATA__FOG_DATA__SHIFT                          0X0
#define  SE_ZBIAS_FACTOR__ZBIAS_FACTOR__SHIFT                        0X0
#define  SE_ZBIAS_CONSTANT__ZBIAS_CONSTANT__SHIFT                    0X0
#define  SE_LINE_WIDTH__LINE_WIDTH__SHIFT                            0X0
#define  SE_LINE_WIDTH__MINPOINTSIZE__SHIFT                          0X10
#define  RE_W_BIAS__W_BIAS__SHIFT                                    0X0
#define  SE_MC_SRC2_CNTL__MC_X2__SHIFT                               0X0
#define  SE_MC_SRC2_CNTL__MC_Y2__SHIFT                               0X10
#define  SE_MC_SRC2_CNTL__MC_SEC_SRC_PITCH_MUL__SHIFT                0X1e
#define  SE_MC_SRC1_CNTL__MC_X1__SHIFT                               0X0
#define  SE_MC_SRC1_CNTL__MC_Y1__SHIFT                               0X10
#define  SE_MC_SRC1_CNTL__MC_IDCT_ENB__SHIFT                         0X1c
#define  SE_MC_SRC1_CNTL__MC_SEC_TEX_ENB__SHIFT                      0X1d
#define  SE_MC_SRC1_CNTL__MC_SRC_PITCH_MUL__SHIFT                    0X1e
#define  SE_MC_DST_CNTL__MC_DST_Y__SHIFT                             0X0
#define  SE_MC_DST_CNTL__MC_DST_X__SHIFT                             0X10
#define  SE_MC_DST_CNTL__MC_DST_PITCH_MUL__SHIFT                     0X1e
#define  SE_MC_CNTL_START__MC_CNTL_SRC_1_INDEX__SHIFT                0X0
#define  SE_MC_CNTL_START__MC_CNTL_DST_OFFSET__SHIFT                 0X4
#define  SE_MC_CNTL_START__MC_ALPHA_ENB__SHIFT                       0X19
#define  SE_MC_CNTL_START__MC_CNTL_SRC_2_INDEX__SHIFT                0X1a
#define  SE_MC_CNTL_START__MC_CNTL_WIDTH_HEIGHT_SEL__SHIFT           0X1d
#define  SE_MC_BUF_BASE__MC_BUF_BASE__SHIFT                          0X18
#define  PP_TXFILTER_0__MAG_FILTER__SHIFT                            0X0
#define  PP_TXFILTER_0__MIN_FILTER__SHIFT                            0X1
#define  PP_TXFILTER_0__MAX_ANIS__SHIFT                              0X5
#define  PP_TXFILTER_0__MAX_MIP_LEVEL__SHIFT                         0X10
#define  PP_TXFILTER_0__YUV_TO_RGB__SHIFT                            0X14
#define  PP_TXFILTER_0__YUV_TEMPERATURE__SHIFT                       0X15
#define  PP_TXFILTER_0__WRAPEN_S__SHIFT                              0X16
#define  PP_TXFILTER_0__CLAMP_S__SHIFT                               0X17
#define  PP_TXFILTER_0__WRAPEN_T__SHIFT                              0X1a
#define  PP_TXFILTER_0__CLAMP_T__SHIFT                               0X1b
#define  PP_TXFILTER_0__KILL_LT_0__SHIFT                             0X1e
#define  PP_TXFILTER_0__BORDER_MODE__SHIFT                           0X1f
#define  PP_TXFILTER_1__MAG_FILTER__SHIFT                            0X0
#define  PP_TXFILTER_1__MIN_FILTER__SHIFT                            0X1
#define  PP_TXFILTER_1__MAX_ANIS__SHIFT                              0X5
#define  PP_TXFILTER_1__MAX_MIP_LEVEL__SHIFT                         0X10
#define  PP_TXFILTER_1__YUV_TO_RGB__SHIFT                            0X14
#define  PP_TXFILTER_1__YUV_TEMPERATURE__SHIFT                       0X15
#define  PP_TXFILTER_1__WRAPEN_S__SHIFT                              0X16
#define  PP_TXFILTER_1__CLAMP_S__SHIFT                               0X17
#define  PP_TXFILTER_1__WRAPEN_T__SHIFT                              0X1a
#define  PP_TXFILTER_1__CLAMP_T__SHIFT                               0X1b
#define  PP_TXFILTER_1__KILL_LT_0__SHIFT                             0X1e
#define  PP_TXFILTER_1__BORDER_MODE__SHIFT                           0X1f
#define  PP_TXFILTER_2__MAG_FILTER__SHIFT                            0X0
#define  PP_TXFILTER_2__MIN_FILTER__SHIFT                            0X1
#define  PP_TXFILTER_2__MAX_ANIS__SHIFT                              0X5
#define  PP_TXFILTER_2__MAX_MIP_LEVEL__SHIFT                         0X10
#define  PP_TXFILTER_2__YUV_TO_RGB__SHIFT                            0X14
#define  PP_TXFILTER_2__YUV_TEMPERATURE__SHIFT                       0X15
#define  PP_TXFILTER_2__WRAPEN_S__SHIFT                              0X16
#define  PP_TXFILTER_2__CLAMP_S__SHIFT                               0X17
#define  PP_TXFILTER_2__WRAPEN_T__SHIFT                              0X1a
#define  PP_TXFILTER_2__CLAMP_T__SHIFT                               0X1b
#define  PP_TXFILTER_2__KILL_LT_0__SHIFT                             0X1e
#define  PP_TXFILTER_2__BORDER_MODE__SHIFT                           0X1f
#define  PP_TXFILTER_3__MAG_FILTER__SHIFT                            0X0
#define  PP_TXFILTER_3__MIN_FILTER__SHIFT                            0X1
#define  PP_TXFILTER_3__MAX_ANIS__SHIFT                              0X5
#define  PP_TXFILTER_3__MAX_MIP_LEVEL__SHIFT                         0X10
#define  PP_TXFILTER_3__YUV_TO_RGB__SHIFT                            0X14
#define  PP_TXFILTER_3__YUV_TEMPERATURE__SHIFT                       0X15
#define  PP_TXFILTER_3__WRAPEN_S__SHIFT                              0X16
#define  PP_TXFILTER_3__CLAMP_S__SHIFT                               0X17
#define  PP_TXFILTER_3__WRAPEN_T__SHIFT                              0X1a
#define  PP_TXFILTER_3__CLAMP_T__SHIFT                               0X1b
#define  PP_TXFILTER_3__KILL_LT_0__SHIFT                             0X1e
#define  PP_TXFILTER_3__BORDER_MODE__SHIFT                           0X1f
#define  PP_TXFILTER_4__MAG_FILTER__SHIFT                            0X0
#define  PP_TXFILTER_4__MIN_FILTER__SHIFT                            0X1
#define  PP_TXFILTER_4__MAX_ANIS__SHIFT                              0X5
#define  PP_TXFILTER_4__MAX_MIP_LEVEL__SHIFT                         0X10
#define  PP_TXFILTER_4__YUV_TO_RGB__SHIFT                            0X14
#define  PP_TXFILTER_4__YUV_TEMPERATURE__SHIFT                       0X15
#define  PP_TXFILTER_4__WRAPEN_S__SHIFT                              0X16
#define  PP_TXFILTER_4__CLAMP_S__SHIFT                               0X17
#define  PP_TXFILTER_4__WRAPEN_T__SHIFT                              0X1a
#define  PP_TXFILTER_4__CLAMP_T__SHIFT                               0X1b
#define  PP_TXFILTER_4__KILL_LT_0__SHIFT                             0X1e
#define  PP_TXFILTER_4__BORDER_MODE__SHIFT                           0X1f
#define  PP_TXFILTER_5__MAG_FILTER__SHIFT                            0X0
#define  PP_TXFILTER_5__MIN_FILTER__SHIFT                            0X1
#define  PP_TXFILTER_5__MAX_ANIS__SHIFT                              0X5
#define  PP_TXFILTER_5__MAX_MIP_LEVEL__SHIFT                         0X10
#define  PP_TXFILTER_5__YUV_TO_RGB__SHIFT                            0X14
#define  PP_TXFILTER_5__YUV_TEMPERATURE__SHIFT                       0X15
#define  PP_TXFILTER_5__WRAPEN_S__SHIFT                              0X16
#define  PP_TXFILTER_5__CLAMP_S__SHIFT                               0X17
#define  PP_TXFILTER_5__WRAPEN_T__SHIFT                              0X1a
#define  PP_TXFILTER_5__CLAMP_T__SHIFT                               0X1b
#define  PP_TXFILTER_5__KILL_LT_0__SHIFT                             0X1e
#define  PP_TXFILTER_5__BORDER_MODE__SHIFT                           0X1f
#define  PP_TXFORMAT_0__TXFORMAT__SHIFT                              0X0
#define  PP_TXFORMAT_0__APPLE_YUV__SHIFT                             0X5
#define  PP_TXFORMAT_0__ALPHA_ENABLE__SHIFT                          0X6
#define  PP_TXFORMAT_0__NON_POWER2__SHIFT                            0X7
#define  PP_TXFORMAT_0__TXWIDTH__SHIFT                               0X8
#define  PP_TXFORMAT_0__TXHEIGHT__SHIFT                              0Xc
#define  PP_TXFORMAT_0__FACE_WIDTH_5__SHIFT                          0X10
#define  PP_TXFORMAT_0__FACE_HEIGHT_5__SHIFT                         0X14
#define  PP_TXFORMAT_0__ST_ROUTE_R2__SHIFT                           0X18
#define  PP_TXFORMAT_0__LOOKUP_DISABLE__SHIFT                        0X1b
#define  PP_TXFORMAT_0__ALPHA_MASK_ENABLE__SHIFT                     0X1c
#define  PP_TXFORMAT_0__CHROMA_KEY_ENABLE__SHIFT                     0X1d
#define  PP_TXFORMAT_1__TXFORMAT__SHIFT                              0X0
#define  PP_TXFORMAT_1__APPLE_YUV__SHIFT                             0X5
#define  PP_TXFORMAT_1__ALPHA_ENABLE__SHIFT                          0X6
#define  PP_TXFORMAT_1__NON_POWER2__SHIFT                            0X7
#define  PP_TXFORMAT_1__TXWIDTH__SHIFT                               0X8
#define  PP_TXFORMAT_1__TXHEIGHT__SHIFT                              0Xc
#define  PP_TXFORMAT_1__FACE_WIDTH_5__SHIFT                          0X10
#define  PP_TXFORMAT_1__FACE_HEIGHT_5__SHIFT                         0X14
#define  PP_TXFORMAT_1__ST_ROUTE_R2__SHIFT                           0X18
#define  PP_TXFORMAT_1__LOOKUP_DISABLE__SHIFT                        0X1b
#define  PP_TXFORMAT_1__ALPHA_MASK_ENABLE__SHIFT                     0X1c
#define  PP_TXFORMAT_1__CHROMA_KEY_ENABLE__SHIFT                     0X1d
#define  PP_TXFORMAT_2__TXFORMAT__SHIFT                              0X0
#define  PP_TXFORMAT_2__APPLE_YUV__SHIFT                             0X5
#define  PP_TXFORMAT_2__ALPHA_ENABLE__SHIFT                          0X6
#define  PP_TXFORMAT_2__NON_POWER2__SHIFT                            0X7
#define  PP_TXFORMAT_2__TXWIDTH__SHIFT                               0X8
#define  PP_TXFORMAT_2__TXHEIGHT__SHIFT                              0Xc
#define  PP_TXFORMAT_2__FACE_WIDTH_5__SHIFT                          0X10
#define  PP_TXFORMAT_2__FACE_HEIGHT_5__SHIFT                         0X14
#define  PP_TXFORMAT_2__ST_ROUTE_R2__SHIFT                           0X18
#define  PP_TXFORMAT_2__LOOKUP_DISABLE__SHIFT                        0X1b
#define  PP_TXFORMAT_2__ALPHA_MASK_ENABLE__SHIFT                     0X1c
#define  PP_TXFORMAT_2__CHROMA_KEY_ENABLE__SHIFT                     0X1d
#define  PP_TXFORMAT_3__TXFORMAT__SHIFT                              0X0
#define  PP_TXFORMAT_3__APPLE_YUV__SHIFT                             0X5
#define  PP_TXFORMAT_3__ALPHA_ENABLE__SHIFT                          0X6
#define  PP_TXFORMAT_3__NON_POWER2__SHIFT                            0X7
#define  PP_TXFORMAT_3__TXWIDTH__SHIFT                               0X8
#define  PP_TXFORMAT_3__TXHEIGHT__SHIFT                              0Xc
#define  PP_TXFORMAT_3__FACE_WIDTH_5__SHIFT                          0X10
#define  PP_TXFORMAT_3__FACE_HEIGHT_5__SHIFT                         0X14
#define  PP_TXFORMAT_3__ST_ROUTE__SHIFT                              0X18
#define  PP_TXFORMAT_3__LOOKUP_DISABLE__SHIFT                        0X1b
#define  PP_TXFORMAT_3__ALPHA_MASK_ENABLE__SHIFT                     0X1c
#define  PP_TXFORMAT_3__CHROMA_KEY_ENABLE__SHIFT                     0X1d
#define  PP_TXFORMAT_4__TXFORMAT__SHIFT                              0X0
#define  PP_TXFORMAT_4__APPLE_YUV__SHIFT                             0X5
#define  PP_TXFORMAT_4__ALPHA_ENABLE__SHIFT                          0X6
#define  PP_TXFORMAT_4__NON_POWER2__SHIFT                            0X7
#define  PP_TXFORMAT_4__TXWIDTH__SHIFT                               0X8
#define  PP_TXFORMAT_4__TXHEIGHT__SHIFT                              0Xc
#define  PP_TXFORMAT_4__FACE_WIDTH_5__SHIFT                          0X10
#define  PP_TXFORMAT_4__FACE_HEIGHT_5__SHIFT                         0X14
#define  PP_TXFORMAT_4__ST_ROUTE__SHIFT                              0X18
#define  PP_TXFORMAT_4__LOOKUP_DISABLE__SHIFT                        0X1b
#define  PP_TXFORMAT_4__ALPHA_MASK_ENABLE__SHIFT                     0X1c
#define  PP_TXFORMAT_4__CHROMA_KEY_ENABLE__SHIFT                     0X1d
#define  PP_TXFORMAT_5__TXFORMAT__SHIFT                              0X0
#define  PP_TXFORMAT_5__APPLE_YUV__SHIFT                             0X5
#define  PP_TXFORMAT_5__ALPHA_ENABLE__SHIFT                          0X6
#define  PP_TXFORMAT_5__NON_POWER2__SHIFT                            0X7
#define  PP_TXFORMAT_5__TXWIDTH__SHIFT                               0X8
#define  PP_TXFORMAT_5__TXHEIGHT__SHIFT                              0Xc
#define  PP_TXFORMAT_5__FACE_WIDTH_5__SHIFT                          0X10
#define  PP_TXFORMAT_5__FACE_HEIGHT_5__SHIFT                         0X14
#define  PP_TXFORMAT_5__ST_ROUTE__SHIFT                              0X18
#define  PP_TXFORMAT_5__LOOKUP_DISABLE__SHIFT                        0X1b
#define  PP_TXFORMAT_5__ALPHA_MASK_ENABLE__SHIFT                     0X1c
#define  PP_TXFORMAT_5__CHROMA_KEY_ENABLE__SHIFT                     0X1d
#define  PP_TXFORMAT_X_0__TXDEPTH__SHIFT                             0X0
#define  PP_TXFORMAT_X_0__VOLUME_FILTER__SHIFT                       0X4
#define  PP_TXFORMAT_X_0__CLAMP_MODE__SHIFT                          0X7
#define  PP_TXFORMAT_X_0__WRAPEN_Q__SHIFT                            0X8
#define  PP_TXFORMAT_X_0__CLAMP_Q__SHIFT                             0X9
#define  PP_TXFORMAT_X_0__MIN_MIP_LEVEL__SHIFT                       0Xc
#define  PP_TXFORMAT_X_0__TEX_COORD_TYPE__SHIFT                      0X10
#define  PP_TXFORMAT_X_0__LOD_BIAS__SHIFT                            0X13
#define  PP_TXFORMAT_X_1__TXDEPTH__SHIFT                             0X0
#define  PP_TXFORMAT_X_1__VOLUME_FILTER__SHIFT                       0X4
#define  PP_TXFORMAT_X_1__CLAMP_MODE__SHIFT                          0X7
#define  PP_TXFORMAT_X_1__WRAPEN_Q__SHIFT                            0X8
#define  PP_TXFORMAT_X_1__CLAMP_Q__SHIFT                             0X9
#define  PP_TXFORMAT_X_1__MIN_MIP_LEVEL__SHIFT                       0Xc
#define  PP_TXFORMAT_X_1__TEX_COORD_TYPE__SHIFT                      0X10
#define  PP_TXFORMAT_X_1__LOD_BIAS__SHIFT                            0X13
#define  PP_TXFORMAT_X_2__TXDEPTH__SHIFT                             0X0
#define  PP_TXFORMAT_X_2__VOLUME_FILTER__SHIFT                       0X4
#define  PP_TXFORMAT_X_2__CLAMP_MODE__SHIFT                          0X7
#define  PP_TXFORMAT_X_2__WRAPEN_Q__SHIFT                            0X8
#define  PP_TXFORMAT_X_2__CLAMP_Q__SHIFT                             0X9
#define  PP_TXFORMAT_X_2__MIN_MIP_LEVEL__SHIFT                       0Xc
#define  PP_TXFORMAT_X_2__TEX_COORD_TYPE__SHIFT                      0X10
#define  PP_TXFORMAT_X_2__LOD_BIAS__SHIFT                            0X13
#define  PP_TXFORMAT_X_3__TXDEPTH__SHIFT                             0X0
#define  PP_TXFORMAT_X_3__VOLUME_FILTER__SHIFT                       0X4
#define  PP_TXFORMAT_X_3__CLAMP_MODE__SHIFT                          0X7
#define  PP_TXFORMAT_X_3__WRAPEN_Q__SHIFT                            0X8
#define  PP_TXFORMAT_X_3__CLAMP_Q__SHIFT                             0X9
#define  PP_TXFORMAT_X_3__MIN_MIP_LEVEL__SHIFT                       0Xc
#define  PP_TXFORMAT_X_3__TEX_COORD_TYPE__SHIFT                      0X10
#define  PP_TXFORMAT_X_3__LOD_BIAS__SHIFT                            0X13
#define  PP_TXFORMAT_X_4__TXDEPTH__SHIFT                             0X0
#define  PP_TXFORMAT_X_4__VOLUME_FILTER__SHIFT                       0X4
#define  PP_TXFORMAT_X_4__CLAMP_MODE__SHIFT                          0X7
#define  PP_TXFORMAT_X_4__WRAPEN_Q__SHIFT                            0X8
#define  PP_TXFORMAT_X_4__CLAMP_Q__SHIFT                             0X9
#define  PP_TXFORMAT_X_4__MIN_MIP_LEVEL__SHIFT                       0Xc
#define  PP_TXFORMAT_X_4__TEX_COORD_TYPE__SHIFT                      0X10
#define  PP_TXFORMAT_X_4__LOD_BIAS__SHIFT                            0X13
#define  PP_TXFORMAT_X_5__TXDEPTH__SHIFT                             0X0
#define  PP_TXFORMAT_X_5__VOLUME_FILTER__SHIFT                       0X4
#define  PP_TXFORMAT_X_5__CLAMP_MODE__SHIFT                          0X7
#define  PP_TXFORMAT_X_5__WRAPEN_Q__SHIFT                            0X8
#define  PP_TXFORMAT_X_5__CLAMP_Q__SHIFT                             0X9
#define  PP_TXFORMAT_X_5__MIN_MIP_LEVEL__SHIFT                       0Xc
#define  PP_TXFORMAT_X_5__TEX_COORD_TYPE__SHIFT                      0X10
#define  PP_TXFORMAT_X_5__LOD_BIAS__SHIFT                            0X13
#define  PP_TEX_SIZE_0__TEX_USIZE__SHIFT                             0X0
#define  PP_TEX_SIZE_0__TEX_VSIZE__SHIFT                             0X10
#define  PP_TEX_SIZE_0__SIGNED_RGB__SHIFT                            0X1e
#define  PP_TEX_SIZE_0__SIGNED_ALPHA__SHIFT                          0X1f
#define  PP_TEX_SIZE_1__TEX_USIZE__SHIFT                             0X0
#define  PP_TEX_SIZE_1__TEX_VSIZE__SHIFT                             0X10
#define  PP_TEX_SIZE_1__SIGNED_RGB__SHIFT                            0X1e
#define  PP_TEX_SIZE_1__SIGNED_ALPHA__SHIFT                          0X1f
#define  PP_TEX_SIZE_2__TEX_USIZE__SHIFT                             0X0
#define  PP_TEX_SIZE_2__TEX_VSIZE__SHIFT                             0X10
#define  PP_TEX_SIZE_2__SIGNED_RGB__SHIFT                            0X1e
#define  PP_TEX_SIZE_2__SIGNED_ALPHA__SHIFT                          0X1f
#define  PP_TEX_SIZE_3__TEX_USIZE__SHIFT                             0X0
#define  PP_TEX_SIZE_3__TEX_VSIZE__SHIFT                             0X10
#define  PP_TEX_SIZE_3__SIGNED_RGB__SHIFT                            0X1e
#define  PP_TEX_SIZE_3__SIGNED_ALPHA__SHIFT                          0X1f
#define  PP_TEX_SIZE_4__TEX_USIZE__SHIFT                             0X0
#define  PP_TEX_SIZE_4__TEX_VSIZE__SHIFT                             0X10
#define  PP_TEX_SIZE_4__SIGNED_RGB__SHIFT                            0X1e
#define  PP_TEX_SIZE_4__SIGNED_ALPHA__SHIFT                          0X1f
#define  PP_TEX_SIZE_5__TEX_USIZE__SHIFT                             0X0
#define  PP_TEX_SIZE_5__TEX_VSIZE__SHIFT                             0X10
#define  PP_TEX_SIZE_5__SIGNED_RGB__SHIFT                            0X1e
#define  PP_TEX_SIZE_5__SIGNED_ALPHA__SHIFT                          0X1f
#define  PP_TXPITCH_0__TXPITCH__SHIFT                                0X5
#define  rv250PP_TXPITCH_0__TEX_TAG_CNTL__SHIFT                      0X1d
#define  PP_TXPITCH_0__TEX_TAG_CNTL__SHIFT                           0X1e
#define  PP_TXPITCH_1__TXPITCH__SHIFT                                0X5
#define  rv250PP_TXPITCH_1__TEX_TAG_CNTL__SHIFT                      0X1d
#define  PP_TXPITCH_1__TEX_TAG_CNTL__SHIFT                           0X1e
#define  PP_TXPITCH_2__TXPITCH__SHIFT                                0X5
#define  rv250PP_TXPITCH_2__TEX_TAG_CNTL__SHIFT                      0X1d
#define  PP_TXPITCH_2__TEX_TAG_CNTL__SHIFT                           0X1e
#define  PP_TXPITCH_3__TXPITCH__SHIFT                                0X5
#define  rv250PP_TXPITCH_3__TEX_TAG_CNTL__SHIFT                      0X1d
#define  PP_TXPITCH_3__TEX_TAG_CNTL__SHIFT                           0X1e
#define  PP_TXPITCH_4__TXPITCH__SHIFT                                0X5
#define  rv250PP_TXPITCH_4__TEX_TAG_CNTL__SHIFT                      0X1d
#define  PP_TXPITCH_4__TEX_TAG_CNTL__SHIFT                           0X1e
#define  PP_TXPITCH_5__TXPITCH__SHIFT                                0X5
#define  rv250PP_TXPITCH_5__TEX_TAG_CNTL__SHIFT                      0X1d
#define  PP_TXPITCH_5__TEX_TAG_CNTL__SHIFT                           0X1e
#define  PP_BORDER_COLOR_0__BORD_COLOR__SHIFT                        0X0
#define  PP_BORDER_COLOR_1__BORD_COLOR__SHIFT                        0X0
#define  PP_BORDER_COLOR_2__BORD_COLOR__SHIFT                        0X0
#define  PP_BORDER_COLOR_3__BORD_COLOR__SHIFT                        0X0
#define  PP_BORDER_COLOR_4__BORD_COLOR__SHIFT                        0X0
#define  PP_BORDER_COLOR_5__BORD_COLOR__SHIFT                        0X0
#define  PP_CUBIC_FACES_0__FACE_WIDTH_1__SHIFT                       0X0
#define  PP_CUBIC_FACES_0__FACE_HEIGHT_1__SHIFT                      0X4
#define  PP_CUBIC_FACES_0__FACE_WIDTH_2__SHIFT                       0X8
#define  PP_CUBIC_FACES_0__FACE_HEIGHT_2__SHIFT                      0Xc
#define  PP_CUBIC_FACES_0__FACE_WIDTH_3__SHIFT                       0X10
#define  PP_CUBIC_FACES_0__FACE_HEIGHT_3__SHIFT                      0X14
#define  PP_CUBIC_FACES_0__FACE_WIDTH_4__SHIFT                       0X18
#define  PP_CUBIC_FACES_0__FACE_HEIGHT_4__SHIFT                      0X1c
#define  PP_CUBIC_FACES_1__FACE_WIDTH_1__SHIFT                       0X0
#define  PP_CUBIC_FACES_1__FACE_HEIGHT_1__SHIFT                      0X4
#define  PP_CUBIC_FACES_1__FACE_WIDTH_2__SHIFT                       0X8
#define  PP_CUBIC_FACES_1__FACE_HEIGHT_2__SHIFT                      0Xc
#define  PP_CUBIC_FACES_1__FACE_WIDTH_3__SHIFT                       0X10
#define  PP_CUBIC_FACES_1__FACE_HEIGHT_3__SHIFT                      0X14
#define  PP_CUBIC_FACES_1__FACE_WIDTH_4__SHIFT                       0X18
#define  PP_CUBIC_FACES_1__FACE_HEIGHT_4__SHIFT                      0X1c
#define  PP_CUBIC_FACES_2__FACE_WIDTH_1__SHIFT                       0X0
#define  PP_CUBIC_FACES_2__FACE_HEIGHT_1__SHIFT                      0X4
#define  PP_CUBIC_FACES_2__FACE_WIDTH_2__SHIFT                       0X8
#define  PP_CUBIC_FACES_2__FACE_HEIGHT_2__SHIFT                      0Xc
#define  PP_CUBIC_FACES_2__FACE_WIDTH_3__SHIFT                       0X10
#define  PP_CUBIC_FACES_2__FACE_HEIGHT_3__SHIFT                      0X14
#define  PP_CUBIC_FACES_2__FACE_WIDTH_4__SHIFT                       0X18
#define  PP_CUBIC_FACES_2__FACE_HEIGHT_4__SHIFT                      0X1c
#define  PP_CUBIC_FACES_3__FACE_WIDTH_1__SHIFT                       0X0
#define  PP_CUBIC_FACES_3__FACE_HEIGHT_1__SHIFT                      0X4
#define  PP_CUBIC_FACES_3__FACE_WIDTH_2__SHIFT                       0X8
#define  PP_CUBIC_FACES_3__FACE_HEIGHT_2__SHIFT                      0Xc
#define  PP_CUBIC_FACES_3__FACE_WIDTH_3__SHIFT                       0X10
#define  PP_CUBIC_FACES_3__FACE_HEIGHT_3__SHIFT                      0X14
#define  PP_CUBIC_FACES_3__FACE_WIDTH_4__SHIFT                       0X18
#define  PP_CUBIC_FACES_3__FACE_HEIGHT_4__SHIFT                      0X1c
#define  PP_CUBIC_FACES_4__FACE_WIDTH_1__SHIFT                       0X0
#define  PP_CUBIC_FACES_4__FACE_HEIGHT_1__SHIFT                      0X4
#define  PP_CUBIC_FACES_4__FACE_WIDTH_2__SHIFT                       0X8
#define  PP_CUBIC_FACES_4__FACE_HEIGHT_2__SHIFT                      0Xc
#define  PP_CUBIC_FACES_4__FACE_WIDTH_3__SHIFT                       0X10
#define  PP_CUBIC_FACES_4__FACE_HEIGHT_3__SHIFT                      0X14
#define  PP_CUBIC_FACES_4__FACE_WIDTH_4__SHIFT                       0X18
#define  PP_CUBIC_FACES_4__FACE_HEIGHT_4__SHIFT                      0X1c
#define  PP_CUBIC_FACES_5__FACE_WIDTH_1__SHIFT                       0X0
#define  PP_CUBIC_FACES_5__FACE_HEIGHT_1__SHIFT                      0X4
#define  PP_CUBIC_FACES_5__FACE_WIDTH_2__SHIFT                       0X8
#define  PP_CUBIC_FACES_5__FACE_HEIGHT_2__SHIFT                      0Xc
#define  PP_CUBIC_FACES_5__FACE_WIDTH_3__SHIFT                       0X10
#define  PP_CUBIC_FACES_5__FACE_HEIGHT_3__SHIFT                      0X14
#define  PP_CUBIC_FACES_5__FACE_WIDTH_4__SHIFT                       0X18
#define  PP_CUBIC_FACES_5__FACE_HEIGHT_4__SHIFT                      0X1c
#define  PP_TXMULTI_CTL_0__LOOKUP_DISABLE_1__SHIFT                   0X0
#define  PP_TXMULTI_CTL_0__TEX_COORD_TYPE_1__SHIFT                   0X1
#define  PP_TXMULTI_CTL_0__ST_ROUTE_1__SHIFT                         0X4
#define  PP_TXMULTI_CTL_0__CLAMP_MODE__SHIFT                         0X8
#define  PP_TXMULTI_CTL_0__ST_ROUTE_2__SHIFT                         0X18
#define  PP_TXMULTI_CTL_1__LOOKUP_DISABLE_1__SHIFT                   0X0
#define  PP_TXMULTI_CTL_1__TEX_COORD_TYPE_1__SHIFT                   0X1
#define  PP_TXMULTI_CTL_1__ST_ROUTE_1__SHIFT                         0X4
#define  PP_TXMULTI_CTL_1__CLAMP_MODE__SHIFT                         0X8
#define  PP_TXMULTI_CTL_1__ST_ROUTE_2__SHIFT                         0X18
#define  PP_TXMULTI_CTL_2__LOOKUP_DISABLE_1__SHIFT                   0X0
#define  PP_TXMULTI_CTL_2__TEX_COORD_TYPE_1__SHIFT                   0X1
#define  PP_TXMULTI_CTL_2__ST_ROUTE_1__SHIFT                         0X4
#define  PP_TXMULTI_CTL_2__CLAMP_MODE__SHIFT                         0X8
#define  PP_TXMULTI_CTL_2__ST_ROUTE_2__SHIFT                         0X18
#define  PP_TXMULTI_CTL_3__LOOKUP_DISABLE_1__SHIFT                   0X0
#define  PP_TXMULTI_CTL_3__TEX_COORD_TYPE_1__SHIFT                   0X1
#define  PP_TXMULTI_CTL_3__ST_ROUTE_1__SHIFT                         0X4
#define  PP_TXMULTI_CTL_3__CLAMP_MODE__SHIFT                         0X8
#define  PP_TXMULTI_CTL_3__ST_ROUTE_2__SHIFT                         0X18
#define  PP_TXMULTI_CTL_4__LOOKUP_DISABLE_1__SHIFT                   0X0
#define  PP_TXMULTI_CTL_4__TEX_COORD_TYPE_1__SHIFT                   0X1
#define  PP_TXMULTI_CTL_4__ST_ROUTE_1__SHIFT                         0X4
#define  PP_TXMULTI_CTL_4__CLAMP_MODE__SHIFT                         0X8
#define  PP_TXMULTI_CTL_4__ST_ROUTE_2__SHIFT                         0X18
#define  PP_TXMULTI_CTL_5__LOOKUP_DISABLE_1__SHIFT                   0X0
#define  PP_TXMULTI_CTL_5__TEX_COORD_TYPE_1__SHIFT                   0X1
#define  PP_TXMULTI_CTL_5__ST_ROUTE_1__SHIFT                         0X4
#define  PP_TXMULTI_CTL_5__CLAMP_MODE__SHIFT                         0X8
#define  PP_TXMULTI_CTL_5__ST_ROUTE_2__SHIFT                         0X18
#define  PP_CNTL__TEX_0_ENABLE__SHIFT                                0X4
#define  PP_CNTL__TEX_1_ENABLE__SHIFT                                0X5
#define  PP_CNTL__TEX_2_ENABLE__SHIFT                                0X6
#define  PP_CNTL__TEX_3_ENABLE__SHIFT                                0X7
#define  PP_CNTL__TEX_4_ENABLE__SHIFT                                0X8
#define  PP_CNTL__TEX_5_ENABLE__SHIFT                                0X9
#define  PP_CNTL__FILTER_ROUND_MODE__SHIFT                           0Xa
#define  PP_CNTL__TEX_BLEND_7_ENABLE__SHIFT                          0Xb
#define  PP_CNTL__TEX_BLEND_0_ENABLE__SHIFT                          0Xc
#define  PP_CNTL__TEX_BLEND_1_ENABLE__SHIFT                          0Xd
#define  PP_CNTL__TEX_BLEND_2_ENABLE__SHIFT                          0Xe
#define  PP_CNTL__TEX_BLEND_3_ENABLE__SHIFT                          0Xf
#define  PP_CNTL__TEX_BLEND_4_ENABLE__SHIFT                          0X10
#define  PP_CNTL__TEX_BLEND_5_ENABLE__SHIFT                          0X11
#define  PP_CNTL__TEX_BLEND_6_ENABLE__SHIFT                          0X12
#define  PP_CNTL__MULTI_PASS_ENABLE__SHIFT                           0X13
#define  PP_CNTL__SPECULAR_ENABLE__SHIFT                             0X15
#define  PP_CNTL__FOG_ENABLE__SHIFT                                  0X16
#define  PP_CNTL__ALPHA_TEST_ENABLE__SHIFT                           0X17
#define  PP_CNTL__ANTI_ALIAS_CTL__SHIFT                              0X18
#define  PP_CNTL__MC_ENABLE__SHIFT                                   0X1f
#define  PP_CNTL_X__TEX_0_ENABLE_PASS_1__SHIFT                       0X0
#define  PP_CNTL_X__TEX_1_ENABLE_PASS_1__SHIFT                       0X1
#define  PP_CNTL_X__TEX_2_ENABLE_PASS_1__SHIFT                       0X2
#define  PP_CNTL_X__TEX_3_ENABLE_PASS_1__SHIFT                       0X3
#define  PP_CNTL_X__TEX_4_ENABLE_PASS_1__SHIFT                       0X4
#define  PP_CNTL_X__TEX_5_ENABLE_PASS_1__SHIFT                       0X5
#define  PP_CNTL_X__INDIRECT_REGS__SHIFT                             0X6
#define  PP_CNTL_X__TEX_BLEND_A0_ENABLE__SHIFT                       0Xc
#define  PP_CNTL_X__TEX_BLEND_A1_ENABLE__SHIFT                       0Xd
#define  PP_CNTL_X__TEX_BLEND_A2_ENABLE__SHIFT                       0Xe
#define  PP_CNTL_X__TEX_BLEND_A3_ENABLE__SHIFT                       0Xf
#define  PP_CNTL_X__TEX_BLEND_A4_ENABLE__SHIFT                       0X10
#define  PP_CNTL_X__TEX_BLEND_A5_ENABLE__SHIFT                       0X11
#define  PP_CNTL_X__TEX_BLEND_A6_ENABLE__SHIFT                       0X12
#define  PP_CNTL_X__TEX_BLEND_A7_ENABLE__SHIFT                       0X13
#define  PP_CNTL_X__SHADER_OUTPUT_CNTL__SHIFT                        0X1f
#define  PP_MISC__REF_ALPHA__SHIFT                                   0X0
#define  PP_MISC__ALPHA_TEST_OP__SHIFT                               0X8
#define  PP_MISC__CHROMA_FUNC__SHIFT                                 0X10
#define  PP_MISC__CHROMA_KEY_MODE__SHIFT                             0X12
#define  PP_MISC__RIGHT_HAND_CUBE__SHIFT                             0X18
#define  PP_CHROMA_COLOR__CHROMA_COLOR__SHIFT                        0X0
#define  PP_CHROMA_MASK__CHROMA_MASK__SHIFT                          0X0
#define  PP_FOG_COLOR__FOG_COLOR__SHIFT                              0X0
#define  PP_FOG_COLOR__FOG_TABLE__SHIFT                              0X18
#define  PP_FOG_COLOR__FOG_INDEX_SEL_R2__SHIFT                       0X19
#define  PP_PERF_COUNT0__PP_CACHE_COUNT__SHIFT                       0X0
#define  PP_PERF_COUNT1__PP_CACHE_COUNT__SHIFT                       0X0
#define  PP_PERF_COUNT2__PP_CACHE_COUNT__SHIFT                       0X0
#define  PP_MC_CONTEXT__MC_BUF_BASE__SHIFT                           0X0
#define  PP_MC_CONTEXT__SRC1_INDEX__SHIFT                            0X8
#define  PP_MC_CONTEXT__SRC2_INDEX__SHIFT                            0Xc
#define  PP_MC_CONTEXT__MC_FUNC__SHIFT                               0Xf
#define  PP_MC_CONTEXT__DST_PITCH_MUL__SHIFT                         0X12
#define  PP_MC_CONTEXT__SRC_2_PITCH_MUL__SHIFT                       0X14
#define  PP_MC_CONTEXT__SRC_1_PITCH_MUL__SHIFT                       0X16
#define  PP_MC_CONTEXT__MC_CNTL_WIDTH_HEIGHT_SEL__SHIFT              0X18
#define  PP_LUMI_MATRIX__LSCALE__SHIFT                               0X0
#define  PP_LUMI_MATRIX__LOFFSET__SHIFT                              0X10
#define  PP_ROT_MATRIX0__M00__SHIFT                                  0X0
#define  PP_ROT_MATRIX0__M10__SHIFT                                  0X10
#define  PP_ROT_MATRIX1__M01__SHIFT                                  0X0
#define  PP_ROT_MATRIX1__M11__SHIFT                                  0X10
#define  PP_TRI_PERF__TRI_JUICE__SHIFT                               0X0
#define  PP_PERF_CNTL__RR_FIFO_SCALE__SHIFT                          0X0
#define  PP_PERF_CNTL__REQUEST_SCALE__SHIFT                          0X2
#define  PP_PERF_CNTL__PP_COUNT_CTL__SHIFT                           0X4
#define  PP_TXOFFSET_0__ENDIAN_SWAP__SHIFT                           0X0
#define  PP_TXOFFSET_0__MACRO_TILE__SHIFT                            0X2
#define  PP_TXOFFSET_0__MICRO_TILE__SHIFT                            0X3
#define  PP_TXOFFSET_0__TXOFFSET__SHIFT                              0X5
#define  PP_TXOFFSET_1__ENDIAN_SWAP__SHIFT                           0X0
#define  PP_TXOFFSET_1__MACRO_TILE__SHIFT                            0X2
#define  PP_TXOFFSET_1__MICRO_TILE__SHIFT                            0X3
#define  PP_TXOFFSET_1__TXOFFSET__SHIFT                              0X5
#define  PP_TXOFFSET_2__ENDIAN_SWAP__SHIFT                           0X0
#define  PP_TXOFFSET_2__MACRO_TILE__SHIFT                            0X2
#define  PP_TXOFFSET_2__MICRO_TILE__SHIFT                            0X3
#define  PP_TXOFFSET_2__TXOFFSET__SHIFT                              0X5
#define  PP_TXOFFSET_3__ENDIAN_SWAP__SHIFT                           0X0
#define  PP_TXOFFSET_3__MACRO_TILE__SHIFT                            0X2
#define  PP_TXOFFSET_3__MICRO_TILE__SHIFT                            0X3
#define  PP_TXOFFSET_3__TXOFFSET__SHIFT                              0X5
#define  PP_TXOFFSET_4__ENDIAN_SWAP__SHIFT                           0X0
#define  PP_TXOFFSET_4__MACRO_TILE__SHIFT                            0X2
#define  PP_TXOFFSET_4__MICRO_TILE__SHIFT                            0X3
#define  PP_TXOFFSET_4__TXOFFSET__SHIFT                              0X5
#define  PP_TXOFFSET_5__ENDIAN_SWAP__SHIFT                           0X0
#define  PP_TXOFFSET_5__MACRO_TILE__SHIFT                            0X2
#define  PP_TXOFFSET_5__MICRO_TILE__SHIFT                            0X3
#define  PP_TXOFFSET_5__TXOFFSET__SHIFT                              0X5
#define  PP_CUBIC_OFFSET_F1_0__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F1_0__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F1_0__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F1_0__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F1_1__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F1_1__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F1_1__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F1_1__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F1_2__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F1_2__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F1_2__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F1_2__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F1_3__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F1_3__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F1_3__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F1_3__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F1_4__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F1_4__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F1_4__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F1_4__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F1_5__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F1_5__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F1_5__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F1_5__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F2_0__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F2_0__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F2_0__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F2_0__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F2_1__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F2_1__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F2_1__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F2_1__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F2_2__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F2_2__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F2_2__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F2_2__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F2_3__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F2_3__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F2_3__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F2_3__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F2_4__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F2_4__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F2_4__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F2_4__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F2_5__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F2_5__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F2_5__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F2_5__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F3_0__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F3_0__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F3_0__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F3_0__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F3_1__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F3_1__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F3_1__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F3_1__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F3_2__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F3_2__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F3_2__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F3_2__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F3_3__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F3_3__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F3_3__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F3_3__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F3_4__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F3_4__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F3_4__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F3_4__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F3_5__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F3_5__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F3_5__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F3_5__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F4_0__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F4_0__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F4_0__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F4_0__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F4_1__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F4_1__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F4_1__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F4_1__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F4_2__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F4_2__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F4_2__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F4_2__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F4_3__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F4_3__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F4_3__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F4_3__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F4_4__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F4_4__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F4_4__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F4_4__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F4_5__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F4_5__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F4_5__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F4_5__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F5_0__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F5_0__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F5_0__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F5_0__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F5_1__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F5_1__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F5_1__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F5_1__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F5_2__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F5_2__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F5_2__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F5_2__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F5_3__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F5_3__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F5_3__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F5_3__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F5_4__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F5_4__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F5_4__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F5_4__FACE_OFFSET__SHIFT                    0X5
#define  PP_CUBIC_OFFSET_F5_5__ENDIAN_SWAP__SHIFT                    0X0
#define  PP_CUBIC_OFFSET_F5_5__MACRO_TILE__SHIFT                     0X2
#define  PP_CUBIC_OFFSET_F5_5__MICRO_TILE__SHIFT                     0X3
#define  PP_CUBIC_OFFSET_F5_5__FACE_OFFSET__SHIFT                    0X5
#define  PP_TAM_DEBUG0__TAM_DWORD__SHIFT                             0X0
#define  PP_TAM_DEBUG1__TAM_DWORD__SHIFT                             0X0
#define  PP_TAM_DEBUG2__TAM_DWORD__SHIFT                             0X0
#define  PP_TDM_DEBUG0__TDM_DWORD__SHIFT                             0X0
#define  PP_TDM_DEBUG1__TDM_DWORD__SHIFT                             0X0
#define  PP_TDM_DEBUG2__TDM_DWORD__SHIFT                             0X0
#define  PP_PB_DEBUG0__PB_DWORD__SHIFT                               0X0
#define  PP_PB_DEBUG1__PB_DWORD__SHIFT                               0X0
#define  PP_PB_DEBUG2__PB_DWORD__SHIFT                               0X0
#define  PP_TAM_DEBUG3__TAM_DWORD__SHIFT                             0X0
#define  PP_TDM_DEBUG3__TDM_DWORD__SHIFT                             0X0
#define  PP_PB_DEBUG3__PB_DWORD__SHIFT                               0X0
#define  PP_SRC_OFFSET_0__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_1__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_2__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_3__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_4__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_5__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_6__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_7__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_8__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_9__MC_OFFSET__SHIFT                           0X5
#define  PP_SRC_OFFSET_10__MC_OFFSET__SHIFT                          0X5
#define  PP_SRC_OFFSET_11__MC_OFFSET__SHIFT                          0X5
#define  PP_SRC_OFFSET_12__MC_OFFSET__SHIFT                          0X5
#define  PP_SRC_OFFSET_13__MC_OFFSET__SHIFT                          0X5
#define  PP_SRC_OFFSET_14__MC_OFFSET__SHIFT                          0X5
#define  PP_SRC_OFFSET_15__MC_OFFSET__SHIFT                          0X5
#define  PP_SRC_OFFSET_16__MC_OFFSET__SHIFT                          0X5
#define  PP_SRC_OFFSET_17__MC_OFFSET__SHIFT                          0X5
#define  PP_TFACTOR_SIGN__SGN_TF0_B__SHIFT                           0X0
#define  PP_TFACTOR_SIGN__SGN_TF0_G__SHIFT                           0X1
#define  PP_TFACTOR_SIGN__SGN_TF0_R__SHIFT                           0X2
#define  PP_TFACTOR_SIGN__SGN_TF0_A__SHIFT                           0X3
#define  PP_TFACTOR_SIGN__SGN_TF1_B__SHIFT                           0X4
#define  PP_TFACTOR_SIGN__SGN_TF1_G__SHIFT                           0X5
#define  PP_TFACTOR_SIGN__SGN_TF1_R__SHIFT                           0X6
#define  PP_TFACTOR_SIGN__SGN_TF1_A__SHIFT                           0X7
#define  PP_TFACTOR_SIGN__SGN_TF2_B__SHIFT                           0X8
#define  PP_TFACTOR_SIGN__SGN_TF2_G__SHIFT                           0X9
#define  PP_TFACTOR_SIGN__SGN_TF2_R__SHIFT                           0Xa
#define  PP_TFACTOR_SIGN__SGN_TF2_A__SHIFT                           0Xb
#define  PP_TFACTOR_SIGN__SGN_TF3_B__SHIFT                           0Xc
#define  PP_TFACTOR_SIGN__SGN_TF3_G__SHIFT                           0Xd
#define  PP_TFACTOR_SIGN__SGN_TF3_R__SHIFT                           0Xe
#define  PP_TFACTOR_SIGN__SGN_TF3_A__SHIFT                           0Xf
#define  PP_TFACTOR_SIGN__SGN_TF4_B__SHIFT                           0X10
#define  PP_TFACTOR_SIGN__SGN_TF4_G__SHIFT                           0X11
#define  PP_TFACTOR_SIGN__SGN_TF4_R__SHIFT                           0X12
#define  PP_TFACTOR_SIGN__SGN_TF4_A__SHIFT                           0X13
#define  PP_TFACTOR_SIGN__SGN_TF5_B__SHIFT                           0X14
#define  PP_TFACTOR_SIGN__SGN_TF5_G__SHIFT                           0X15
#define  PP_TFACTOR_SIGN__SGN_TF5_R__SHIFT                           0X16
#define  PP_TFACTOR_SIGN__SGN_TF5_A__SHIFT                           0X17
#define  PP_TFACTOR_SIGN__SGN_TF6_B__SHIFT                           0X18
#define  PP_TFACTOR_SIGN__SGN_TF6_G__SHIFT                           0X19
#define  PP_TFACTOR_SIGN__SGN_TF6_R__SHIFT                           0X1a
#define  PP_TFACTOR_SIGN__SGN_TF6_A__SHIFT                           0X1b
#define  PP_TFACTOR_SIGN__SGN_TF7_B__SHIFT                           0X1c
#define  PP_TFACTOR_SIGN__SGN_TF7_G__SHIFT                           0X1d
#define  PP_TFACTOR_SIGN__SGN_TF7_R__SHIFT                           0X1e
#define  PP_TFACTOR_SIGN__SGN_TF7_A__SHIFT                           0X1f
#define  PP_TFACTOR_0__TFACTOR__SHIFT                                0X0
#define  PP_TFACTOR_1__TFACTOR__SHIFT                                0X0
#define  PP_TFACTOR_2__TFACTOR__SHIFT                                0X0
#define  PP_TFACTOR_3__TFACTOR__SHIFT                                0X0
#define  PP_TFACTOR_4__TFACTOR__SHIFT                                0X0
#define  PP_TFACTOR_5__TFACTOR__SHIFT                                0X0
#define  PP_TFACTOR_6__TFACTOR__SHIFT                                0X0
#define  PP_TFACTOR_7__TFACTOR__SHIFT                                0X0
#define  PP_PIXSHADER_I0_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I0_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I0_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I0_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I0_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I0_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I0_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I0_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I0_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I0_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I0_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I0_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I0_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I0_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I0_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I0_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I1_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I1_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I1_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I1_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I1_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I1_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I1_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I1_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I1_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I1_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I1_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I1_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I1_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I1_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I1_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I1_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I2_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I2_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I2_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I2_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I2_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I2_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I2_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I2_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I2_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I2_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I2_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I2_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I2_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I2_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I2_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I2_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I3_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I3_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I3_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I3_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I3_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I3_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I3_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I3_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I3_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I3_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I3_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I3_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I3_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I3_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I3_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I3_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I4_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I4_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I4_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I4_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I4_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I4_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I4_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I4_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I4_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I4_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I4_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I4_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I4_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I4_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I4_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I4_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I5_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I5_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I5_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I5_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I5_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I5_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I5_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I5_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I5_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I5_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I5_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I5_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I5_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I5_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I5_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I5_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I6_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I6_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I6_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I6_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I6_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I6_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I6_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I6_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I6_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I6_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I6_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I6_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I6_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I6_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I6_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I6_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I7_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I7_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I7_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I7_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I7_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I7_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I7_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I7_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I7_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I7_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I7_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I7_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I7_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I7_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I7_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I7_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I0_C1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I0_C1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I0_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I0_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I0_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I0_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_PIXSHADER_I0_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_PIXSHADER_I0_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I0_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I0_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I1_C1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I1_C1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I1_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I1_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I1_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I1_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_PIXSHADER_I1_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_PIXSHADER_I1_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I1_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I1_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I2_C1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I2_C1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I2_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I2_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I2_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I2_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_PIXSHADER_I2_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_PIXSHADER_I2_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I2_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I2_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I3_C1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I3_C1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I3_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I3_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I3_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I3_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_PIXSHADER_I3_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_PIXSHADER_I3_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I3_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I3_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I4_C1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I4_C1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I4_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I4_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I4_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I4_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_PIXSHADER_I4_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_PIXSHADER_I4_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I4_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I4_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I5_C1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I5_C1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I5_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I5_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I5_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I5_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_PIXSHADER_I5_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_PIXSHADER_I5_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I5_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I5_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I6_C1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I6_C1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I6_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I6_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I6_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I6_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_PIXSHADER_I6_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_PIXSHADER_I6_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I6_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I6_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I7_C1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I7_C1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I7_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I7_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I7_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I7_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_PIXSHADER_I7_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_PIXSHADER_I7_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I7_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I7_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I0_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I0_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I0_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I0_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I0_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I0_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I0_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I0_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I0_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I0_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I0_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I0_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I0_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I0_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I0_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I0_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I1_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I1_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I1_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I1_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I1_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I1_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I1_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I1_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I1_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I1_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I1_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I1_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I1_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I1_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I1_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I1_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I2_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I2_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I2_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I2_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I2_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I2_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I2_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I2_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I2_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I2_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I2_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I2_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I2_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I2_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I2_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I2_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I3_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I3_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I3_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I3_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I3_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I3_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I3_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I3_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I3_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I3_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I3_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I3_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I3_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I3_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I3_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I3_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I4_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I4_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I4_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I4_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I4_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I4_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I4_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I4_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I4_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I4_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I4_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I4_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I4_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I4_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I4_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I4_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I5_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I5_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I5_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I5_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I5_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I5_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I5_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I5_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I5_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I5_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I5_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I5_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I5_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I5_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I5_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I5_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I6_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I6_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I6_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I6_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I6_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I6_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I6_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I6_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I6_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I6_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I6_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I6_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I6_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I6_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I6_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I6_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I7_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_PIXSHADER_I7_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_PIXSHADER_I7_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_PIXSHADER_I7_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_PIXSHADER_I7_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_PIXSHADER_I7_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_PIXSHADER_I7_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_PIXSHADER_I7_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_PIXSHADER_I7_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_PIXSHADER_I7_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_PIXSHADER_I7_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_PIXSHADER_I7_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_PIXSHADER_I7_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_PIXSHADER_I7_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_PIXSHADER_I7_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_PIXSHADER_I7_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_PIXSHADER_I0_A1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I0_A1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I0_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I0_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I0_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I0_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_PIXSHADER_I0_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I0_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I0_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I1_A1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I1_A1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I1_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I1_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I1_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I1_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_PIXSHADER_I1_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I1_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I1_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I2_A1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I2_A1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I2_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I2_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I2_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I2_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_PIXSHADER_I2_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I2_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I2_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I3_A1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I3_A1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I3_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I3_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I3_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I3_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_PIXSHADER_I3_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I3_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I3_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I4_A1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I4_A1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I4_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I4_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I4_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I4_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_PIXSHADER_I4_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I4_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I4_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I5_A1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I5_A1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I5_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I5_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I5_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I5_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_PIXSHADER_I5_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I5_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I5_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I6_A1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I6_A1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I6_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I6_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I6_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I6_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_PIXSHADER_I6_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I6_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I6_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_PIXSHADER_I7_A1__F0_SEL__SHIFT                           0X0
#define  PP_PIXSHADER_I7_A1__F1_SEL__SHIFT                           0X4
#define  PP_PIXSHADER_I7_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_PIXSHADER_I7_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_PIXSHADER_I7_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_PIXSHADER_I7_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_PIXSHADER_I7_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_PIXSHADER_I7_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_PIXSHADER_I7_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I0_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I0_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I0_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I0_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I0_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I0_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I0_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I0_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I0_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I0_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I0_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I0_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I0_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I0_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I0_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I0_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I1_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I1_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I1_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I1_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I1_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I1_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I1_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I1_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I1_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I1_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I1_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I1_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I1_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I1_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I1_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I1_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I2_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I2_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I2_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I2_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I2_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I2_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I2_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I2_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I2_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I2_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I2_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I2_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I2_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I2_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I2_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I2_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I3_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I3_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I3_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I3_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I3_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I3_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I3_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I3_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I3_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I3_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I3_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I3_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I3_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I3_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I3_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I3_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I4_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I4_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I4_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I4_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I4_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I4_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I4_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I4_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I4_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I4_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I4_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I4_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I4_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I4_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I4_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I4_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I5_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I5_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I5_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I5_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I5_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I5_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I5_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I5_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I5_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I5_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I5_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I5_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I5_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I5_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I5_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I5_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I6_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I6_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I6_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I6_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I6_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I6_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I6_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I6_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I6_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I6_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I6_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I6_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I6_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I6_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I6_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I6_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I7_C0__COLOR_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I7_C0__COLOR_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I7_C0__COLOR_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I7_C0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I7_C0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I7_C0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I7_C0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I7_C0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I7_C0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I7_C0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I7_C0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I7_C0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I7_C0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I7_C0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I7_C0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I7_C0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I0_C1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I0_C1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I0_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I0_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I0_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I0_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_ADRSHADER_I0_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_ADRSHADER_I0_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I0_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I0_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I1_C1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I1_C1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I1_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I1_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I1_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I1_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_ADRSHADER_I1_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_ADRSHADER_I1_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I1_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I1_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I2_C1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I2_C1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I2_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I2_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I2_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I2_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_ADRSHADER_I2_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_ADRSHADER_I2_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I2_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I2_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I3_C1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I3_C1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I3_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I3_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I3_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I3_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_ADRSHADER_I3_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_ADRSHADER_I3_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I3_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I3_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I4_C1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I4_C1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I4_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I4_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I4_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I4_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_ADRSHADER_I4_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_ADRSHADER_I4_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I4_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I4_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I5_C1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I5_C1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I5_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I5_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I5_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I5_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_ADRSHADER_I5_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_ADRSHADER_I5_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I5_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I5_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I6_C1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I6_C1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I6_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I6_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I6_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I6_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_ADRSHADER_I6_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_ADRSHADER_I6_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I6_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I6_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I7_C1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I7_C1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I7_C1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I7_C1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I7_C1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I7_C1__OUTPUT_MASK__SHIFT                      0X14
#define  PP_ADRSHADER_I7_C1__OUTPUT_ROTATE__SHIFT                    0X18
#define  PP_ADRSHADER_I7_C1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I7_C1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I7_C1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I0_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I0_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I0_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I0_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I0_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I0_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I0_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I0_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I0_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I0_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I0_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I0_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I0_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I0_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I0_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I0_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I1_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I1_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I1_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I1_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I1_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I1_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I1_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I1_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I1_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I1_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I1_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I1_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I1_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I1_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I1_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I1_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I2_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I2_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I2_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I2_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I2_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I2_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I2_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I2_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I2_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I2_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I2_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I2_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I2_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I2_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I2_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I2_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I3_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I3_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I3_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I3_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I3_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I3_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I3_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I3_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I3_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I3_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I3_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I3_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I3_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I3_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I3_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I3_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I4_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I4_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I4_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I4_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I4_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I4_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I4_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I4_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I4_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I4_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I4_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I4_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I4_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I4_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I4_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I4_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I5_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I5_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I5_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I5_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I5_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I5_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I5_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I5_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I5_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I5_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I5_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I5_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I5_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I5_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I5_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I5_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I6_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I6_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I6_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I6_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I6_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I6_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I6_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I6_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I6_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I6_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I6_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I6_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I6_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I6_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I6_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I6_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I7_A0__ALPHA_ARG_A__SHIFT                      0X0
#define  PP_ADRSHADER_I7_A0__ALPHA_ARG_B__SHIFT                      0X5
#define  PP_ADRSHADER_I7_A0__ALPHA_ARG_C__SHIFT                      0Xa
#define  PP_ADRSHADER_I7_A0__COMP_ARG_A__SHIFT                       0X10
#define  PP_ADRSHADER_I7_A0__BIAS_ARG_A__SHIFT                       0X11
#define  PP_ADRSHADER_I7_A0__SCALE_ARG_A__SHIFT                      0X12
#define  PP_ADRSHADER_I7_A0__NEG_ARG_A__SHIFT                        0X13
#define  PP_ADRSHADER_I7_A0__COMP_ARG_B__SHIFT                       0X14
#define  PP_ADRSHADER_I7_A0__BIAS_ARG_B__SHIFT                       0X15
#define  PP_ADRSHADER_I7_A0__SCALE_ARG_B__SHIFT                      0X16
#define  PP_ADRSHADER_I7_A0__NEG_ARG_B__SHIFT                        0X17
#define  PP_ADRSHADER_I7_A0__COMP_ARG_C__SHIFT                       0X18
#define  PP_ADRSHADER_I7_A0__BIAS_ARG_C__SHIFT                       0X19
#define  PP_ADRSHADER_I7_A0__SCALE_ARG_C__SHIFT                      0X1a
#define  PP_ADRSHADER_I7_A0__NEG_ARG_C__SHIFT                        0X1b
#define  PP_ADRSHADER_I7_A0__BLEND_CTL__SHIFT                        0X1c
#define  PP_ADRSHADER_I0_A1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I0_A1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I0_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I0_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I0_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I0_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_ADRSHADER_I0_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I0_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I0_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I1_A1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I1_A1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I1_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I1_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I1_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I1_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_ADRSHADER_I1_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I1_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I1_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I2_A1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I2_A1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I2_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I2_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I2_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I2_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_ADRSHADER_I2_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I2_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I2_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I3_A1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I3_A1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I3_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I3_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I3_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I3_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_ADRSHADER_I3_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I3_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I3_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I4_A1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I4_A1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I4_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I4_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I4_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I4_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_ADRSHADER_I4_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I4_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I4_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I5_A1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I5_A1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I5_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I5_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I5_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I5_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_ADRSHADER_I5_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I5_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I5_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I6_A1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I6_A1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I6_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I6_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I6_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I6_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_ADRSHADER_I6_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I6_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I6_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  PP_ADRSHADER_I7_A1__F0_SEL__SHIFT                           0X0
#define  PP_ADRSHADER_I7_A1__F1_SEL__SHIFT                           0X4
#define  PP_ADRSHADER_I7_A1__OUTPUT_SCALE__SHIFT                     0X8
#define  PP_ADRSHADER_I7_A1__OUTPUT_CLAMP__SHIFT                     0Xc
#define  PP_ADRSHADER_I7_A1__OUTPUT_SELECT__SHIFT                    0X10
#define  PP_ADRSHADER_I7_A1__DOT_ALPHA__SHIFT                        0X14
#define  PP_ADRSHADER_I7_A1__REPLICATE_ARG_A__SHIFT                  0X1a
#define  PP_ADRSHADER_I7_A1__REPLICATE_ARG_B__SHIFT                  0X1c
#define  PP_ADRSHADER_I7_A1__REPLICATE_ARG_C__SHIFT                  0X1e
#define  RB2D_ROP__ROP__SHIFT                                        0X10
#define  RB2D_CLRCMP_SRC__CLRCMP_SRC__SHIFT                          0X0
#define  RB2D_CLRCMP_DST__CLRCMP_DST__SHIFT                          0X0
#define  RB2D_CLRCMP_FLIPE__CLRCMP_FLIPE__SHIFT                      0X0
#define  RB2D_CLRCMP_CNTL__FCN_SRC__SHIFT                            0X0
#define  RB2D_CLRCMP_CNTL__FCN_DST__SHIFT                            0X8
#define  RB2D_CLRCMP_CNTL__SRC__SHIFT                                0X18
#define  RB2D_CLRCMP_MSK__CLRCMP_MSK__SHIFT                          0X0
#define  RB2D_WRITEMASK__WRITEMASK__SHIFT                            0X0
#define  RB2D_DATATYPE__DP_DST_DATATYPE__SHIFT                       0X0
#define  RB2D_DATATYPE__DP_BRUSH_DATATYPE__SHIFT                     0X8
#define  RB2D_GUI_MASTER_CNTL__GMC_BRUSH_DATATYPE__SHIFT             0X4
#define  RB2D_GUI_MASTER_CNTL__GMC_DST_DATATYPE__SHIFT               0X8
#define  RB2D_GUI_MASTER_CNTL__GMC_ROP__SHIFT                        0X10
#define  RB2D_GUI_MASTER_CNTL__GMC_CLR_CMP_FCN_DIS__SHIFT            0X1c
#define  RB2D_GUI_MASTER_CNTL__GMC_WR_MSK_DIS__SHIFT                 0X1e
#define  RB2D_BRUSHDATA_0__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSHDATA_1__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSHDATA_2__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSH_FRGD_CLR__BRUSHDATA__SHIFT                       0X0
#define  RB2D_BRUSHDATA_3__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSH_BKGD_CLR__BRUSHDATA__SHIFT                       0X0
#define  RB2D_BRUSHDATA_4__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSHDATA_5__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSHDATA_6__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSHDATA_7__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSHDATA_8__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSHDATA_9__BRUSHDATA__SHIFT                          0X0
#define  RB2D_BRUSHDATA_10__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_11__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_12__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_13__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_14__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_15__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_16__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_17__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_18__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_19__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_20__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_21__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_22__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_23__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_24__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_25__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_26__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_27__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_28__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_29__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_30__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_31__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_32__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_33__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_34__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_35__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_36__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_37__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_38__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_39__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_40__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_41__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_42__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_43__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_44__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_45__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_46__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_47__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_48__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_49__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_50__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_51__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_52__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_53__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_54__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_55__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_56__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_57__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_58__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_59__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_60__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_61__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_62__BRUSHDATA__SHIFT                         0X0
#define  RB2D_BRUSHDATA_63__BRUSHDATA__SHIFT                         0X0
#define  RB2D_DSTCACHE_MODE__DC_BYPASS__SHIFT                        0X0
#define  RB2D_DSTCACHE_MODE__DC_LINE_SIZE__SHIFT                     0X2
#define  RB2D_DSTCACHE_MODE__DC_AUTOFLUSH_ENABLE__SHIFT              0X8
#define  RB2D_DSTCACHE_MODE__DC_AUTOFREE_ENABLE__SHIFT               0Xa
#define  RB2D_DSTCACHE_MODE__DC_FORCE_RMW__SHIFT                     0X10
#define  RB2D_DSTCACHE_MODE__DC_DISABLE_RI_FILL__SHIFT               0X18
#define  RB2D_DSTCACHE_MODE__DC_DISABLE_RI_READ__SHIFT               0X19
#define  RB2D_DSTCACHE_MODE__DC_DISABLE_MASK_CHK__SHIFT              0X1a
#define  RB2D_DSTCACHE_CTLSTAT__DC_FLUSH__SHIFT                      0X0
#define  RB2D_DSTCACHE_CTLSTAT__DC_FREE__SHIFT                       0X2
#define  RB2D_DSTCACHE_CTLSTAT__DC_BUSY__SHIFT                       0X1f
#define  RB2D_SRC_ENDIAN__SRC_ENDIAN__SHIFT                          0X0
#define  RB2D_DST_ENDIAN__DST_ENDIAN__SHIFT                          0X0
#define  RB2D_PD1_DATA__PD1_DATA__SHIFT                              0X0
#define  RB2D_PD2_DATA__PD2_DATA__SHIFT                              0X0
#define  RB2D_WRITEBACK_DATA_LO__WRITEBACK_DATA_LO__SHIFT            0X0
#define  RB2D_WRITEBACK_DATA_HI__WRITEBACK_DATA_HI__SHIFT            0X0
#define  RB2D_WRITEBACK_ADDR__WRITEBACK_ADDR__SHIFT                  0X3
#define  RB3D_BLENDCOLOR__ARGB__SHIFT                                0X0
#define  RB3D_ABLENDCNTL__COMB_FCN__SHIFT                            0Xc
#define  RB3D_ABLENDCNTL__SRCBLEND__SHIFT                            0X10
#define  RB3D_ABLENDCNTL__DESTBLEND__SHIFT                           0X18
#define  RB3D_BLENDCNTL__COMB_FCN_R2__SHIFT                          0Xc
#define  RB3D_BLENDCNTL__SRCBLEND__SHIFT                             0X10
#define  RB3D_BLENDCNTL__DESTBLEND__SHIFT                            0X18
#define  RB3D_DEPTHOFFSET__DEPTHOFFSET_R2__SHIFT                     0Xc
#define  RB3D_DEPTHPITCH__DEPTHPITCH_R2__SHIFT                       0X5
#define  RB3D_DEPTHPITCH__DEPTHENDIAN__SHIFT                         0X12
#define  RB3D_ZSTENCILCNTL__DEPTHFORMAT__SHIFT                       0X0
#define  RB3D_ZSTENCILCNTL__ZFUNC__SHIFT                             0X4
#define  RB3D_ZSTENCILCNTL__STENCILFUNC__SHIFT                       0Xc
#define  RB3D_ZSTENCILCNTL__STENCILFAIL__SHIFT                       0X10
#define  RB3D_ZSTENCILCNTL__STENCILZPASS__SHIFT                      0X14
#define  RB3D_ZSTENCILCNTL__STENCILZFAIL__SHIFT                      0X18
#define  RB3D_ZSTENCILCNTL__FORCEZCLEAR__SHIFT                       0X1b
#define  RB3D_ZSTENCILCNTL__ZCOMPRESSION__SHIFT                      0X1c
#define  RB3D_ZSTENCILCNTL__FORCEZDIRTY__SHIFT                       0X1d
#define  RB3D_ZSTENCILCNTL__ZWRITEENABLE__SHIFT                      0X1e
#define  RB3D_ZSTENCILCNTL__ZDECOMPRESSION__SHIFT                    0X1f
#define  RB3D_DEPTHCLEARVALUE__DEPTHCLEARVALUE__SHIFT                0X0
#define  RB3D_ZMASKOFFSET__ZMASKOFFSET_R2__SHIFT                     0X4
#define  RB3D_CNTL__ALPHA_BLEND_ENABLE__SHIFT                        0X0
#define  RB3D_CNTL__PLANE_MASK_ENABLE__SHIFT                         0X1
#define  RB3D_CNTL__DITHER_ENABLE__SHIFT                             0X2
#define  RB3D_CNTL__ROUND_ENABLE__SHIFT                              0X3
#define  RB3D_CNTL__SCALE_DITHER__SHIFT                              0X4
#define  RB3D_CNTL__DITHER_INIT__SHIFT                               0X5
#define  RB3D_CNTL__ROP_ENABLE__SHIFT                                0X6
#define  RB3D_CNTL__STENCIL_ENABLE__SHIFT                            0X7
#define  RB3D_CNTL__Z_ENABLE__SHIFT                                  0X8
#define  RB3D_CNTL__DEPTHXY_OFFSET_ENABLE__SHIFT                     0X9
#define  RB3D_CNTL__COLORFORMAT__SHIFT                               0Xa
#define  RB3D_CNTL__CLRCMP_FLIPE_ENABLE__SHIFT                       0Xe
#define  RB3D_CNTL__SEPARATE_ALPHA_ENABLE__SHIFT                     0X10
#define  RB3D_COLOROFFSET__COLOROFFSET__SHIFT                        0X4
#define  RB3D_COLORPITCH__COLORPITCH__SHIFT                          0X3
#define  RB3D_COLORPITCH__COLORTILE__SHIFT                           0X10
#define  RB3D_COLORPITCH__COLORMICROTILE__SHIFT                      0X11
#define  RB3D_COLORPITCH__COLORENDIAN__SHIFT                         0X12
#define  RB3D_DEPTHXY_OFFSET__DEPTHX_OFFSET__SHIFT                   0X0
#define  RB3D_DEPTHXY_OFFSET__DEPTHY_OFFSET__SHIFT                   0X10
#define  RB3D_CLRCMP_FLIPE__CLRCMP_FLIPE__SHIFT                      0X0
#define  RB3D_CLRCMP_CLR__CLRCMP_CLR__SHIFT                          0X0
#define  RB3D_CLRCMP_MSK__CLRCMP_MSK__SHIFT                          0X0
#define  RB3D_ZMASK_WRINDEX__ZMASK_WRINDEX_R2__SHIFT                 0X4
#define  RB3D_ZMASK_DWORD__ZMASKDWORD__SHIFT                         0X0
#define  RB3D_ZMASK_RDINDEX__ZMASK_RDINDEX_R2__SHIFT                 0X4
#define  RB3D_STENCILREFMASK__STENCILREF__SHIFT                      0X0
#define  RB3D_STENCILREFMASK__STENCILMASK__SHIFT                     0X10
#define  RB3D_STENCILREFMASK__STENCILWRITEMASK__SHIFT                0X18
#define  RB3D_ROPCNTL__ROP__SHIFT                                    0X8
#define  RB3D_PLANEMASK__PLANEMASK__SHIFT                            0X0
#define  RB3D_ZCACHE_MODE__ZMASK_RAM_RM__SHIFT                       0X8
#define  RB3D_ZCACHE_MODE__ZC_DISABLE_RI_FILL__SHIFT                 0X18
#define  RB3D_ZCACHE_MODE__ZC_DISABLE_RI_READ__SHIFT                 0X19
#define  RB3D_ZCACHE_MODE__ZC_DISABLE_RI_FLUSH__SHIFT                0X1b
#define  RB3D_ZCACHE_CTLSTAT__ZC_FLUSH__SHIFT                        0X0
#define  RB3D_ZCACHE_CTLSTAT__ZC_FREE__SHIFT                         0X2
#define  RB3D_ZCACHE_CTLSTAT__ZC_BUSY__SHIFT                         0X1f
#define  RB3D_DSTCACHE_MODE__DC_BYPASS__SHIFT                        0X0
#define  RB3D_DSTCACHE_MODE__DC_LINE_SIZE__SHIFT                     0X2
#define  RB3D_DSTCACHE_MODE__DC_AUTOFLUSH_ENABLE__SHIFT              0X8
#define  RB3D_DSTCACHE_MODE__DC_AUTOFREE_ENABLE__SHIFT               0Xa
#define  RB3D_DSTCACHE_MODE__DC_FORCE_RMW__SHIFT                     0X10
#define  RB3D_DSTCACHE_MODE__DC_DISABLE_RI_FILL__SHIFT               0X18
#define  RB3D_DSTCACHE_MODE__DC_DISABLE_RI_READ__SHIFT               0X19
#define  RB3D_DSTCACHE_MODE__DC_DISABLE_MASK_CHK__SHIFT              0X1a
#define  RB3D_DSTCACHE_CTLSTAT__DC_FLUSH__SHIFT                      0X0
#define  RB3D_DSTCACHE_CTLSTAT__DC_FREE__SHIFT                       0X2
#define  RB3D_DSTCACHE_CTLSTAT__DC_BUSY__SHIFT                       0X1f
#define  RB3D_PD0_DATA__DISABLE_RB__SHIFT                            0X0
#define  RB3D_DSTPERF_CNTL__PERFSEL0__SHIFT                          0X0
#define  RB3D_DSTPERF_CNTL__CLR_PERF0__SHIFT                         0X4
#define  RB3D_DSTPERF_CNTL__EN_PERF0__SHIFT                          0X5
#define  RB3D_DSTPERF_CNTL__PERFSEL1__SHIFT                          0X8
#define  RB3D_DSTPERF_CNTL__CLR_PERF1__SHIFT                         0Xc
#define  RB3D_DSTPERF_CNTL__EN_PERF1__SHIFT                          0Xd
#define  RB3D_PD1_DATA__RB3D_DBG_DISABLE_ZMASK_L0__SHIFT             0X0
#define  RB3D_PD1_DATA__PD1_DATA_R2__SHIFT                           0X1
#define  RB3D_PD1_ADDR__PD1_ADDR__SHIFT                              0X0
#define  RB3D_PD2_DATA__PD2_DATA__SHIFT                              0X0
#define  RB3D_PD3_DATA__PD3_DATA__SHIFT                              0X0
#define  RB3D_WRITEBACK_DATA_LO__WRITEBACK_DATA_LO__SHIFT            0X0
#define  RB3D_WRITEBACK_DATA_HI__WRITEBACK_DATA_HI__SHIFT            0X0
#define  RB3D_WRITEBACK_ADDR__WRITEBACK_ADDR__SHIFT                  0X3
#define  RB3D_ZPERF_CNTL__PERFSEL0__SHIFT                            0X0
#define  RB3D_ZPERF_CNTL__CLR_PERF0__SHIFT                           0X4
#define  RB3D_ZPERF_CNTL__EN_PERF0__SHIFT                            0X5
#define  RB3D_ZPERF_CNTL__PERFSEL1__SHIFT                            0X8
#define  RB3D_ZPERF_CNTL__CLR_PERF1__SHIFT                           0Xc
#define  RB3D_ZPERF_CNTL__EN_PERF1__SHIFT                            0Xd
#define  RB3D_ZPASS_DATA__ZPASS_DATA__SHIFT                          0X0
#define  RB3D_ZPASS_ADDR__ZPASS_ADDR__SHIFT                          0X2
#define  RB3D_ZPERF_COUNT_0__PERF_COUNT__SHIFT                       0X0
#define  RB3D_ZPERF_COUNT_1__PERF_COUNT__SHIFT                       0X0
#define  DST_OFFSET__DST_OFFSET__SHIFT                               0X0
#define  DST_PITCH__DST_PITCH__SHIFT                                 0X0
#define  DST_TILE__DST_TILE__SHIFT                                   0X0
#define  DST_PITCH_OFFSET__DST_OFFSET__SHIFT                         0X0
#define  DST_PITCH_OFFSET__DST_PITCH__SHIFT                          0X16
#define  DST_PITCH_OFFSET__DST_TILE__SHIFT                           0X1e
#define  DST_X__DST_X__SHIFT                                         0X0
#define  DST_Y__DST_Y__SHIFT                                         0X0
#define  DST_X_Y__DST_Y__SHIFT                                       0X0
#define  DST_X_Y__DST_X__SHIFT                                       0X10
#define  DST_Y_X__DST_X__SHIFT                                       0X0
#define  DST_Y_X__DST_Y__SHIFT                                       0X10
#define  DST_WIDTH__DST_WIDTH__SHIFT                                 0X0
#define  DST_HEIGHT__DST_HEIGHT__SHIFT                               0X0
#define  DST_WIDTH_HEIGHT__DST_HEIGHT__SHIFT                         0X0
#define  DST_WIDTH_HEIGHT__DST_WIDTH__SHIFT                          0X10
#define  DST_HEIGHT_WIDTH__DST_WIDTH__SHIFT                          0X0
#define  DST_HEIGHT_WIDTH__DST_HEIGHT__SHIFT                         0X10
#define  DST_HEIGHT_WIDTH_8__DST_WIDTH__SHIFT                        0X10
#define  DST_HEIGHT_WIDTH_8__DST_HEIGHT__SHIFT                       0X18
#define  DST_HEIGHT_Y__DST_Y__SHIFT                                  0X0
#define  DST_HEIGHT_Y__DST_HEIGHT__SHIFT                             0X10
#define  DST_WIDTH_X__DST_X__SHIFT                                   0X0
#define  DST_WIDTH_X__DST_WIDTH__SHIFT                               0X10
#define  DST_WIDTH_X_INCY__DST_X__SHIFT                              0X0
#define  DST_WIDTH_X_INCY__DST_WIDTH__SHIFT                          0X10
#define  DST_LINE_START__DST_START_X__SHIFT                          0X0
#define  DST_LINE_START__DST_START_Y__SHIFT                          0X10
#define  DST_LINE_END__DST_END_X__SHIFT                              0X0
#define  DST_LINE_END__DST_END_Y__SHIFT                              0X10
#define  DST_LINE_PATCOUNT__LINE_PATCOUNT__SHIFT                     0X0
#define  DST_LINE_PATCOUNT__BRES_CNTL__SHIFT                         0X8
#define  DP_DST_ENDIAN__DST_ENDIAN__SHIFT                            0X0
#define  BRUSH_Y_X__BRUSH_X__SHIFT                                   0X0
#define  BRUSH_Y_X__BRUSH_Y__SHIFT                                   0X8
#define  BRUSH_DATA0__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA1__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA2__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA3__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA4__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA5__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA6__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA7__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA8__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA9__BRUSH_DATA__SHIFT                              0X0
#define  BRUSH_DATA10__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA11__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA12__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA13__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA14__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA15__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA16__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA17__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA18__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA19__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA20__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA21__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA22__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA23__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA24__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA25__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA26__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA27__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA28__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA29__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA30__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA31__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA32__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA33__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA34__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA35__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA36__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA37__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA38__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA39__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA40__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA41__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA42__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA43__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA44__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA45__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA46__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA47__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA48__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA49__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA50__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA51__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA52__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA53__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA54__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA55__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA56__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA57__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA58__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA59__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA60__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA61__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA62__BRUSH_DATA__SHIFT                             0X0
#define  BRUSH_DATA63__BRUSH_DATA__SHIFT                             0X0
#define  DP_BRUSH_FRGD_CLR__DP_BRUSH_FRGD_CLR__SHIFT                 0X0
#define  DP_BRUSH_BKGD_CLR__DP_BRUSH_BKGD_CLR__SHIFT                 0X0
#define  SRC_OFFSET__SRC_OFFSET__SHIFT                               0X0
#define  SRC_PITCH__SRC_PITCH__SHIFT                                 0X0
#define  SRC_TILE__SRC_TILE__SHIFT                                   0X0
#define  SRC_PITCH_OFFSET__SRC_OFFSET__SHIFT                         0X0
#define  SRC_PITCH_OFFSET__SRC_PITCH__SHIFT                          0X16
#define  SRC_PITCH_OFFSET__SRC_TILE__SHIFT                           0X1e
#define  SRC_X__SRC_X__SHIFT                                         0X0
#define  SRC_Y__SRC_Y__SHIFT                                         0X0
#define  SRC_X_Y__SRC_Y__SHIFT                                       0X0
#define  SRC_X_Y__SRC_X__SHIFT                                       0X10
#define  SRC_Y_X__SRC_X__SHIFT                                       0X0
#define  SRC_Y_X__SRC_Y__SHIFT                                       0X10
#define  SRC_CLUT_ADDRESS__SRC_CLUT_ADDRESS__SHIFT                   0X0
#define  SRC_CLUT_DATA__SRC_CLUT_DATA__SHIFT                         0X0
#define  SRC_CLUT_DATA_RD__SRC_CLUT_DATA__SHIFT                      0X0
#define  HOST_DATA0__HOST_DATA__SHIFT                                0X0
#define  HOST_DATA1__HOST_DATA__SHIFT                                0X0
#define  HOST_DATA2__HOST_DATA__SHIFT                                0X0
#define  HOST_DATA3__HOST_DATA__SHIFT                                0X0
#define  HOST_DATA4__HOST_DATA__SHIFT                                0X0
#define  HOST_DATA5__HOST_DATA__SHIFT                                0X0
#define  HOST_DATA6__HOST_DATA__SHIFT                                0X0
#define  HOST_DATA7__HOST_DATA__SHIFT                                0X0
#define  HOST_DATA_LAST__HOST_DATA_LAST__SHIFT                       0X0
#define  DP_SRC_ENDIAN__SRC_ENDIAN__SHIFT                            0X0
#define  DP_SRC_FRGD_CLR__DP_SRC_FRGD_CLR__SHIFT                     0X0
#define  DP_SRC_BKGD_CLR__DP_SRC_BKGD_CLR__SHIFT                     0X0
#define  SC_LEFT__SC_LEFT__SHIFT                                     0X0
#define  SC_RIGHT__SC_RIGHT__SHIFT                                   0X0
#define  SC_TOP__SC_TOP__SHIFT                                       0X0
#define  SC_BOTTOM__SC_BOTTOM__SHIFT                                 0X0
#define  SRC_SC_RIGHT__SC_RIGHT__SHIFT                               0X0
#define  SRC_SC_BOTTOM__SC_BOTTOM__SHIFT                             0X0
#define  DP_CNTL__DST_X_DIR__SHIFT                                   0X0
#define  DP_CNTL__DST_Y_DIR__SHIFT                                   0X1
#define  DP_CNTL__DST_TILE__SHIFT                                    0X3
#define  DP_CNTL_XDIR_YDIR_YMAJOR__DST_Y_DIR__SHIFT                  0Xf
#define  DP_CNTL_XDIR_YDIR_YMAJOR__DST_X_DIR__SHIFT                  0X1f
#define  DP_DATATYPE__DP_DST_DATATYPE__SHIFT                         0X0
#define  DP_DATATYPE__DP_BRUSH_DATATYPE__SHIFT                       0X8
#define  DP_DATATYPE__DP_SRC_DATATYPE__SHIFT                         0X10
#define  DP_DATATYPE__DP_BYTE_PIX_ORDER__SHIFT                       0X1e
#define  DP_MIX__DP_SRC_SOURCE__SHIFT                                0X8
#define  DP_MIX__DP_ROP3__SHIFT                                      0X10
#define  DP_WRITE_MSK__DP_WRITE_MSK__SHIFT                           0X0
#define  DP_XOP__XOP_A__SHIFT                                        0X0
#define  DP_XOP__XOP_B__SHIFT                                        0X8
#define  DP_XOP__XOP_C__SHIFT                                        0X10
#define  DP_XOP__XOP_OP__SHIFT                                       0X18
#define  CLR_CMP_CLR_SRC__CLR_CMP_CLR_SRC__SHIFT                     0X0
#define  CLR_CMP_CLR_DST__CLR_CMP_CLR_DST__SHIFT                     0X0
#define  CLR_CMP_CNTL__CLR_CMP_FCN_SRC__SHIFT                        0X0
#define  CLR_CMP_CNTL__CLR_CMP_FCN_DST__SHIFT                        0X8
#define  CLR_CMP_CNTL__CLR_CMP_SRC__SHIFT                            0X18
#define  CLR_CMP_MSK__CLR_CMP_MSK__SHIFT                             0X0
#define  DSTCACHE_MODE__DSTCACHE_MODE__SHIFT                         0X0
#define  DSTCACHE_CTLSTAT__DSTCACHE_CTLSTAT__SHIFT                   0X0
#define  PD2_DATA__PD2_DATA__SHIFT                                   0X0
#define  DEFAULT_PITCH_OFFSET__DEFAULT_OFFSET__SHIFT                 0X0
#define  DEFAULT_PITCH_OFFSET__DEFAULT_PITCH__SHIFT                  0X16
#define  DEFAULT_PITCH_OFFSET__DEFAULT_TILE__SHIFT                   0X1e
#define  DEFAULT_SC_BOTTOM_RIGHT__DEFAULT_SC_RIGHT__SHIFT            0X0
#define  DEFAULT_SC_BOTTOM_RIGHT__DEFAULT_SC_BOTTOM__SHIFT           0X10
#define  DEFAULT2_PITCH_OFFSET__DEFAULT_OFFSET__SHIFT                0X0
#define  DEFAULT2_PITCH_OFFSET__DEFAULT_PITCH__SHIFT                 0X16
#define  DEFAULT2_PITCH_OFFSET__DEFAULT_TILE__SHIFT                  0X1e
#define  DEFAULT2_SC_BOTTOM_RIGHT__DEFAULT_SC_RIGHT__SHIFT           0X0
#define  DEFAULT2_SC_BOTTOM_RIGHT__DEFAULT_SC_BOTTOM__SHIFT          0X10
#define  DP_GUI_MASTER_CNTL__GMC_SRC_PITCH_OFFSET_CNTL__SHIFT        0X0
#define  DP_GUI_MASTER_CNTL__GMC_DST_PITCH_OFFSET_CNTL__SHIFT        0X1
#define  DP_GUI_MASTER_CNTL__GMC_SRC_CLIPPING__SHIFT                 0X2
#define  DP_GUI_MASTER_CNTL__GMC_DST_CLIPPING__SHIFT                 0X3
#define  DP_GUI_MASTER_CNTL__GMC_BRUSH_DATATYPE__SHIFT               0X4
#define  DP_GUI_MASTER_CNTL__GMC_DST_DATATYPE__SHIFT                 0X8
#define  DP_GUI_MASTER_CNTL__GMC_SRC_DATATYPE__SHIFT                 0Xc
#define  DP_GUI_MASTER_CNTL__GMC_BYTE_PIX_ORDER__SHIFT               0Xe
#define  DP_GUI_MASTER_CNTL__GMC_DEFAULT_SEL__SHIFT                  0Xf
#define  DP_GUI_MASTER_CNTL__GMC_ROP3__SHIFT                         0X10
#define  DP_GUI_MASTER_CNTL__GMC_DP_SRC_SOURCE__SHIFT                0X18
#define  DP_GUI_MASTER_CNTL__GMC_SRC_DATATYPE2__SHIFT                0X1b
#define  DP_GUI_MASTER_CNTL__GMC_CLR_CMP_FCN_DIS__SHIFT              0X1c
#define  DP_GUI_MASTER_CNTL__GMC_WR_MSK_DIS__SHIFT                   0X1e
#define  SC_TOP_LEFT__SC_LEFT__SHIFT                                 0X0
#define  SC_TOP_LEFT__SC_TOP__SHIFT                                  0X10
#define  SC_BOTTOM_RIGHT__SC_RIGHT__SHIFT                            0X0
#define  SC_BOTTOM_RIGHT__SC_BOTTOM__SHIFT                           0X10
#define  SRC_SC_BOTTOM_RIGHT__SC_RIGHT__SHIFT                        0X0
#define  SRC_SC_BOTTOM_RIGHT__SC_BOTTOM__SHIFT                       0X10
#define  BIOS_0_SCRATCH__BIOS_SCRATCH__SHIFT                         0X0
#define  BIOS_1_SCRATCH__BIOS_SCRATCH__SHIFT                         0X0
#define  BIOS_2_SCRATCH__BIOS_SCRATCH__SHIFT                         0X0
#define  BIOS_3_SCRATCH__BIOS_SCRATCH__SHIFT                         0X0
#define  BIOS_4_SCRATCH__BIOS_SCRATCH__SHIFT                         0X0
#define  BIOS_5_SCRATCH__BIOS_SCRATCH__SHIFT                         0X0
#define  BIOS_6_SCRATCH__BIOS_SCRATCH__SHIFT                         0X0
#define  BIOS_7_SCRATCH__BIOS_SCRATCH__SHIFT                         0X0
#define  I2C_CNTL_0__I2C_DONE__SHIFT                                 0X0
#define  I2C_CNTL_0__I2C_NACK__SHIFT                                 0X1
#define  I2C_CNTL_0__I2C_HALT__SHIFT                                 0X2
#define  I2C_CNTL_0__I2C_SOFT_RST__SHIFT                             0X5
#define  I2C_CNTL_0__I2C_DRIVE_EN__SHIFT                             0X6
#define  I2C_CNTL_0__I2C_DRIVE_SEL__SHIFT                            0X7
#define  I2C_CNTL_0__I2C_START__SHIFT                                0X8
#define  I2C_CNTL_0__I2C_STOP__SHIFT                                 0X9
#define  I2C_CNTL_0__I2C_RECEIVE__SHIFT                              0Xa
#define  I2C_CNTL_0__I2C_ABORT__SHIFT                                0Xb
#define  I2C_CNTL_0__I2C_GO__SHIFT                                   0Xc
#define  I2C_CNTL_0__I2C_PRESCALE__SHIFT                             0X10
#define  I2C_CNTL_1__I2C_DATA_COUNT__SHIFT                           0X0
#define  I2C_CNTL_1__I2C_ADDR_COUNT_R2__SHIFT                        0X4
#define  I2C_CNTL_1__I2C_INTRA_BYTE_DELAY__SHIFT                     0X8
#define  I2C_CNTL_1__I2C_SEL__SHIFT                                  0X10
#define  I2C_CNTL_1__I2C_EN__SHIFT                                   0X11
#define  I2C_CNTL_1__I2C_TIME_LIMIT__SHIFT                           0X18
#define  I2C_DATA__I2C_DATA__SHIFT                                   0X0
#define  CONFIG_XSTRAP__VGA_DISABLE__SHIFT                           0X0
#define  CONFIG_XSTRAP__BLANK_ROM__SHIFT                             0X2
#define  CONFIG_XSTRAP__ENINTB__SHIFT                                0X3
#define  CONFIG_XSTRAP__MULTI_FUNC__SHIFT                            0X4
#define  CONFIG_XSTRAP__AGPSKEW__SHIFT                               0X6
#define  CONFIG_XSTRAP__X1CLK_SKEW__SHIFT                            0X8
#define  CONFIG_XSTRAP__VIP_DEVICE__SHIFT                            0Xd
#define  CONFIG_XSTRAP__ID_DISABLE__SHIFT                            0Xe
#define  CONFIG_XSTRAP__AP_SIZE__SHIFT                               0X10
#define  CONFIG_XSTRAP__ROMIDCFG_R2__SHIFT                           0X14
#define  CONFIG_XSTRAP__BUSCFG__SHIFT                                0X18
#define  TEST_DEBUG_CNTL__TEST_DEBUG_OUT_EN__SHIFT                   0X0
#define  TEST_DEBUG_CNTL__TEST_DEBUG_IN_EN__SHIFT                    0X1
#define  TEST_DEBUG_CNTL__TEST_IDDQ_EN__SHIFT                        0X2
#define  TEST_DEBUG_CNTL__TEST_BLOCK_SEL__SHIFT                      0X8
#define  TEST_DEBUG_CNTL__TEST_ENABLE__SHIFT                         0Xf
#define  TEST_DEBUG_CNTL__TEST_DELAY_IN__SHIFT                       0X10
#define  TEST_DEBUG_MUX__TEST_DEBUG_SEL__SHIFT                       0X0
#define  TEST_DEBUG_MUX__TEST_CLK0__SHIFT                            0X8
#define  TEST_DEBUG_MUX__TEST_CLK0_INV__SHIFT                        0Xf
#define  TEST_DEBUG_MUX__TEST_CLK1__SHIFT                            0X10
#define  TEST_DEBUG_MUX__TEST_CLK1_INV__SHIFT                        0X17
#define  TEST_DEBUG_OUT__TEST_DEBUG_OUTR__SHIFT                      0X0
#define  VIDEOMUX_CNTL__VIPH_INT_SEL__SHIFT                          0X0
#define  VIDEOMUX_CNTL__ROM_CLK_DIVIDE__SHIFT                        0X10
#define  VIDEOMUX_CNTL__STR_ROMCLK__SHIFT                            0X15
#define  VIDEOMUX_CNTL__VIP_INTERNAL_DEBUG_SEL__SHIFT                0X16
#define  VIDEOMUX_CNTL__GEYSERVILLE_SENSE__SHIFT                     0X19
#define  VIDEOMUX_CNTL__GEYSERVILLE_INT_POL__SHIFT                   0X1a
#define  VIPPAD_STRENGTH_M6__ZV_LCDDATA_STRENGTH__SHIFT              0X0
#define  VIPPAD_STRENGTH_M6__ZV_LCDCNTL_STRENGTH__SHIFT              0X8
#define  VIPPAD_STRENGTH_M6__GPIO_STRENGTH__SHIFT                    0Xc
#define  GPIOPAD_MASK__GPIO_MASK_M9__SHIFT                           0X0
#define  GPIOPAD_A__GPIO_A_M9__SHIFT                                 0X0
#define  GPIOPAD_EN__GPIO_EN_M9__SHIFT                               0X0
#define  GPIOPAD_Y__GPIO_Y_M9__SHIFT                                 0X0
#define  ZV_LCDPAD_MASK__ZV_LCDDATA_MASK__SHIFT                      0X0
#define  ZV_LCDPAD_MASK__ZV_LCDCNTL_MASK__SHIFT                      0X18
#define  ZV_LCDPAD_A__ZV_LCDDATA_A__SHIFT                            0X0
#define  ZV_LCDPAD_A__ZV_LCDCNTL_A__SHIFT                            0X18
#define  ZV_LCDPAD_EN__ZV_LCDDATA_EN__SHIFT                          0X0
#define  ZV_LCDPAD_EN__ZV_LCDCNTL_EN__SHIFT                          0X18
#define  ZV_LCDPAD_Y__ZV_LCDDATA_Y__SHIFT                            0X0
#define  ZV_LCDPAD_Y__ZV_LCDCNTL_Y__SHIFT                            0X18
#define  EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR__SHIFT                    0X0
#define  EXTERN_TRIG_CNTL__EXTERN_TRIG_READ__SHIFT                   0X1
#define  ROM_INDEX__ROM_INDEX__SHIFT                                 0X0
#define  ROM_DATA__ROM_DATA__SHIFT                                   0X0
#define  SEPROM_CNTL1__WRITE_ENABLE__SHIFT                           0X0
#define  SEPROM_CNTL1__WRITE_DISABLE__SHIFT                          0X1
#define  SEPROM_CNTL1__READ_CONFIG__SHIFT                            0X2
#define  SEPROM_CNTL1__WRITE_CONFIG__SHIFT                           0X3
#define  SEPROM_CNTL1__READ_STATUS__SHIFT                            0X4
#define  SEPROM_CNTL1__SECT_TO_SRAM__SHIFT                           0X5
#define  SEPROM_CNTL1__READY_BUSY__SHIFT                             0X7
#define  SEPROM_CNTL1__SEPROM_BUSY__SHIFT                            0X8
#define  SEPROM_CNTL1__BCNT_OVER_WTE_EN__SHIFT                       0X9
#define  SEPROM_CNTL1__RB_MASKB__SHIFT                               0Xa
#define  SEPROM_CNTL1__SOFT_RESET__SHIFT                             0Xb
#define  SEPROM_CNTL1__STATE_IDLEb__SHIFT                            0Xc
#define  SEPROM_CNTL1__BYTE_CNT__SHIFT                               0X10
#define  SEPROM_CNTL1__SCK_PRESCALE__SHIFT                           0X18
#define  SEPROM_CNTL2__WAIT_CYCLE__SHIFT                             0X0
#define  SEPROM_CNTL2__AUTO_ADDR_SAMPLE__SHIFT                       0X8
#define  SEPROM_CNTL2__SEC_COMMAND__SHIFT                            0X10
#define  VIP_HW_DEBUG__VIP_HW_0_DEBUG__SHIFT                         0X0
#define  VIP_HW_DEBUG__VIP_HW_1_DEBUG__SHIFT                         0X1
#define  VIP_HW_DEBUG__VIP_HW_2_DEBUG__SHIFT                         0X2
#define  VIP_HW_DEBUG__VIP_HW_3_DEBUG__SHIFT                         0X3
#define  VIP_HW_DEBUG__VIP_HW_4_DEBUG__SHIFT                         0X4
#define  VIP_HW_DEBUG__VIP_HW_5_DEBUG__SHIFT                         0X5
#define  VIP_HW_DEBUG__VIP_HW_6_DEBUG__SHIFT                         0X6
#define  VIP_HW_DEBUG__VIP_HW_7_DEBUG__SHIFT                         0X7
#define  VIP_HW_DEBUG__VIP_HW_8_DEBUG__SHIFT                         0X8
#define  VIP_HW_DEBUG__VIP_HW_9_DEBUG__SHIFT                         0X9
#define  VIP_HW_DEBUG__VIP_HW_A_DEBUG__SHIFT                         0Xa
#define  VIP_HW_DEBUG__VIP_HW_B_DEBUG__SHIFT                         0Xb
#define  VIP_HW_DEBUG__VIP_HW_C_DEBUG__SHIFT                         0Xc
#define  VIP_HW_DEBUG__VIP_HW_D_DEBUG__SHIFT                         0Xd
#define  VIP_HW_DEBUG__VIP_HW_E_DEBUG__SHIFT                         0Xe
#define  VIP_HW_DEBUG__VIP_HW_F_DEBUG__SHIFT                         0Xf
#define  MEDIA_0_SCRATCH__MEDIA_0_SCRATCH__SHIFT                     0X0
#define  MEDIA_1_SCRATCH__MEDIA_1_SCRACH__SHIFT                      0X0
#define  VID_BUFFER_CONTROL_M6__CAP0_BUFFER_WATER_MARK__SHIFT        0X0
#define  VID_BUFFER_CONTROL_M6__FULL_BUFFER_EN__SHIFT                0X10
#define  VID_BUFFER_CONTROL_M6__CAP0_ANC_VBI_QUAD_BUF__SHIFT         0X11
#define  VID_BUFFER_CONTROL_M6__VID_BUFFER_RESET__SHIFT              0X14
#define  VID_BUFFER_CONTROL_M6__CAP_SWAP__SHIFT                      0X15
#define  VID_BUFFER_CONTROL_M6__CAP0_BUFFER_EMPTY__SHIFT             0X18
#define  CAP_INT_CNTL__CAP0_BUF0_INT_EN__SHIFT                       0X0
#define  CAP_INT_CNTL__CAP0_BUF0_EVEN_INT_EN__SHIFT                  0X1
#define  CAP_INT_CNTL__CAP0_BUF1_INT_EN__SHIFT                       0X2
#define  CAP_INT_CNTL__CAP0_BUF1_EVEN_INT_EN__SHIFT                  0X3
#define  CAP_INT_CNTL__CAP0_VBI0_INT_EN__SHIFT                       0X4
#define  CAP_INT_CNTL__CAP0_VBI1_INT_EN__SHIFT                       0X5
#define  CAP_INT_CNTL__CAP0_ONESHOT_INT_EN__SHIFT                    0X6
#define  CAP_INT_CNTL__CAP0_ANC0_INT_EN__SHIFT                       0X7
#define  CAP_INT_CNTL__CAP0_ANC1_INT_EN__SHIFT                       0X8
#define  CAP_INT_CNTL__CAP0_VBI2_INT_EN__SHIFT                       0X9
#define  CAP_INT_CNTL__CAP0_VBI3_INT_EN__SHIFT                       0Xa
#define  CAP_INT_CNTL__CAP0_ANC2_INT_EN__SHIFT                       0Xb
#define  CAP_INT_CNTL__CAP0_ANC3_INT_EN__SHIFT                       0Xc
#define  CAP_INT_STATUS__CAP0_BUF0_INT__SHIFT                        0X0
#define  CAP_INT_STATUS__CAP0_BUF0_INT_AK__SHIFT                     0X0
#define  CAP_INT_STATUS__CAP0_BUF0_EVEN_INT__SHIFT                   0X1
#define  CAP_INT_STATUS__CAP0_BUF0_EVEN_INT_AK__SHIFT                0X1
#define  CAP_INT_STATUS__CAP0_BUF1_INT__SHIFT                        0X2
#define  CAP_INT_STATUS__CAP0_BUF1_INT_AK__SHIFT                     0X2
#define  CAP_INT_STATUS__CAP0_BUF1_EVEN_INT__SHIFT                   0X3
#define  CAP_INT_STATUS__CAP0_BUF1_EVEN_INT_AK__SHIFT                0X3
#define  CAP_INT_STATUS__CAP0_VBI0_INT__SHIFT                        0X4
#define  CAP_INT_STATUS__CAP0_VBI0_INT_AK__SHIFT                     0X4
#define  CAP_INT_STATUS__CAP0_VBI1_INT__SHIFT                        0X5
#define  CAP_INT_STATUS__CAP0_VBI1_INT_AK__SHIFT                     0X5
#define  CAP_INT_STATUS__CAP0_ONESHOT_INT__SHIFT                     0X6
#define  CAP_INT_STATUS__CAP0_ONESHOT_INT_AK__SHIFT                  0X6
#define  CAP_INT_STATUS__CAP0_ANC0_INT__SHIFT                        0X7
#define  CAP_INT_STATUS__CAP0_ANC0_INT_AK__SHIFT                     0X7
#define  CAP_INT_STATUS__CAP0_ANC1_INT__SHIFT                        0X8
#define  CAP_INT_STATUS__CAP0_ANC1_INT_AK__SHIFT                     0X8
#define  CAP_INT_STATUS__CAP0_VBI2_INT__SHIFT                        0X9
#define  CAP_INT_STATUS__CAP0_VBI2_INT_AK__SHIFT                     0X9
#define  CAP_INT_STATUS__CAP0_VBI3_INT__SHIFT                        0Xa
#define  CAP_INT_STATUS__CAP0_VBI3_INT_AK__SHIFT                     0Xa
#define  CAP_INT_STATUS__CAP0_ANC2_INT__SHIFT                        0Xb
#define  CAP_INT_STATUS__CAP0_ANC2_INT_AK__SHIFT                     0Xb
#define  CAP_INT_STATUS__CAP0_ANC3_INT__SHIFT                        0Xc
#define  CAP_INT_STATUS__CAP0_ANC3_INT_AK__SHIFT                     0Xc
#define  FCP_CNTL__FCP0_SRC_SEL__SHIFT                               0X0
#define  CAP0_BUF0_OFFSET__CAP_BUF0_OFFSET__SHIFT                    0X0
#define  CAP0_BUF1_OFFSET__CAP_BUF1_OFFSET__SHIFT                    0X0
#define  CAP0_BUF0_EVEN_OFFSET__CAP_BUF0_EVEN_OFFSET__SHIFT          0X0
#define  CAP0_BUF1_EVEN_OFFSET__CAP_BUF1_EVEN_OFFSET__SHIFT          0X0
#define  CAP0_BUF_PITCH__CAP_BUF_PITCH__SHIFT                        0X0
#define  CAP0_V_WINDOW__CAP_V_START__SHIFT                           0X0
#define  CAP0_V_WINDOW__CAP_V_END__SHIFT                             0X10
#define  CAP0_H_WINDOW__CAP_H_START__SHIFT                           0X0
#define  CAP0_H_WINDOW__CAP_H_WIDTH__SHIFT                           0X10
#define  CAP0_VBI0_OFFSET__CAP_VBI0_OFFSET__SHIFT                    0X0
#define  CAP0_VBI1_OFFSET__CAP_VBI1_OFFSET__SHIFT                    0X0
#define  CAP0_VBI_V_WINDOW__CAP_VBI_V_START__SHIFT                   0X0
#define  CAP0_VBI_V_WINDOW__CAP_VBI_V_END__SHIFT                     0X10
#define  CAP0_VBI_H_WINDOW__CAP_VBI_H_START__SHIFT                   0X0
#define  CAP0_VBI_H_WINDOW__CAP_VBI_H_WIDTH__SHIFT                   0X10
#define  CAP0_PORT_MODE_CNTL__CAP_PORT_WIDTH__SHIFT                  0X1
#define  CAP0_PORT_MODE_CNTL__CAP_PORT_BYTE_USED__SHIFT              0X2
#define  CAP0_TRIG_CNTL__CAP_TRIGGER_R__SHIFT                        0X0
#define  CAP0_TRIG_CNTL__CAP_TRIGGER_W__SHIFT                        0X0
#define  CAP0_TRIG_CNTL__CAP_EN__SHIFT                               0X4
#define  CAP0_TRIG_CNTL__CAP_VSYNC_CNT__SHIFT                        0X8
#define  CAP0_TRIG_CNTL__CAP_VSYNC_CLR__SHIFT                        0X10
#define  CAP0_DEBUG__CAP_H_STATUS__SHIFT                             0X0
#define  CAP0_DEBUG__CAP_V_STATUS__SHIFT                             0X10
#define  CAP0_DEBUG__CAP_V_SYNC__SHIFT                               0X1c
#define  CAP0_DEBUG__CAP_BUF_OVERFLOW_STATUS__SHIFT                  0X1d
#define  CAP0_DEBUG__CAP_BUF_OVERFLOW_CLR__SHIFT                     0X1e
#define  CAP0_CONFIG__CAP_INPUT_MODE__SHIFT                          0X0
#define  CAP0_CONFIG__CAP_START_FIELD__SHIFT                         0X1
#define  CAP0_CONFIG__CAP_START_BUF_R__SHIFT                         0X2
#define  CAP0_CONFIG__CAP_START_BUF_W__SHIFT                         0X3
#define  CAP0_CONFIG__CAP_BUF_TYPE__SHIFT                            0X4
#define  CAP0_CONFIG__CAP_ONESHOT_MODE__SHIFT                        0X6
#define  CAP0_CONFIG__CAP_BUF_MODE__SHIFT                            0X7
#define  CAP0_CONFIG__CAP_MIRROR_EN__SHIFT                           0X9
#define  CAP0_CONFIG__CAP_ONESHOT_MIRROR_EN__SHIFT                   0Xa
#define  CAP0_CONFIG__CAP_VIDEO_SIGNED_UV__SHIFT                     0Xb
#define  CAP0_CONFIG__CAP_ANC_DECODE_EN__SHIFT                       0Xc
#define  CAP0_CONFIG__CAP_VBI_EN__SHIFT                              0Xd
#define  CAP0_CONFIG__CAP_SOFT_PULL_DOWN_EN__SHIFT                   0Xe
#define  CAP0_CONFIG__CAP_VIP_EXTEND_FLAG_EN__SHIFT                  0Xf
#define  CAP0_CONFIG__CAP_FAKE_FIELD_EN__SHIFT                       0X10
#define  CAP0_CONFIG__CAP_FIELD_START_LINE_DIFF__SHIFT               0X11
#define  CAP0_CONFIG__CAP_HORZ_DOWN__SHIFT                           0X13
#define  CAP0_CONFIG__CAP_VERT_DOWN__SHIFT                           0X15
#define  CAP0_CONFIG__CAP_STREAM_FORMAT__SHIFT                       0X17
#define  CAP0_CONFIG__CAP_HDWNS_DEC__SHIFT                           0X1a
#define  CAP0_CONFIG__CAP_IMAGE_FLIP_EN__SHIFT                       0X1b
#define  CAP0_CONFIG__CAP_ONESHOT_IMAGE_FLIP_EN__SHIFT               0X1c
#define  CAP0_CONFIG__CAP_VIDEO_IN_FORMAT__SHIFT                     0X1d
#define  CAP0_CONFIG__VBI_HORZ_DOWN__SHIFT                           0X1e
#define  CAP0_ANC0_OFFSET__CAP_ANC0_OFFSET__SHIFT                    0X0
#define  CAP0_ANC1_OFFSET__CAP_ANC1_OFFSET__SHIFT                    0X0
#define  CAP0_ANC_H_WINDOW__CAP_ANC_WIDTH__SHIFT                     0X0
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_SOF__SHIFT               0X0
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_EOF__SHIFT               0X1
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_EOL__SHIFT               0X2
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_FIELD__SHIFT             0X3
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_SYNC_EN__SHIFT               0X5
#define  CAP0_ONESHOT_BUF_OFFSET__CAP_ONESHOT_BUF_OFFSET__SHIFT      0X0
#define  CAP0_BUF_STATUS__CAP_PRE_VID_BUF__SHIFT                     0X0
#define  CAP0_BUF_STATUS__CAP_CUR_VID_BUF__SHIFT                     0X2
#define  CAP0_BUF_STATUS__CAP_PRE_FIELD__SHIFT                       0X4
#define  CAP0_BUF_STATUS__CAP_CUR_FIELD__SHIFT                       0X5
#define  CAP0_BUF_STATUS__CAP_PRE_VBI_BUF__SHIFT                     0X6
#define  CAP0_BUF_STATUS__CAP_CUR_VBI_BUF__SHIFT                     0X8
#define  CAP0_BUF_STATUS__CAP_VBI_BUF_STATUS__SHIFT                  0Xa
#define  CAP0_BUF_STATUS__CAP_PRE_ANC_BUF__SHIFT                     0Xb
#define  CAP0_BUF_STATUS__CAP_CUR_ANC_BUF__SHIFT                     0Xd
#define  CAP0_BUF_STATUS__CAP_ANC_BUF_STATUS__SHIFT                  0Xf
#define  CAP0_BUF_STATUS__CAP_ANC_PRE_BUF_CNT__SHIFT                 0X10
#define  CAP0_BUF_STATUS__CAP_VIP_INC__SHIFT                         0X1c
#define  CAP0_BUF_STATUS__CAP_VIP_PRE_REPEAT_FIELD__SHIFT            0X1d
#define  CAP0_BUF_STATUS__CAP_CAP_BUF_STATUS__SHIFT                  0X1e
#define  CAP0_ANC_BUF01_BLOCK_CNT__CAP0_ANC_BUF0_BLOCK_CNT__SHIFT    0X0
#define  CAP0_ANC_BUF01_BLOCK_CNT__CAP0_ANC_BUF1_BLOCK_CNT__SHIFT    0X10
#define  CAP0_ANC_BUF23_BLOCK_CNT__CAP0_ANC_BUF2_BLOCK_CNT__SHIFT    0X0
#define  CAP0_ANC_BUF23_BLOCK_CNT__CAP0_ANC_BUF3_BLOCK_CNT__SHIFT    0X10
#define  CAP0_VBI2_OFFSET__CAP_VBI2_OFFSET__SHIFT                    0X0
#define  CAP0_VBI3_OFFSET__CAP_VBI3_OFFSET__SHIFT                    0X0
#define  CAP0_ANC2_OFFSET__CAP_ANC2_OFFSET__SHIFT                    0X0
#define  CAP0_ANC3_OFFSET__CAP_ANC3_OFFSET__SHIFT                    0X0
#define  DMA_VIPH0_COMMAND__BYTE_COUNT__SHIFT                        0X0
#define  DMA_VIPH0_COMMAND__SWAP_CONTROL__SHIFT                      0X18
#define  DMA_VIPH0_COMMAND__TRANSFER_SOURCE__SHIFT                   0X1a
#define  DMA_VIPH0_COMMAND__TRANSFER_DEST__SHIFT                     0X1b
#define  DMA_VIPH0_COMMAND__SOURCE_OFFSET_HOLD__SHIFT                0X1c
#define  DMA_VIPH0_COMMAND__DEST_OFFSET_HOLD__SHIFT                  0X1d
#define  DMA_VIPH0_COMMAND__INTERRUPT_DIS__SHIFT                     0X1e
#define  DMA_VIPH0_COMMAND__END_OF_LIST_STATUS__SHIFT                0X1f
#define  DMA_VIPH1_COMMAND__BYTE_COUNT__SHIFT                        0X0
#define  DMA_VIPH1_COMMAND__SWAP_CONTROL__SHIFT                      0X18
#define  DMA_VIPH1_COMMAND__TRANSFER_SOURCE__SHIFT                   0X1a
#define  DMA_VIPH1_COMMAND__TRANSFER_DEST__SHIFT                     0X1b
#define  DMA_VIPH1_COMMAND__SOURCE_OFFSET_HOLD__SHIFT                0X1c
#define  DMA_VIPH1_COMMAND__DEST_OFFSET_HOLD__SHIFT                  0X1d
#define  DMA_VIPH1_COMMAND__INTERRUPT_DIS__SHIFT                     0X1e
#define  DMA_VIPH1_COMMAND__END_OF_LIST_STATUS__SHIFT                0X1f
#define  DMA_VIPH2_COMMAND__BYTE_COUNT__SHIFT                        0X0
#define  DMA_VIPH2_COMMAND__SWAP_CONTROL__SHIFT                      0X18
#define  DMA_VIPH2_COMMAND__TRANSFER_SOURCE__SHIFT                   0X1a
#define  DMA_VIPH2_COMMAND__TRANSFER_DEST__SHIFT                     0X1b
#define  DMA_VIPH2_COMMAND__SOURCE_OFFSET_HOLD__SHIFT                0X1c
#define  DMA_VIPH2_COMMAND__DEST_OFFSET_HOLD__SHIFT                  0X1d
#define  DMA_VIPH2_COMMAND__INTERRUPT_DIS__SHIFT                     0X1e
#define  DMA_VIPH2_COMMAND__END_OF_LIST_STATUS__SHIFT                0X1f
#define  DMA_VIPH3_COMMAND__BYTE_COUNT__SHIFT                        0X0
#define  DMA_VIPH3_COMMAND__SWAP_CONTROL__SHIFT                      0X18
#define  DMA_VIPH3_COMMAND__TRANSFER_SOURCE__SHIFT                   0X1a
#define  DMA_VIPH3_COMMAND__TRANSFER_DEST__SHIFT                     0X1b
#define  DMA_VIPH3_COMMAND__SOURCE_OFFSET_HOLD__SHIFT                0X1c
#define  DMA_VIPH3_COMMAND__DEST_OFFSET_HOLD__SHIFT                  0X1d
#define  DMA_VIPH3_COMMAND__INTERRUPT_DIS__SHIFT                     0X1e
#define  DMA_VIPH3_COMMAND__END_OF_LIST_STATUS__SHIFT                0X1f
#define  DMA_VIPH_STATUS__DMA_VIPH0_AVAIL__SHIFT                     0X0
#define  DMA_VIPH_STATUS__DMA_VIPH1_AVAIL__SHIFT                     0X4
#define  DMA_VIPH_STATUS__DMA_VIPH2_AVAIL__SHIFT                     0X8
#define  DMA_VIPH_STATUS__DMA_VIPH3_AVAIL__SHIFT                     0Xc
#define  DMA_VIPH_STATUS__DMA_VIPH0_CURRENT__SHIFT                   0X10
#define  DMA_VIPH_STATUS__DMA_VIPH1_CURRENT__SHIFT                   0X12
#define  DMA_VIPH_STATUS__DMA_VIPH2_CURRENT__SHIFT                   0X14
#define  DMA_VIPH_STATUS__DMA_VIPH3_CURRENT__SHIFT                   0X16
#define  DMA_VIPH_STATUS__DMA_VIPH0_ACTIVE__SHIFT                    0X18
#define  DMA_VIPH_STATUS__DMA_VIPH1_ACTIVE__SHIFT                    0X19
#define  DMA_VIPH_STATUS__DMA_VIPH2_ACTIVE__SHIFT                    0X1a
#define  DMA_VIPH_STATUS__DMA_VIPH3_ACTIVE__SHIFT                    0X1b
#define  DMA_VIPH_CHUNK_0__DMA_VIPH3_TABLE_SWAP__SHIFT               0X0
#define  DMA_VIPH_CHUNK_0__DMA_VIPH2_TABLE_SWAP__SHIFT               0X2
#define  DMA_VIPH_CHUNK_0__DMA_VIPH1_TABLE_SWAP__SHIFT               0X4
#define  DMA_VIPH_CHUNK_0__DMA_VIPH0_TABLE_SWAP__SHIFT               0X6
#define  DMA_VIPH_CHUNK_0__DMA_VIPH3_NOCHUNK__SHIFT                  0X1c
#define  DMA_VIPH_CHUNK_0__DMA_VIPH2_NOCHUNK__SHIFT                  0X1d
#define  DMA_VIPH_CHUNK_0__DMA_VIPH1_NOCHUNK__SHIFT                  0X1e
#define  DMA_VIPH_CHUNK_0__DMA_VIPH0_NOCHUNK__SHIFT                  0X1f
#define  DMA_VIPH_CHUNK_1_VAL__DMA_VIP0_CHUNK__SHIFT                 0X0
#define  DMA_VIPH_CHUNK_1_VAL__DMA_VIP1_CHUNK__SHIFT                 0X8
#define  DMA_VIPH_CHUNK_1_VAL__DMA_VIP2_CHUNK__SHIFT                 0X10
#define  DMA_VIPH_CHUNK_1_VAL__DMA_VIP3_CHUNK__SHIFT                 0X18
#define  DMA_VIP0_TABLE_ADDR__DMA_VIPH_TABLE_ADDR__SHIFT             0X0
#define  DMA_VIP1_TABLE_ADDR__DMA_VIPH_TABLE_ADDR__SHIFT             0X0
#define  DMA_VIP2_TABLE_ADDR__DMA_VIPH_TABLE_ADDR__SHIFT             0X0
#define  DMA_VIP3_TABLE_ADDR__DMA_VIPH_TABLE_ADDR__SHIFT             0X0
#define  DMA_VIPH0_ACTIVE__DMA_VIPH_TABLE_ADDR_ACT__SHIFT            0X0
#define  DMA_VIPH1_ACTIVE__DMA_VIPH_TABLE_ADDR_ACT__SHIFT            0X0
#define  DMA_VIPH2_ACTIVE__DMA_VIPH_TABLE_ADDR_ACT__SHIFT            0X0
#define  DMA_VIPH3_ACTIVE__DMA_VIPH_TABLE_ADDR_ACT__SHIFT            0X0
#define  DMA_VIPH_ABORT__DMA_VIPH0_ABORT_EN__SHIFT                   0X3
#define  DMA_VIPH_ABORT__DMA_VIPH1_ABORT_EN__SHIFT                   0X7
#define  DMA_VIPH_ABORT__DMA_VIPH2_ABORT_EN__SHIFT                   0Xb
#define  DMA_VIPH_ABORT__DMA_VIPH3_ABORT_EN__SHIFT                   0Xf
#define  DMA_VIPH_ABORT__DMA_VIPH0_RESET__SHIFT                      0X14
#define  DMA_VIPH_ABORT__DMA_VIPH1_RESET__SHIFT                      0X15
#define  DMA_VIPH_ABORT__DMA_VIPH2_RESET__SHIFT                      0X16
#define  DMA_VIPH_ABORT__DMA_VIPH3_RESET__SHIFT                      0X17
#define  VIPH_REG_ADDR__VIPH_REG_AD__SHIFT                           0X0
#define  VIPH_REG_DATA__VIPH_REG_DT_R__SHIFT                         0X0
#define  VIPH_REG_DATA__VIPH_REG_DT_W__SHIFT                         0X0
#define  VIPH_CH0_DATA__VIPH_CH0_DT__SHIFT                           0X0
#define  VIPH_CH1_DATA__VIPH_CH1_DT__SHIFT                           0X0
#define  VIPH_CH2_DATA__VIPH_CH2_DT__SHIFT                           0X0
#define  VIPH_CH3_DATA__VIPH_CH3_DT__SHIFT                           0X0
#define  VIPH_CH0_ADDR__VIPH_CH0_AD__SHIFT                           0X0
#define  VIPH_CH1_ADDR__VIPH_CH1_AD__SHIFT                           0X0
#define  VIPH_CH2_ADDR__VIPH_CH2_AD__SHIFT                           0X0
#define  VIPH_CH3_ADDR__VIPH_CH3_AD__SHIFT                           0X0
#define  VIPH_CH0_SBCNT__VIPH_CH0_SCNT__SHIFT                        0X0
#define  VIPH_CH1_SBCNT__VIPH_CH1_SCNT__SHIFT                        0X0
#define  VIPH_CH2_SBCNT__VIPH_CH2_SCNT__SHIFT                        0X0
#define  VIPH_CH3_SBCNT__VIPH_CH3_SCNT__SHIFT                        0X0
#define  VIPH_CH0_ABCNT__VIPH_CH0_ACNT__SHIFT                        0X0
#define  VIPH_CH1_ABCNT__VIPH_CH1_ACNT__SHIFT                        0X0
#define  VIPH_CH2_ABCNT__VIPH_CH2_ACNT__SHIFT                        0X0
#define  VIPH_CH3_ABCNT__VIPH_CH3_ACNT__SHIFT                        0X0
#define  VIPH_CONTROL__VIPH_CLK_SEL__SHIFT                           0X0
#define  VIPH_CONTROL__VIPH_REG_RDY__SHIFT                           0Xd
#define  VIPH_CONTROL__VIPH_MAX_WAIT__SHIFT                          0X10
#define  VIPH_CONTROL__VIPH_DMA_MODE__SHIFT                          0X14
#define  VIPH_CONTROL__VIPH_EN__SHIFT                                0X15
#define  VIPH_CONTROL__VIPH_DV0_WID__SHIFT                           0X18
#define  VIPH_CONTROL__VIPH_DV1_WID__SHIFT                           0X19
#define  VIPH_CONTROL__VIPH_DV2_WID__SHIFT                           0X1a
#define  VIPH_CONTROL__VIPH_DV3_WID__SHIFT                           0X1b
#define  VIPH_CONTROL__VIPH_PWR_DOWN__SHIFT                          0X1c
#define  VIPH_CONTROL__VIPH_PWR_DOWN_AK__SHIFT                       0X1c
#define  VIPH_CONTROL__VIPH_VIPCLK_DIS__SHIFT                        0X1d
#define  VIPH_DV_LAT__VIPH_TIME_UNIT__SHIFT                          0X0
#define  VIPH_DV_LAT__VIPH_DV0_LAT__SHIFT                            0X10
#define  VIPH_DV_LAT__VIPH_DV1_LAT__SHIFT                            0X14
#define  VIPH_DV_LAT__VIPH_DV2_LAT__SHIFT                            0X18
#define  VIPH_DV_LAT__VIPH_DV3_LAT__SHIFT                            0X1c
#define  VIPH_DMA_CHUNK__VIPH_CH0_CHUNK__SHIFT                       0X0
#define  VIPH_DMA_CHUNK__VIPH_CH1_CHUNK__SHIFT                       0X4
#define  VIPH_DMA_CHUNK__VIPH_CH2_CHUNK__SHIFT                       0X6
#define  VIPH_DMA_CHUNK__VIPH_CH3_CHUNK__SHIFT                       0X8
#define  VIPH_DMA_CHUNK__VIPH_CH0_ABORT__SHIFT                       0X10
#define  VIPH_DMA_CHUNK__VIPH_CH1_ABORT__SHIFT                       0X11
#define  VIPH_DMA_CHUNK__VIPH_CH2_ABORT__SHIFT                       0X12
#define  VIPH_DMA_CHUNK__VIPH_CH3_ABORT__SHIFT                       0X13
#define  VIPH_DV_INT__VIPH_DV0_INT_EN__SHIFT                         0X0
#define  VIPH_DV_INT__VIPH_DV1_INT_EN__SHIFT                         0X1
#define  VIPH_DV_INT__VIPH_DV2_INT_EN__SHIFT                         0X2
#define  VIPH_DV_INT__VIPH_DV3_INT_EN__SHIFT                         0X3
#define  VIPH_DV_INT__VIPH_DV0_INT__SHIFT                            0X4
#define  VIPH_DV_INT__VIPH_DV0_AK__SHIFT                             0X4
#define  VIPH_DV_INT__VIPH_DV1_INT__SHIFT                            0X5
#define  VIPH_DV_INT__VIPH_DV1_AK__SHIFT                             0X5
#define  VIPH_DV_INT__VIPH_DV2_INT__SHIFT                            0X6
#define  VIPH_DV_INT__VIPH_DV2_AK__SHIFT                             0X6
#define  VIPH_DV_INT__VIPH_DV3_INT__SHIFT                            0X7
#define  VIPH_DV_INT__VIPH_DV3_AK__SHIFT                             0X7
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO0_STAT__SHIFT                   0X0
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO0_AK__SHIFT                     0X0
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO1_STAT__SHIFT                   0X1
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO1_AK__SHIFT                     0X1
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO2_STAT__SHIFT                   0X2
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO2_AK__SHIFT                     0X2
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO3_STAT__SHIFT                   0X3
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO3_AK__SHIFT                     0X3
#define  VIPH_TIMEOUT_STAT__VIPH_REG_STAT__SHIFT                     0X4
#define  VIPH_TIMEOUT_STAT__VIPH_REG_AK__SHIFT                       0X4
#define  VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_STAT__SHIFT                0X5
#define  VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_AK__SHIFT                  0X5
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO0_MASK__SHIFT                   0X8
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO1_MASK__SHIFT                   0X9
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO2_MASK__SHIFT                   0Xa
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO3_MASK__SHIFT                   0Xb
#define  VIPH_TIMEOUT_STAT__VIPH_REG_MASK__SHIFT                     0Xc
#define  VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_MASK__SHIFT                0Xd
#define  VIPH_TIMEOUT_STAT__VIPH_DV0_INT_MASK__SHIFT                 0X10
#define  VIPH_TIMEOUT_STAT__VIPH_DV1_INT_MASK__SHIFT                 0X11
#define  VIPH_TIMEOUT_STAT__VIPH_DV2_INT_MASK__SHIFT                 0X12
#define  VIPH_TIMEOUT_STAT__VIPH_DV3_INT_MASK__SHIFT                 0X13
#define  VIPH_TIMEOUT_STAT__VIPH_INTPIN_EN__SHIFT                    0X14
#define  VIPH_TIMEOUT_STAT__VIPH_INTPIN_INT__SHIFT                   0X15
#define  VIPH_TIMEOUT_STAT__VIPH_REGR_DIS__SHIFT                     0X18
#define  CLK_PIN_CNTL__OSC_EN__SHIFT                                 0X0
#define  CLK_PIN_CNTL__XTL_LOW_GAIN__SHIFT                           0X2
#define  CLK_PIN_CNTL__DONT_USE_XTALIN__SHIFT                        0X4
#define  CLK_PIN_CNTL__SLOW_CLOCK_SOURCE__SHIFT                      0X5
#define  CLK_PIN_CNTL__CG_CLK_TO_OUTPIN__SHIFT                       0Xb
#define  CLK_PIN_CNTL__CG_COUNT_UP_TO_OUTPIN__SHIFT                  0Xc
#define  CLK_PIN_CNTL__ACCESS_REGS_IN_SUSPEND__SHIFT                 0Xd
#define  CLK_PIN_CNTL__CG_SPARE__SHIFT                               0Xe
#define  CLK_PIN_CNTL__SCLK_DYN_START_CNTL__SHIFT                    0Xf
#define  CLK_PIN_CNTL__CP_CLK_RUNNING__SHIFT                         0X10
#define  CLK_PIN_CNTL__CG_SPARE_RD__SHIFT                            0X11
#define  CLK_PIN_CNTL__XTALIN_ALWAYS_ONb__SHIFT                      0X13
#define  CLK_PIN_CNTL__PWRSEQ_DELAY__SHIFT                           0X18
#define  PPLL_CNTL__PPLL_RESET__SHIFT                                0X0
#define  PPLL_CNTL__PPLL_SLEEP__SHIFT                                0X1
#define  PPLL_CNTL__PPLL_TST_EN__SHIFT                               0X2
#define  PPLL_CNTL__PPLL_REFCLK_SEL__SHIFT                           0X4
#define  PPLL_CNTL__PPLL_FBCLK_SEL__SHIFT                            0X5
#define  PPLL_CNTL__PPLL_TCPOFF__SHIFT                               0X6
#define  PPLL_CNTL__PPLL_TVCOMAX__SHIFT                              0X7
#define  PPLL_CNTL__PPLL_PCP__SHIFT                                  0X8
#define  PPLL_CNTL__PPLL_PVG__SHIFT                                  0Xb
#define  PPLL_CNTL__PPLL_PDC__SHIFT                                  0Xe
#define  PPLL_CNTL__PPLL_ATOMIC_UPDATE_EN__SHIFT                     0X10
#define  PPLL_CNTL__PPLL_VGA_ATOMIC_UPDATE_EN__SHIFT                 0X11
#define  PPLL_CNTL__PPLL_ATOMIC_UPDATE_SYNC__SHIFT                   0X12
#define  PPLL_CNTL__PPLL_DISABLE_AUTO_RESET__SHIFT                   0X13
#define  PPLL_REF_DIV__PPLL_REF_DIV__SHIFT                           0X0
#define  PPLL_REF_DIV__PPLL_ATOMIC_UPDATE_W__SHIFT                   0Xf
#define  PPLL_REF_DIV__PPLL_ATOMIC_UPDATE_R__SHIFT                   0Xf
#define  PPLL_REF_DIV__PPLL_REF_DIV_SRC__SHIFT                       0X10
#define  SPLL_CNTL__SPLL_SLEEP__SHIFT                                0X0
#define  SPLL_CNTL__SPLL_RESET__SHIFT                                0X1
#define  SPLL_CNTL__SPLL_TST_EN__SHIFT                               0X2
#define  SPLL_CNTL__SPLL_REFCLK_SEL__SHIFT                           0X4
#define  SPLL_CNTL__SPLL_FBCLK_SEL__SHIFT                            0X5
#define  SPLL_CNTL__SPLL_TCPOFF__SHIFT                               0X6
#define  SPLL_CNTL__SPLL_TVCOMAX__SHIFT                              0X7
#define  SPLL_CNTL__SPLL_PCP__SHIFT                                  0X8
#define  SPLL_CNTL__SPLL_PVG__SHIFT                                  0Xb
#define  SPLL_CNTL__SPLL_PDC__SHIFT                                  0Xe
#define  SPLL_CNTL__SPLL_X1_CLK_SKEW__SHIFT                          0X10
#define  SPLL_CNTL__SPLL_X2_CLK_SKEW__SHIFT                          0X14
#define  SPLL_CNTL__SPLL_MODE__SHIFT                                 0X18
#define  SPLL_CNTL__MYCLK_SOURCED_FROM_SPLL_SEL__SHIFT               0X1c
#define  SPLL_CNTL__ENABLE_MYCLK_FROM_SPLL__SHIFT                    0X1e
#define  SPLL_AUX_CNTL__SPLL_PDC_C__SHIFT                            0X0
#define  SPLL_AUX_CNTL__SPLL_CKINVA__SHIFT                           0X2
#define  SPLL_AUX_CNTL__SPLL_CKINVC__SHIFT                           0X3
#define  SPLL_AUX_CNTL__SPLL_X3_CLK_SKEW__SHIFT                      0X4
#define  SPLL_AUX_CNTL__SPLL_MODEC__SHIFT                            0X7
#define  SPLL_AUX_CNTL__TRANSIT_DONE_LENGTH__SHIFT                   0Xc
#define  SPLL_AUX_CNTL__SPLL_REFCLK_SRC_SEL__SHIFT                   0Xe
#define  SCLK_CNTL_M6__SCLK_SRC_SEL__SHIFT                           0X0
#define  SCLK_CNTL_M6__CP_MAX_DYN_STOP_LAT__SHIFT                    0X3
#define  SCLK_CNTL_M6__HDP_MAX_DYN_STOP_LAT__SHIFT                   0X4
#define  SCLK_CNTL_M6__TV_MAX_DYN_STOP_LAT__SHIFT                    0X5
#define  SCLK_CNTL_M6__E2_MAX_DYN_STOP_LAT__SHIFT                    0X6
#define  SCLK_CNTL_M6__SE_MAX_DYN_STOP_LAT__SHIFT                    0X7
#define  SCLK_CNTL_M6__IDCT_MAX_DYN_STOP_LAT__SHIFT                  0X8
#define  SCLK_CNTL_M6__VIP_MAX_DYN_STOP_LAT__SHIFT                   0X9
#define  SCLK_CNTL_M6__RE_MAX_DYN_STOP_LAT__SHIFT                    0Xa
#define  SCLK_CNTL_M6__PB_MAX_DYN_STOP_LAT__SHIFT                    0Xb
#define  SCLK_CNTL_M6__TAM_MAX_DYN_STOP_LAT__SHIFT                   0Xc
#define  SCLK_CNTL_M6__TDM_MAX_DYN_STOP_LAT__SHIFT                   0Xd
#define  SCLK_CNTL_M6__RB_MAX_DYN_STOP_LAT__SHIFT                    0Xe
#define  SCLK_CNTL_M6__FORCE_DISP2__SHIFT                            0Xf
#define  SCLK_CNTL_M6__FORCE_CP__SHIFT                               0X10
#define  SCLK_CNTL_M6__FORCE_HDP__SHIFT                              0X11
#define  SCLK_CNTL_M6__FORCE_DISP1__SHIFT                            0X12
#define  SCLK_CNTL_M6__FORCE_TOP__SHIFT                              0X13
#define  SCLK_CNTL_M6__FORCE_E2__SHIFT                               0X14
#define  SCLK_CNTL_M6__FORCE_SE__SHIFT                               0X15
#define  SCLK_CNTL_M6__FORCE_IDCT__SHIFT                             0X16
#define  SCLK_CNTL_M6__FORCE_VIP__SHIFT                              0X17
#define  SCLK_CNTL_M6__FORCE_RE__SHIFT                               0X18
#define  SCLK_CNTL_M6__FORCE_PB__SHIFT                               0X19
#define  SCLK_CNTL_M6__FORCE_TAM__SHIFT                              0X1a
#define  SCLK_CNTL_M6__FORCE_TDM__SHIFT                              0X1b
#define  SCLK_CNTL_M6__FORCE_RB__SHIFT                               0X1c
#define  SCLK_CNTL_M6__FORCE_TV_SCLK__SHIFT                          0X1d
#define  SCLK_CNTL_M6__FORCE_SUBPIC__SHIFT                           0X1e
#define  SCLK_CNTL_M6__FORCE_OV0__SHIFT                              0X1f
#define  AGP_PLL_CNTL__APLL_SLEEP__SHIFT                             0X0
#define  AGP_PLL_CNTL__APLL_RESET__SHIFT                             0X1
#define  AGP_PLL_CNTL__APLL_XSEL__SHIFT                              0X2
#define  AGP_PLL_CNTL__APLL_TST_EN__SHIFT                            0X4
#define  AGP_PLL_CNTL__APLL_TCPOFF__SHIFT                            0X5
#define  AGP_PLL_CNTL__APLL_TVCOMAX__SHIFT                           0X6
#define  AGP_PLL_CNTL__APLL_REF_SKEW__SHIFT                          0X7
#define  AGP_PLL_CNTL__APLL_FB_SKEW__SHIFT                           0Xa
#define  AGP_PLL_CNTL__APLL_X0_CLK_SKEW__SHIFT                       0Xd
#define  AGP_PLL_CNTL__APLL_X1_CLK_SKEW__SHIFT                       0X10
#define  AGP_PLL_CNTL__APLL_PUMP_GAIN__SHIFT                         0X19
#define  AGP_PLL_CNTL__APLL_VCO_GAIN__SHIFT                          0X1c
#define  AGP_PLL_CNTL__APLL_SEL_SKWADJ_PCICLK__SHIFT                 0X1f
#define  TV_PLL_FINE_CNTL__TV_M1__SHIFT                              0X0
#define  TV_PLL_FINE_CNTL__TV_N1__SHIFT                              0Xb
#define  TV_PLL_FINE_CNTL__TV_DIVIDER_SEL__SHIFT                     0X16
#define  TV_PLL_FINE_CNTL__TV_MNFLIP_REQ__SHIFT                      0X17
#define  TV_PLL_FINE_CNTL__TV_MNFLIP_DONE__SHIFT                     0X18
#define  TV_PLL_FINE_CNTL__TV_SLIP_REQ__SHIFT                        0X19
#define  TV_PLL_FINE_CNTL__TV_SLIP_DONE__SHIFT                       0X1a
#define  TV_PLL_FINE_CNTL__TV_MNFLIP_EN__SHIFT                       0X1b
#define  TV_PLL_FINE_CNTL__TV_SLIP_COUNT__SHIFT                      0X1c
#define  TV_PLL_CNTL__TV_M0_LO__SHIFT                                0X0
#define  TV_PLL_CNTL__TV_N0_LO__SHIFT                                0X8
#define  TV_PLL_CNTL__TV_M0_HI__SHIFT                                0X12
#define  TV_PLL_CNTL__TV_N0_HI__SHIFT                                0X15
#define  TV_PLL_CNTL__TV_SLIP_EN__SHIFT                              0X17
#define  TV_PLL_CNTL__TV_P__SHIFT                                    0X18
#define  TV_PLL_CNTL__TV_DTO_EN__SHIFT                               0X1c
#define  TV_PLL_CNTL__TV_DTO_TYPE__SHIFT                             0X1d
#define  TV_PLL_CNTL__TV_REF_CLK_SEL__SHIFT                          0X1e
#define  TV_PLL_CNTL1__TVPLL_RESET__SHIFT                            0X1
#define  TV_PLL_CNTL1__TVPLL_SLEEP__SHIFT                            0X3
#define  TV_PLL_CNTL1__TVPLL_REFCLK_SEL__SHIFT                       0X4
#define  TV_PLL_CNTL1__TVPLL_FBCLK_SEL__SHIFT                        0X5
#define  TV_PLL_CNTL1__TVPLL_TCPOFF__SHIFT                           0X6
#define  TV_PLL_CNTL1__TVPLL_TVCOMAX__SHIFT                          0X7
#define  TV_PLL_CNTL1__TVPCP__SHIFT                                  0X8
#define  TV_PLL_CNTL1__TVPVG__SHIFT                                  0Xb
#define  TV_PLL_CNTL1__TVPDC__SHIFT                                  0Xe
#define  TV_PLL_CNTL1__TVCLK_SRC_SEL__SHIFT                          0X1e
#define  TV_PLL_CNTL1__TVPLL_TEST__SHIFT                             0X1f
#define  TV_DTO_INCREMENTS__TV_DTO_INC0__SHIFT                       0X0
#define  TV_DTO_INCREMENTS__TV_DTO_INC1__SHIFT                       0X10
#define  P2PLL_CNTL__P2PLL_RESET__SHIFT                              0X0
#define  P2PLL_CNTL__P2PLL_SLEEP__SHIFT                              0X1
#define  P2PLL_CNTL__P2PLL_TST_EN__SHIFT                             0X2
#define  P2PLL_CNTL__P2PLL_REFCLK_SEL__SHIFT                         0X4
#define  P2PLL_CNTL__P2PLL_FBCLK_SEL__SHIFT                          0X5
#define  P2PLL_CNTL__P2PLL_TCPOFF__SHIFT                             0X6
#define  P2PLL_CNTL__P2PLL_TVCOMAX__SHIFT                            0X7
#define  P2PLL_CNTL__P2PLL_PCP__SHIFT                                0X8
#define  P2PLL_CNTL__P2PLL_PVG__SHIFT                                0Xb
#define  P2PLL_CNTL__P2PLL_PDC__SHIFT                                0Xe
#define  P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_EN__SHIFT                   0X10
#define  P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_SYNC__SHIFT                 0X12
#define  P2PLL_CNTL__P2PLL_DISABLE_AUTO_RESET__SHIFT                 0X13
#define  P2PLL_REF_DIV__P2PLL_REF_DIV__SHIFT                         0X0
#define  P2PLL_REF_DIV__P2PLL_ATOMIC_UPDATE_W__SHIFT                 0Xf
#define  P2PLL_REF_DIV__P2PLL_ATOMIC_UPDATE_R__SHIFT                 0Xf
#define  P2PLL_REF_DIV__P2PLL_REF_DIV_SRC__SHIFT                     0X10
#define  SSPLL_CNTL__SSPLL_RESET__SHIFT                              0X0
#define  SSPLL_CNTL__SSPLL_SLEEP__SHIFT                              0X1
#define  SSPLL_CNTL__SSPLL_TST_EN__SHIFT                             0X2
#define  SSPLL_CNTL__SSPLL_REFCLK_SEL__SHIFT                         0X4
#define  SSPLL_CNTL__SSPLL_FBCLK_SEL__SHIFT                          0X5
#define  SSPLL_CNTL__SSPLL_TCPOFF__SHIFT                             0X6
#define  SSPLL_CNTL__SSPLL_TVCOMAX__SHIFT                            0X7
#define  SSPLL_CNTL__SSPLL_PCP__SHIFT                                0X8
#define  SSPLL_CNTL__SSPLL_PVG__SHIFT                                0Xb
#define  SSPLL_CNTL__SSPLL_PDC__SHIFT                                0Xe
#define  SSPLL_CNTL__SSPLL_ATOMIC_UPDATE_EN__SHIFT                   0X10
#define  SSPLL_CNTL__SSPLL_ATOMIC_UPDATE_SYNC__SHIFT                 0X12
#define  SSPLL_REF_DIV__SSPLL_REF_DIV__SHIFT                         0X0
#define  SSPLL_REF_DIV__SSPLL_ATOMIC_UPDATE_W__SHIFT                 0Xf
#define  SSPLL_REF_DIV__SSPLL_ATOMIC_UPDATE_R__SHIFT                 0Xf
#define  SSPLL_REF_DIV__SSPLL_REF_DIV_SRC__SHIFT                     0X10
#define  SSPLL_DIV_0__SSPLL_FB_DIV__SHIFT                            0X0
#define  SSPLL_DIV_0__SSPLL_FB_DIV_FRACTION__SHIFT                   0Xc
#define  SSPLL_DIV_0__SSPLL_ATOMIC_UPDATE_W__SHIFT                   0Xf
#define  SSPLL_DIV_0__SSPLL_ATOMIC_UPDATE_R__SHIFT                   0Xf
#define  SSPLL_DIV_0__SSPLL_POST_DIV__SHIFT                          0X10
#define  SSPLL_DIV_0__SSPLL_FB_DIV_FRACTION_UPDATE__SHIFT            0X1c
#define  SS_INT_CNTL__SS_INT_EN__SHIFT                               0X0
#define  SS_INT_CNTL__SS_INT_SEL__SHIFT                              0X1
#define  SS_INT_CNTL__SS_STEP_SIZE__SHIFT                            0X2
#define  SS_INT_CNTL__SS_DELAY__SHIFT                                0X4
#define  SS_INT_CNTL__SS_DELTA_FRACTION__SHIFT                       0X8
#define  SS_INT_CNTL__SS_DELTA_INTEGER__SHIFT                        0Xc
#define  SS_INT_CNTL__SS_PLL_DISPLAY_SRC__SHIFT                      0X12
#define  SS_INT_CNTL__SS_PLL_DISPLAY_EN__SHIFT                       0X13
#define  SS_INT_CNTL__SS_BUF_GENLOCK_EN__SHIFT                       0X14
#define  SS_INT_CNTL__SS_BUF_GENLOCK_THRESHOLD__SHIFT                0X15
#define  SS_INT_CNTL__SS_BUF_GENLOCK_DURATION__SHIFT                 0X18
#define  SS_INT_CNTL__SS_BUF_GENLOCK_HEIGHT__SHIFT                   0X1b
#define  SS_TST_CNTL__SS_TST_CNT__SHIFT                              0X0
#define  SS_TST_CNTL__SS_TST_CNT_SEL__SHIFT                          0X10
#define  SS_TST_CNTL__SS_TST_GE__SHIFT                               0X14
#define  SS_TST_CNTL__SS_TST_LE__SHIFT                               0X15
#define  SS_TST_CNTL__SS_TST_DEC__SHIFT                              0X16
#define  SS_TST_CNTL__ANALOG_MON_SS__SHIFT                           0X17
#define  SS_TST_CNTL__EXP_IMPLEMENTATION_EN__SHIFT                   0X18
#define  SS_TST_CNTL__SS_ANTIGLITCH_EN__SHIFT                        0X19
#define  SS_TST_CNTL__HDP_BUSY_HALF_SCLK__SHIFT                      0X1a
#define  SS_TST_CNTL__EN_DIV2_HALF_SCLK__SHIFT                       0X1b
#define  SS_TST_CNTL__SS_TST_MODE__SHIFT                             0X1f
#define  SCLK_MORE_CNTL__DISPREGS_MAX_DYN_STOP_LAT__SHIFT            0X0
#define  SCLK_MORE_CNTL__MC_GUI_MAX_DYN_STOP_LAT__SHIFT              0X1
#define  SCLK_MORE_CNTL__MC_HOST_MAX_DYN_STOP_LAT__SHIFT             0X2
#define  SCLK_MORE_CNTL__FORCE_DISPREGS__SHIFT                       0X8
#define  SCLK_MORE_CNTL__FORCE_MC_GUI__SHIFT                         0X9
#define  SCLK_MORE_CNTL__FORCE_MC_HOST__SHIFT                        0Xa
#define  SCLK_MORE_CNTL__STOP_SCLK_EN__SHIFT                         0Xc
#define  SCLK_MORE_CNTL__STOP_SCLK_A__SHIFT                          0Xd
#define  SCLK_MORE_CNTL__STOP_SCLK_B__SHIFT                          0Xe
#define  SCLK_MORE_CNTL__STOP_SCLK_C__SHIFT                          0Xf
#define  SCLK_MORE_CNTL__HALF_SPEED_SCLK__SHIFT                      0X10
#define  SCLK_MORE_CNTL__IO_CG_VOLTAGE_DROP__SHIFT                   0X11
#define  SCLK_MORE_CNTL__TVFB_SOFT_RESET__SHIFT                      0X12
#define  SCLK_MORE_CNTL__VOLTAGE_DROP_SYNC__SHIFT                    0X13
#define  SCLK_MORE_CNTL__VOLTAGE_DELAY_SEL__SHIFT                    0X14
#define  SCLK_MORE_CNTL__IDLE_DELAY_HALF_SCLK__SHIFT                 0X16
#define  SCLK_MORE_CNTL__AGP_BUSY_HALF_SCLK__SHIFT                   0X17
#define  SCLK_MORE_CNTL__CG_SPARE_RD_C__SHIFT                        0X18
#define  CLK_PWRMGT_CNTL_M6__MPLL_PWRMGT_OFF__SHIFT                  0X0
#define  CLK_PWRMGT_CNTL_M6__SPLL_PWRMGT_OFF__SHIFT                  0X1
#define  CLK_PWRMGT_CNTL_M6__PPLL_PWRMGT_OFF__SHIFT                  0X2
#define  CLK_PWRMGT_CNTL_M6__P2PLL_PWRMGT_OFF__SHIFT                 0X3
#define  CLK_PWRMGT_CNTL_M6__MCLK_TURNOFF__SHIFT                     0X4
#define  CLK_PWRMGT_CNTL_M6__SCLK_TURNOFF__SHIFT                     0X5
#define  CLK_PWRMGT_CNTL_M6__PCLK_TURNOFF__SHIFT                     0X6
#define  CLK_PWRMGT_CNTL_M6__P2CLK_TURNOFF__SHIFT                    0X7
#define  CLK_PWRMGT_CNTL_M6__MC_CH_MODE__SHIFT                       0X8
#define  CLK_PWRMGT_CNTL_M6__TEST_MODE__SHIFT                        0X9
#define  CLK_PWRMGT_CNTL_M6__GLOBAL_PMAN_EN__SHIFT                   0Xa
#define  CLK_PWRMGT_CNTL_M6__ENGINE_DYNCLK_MODE__SHIFT               0Xc
#define  CLK_PWRMGT_CNTL_M6__ACTIVE_HILO_LAT__SHIFT                  0Xd
#define  CLK_PWRMGT_CNTL_M6__DISP_DYN_STOP_LAT__SHIFT                0Xf
#define  CLK_PWRMGT_CNTL_M6__MC_BUSY__SHIFT                          0X10
#define  CLK_PWRMGT_CNTL_M6__MC_INT_CNTL__SHIFT                      0X11
#define  CLK_PWRMGT_CNTL_M6__MC_SWITCH__SHIFT                        0X12
#define  CLK_PWRMGT_CNTL_M6__DLL_READY__SHIFT                        0X13
#define  CLK_PWRMGT_CNTL_M6__DISP_PM__SHIFT                          0X14
#define  CLK_PWRMGT_CNTL_M6__DYN_STOP_MODE__SHIFT                    0X15
#define  CLK_PWRMGT_CNTL_M6__CG_NO1_DEBUG__SHIFT                     0X18
#define  CLK_PWRMGT_CNTL_M6__TVPLL_PWRMGT_OFF__SHIFT                 0X1e
#define  CLK_PWRMGT_CNTL_M6__TVCLK_TURNOFF__SHIFT                    0X1f
#define  PLL_PWRMGT_CNTL__MPLL_TURNOFF__SHIFT                        0X0
#define  PLL_PWRMGT_CNTL__SPLL_TURNOFF__SHIFT                        0X1
#define  PLL_PWRMGT_CNTL__PPLL_TURNOFF__SHIFT                        0X2
#define  PLL_PWRMGT_CNTL__P2PLL_TURNOFF__SHIFT                       0X3
#define  PLL_PWRMGT_CNTL__TVPLL_TURNOFF__SHIFT                       0X4
#define  PLL_PWRMGT_CNTL__AGPCLK_DYN_STOP_LAT__SHIFT                 0X5
#define  PLL_PWRMGT_CNTL__APM_POWER_STATE__SHIFT                     0X9
#define  PLL_PWRMGT_CNTL__APM_PWRSTATE_RD__SHIFT                     0Xb
#define  PLL_PWRMGT_CNTL__PM_MODE_SEL__SHIFT                         0Xd
#define  PLL_PWRMGT_CNTL__EN_PWRSEQ_DONE_COND__SHIFT                 0Xe
#define  PLL_PWRMGT_CNTL__EN_DISP_PARKED_COND__SHIFT                 0Xf
#define  PLL_PWRMGT_CNTL__MOBILE_SU__SHIFT                           0X10
#define  PLL_PWRMGT_CNTL__SU_SCLK_USE_BCLK__SHIFT                    0X11
#define  PLL_PWRMGT_CNTL__SU_MCLK_USE_BCLK__SHIFT                    0X12
#define  PLL_PWRMGT_CNTL__SU_SUSTAIN_DISABLE__SHIFT                  0X13
#define  PLL_PWRMGT_CNTL__TCL_BYPASS_DISABLE__SHIFT                  0X14
#define  PLL_PWRMGT_CNTL__TCL_CLOCK_ACTIVE_RD__SHIFT                 0X15
#define  PLL_PWRMGT_CNTL__CG_NO2_DEBUG__SHIFT                        0X18
#define  M_SPLL_REF_FB_DIV__M_SPLL_REF_DIV__SHIFT                    0X0
#define  M_SPLL_REF_FB_DIV__MPLL_FB_DIV__SHIFT                       0X8
#define  M_SPLL_REF_FB_DIV__SPLL_FB_DIV__SHIFT                       0X10
#define  M_SPLL_REF_FB_DIV__MPLL_REF_SRC_SEL_M9__SHIFT               0X18
#define  MPLL_CNTL__MPLL_RESET__SHIFT                                0X0
#define  MPLL_CNTL__MPLL_SLEEP__SHIFT                                0X1
#define  MPLL_CNTL__MPLL_TST_EN__SHIFT                               0X2
#define  MPLL_CNTL__MPLL_REFCLK_SEL__SHIFT                           0X4
#define  MPLL_CNTL__MPLL_FBCLK_SEL__SHIFT                            0X5
#define  MPLL_CNTL__MPLL_TCPOFF__SHIFT                               0X6
#define  MPLL_CNTL__MPLL_TVCOMAX__SHIFT                              0X7
#define  MPLL_CNTL__MPLL_PCP__SHIFT                                  0X8
#define  MPLL_CNTL__MPLL_PVG__SHIFT                                  0Xb
#define  MPLL_CNTL__MPLL_PDC__SHIFT                                  0Xe
#define  MPLL_CNTL__MPLL_X1_CLK_SKEW__SHIFT                          0X10
#define  MPLL_CNTL__MPLL_X2_CLK_SKEW__SHIFT                          0X14
#define  MPLL_CNTL__MPLL_MODE__SHIFT                                 0X18
#define  MPLL_AUX_CNTL__MPLL_PDC_C__SHIFT                            0X0
#define  MPLL_AUX_CNTL__MPLL_CKINVA__SHIFT                           0X2
#define  MPLL_AUX_CNTL__MPLL_CKINVC__SHIFT                           0X3
#define  MPLL_AUX_CNTL__MPLL_X3_CLK_SKEW__SHIFT                      0X4
#define  MPLL_AUX_CNTL__MPLL_MODEC__SHIFT                            0X7
#define  MPLL_AUX_CNTL__MPLL_TEST_COUNT__SHIFT                       0X18
#define  MDLL_CKO__MCKOA_SLEEP__SHIFT                                0X0
#define  MDLL_CKO__MCKOA_RESET__SHIFT                                0X1
#define  MDLL_CKO__MCKOA_RANGE__SHIFT                                0X2
#define  MDLL_CKO__ERSTA_SOUTSEL__SHIFT                              0X4
#define  MDLL_CKO__MCKOA_FB_SEL__SHIFT                               0X6
#define  MDLL_CKO__MCKOA_REF_SKEW__SHIFT                             0X8
#define  MDLL_CKO__MCKOA_FB_SKEW__SHIFT                              0Xc
#define  MDLL_CKO__MCKOA_BP_SEL__SHIFT                               0Xf
#define  MDLL_CKO__MCKOB_SLEEP__SHIFT                                0X10
#define  MDLL_CKO__MCKOB_RESET__SHIFT                                0X11
#define  MDLL_CKO__MCKOB_RANGE__SHIFT                                0X12
#define  MDLL_CKO__ERSTB_SOUTSEL__SHIFT                              0X14
#define  MDLL_CKO__MCKOB_FB_SEL__SHIFT                               0X16
#define  MDLL_CKO__MCKOB_REF_SKEW__SHIFT                             0X18
#define  MDLL_CKO__MCKOB_FB_SKEW__SHIFT                              0X1c
#define  MDLL_CKO__MCKOB_BP_SEL__SHIFT                               0X1f
#define  MDLL_RDCKA__MRDCKA0_SLEEP__SHIFT                            0X0
#define  MDLL_RDCKA__MRDCKA0_RESET__SHIFT                            0X1
#define  MDLL_RDCKA__MRDCKA0_RANGE__SHIFT                            0X2
#define  MDLL_RDCKA__MRDCKA0_REF_SEL__SHIFT                          0X4
#define  MDLL_RDCKA__MRDCKA0_FB_SEL__SHIFT                           0X6
#define  MDLL_RDCKA__MRDCKA0_REF_SKEW__SHIFT                         0X8
#define  MDLL_RDCKA__MRDCKA0_SINSEL__SHIFT                           0Xb
#define  MDLL_RDCKA__MRDCKA0_FB_SKEW__SHIFT                          0Xc
#define  MDLL_RDCKA__MRDCKA0_BP_SEL__SHIFT                           0Xf
#define  MDLL_RDCKA__MRDCKA1_SLEEP__SHIFT                            0X10
#define  MDLL_RDCKA__MRDCKA1_RESET__SHIFT                            0X11
#define  MDLL_RDCKA__MRDCKA1_RANGE__SHIFT                            0X12
#define  MDLL_RDCKA__MRDCKA1_REF_SEL__SHIFT                          0X14
#define  MDLL_RDCKA__MRDCKA1_FB_SEL__SHIFT                           0X16
#define  MDLL_RDCKA__MRDCKA1_REF_SKEW__SHIFT                         0X18
#define  MDLL_RDCKA__MRDCKA1_SINSEL__SHIFT                           0X1b
#define  MDLL_RDCKA__MRDCKA1_FB_SKEW__SHIFT                          0X1c
#define  MDLL_RDCKA__MRDCKA1_BP_SEL__SHIFT                           0X1f
#define  MDLL_RDCKB__MRDCKB0_SLEEP__SHIFT                            0X0
#define  MDLL_RDCKB__MRDCKB0_RESET__SHIFT                            0X1
#define  MDLL_RDCKB__MRDCKB0_RANGE__SHIFT                            0X2
#define  MDLL_RDCKB__MRDCKB0_REF_SEL__SHIFT                          0X4
#define  MDLL_RDCKB__MRDCKB0_FB_SEL__SHIFT                           0X6
#define  MDLL_RDCKB__MRDCKB0_REF_SKEW__SHIFT                         0X8
#define  MDLL_RDCKB__MRDCKB0_SINSEL__SHIFT                           0Xb
#define  MDLL_RDCKB__MRDCKB0_FB_SKEW__SHIFT                          0Xc
#define  MDLL_RDCKB__MRDCKB0_BP_SEL__SHIFT                           0Xf
#define  MDLL_RDCKB__MRDCKB1_SLEEP__SHIFT                            0X10
#define  MDLL_RDCKB__MRDCKB1_RESET__SHIFT                            0X11
#define  MDLL_RDCKB__MRDCKB1_RANGE__SHIFT                            0X12
#define  MDLL_RDCKB__MRDCKB1_REF_SEL__SHIFT                          0X14
#define  MDLL_RDCKB__MRDCKB1_FB_SEL__SHIFT                           0X16
#define  MDLL_RDCKB__MRDCKB1_REF_SKEW__SHIFT                         0X18
#define  MDLL_RDCKB__MRDCKB1_SINSEL__SHIFT                           0X1b
#define  MDLL_RDCKB__MRDCKB1_FB_SKEW__SHIFT                          0X1c
#define  MDLL_RDCKB__MRDCKB1_BP_SEL__SHIFT                           0X1f
#define  MCLK_CNTL_M6__MCLKA_SRC_SEL__SHIFT                          0X0
#define  MCLK_CNTL_M6__YCLKA_SRC_SEL__SHIFT                          0X4
#define  MCLK_CNTL_M6__MCLKB_SRC_SEL__SHIFT                          0X8
#define  MCLK_CNTL_M6__YCLKB_SRC_SEL__SHIFT                          0Xc
#define  MCLK_CNTL_M6__FORCE_MCLKA__SHIFT                            0X10
#define  MCLK_CNTL_M6__FORCE_MCLKB__SHIFT                            0X11
#define  MCLK_CNTL_M6__FORCE_YCLKA__SHIFT                            0X12
#define  MCLK_CNTL_M6__FORCE_YCLKB__SHIFT                            0X13
#define  MCLK_CNTL_M6__FORCE_MC__SHIFT                               0X14
#define  MCLK_CNTL_M6__FORCE_AIC__SHIFT                              0X15
#define  MCLK_CNTL_M6__MRDCKA0_SOUTSEL__SHIFT                        0X18
#define  MCLK_CNTL_M6__MRDCKA1_SOUTSEL__SHIFT                        0X1a
#define  MCLK_CNTL_M6__MRDCKB0_SOUTSEL__SHIFT                        0X1c
#define  MCLK_CNTL_M6__MRDCKB1_SOUTSEL__SHIFT                        0X1e
#define  MCLK_MISC__SCLK_SOURCED_FROM_MPLL_SEL__SHIFT                0X0
#define  MCLK_MISC__MCLK_FROM_SPLL_DIV_SEL__SHIFT                    0X2
#define  MCLK_MISC__ENABLE_SCLK_FROM_MPLL__SHIFT                     0X3
#define  MCLK_MISC__MPLL_MODEA_MODEC_HW_SEL_EN__SHIFT                0X4
#define  MCLK_MISC__DLL_READY_LAT__SHIFT                             0X8
#define  MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT__SHIFT                  0Xc
#define  MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT__SHIFT                  0Xd
#define  MCLK_MISC__MC_MCLK_DYN_ENABLE__SHIFT                        0Xe
#define  MCLK_MISC__IO_MCLK_DYN_ENABLE__SHIFT                        0Xf
#define  MCLK_MISC__CGM_CLK_TO_OUTPIN__SHIFT                         0X10
#define  MCLK_MISC__CLK_OR_COUNT_SEL__SHIFT                          0X11
#define  MCLK_MISC__EN_MCLK_TRISTATE_IN_SUSPEND__SHIFT               0X12
#define  MCLK_MISC__CGM_SPARE_RD__SHIFT                              0X14
#define  MCLK_MISC__CGM_SPARE_A_RD__SHIFT                            0X16
#define  MCLK_MISC__TCLK_TO_YCLKB_EN__SHIFT                          0X18
#define  MCLK_MISC__CGM_SPARE_A__SHIFT                               0X19
#define  CG_TEST_MACRO_RW_WRITE__TEST_MACRO_RW_WRITE1__SHIFT         0X0
#define  CG_TEST_MACRO_RW_WRITE__TEST_MACRO_RW_WRITE2__SHIFT         0Xe
#define  CG_TEST_MACRO_RW_READ__TEST_MACRO_RW_READ1__SHIFT           0X0
#define  CG_TEST_MACRO_RW_READ__TEST_MACRO_RW_READ2__SHIFT           0X10
#define  CG_TEST_MACRO_RW_DATA__TEST_MACRO_RW_DATA__SHIFT            0X0
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_START__SHIFT           0X0
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_OP__SHIFT              0X1
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MODE__SHIFT            0X4
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH_SEL__SHIFT    0X6
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH__SHIFT        0Xf
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_ENABLE__SHIFT          0X10
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_SCLK_NEG_ENABLE__SHIFT 0X11
#define  IDCT_RUNS__IDCT_RUNS_3__SHIFT                               0X0
#define  IDCT_RUNS__IDCT_RUNS_2__SHIFT                               0X8
#define  IDCT_RUNS__IDCT_RUNS_1__SHIFT                               0X10
#define  IDCT_RUNS__IDCT_RUNS_0__SHIFT                               0X18
#define  IDCT_LEVELS__IDCT_LEVEL_HI__SHIFT                           0X0
#define  IDCT_LEVELS__IDCT_LEVEL_LO__SHIFT                           0X10
#define  IDCT_CONTROL__IDCT_CTL_LUMA_RD_FORMAT__SHIFT                0X0
#define  IDCT_CONTROL__IDCT_CTL_CHROMA_RD_FORMAT__SHIFT              0X2
#define  IDCT_CONTROL__IDCT_CTL_SCAN_PATTERN__SHIFT                  0X4
#define  IDCT_CONTROL__IDCT_CTL_INTRA__SHIFT                         0X5
#define  IDCT_CONTROL__IDCT_CTL_FLUSH__SHIFT                         0X6
#define  IDCT_CONTROL__IDCT_CTL_PASSTHRU__SHIFT                      0X7
#define  IDCT_CONTROL__IDCT_CTL_SW_RESET__SHIFT                      0X8
#define  IDCT_CONTROL__IDCT_CTL_CONSTREQ__SHIFT                      0X9
#define  IDCT_CONTROL__IDCT_CTL_SCRAMBLE__SHIFT                      0Xa
#define  IDCT_AUTH_CONTROL__CONTROL_BITS__SHIFT                      0X0
#define  IDCT_AUTH__AUTH__SHIFT                                      0X0
#define  DAC_CNTL__DAC_TVO_EN__SHIFT                                 0Xa
#define  MEM_CNTL__READ_BUS1_DEFAULT_EN__SHIFT                       0X10
#define  MC_DEBUG__MC_DEBUG__SHIFT                                   0X15
#define  MC_IND_INDEX__MC_IND_ADDR__SHIFT                            0X0
#define  GEN_INT_CNTL__TIMER_INT_MASK__SHIFT                         0X10
#define  GEN_INT_STATUS__TIMER_INT_STAT__SHIFT                       0X10
#define  GEN_INT_STATUS__TIMER_INT_STAT_AK__SHIFT                    0X10
#define  GENS1__NO_DIPLAY__SHIFT                                     0X0
#define  VCLK_ECP_CNTL__PCICLK_INVERT__SHIFT                         0X5
#define  VCLK_ECP_CNTL__BYTE_CLK_POST_DIV__SHIFT                     0X10
#define  VCLK_ECP_CNTL__BYTE_CLK_OUT_EN__SHIFT                       0X14
#define  VCLK_ECP_CNTL__BYTE_CLK_SKEW__SHIFT                         0X18
#define  BYTE_CLK_AUX_CNTL__IO_BYTCLK_SRC_SEL__SHIFT                 0X0
#define  BYTE_CLK_AUX_CNTL__TV_BYTCLK_SRC_SEL__SHIFT                 0X2
#define  BYTE_CLK_AUX_CNTL__IO_BYTCLK_SKW_CTL__SHIFT                 0X4
#define  BYTE_CLK_AUX_CNTL__TV_BYTCLK_SKW_CTL__SHIFT                 0X8
#define  DISP_TEST_MACRO_RW_CNTL__TEST_ALTCLK_ENABLE__SHIFT          0X12
#define  PIXCLKS_CNTL__PCICLK_INVERT__SHIFT                          0X5
#define  PIXCLKS_CNTL__DVOCLK_ALWAYS_ONb__SHIFT                      0Xa
#define  PIXCLKS_CNTL__PIXCLK_DVO_ALWAYS_ONb__SHIFT                  0Xd
#define  PIXCLKS_CNTL__PIXCLK_TRANS_ALWAYS_ONb__SHIFT                0X10
#define  PIXCLKS_CNTL__PIXCLK_TVO_ALWAYS_ONb__SHIFT                  0X11
#define  PIXCLKS_CNTL__P2GCLK_ALWAYS_ONb__SHIFT                      0X12
#define  PIXCLKS_CNTL__P2G2CLK_ALWAYS_ONb__SHIFT                     0X13
#define  PIXCLKS_CNTL__DVOCLKC_SRC_SEL__SHIFT                        0X14
#define  PIXCLKS_CNTL__DVOCLKD_SRC_SEL__SHIFT                        0X16
#define  TIMER_INT_CNTL__TIMER_INT_CNT__SHIFT                        0X0
#define  TIMER_INT_CNTL__TIMER_INT_EN__SHIFT                         0X1e
#define  TIMER_INT_CNTL__TIMER_INT_RUNNING__SHIFT                    0X1f
#define  FP_GEN_CNTL__FP_SOURCE_SEL__SHIFT                           0Xa
#define  FP2_GEN_CNTL__FP2_SOURCE_SEL__SHIFT                         0Xa
#define  FP2_GEN_CNTL__DVO_DUAL_CHANNEL_EN__SHIFT                    0X1d
#define  DVO_CRC__DVO_CRC_SIG_RGB__SHIFT                             0X0
#define  DVO_CRC__DVO_CRC_SIG_RGB_MASK__SHIFT                        0X0
#define  DVO_CRC__DVO_CRC_SIG_C__SHIFT                               0X18
#define  DVO_CRC__DVO_CRC_SIG_C_MASK__SHIFT                          0X18
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_OUT_DELAY_R2__SHIFT           0X19
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_SRC_SEL__SHIFT                0X1c
#define  DVI_I2C_CNTL_0__DVI_I2C_PIN_SEL__SHIFT                      0X4
#define  DVI_I2C_CNTL_1__I2C_ADDR_COUNT_R2__SHIFT                    0X4
#define  DVI_I2C_CNTL_1__I2C_INTRA_BYTE_DELAY__SHIFT                 0X8
#define  GRPH_BUFFER_CNTL__GRPH_START_REQ__SHIFT                     0X0
#define  GRPH_BUFFER_CNTL__GRPH_STOP_REQ__SHIFT                      0X8
#define  GRPH_BUFFER_CNTL__GRPH_CRITICAL_POINT__SHIFT                0X10
#define  GRPH_BUFFER_CNTL__GRPH_CRITICAL_CNTL__SHIFT                 0X1c
#define  GRPH_BUFFER_CNTL__GRPH_BUFFER_SIZE__SHIFT                   0X1d
#define  GRPH_BUFFER_CNTL__GRPH_CRITICAL_AT_SOF__SHIFT               0X1e
#define  GRPH_BUFFER_CNTL__GRPH_STOP_CNTL__SHIFT                     0X1f
#define  CRTC2_OFFSET_RIGHT__CRTC2_OFFSET_RIGHT__SHIFT               0X0
#define  CRTC2_OFFSET_RIGHT__CRTC2_GUI_TRIG_OFFSET__SHIFT            0X1e
#define  CRTC2_OFFSET_RIGHT__CRTC2_OFFSET_LOCK__SHIFT                0X1f
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_LINE_RIGHT__SHIFT             0X4
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_EN_RIGHT__SHIFT               0Xe
#define  CRTC2_OFFSET_CNTL__CRTC2_STEREO_OFFSET_EN__SHIFT            0X11
#define  CRTC2_OFFSET_CNTL__CRTC2_STEREO_SYNC_EN__SHIFT              0X12
#define  CRTC2_OFFSET_CNTL__CRTC2_STEREO_SYNC__SHIFT                 0X15
#define  CRTC2_OFFSET_CNTL__CRTC2_GUI_TRIG_OFFSET_RIGHT_EN__SHIFT    0X1d
#define  CRTC2_PITCH__CRTC2_PITCH_RIGHT__SHIFT                       0X10
#define  DVO_STRENGTH_CNTL__DVO_SP__SHIFT                            0X0
#define  DVO_STRENGTH_CNTL__DVO_SN__SHIFT                            0X4
#define  DVO_STRENGTH_CNTL__DVOCLK_SP__SHIFT                         0X8
#define  DVO_STRENGTH_CNTL__DVOCLK_SN__SHIFT                         0Xc
#define  DVO_STRENGTH_CNTL__DVO_SRP__SHIFT                           0X10
#define  DVO_STRENGTH_CNTL__DVO_SRN__SHIFT                           0X11
#define  DVO_STRENGTH_CNTL__DVOCLK_SRP__SHIFT                        0X12
#define  DVO_STRENGTH_CNTL__DVOCLK_SRN__SHIFT                        0X13
#define  TVO_STRENGTH_CNTL__TVO_SP__SHIFT                            0X0
#define  TVO_STRENGTH_CNTL__TVO_SN__SHIFT                            0X4
#define  TVO_STRENGTH_CNTL__TVOCLK_SP__SHIFT                         0X8
#define  TVO_STRENGTH_CNTL__TVOCLK_SN__SHIFT                         0Xc
#define  TVO_STRENGTH_CNTL__TVO_SRP__SHIFT                           0X10
#define  TVO_STRENGTH_CNTL__TVO_SRN__SHIFT                           0X11
#define  TVO_STRENGTH_CNTL__TVOCLK_SRP__SHIFT                        0X12
#define  TVO_STRENGTH_CNTL__TVOCLK_SRN__SHIFT                        0X13
#define  OV0_SCALE_CNTL__OV0_TEMPORAL_DEINT__SHIFT                   0Xd
#define  OV0_SCALE_CNTL__OV0_PULLDOWN_ON_P1_ONLY__SHIFT              0Xf
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_R2__SHIFT            0X0
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_PNTR_R2__SHIFT       0X18
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_LEN_M1_R2__SHIFT     0X1c
#define  OV0_32PULLDOWN_ACCUM__OV0_32PULLDOWN_ACCUM__SHIFT           0X0
#define  OV0_32PULLDOWN_ACCUM__OV0_32PULLDOWN_ACCUM_VALID__SHIFT     0X1e
#define  OV0_32PULLDOWN_ACCUM__OV0_32PULLDOWN_ACCUM_SKIPPED__SHIFT   0X1f
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_EN__SHIFT                  0X0
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_CLEAR_FIFO__SHIFT              0X1
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_ACCUM_FORCE__SHIFT         0X2
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DEINT_LATEST_SUBMITS__SHIFT    0X3
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_UNDERFLOW_RECOVERY_MODE__SHIFT 0X4
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_NO_DTO_RESET_ON_OVERFLOW__SHIFT 0X6
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_ACCUM_OVERFLOW_EN__SHIFT   0X7
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_FORCE_ON_POL_PAIR__SHIFT   0X8
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_LOCK__SHIFT                0Xa
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_HDE_DIVIDE_BY__SHIFT           0Xc
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_AUTO_DTO_LOOP_EN__SHIFT        0Xe
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_USE_SOFT_DEINT_ALPHA__SHIFT    0Xf
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_SOFT_DEINT_ALPHA__SHIFT        0X10
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_INVERT_ALPHA__SHIFT            0X15
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_SOURCE_CHANGED__SHIFT          0X17
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_FILLED__SHIFT             0X18
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_READ_PNTR__SHIFT          0X19
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_ACCUM_LOADED__SHIFT        0X1c
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_UNDERFLOW__SHIFT          0X1e
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_UNDERFLOW_CLR__SHIFT      0X1e
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_OVERFLOW__SHIFT           0X1f
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_OVERFLOW_CLR__SHIFT       0X1f
#define  OV0_DTO_ACCUM_0__OV0_DTO_ACCUM_INIT__SHIFT                  0X0
#define  OV0_DTO_ACCUM_1__OV0_ACCUM_POL_PAIR_VAL__SHIFT              0X0
#define  OV0_DTO_ACCUM_2__OV0_DTO_ACCUM__SHIFT                       0X0
#define  OV0_DTO_INC__OV0_DTO_INC__SHIFT                             0X0
#define  OV0_DTO_INC__OV0_DTO_INC_ADJ__SHIFT                         0X10
#define  DISP_MISC_CNTL__SOFT_RESET_DVO__SHIFT                       0X12
#define  DISP_MISC_CNTL__SOFT_RESET_HDCP__SHIFT                      0X13
#define  DISP_PWR_MAN__DISP_DVO_ENABLE_RST__SHIFT                    0X18
#define  DISP_HW_DEBUG__DISP_HW_0_DEBUG__SHIFT                       0X0
#define  DISP_HW_DEBUG__DISP_HW_1_DEBUG__SHIFT                       0X1
#define  DISP_HW_DEBUG__DISP_HW_2_DEBUG__SHIFT                       0X2
#define  DISP_HW_DEBUG__DISP_HW_3_DEBUG__SHIFT                       0X3
#define  DISP_HW_DEBUG__DISP_HW_4_DEBUG__SHIFT                       0X4
#define  DISP_HW_DEBUG__DISP_HW_5_DEBUG__SHIFT                       0X5
#define  DISP_HW_DEBUG__DISP_HW_6_DEBUG__SHIFT                       0X6
#define  DISP_HW_DEBUG__DISP_HW_7_DEBUG__SHIFT                       0X7
#define  DISP_HW_DEBUG__DISP_HW_8_DEBUG__SHIFT                       0X8
#define  DISP_HW_DEBUG__DISP_HW_9_DEBUG__SHIFT                       0X9
#define  DISP_HW_DEBUG__DISP_HW_A_DEBUG__SHIFT                       0Xa
#define  DISP_HW_DEBUG__DISP_HW_B_DEBUG__SHIFT                       0Xb
#define  DISP_HW_DEBUG__DISP_HW_C_DEBUG__SHIFT                       0Xc
#define  DISP_HW_DEBUG__DISP_HW_D_DEBUG__SHIFT                       0Xd
#define  DISP_HW_DEBUG__DISP_HW_E_DEBUG__SHIFT                       0Xe
#define  DISP_HW_DEBUG__DISP_HW_F_DEBUG__SHIFT                       0Xf
#define  DISP_HW_DEBUG__DISP_HW_10_DEBUG__SHIFT                      0X10
#define  DISP_HW_DEBUG__DISP_HW_11_DEBUG__SHIFT                      0X11
#define  DISP_HW_DEBUG__DISP_HW_12_DEBUG__SHIFT                      0X12
#define  DISP_HW_DEBUG__DISP_HW_13_DEBUG__SHIFT                      0X13
#define  DISP_HW_DEBUG__DISP_HW_14_DEBUG__SHIFT                      0X14
#define  DISP_HW_DEBUG__DISP_HW_15_DEBUG__SHIFT                      0X15
#define  DISP_HW_DEBUG__DISP_HW_16_DEBUG__SHIFT                      0X16
#define  DISP_HW_DEBUG__DISP_HW_17_DEBUG__SHIFT                      0X17
#define  DISP_HW_DEBUG__DISP_HW_18_DEBUG__SHIFT                      0X18
#define  DISP_HW_DEBUG__DISP_HW_19_DEBUG__SHIFT                      0X19
#define  DISP_HW_DEBUG__DISP_HW_1A_DEBUG__SHIFT                      0X1a
#define  DISP_HW_DEBUG__DISP_HW_1B_DEBUG__SHIFT                      0X1b
#define  DISP_HW_DEBUG__DISP_HW_1C_DEBUG__SHIFT                      0X1c
#define  DISP_HW_DEBUG__DISP_HW_1D_DEBUG__SHIFT                      0X1d
#define  DISP_HW_DEBUG__DISP_HW_1E_DEBUG__SHIFT                      0X1e
#define  DISP_HW_DEBUG__DISP_HW_1F_DEBUG__SHIFT                      0X1f
#define  DAC_CRC_SIG1__DAC_CRC_SIG_B_MASK__SHIFT                     0X0
#define  DAC_CRC_SIG1__DAC_CRC_SIG_G_MASK__SHIFT                     0X10
#define  DAC_CRC_SIG2__DAC_CRC_SIG_R_MASK__SHIFT                     0X0
#define  DAC_CRC_SIG2__DAC_CRC_SIG_C_MASK__SHIFT                     0X10
#define  OV0_LIN_TRANS_A__OV0_LIN_TRANS_Cb_R__SHIFT                  0X1
#define  OV0_LIN_TRANS_A__OV0_LIN_TRANS_Y_R__SHIFT                   0X11
#define  OV0_LIN_TRANS_B__OV0_LIN_TRANS_OFF_R__SHIFT                 0X0
#define  OV0_LIN_TRANS_B__OV0_LIN_TRANS_Cr_R__SHIFT                  0X11
#define  OV0_LIN_TRANS_C__OV0_LIN_TRANS_Cb_G__SHIFT                  0X1
#define  OV0_LIN_TRANS_C__OV0_LIN_TRANS_Y_G__SHIFT                   0X11
#define  OV0_LIN_TRANS_D__OV0_LIN_TRANS_OFF_G__SHIFT                 0X0
#define  OV0_LIN_TRANS_D__OV0_LIN_TRANS_Cr_G__SHIFT                  0X11
#define  OV0_LIN_TRANS_E__OV0_LIN_TRANS_Cb_B__SHIFT                  0X1
#define  OV0_LIN_TRANS_E__OV0_LIN_TRANS_Y_B__SHIFT                   0X11
#define  OV0_LIN_TRANS_F__OV0_LIN_TRANS_OFF_B__SHIFT                 0X0
#define  OV0_LIN_TRANS_F__OV0_LIN_TRANS_Cr_B__SHIFT                  0X11
#define  OV0_GAMMA_380_3BF__OV0_GAMMA_380_3BF_OFFSET_R2__SHIFT       0X0
#define  OV0_GAMMA_3C0_3FF__OV0_GAMMA_3C0_3FF_OFFSET_R2__SHIFT       0X0
#define  OV0_GAMMA_80_BF__OV0_GAMMA_80_BF_OFFSET__SHIFT              0X0
#define  OV0_GAMMA_80_BF__OV0_GAMMA_80_BF_SLOPE__SHIFT               0X10
#define  OV0_GAMMA_C0_FF__OV0_GAMMA_C0_FF_OFFSET__SHIFT              0X0
#define  OV0_GAMMA_C0_FF__OV0_GAMMA_C0_FF_SLOPE__SHIFT               0X10
#define  OV0_GAMMA_100_13F__OV0_GAMMA_100_13F_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_100_13F__OV0_GAMMA_100_13F_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_140_17F__OV0_GAMMA_140_17F_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_140_17F__OV0_GAMMA_140_17F_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_180_1BF__OV0_GAMMA_180_1BF_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_180_1BF__OV0_GAMMA_180_1BF_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_1C0_1FF__OV0_GAMMA_1C0_1FF_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_1C0_1FF__OV0_GAMMA_1C0_1FF_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_200_23F__OV0_GAMMA_200_23F_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_200_23F__OV0_GAMMA_200_23F_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_240_27F__OV0_GAMMA_240_27F_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_240_27F__OV0_GAMMA_240_27F_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_280_2BF__OV0_GAMMA_280_2BF_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_280_2BF__OV0_GAMMA_280_2BF_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_2C0_2FF__OV0_GAMMA_2C0_2FF_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_2C0_2FF__OV0_GAMMA_2C0_2FF_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_300_33F__OV0_GAMMA_300_33F_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_300_33F__OV0_GAMMA_300_33F_SLOPE__SHIFT           0X10
#define  OV0_GAMMA_340_37F__OV0_GAMMA_340_37F_OFFSET__SHIFT          0X0
#define  OV0_GAMMA_340_37F__OV0_GAMMA_340_37F_SLOPE__SHIFT           0X10
#define  DISP_MERGE_CNTL__DISP_LIN_TRANS_BYPASS__SHIFT               0X9
#define  DISP_OUTPUT_CNTL__DISP_TRANS_MATRIX_SEL__SHIFT              0X4
#define  DISP_OUTPUT_CNTL__DISP_TRANS_SOURCE__SHIFT                  0Xc
#define  DISP_OUTPUT_CNTL__DISP_TV_SOURCE__SHIFT                     0X10
#define  DISP_OUTPUT_CNTL__DISP_TV_MODE__SHIFT                       0X11
#define  DISP_OUTPUT_CNTL__DISP_TV_YG_DITH_EN__SHIFT                 0X13
#define  DISP_OUTPUT_CNTL__DISP_TV_CbB_CrR_DITH_EN__SHIFT            0X14
#define  DISP_OUTPUT_CNTL__DISP_TV_BIT_WIDTH__SHIFT                  0X15
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_MODE__SHIFT                  0X16
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_FORCE__SHIFT                 0X18
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_COLOR__SHIFT                 0X19
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_STATUS__SHIFT                0X1d
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_YG_FILTER__SHIFT              0X0
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_YG_SAMPLE__SHIFT              0X2
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CrR_FILTER__SHIFT             0X4
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CrR_SAMPLE__SHIFT             0X6
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CbB_FILTER__SHIFT             0X8
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CbB_SAMPLE__SHIFT             0Xa
#define  DISP_TV_OUT_CNTL__DISP_TV_SUBSAMPLE_CNTL__SHIFT             0Xc
#define  DISP_TV_OUT_CNTL__DISP_TV_H_DOWNSCALE__SHIFT                0Xf
#define  DISP_TV_OUT_CNTL__DISP_TV_PATH_SRC__SHIFT                   0X10
#define  DISP_TV_OUT_CNTL__DISP_TV_COLOR_SPACE__SHIFT                0X11
#define  DISP_TV_OUT_CNTL__DISP_TV_DITH_MODE__SHIFT                  0X12
#define  DISP_TV_OUT_CNTL__DISP_TV_DATA_ZERO_SEL__SHIFT              0X13
#define  DISP_TV_OUT_CNTL__DISP_TV_CLKO_SEL__SHIFT                   0X14
#define  DISP_TV_OUT_CNTL__DISP_TV_CLKO_OUT_EN__SHIFT                0X15
#define  DISP_TV_OUT_CNTL__DISP_TV_DOWNSCALE_CNTL__SHIFT             0X18
#define  DISP_LIN_TRANS_GRPH_A__DISP_LIN_TRANS_GRPH_C2__SHIFT        0X3
#define  DISP_LIN_TRANS_GRPH_A__DISP_LIN_TRANS_GRPH_C1__SHIFT        0X13
#define  DISP_LIN_TRANS_GRPH_B__DISP_LIN_TRANS_GRPH_C4__SHIFT        0X0
#define  DISP_LIN_TRANS_GRPH_B__DISP_LIN_TRANS_GRPH_C3__SHIFT        0X13
#define  DISP_LIN_TRANS_GRPH_C__DISP_LIN_TRANS_GRPH_C6__SHIFT        0X3
#define  DISP_LIN_TRANS_GRPH_C__DISP_LIN_TRANS_GRPH_C5__SHIFT        0X13
#define  DISP_LIN_TRANS_GRPH_D__DISP_LIN_TRANS_GRPH_C8__SHIFT        0X0
#define  DISP_LIN_TRANS_GRPH_D__DISP_LIN_TRANS_GRPH_C7__SHIFT        0X13
#define  DISP_LIN_TRANS_GRPH_E__DISP_LIN_TRANS_GRPH_C10__SHIFT       0X3
#define  DISP_LIN_TRANS_GRPH_E__DISP_LIN_TRANS_GRPH_C9__SHIFT        0X13
#define  DISP_LIN_TRANS_GRPH_F__DISP_LIN_TRANS_GRPH_C12__SHIFT       0X0
#define  DISP_LIN_TRANS_GRPH_F__DISP_LIN_TRANS_GRPH_C11__SHIFT       0X13
#define  DISP_LIN_TRANS_VID_A__DISP_LIN_TRANS_VID_C2__SHIFT          0X3
#define  DISP_LIN_TRANS_VID_A__DISP_LIN_TRANS_VID_C1__SHIFT          0X13
#define  DISP_LIN_TRANS_VID_B__DISP_LIN_TRANS_VID_C4__SHIFT          0X0
#define  DISP_LIN_TRANS_VID_B__DISP_LIN_TRANS_VID_C3__SHIFT          0X13
#define  DISP_LIN_TRANS_VID_C__DISP_LIN_TRANS_VID_C6__SHIFT          0X3
#define  DISP_LIN_TRANS_VID_C__DISP_LIN_TRANS_VID_C5__SHIFT          0X13
#define  DISP_LIN_TRANS_VID_D__DISP_LIN_TRANS_VID_C8__SHIFT          0X0
#define  DISP_LIN_TRANS_VID_D__DISP_LIN_TRANS_VID_C7__SHIFT          0X13
#define  DISP_LIN_TRANS_VID_E__DISP_LIN_TRANS_VID_C10__SHIFT         0X3
#define  DISP_LIN_TRANS_VID_E__DISP_LIN_TRANS_VID_C9__SHIFT          0X13
#define  DISP_LIN_TRANS_VID_F__DISP_LIN_TRANS_VID_C12__SHIFT         0X0
#define  DISP_LIN_TRANS_VID_F__DISP_LIN_TRANS_VID_C11__SHIFT         0X13
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_SYNC_EN_Y_G__SHIFT        0X0
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_SYNC_EN_Cb_B__SHIFT       0X1
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_SYNC_EN_Cr_R__SHIFT       0X2
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_TRILEVEL_SYNC_EN__SHIFT         0X3
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_VSYNC_EN_Y_G__SHIFT       0X4
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_VSYNC_EN_CbCr_BR__SHIFT   0X5
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_HSYNC_WID_LSB__SHIFT            0X10
#define  DAC_BROAD_PULSE__DAC_BROAD_PULSE_START_R2__SHIFT            0X0
#define  DAC_BROAD_PULSE__DAC_BROAD_PULSE_END_R2__SHIFT              0X10
#define  DAC_SKEW_CLKS__DAC_SKEW_CLKS__SHIFT                         0X0
#define  DAC_INCR__DAC_INCR_Y_G__SHIFT                               0X0
#define  DAC_INCR__DAC_INCR_CrCb_RB__SHIFT                           0X10
#define  DAC_NEG_SYNC_LEVEL__DAC_NEG_SYNC_LEVEL_Y_G__SHIFT           0X0
#define  DAC_NEG_SYNC_LEVEL__DAC_NEG_SYNC_LEVEL_CrCb_RB__SHIFT       0X10
#define  DAC_POS_SYNC_LEVEL__DAC_POS_SYNC_LEVEL_Y_G__SHIFT           0X0
#define  DAC_POS_SYNC_LEVEL__DAC_POS_SYNC_LEVEL_CrCb_RB__SHIFT       0X10
#define  DAC_BLANK_LEVEL__DAC_BLANK_LEVEL_Y_G__SHIFT                 0X0
#define  DAC_BLANK_LEVEL__DAC_BLANK_LEVEL_CrCb_RB__SHIFT             0X10
#define  DAC_SYNC_EQUALIZATION__DAC_SYNC_EQ_START__SHIFT             0X0
#define  DAC_SYNC_EQUALIZATION__DAC_SYNC_EQ_END__SHIFT               0X10
#define  DAC_MV_CNTL__DAC_MV_AGC_PULSE_EN__SHIFT                     0X0
#define  DAC_MV_CNTL__DAC_MV_BLANK_EN__SHIFT                         0X1
#define  DAC_MV_CNTL__DAC_MV_BP_PULSE_EN__SHIFT                      0X2
#define  DAC_MV_CNTL__DAC_MV_AGC_PULSE_COUNT__SHIFT                  0X8
#define  DAC_MV_CNTL__DAC_MV_WRITE_EN__SHIFT                         0X1f
#define  DAC_MV_AGC_PULSE_LINES__DAC_MV_AGC_VSTART__SHIFT            0X0
#define  DAC_MV_AGC_PULSE_LINES__DAC_MV_AGC_VEND__SHIFT              0X10
#define  DAC_MV_AGC_PULSE_POS__DAC_MV_PSEUDO_START__SHIFT            0X0
#define  DAC_MV_AGC_PULSE_POS__DAC_MV_PSEUDO_SPACE__SHIFT            0X10
#define  DAC_MV_AGC_PULSE_WIDTH__DAC_MV_AGC_WIDTH__SHIFT             0X0
#define  DAC_MV_AGC_PULSE_WIDTH__DAC_MV_PSEUDO_WIDTH__SHIFT          0X10
#define  DAC_MV_AGC_PULSE_LEVELS__DAC_MV_AGC_LEVEL_MAX__SHIFT        0X0
#define  DAC_MV_AGC_PULSE_LEVELS__DAC_MV_AGC_LEVEL_INCR__SHIFT       0X10
#define  DAC_MV_AGC_CYCLE__DAC_MV_AGC_MAX_FIELDS__SHIFT              0X0
#define  DAC_MV_AGC_CYCLE__DAC_MV_AGC_MIN_FIELDS__SHIFT              0X10
#define  DAC_MV_AGC_CYCLE__DAC_MV_AGC_SKEW_FIELDS__SHIFT             0X18
#define  DAC_MV_BLANK_LINES__DAC_MV_BLANK_VSTART__SHIFT              0X0
#define  DAC_MV_BLANK_LINES__DAC_MV_BLANK_VEND__SHIFT                0X10
#define  DAC_MV_BLANK_LEVEL__DAC_MV_BLANK_LEVEL__SHIFT               0X0
#define  DAC_MV_BP_PULSE_LINES__DAC_MV_BP_PULSE_VSTART__SHIFT        0X0
#define  DAC_MV_BP_PULSE_LINES__DAC_MV_BP_PULSE_VEND__SHIFT          0X10
#define  DAC_MV_BP_PULSE__DAC_MV_BP_PULSE_NOM_LEVEL__SHIFT           0X0
#define  DAC_MV_BP_PULSE__DAC_MV_BP_PULSE_MOD_LEVEL__SHIFT           0Xc
#define  DAC_MV_BP_PULSE__DAC_MV_BP_PULSE_WIDTH__SHIFT               0X18
#define  DAC_CGMS_LINES__DAC_CGMS_VSTART__SHIFT                      0X0
#define  DAC_CGMS_LINES__DAC_CGMS_VEND__SHIFT                        0X10
#define  DAC_CGMS_LINES__DAC_CGMS_RB_EN__SHIFT                       0X1e
#define  DAC_CGMS_LINES__DAC_CGMS_YG_EN__SHIFT                       0X1f
#define  DAC_CGMS_TIMING__DAC_CGMS_WIDTH__SHIFT                      0X0
#define  DAC_CGMS_TIMING__DAC_CGMS_HSTART__SHIFT                     0X8
#define  DAC_CGMS_TIMING__DAC_CGMS_1_LEVEL__SHIFT                    0X14
#define  DAC_CGMS_DATA__DAC_CGMS_DATA__SHIFT                         0X0
#define  DAC_CGMS_DATA__DAC_CGMS_BITS__SHIFT                         0X18
#define  DAC_CGMS_DATA__DAC_CGMS_DATA_PENDING__SHIFT                 0X1f
#define  CLOCK_CNTL_INDEX__PLL_ADDR_R2__SHIFT                        0X0
#define  CLOCK_CNTL_INDEX__PLL_WR_EN__SHIFT                          0X7
#define  CLOCK_CNTL_INDEX__PPLL_DIV_SEL__SHIFT                       0X8
#define  PLL_TEST_CNTL__TST_SRC_SEL_R2__SHIFT                        0X0
#define  PLL_TEST_CNTL__TST_SRC_INV__SHIFT                           0X7
#define  PLL_TEST_CNTL__TST_DIVIDERS__SHIFT                          0X8
#define  PLL_TEST_CNTL__PLL_MASK_READ_B__SHIFT                       0X9
#define  PLL_TEST_CNTL__TESTCLK_MUX_SEL__SHIFT                       0Xc
#define  PLL_TEST_CNTL__ANALOG_MON_R2__SHIFT                         0X10
#define  PLL_TEST_CNTL__TEST_COUNT__SHIFT                            0X18
#define  DAC_CNTL2__PALETTE_AUTOFILL_PRIMARY_W__SHIFT                0Xb
#define  DAC_CNTL2__PALETTE_AUTOFILL_PRIMARY_R__SHIFT                0Xb
#define  DAC_CNTL2__PALETTE_AUTOFILL_SECONDARY_W__SHIFT              0Xc
#define  DAC_CNTL2__PALETTE_AUTOFILL_SECONDARY_R__SHIFT              0Xc
#define  SE_VAP_CNTL__HOS_ENA__SHIFT                                 0X1
#define  SE_HOS_CNTL_0__HOS_NORMALIZE_NORMALS__SHIFT                 0X0
#define  SE_HOS_CNTL_0__HOS_HOMOGENIZE_POSITION__SHIFT               0X1
#define  SE_HOS_CNTL_0__HOS_TESS_LVL__SHIFT                          0X2
#define  SE_HOS_CNTL_0__POS_VECTOR_LOC__SHIFT                        0X6
#define  SE_HOS_CNTL_0__NORM_VECTOR_LOC__SHIFT                       0Xa
#define  SE_HOS_CNTL_0__CYL_WRAP_CNTL_0__SHIFT                       0Xe
#define  SE_HOS_CNTL_0__CYL_WRAP_CNTL_1__SHIFT                       0X12
#define  SE_HOS_CNTL_0__DISP_MAP_POS_ENA__SHIFT                      0X16
#define  SE_HOS_CNTL_0__DISP_MAP_NORM_ENA__SHIFT                     0X17
#define  SE_HOS_CNTL_0__DISP_MAP_POS_FUNC__SHIFT                     0X18
#define  SE_HOS_CNTL_0__DISP_MAP_NORM_FUNC__SHIFT                    0X1b
#define  SE_HOS_CNTL_0__DISP_MAP_FMT__SHIFT                          0X1d
#define  SE_HOS_CNTL_1__DISP_MAP_POS_MTX_SEL__SHIFT                  0X0
#define  SE_HOS_CNTL_1__DISP_MAP_NORM_MTX_SEL__SHIFT                 0X8
#define  SE_HOS_CNTL_1__SINGLE_INST_PRI_LVL__SHIFT                   0X10
#define  SE_HOS_CNTL_1__DUAL_INST_PRI_LVL__SHIFT                     0X14
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_0__SHIFT              0X0
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_1__SHIFT              0X4
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_2__SHIFT              0X8
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_3__SHIFT              0Xc
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_4__SHIFT              0X10
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_5__SHIFT              0X14
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_6__SHIFT              0X18
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_7__SHIFT              0X1c
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_8__SHIFT              0X0
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_9__SHIFT              0X4
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_10__SHIFT             0X8
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_11__SHIFT             0Xc
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_12__SHIFT             0X10
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_13__SHIFT             0X14
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_14__SHIFT             0X18
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_15__SHIFT             0X1c
#define  RE_HIZOFFSET__HIZOFFSET__SHIFT                              0X4
#define  RE_HIZ_WRINDEX__HIZ_WRINDEX__SHIFT                          0X2
#define  RE_HIZ_RDINDEX__HIZ_RDINDEX__SHIFT                          0X2
#define  RE_HIZ_DWORD__HIZDWORD__SHIFT                               0X0
#define  RE_DEBUG7__RE_DBG_DATA__SHIFT                               0X5
#define  RB3D_ZSTENCILCNTL__HIERARCHYENABLE__SHIFT                   0X8
#define  TVOUT_0_SCRATCH__TVOUT_0_SCRATCH__SHIFT                     0X0
#define  TVOUT_1_SCRATCH__TVOUT_1_SCRATCH__SHIFT                     0X0
#define  CONFIG_XSTRAP__EXT_MEM_EN__SHIFT                            0X4
#define  CONFIG_XSTRAP__WSEN__SHIFT                                  0X1b
#define  CONFIG_XSTRAP__WSDEGRADE__SHIFT                             0X1c
#define  CONFIG_XSTRAP__HDCP_DISABLE__SHIFT                          0X1d
#define  CONFIG_XSTRAP__FAST_WT_DISABLE__SHIFT                       0X1e
#define  CONFIG_XSTRAP__MV_DISABLE__SHIFT                            0X1f
#define  VIPPAD_STRENGTH__I2C_STRENGTH__SHIFT                        0X0
#define  VIPPAD_STRENGTH__VIPHDAT_STRENGTH__SHIFT                    0X10
#define  VIPPAD_STRENGTH__VIPHCLK_STRENGTH__SHIFT                    0X14
#define  VIPPAD_MASK__VIPPAD_MASK_TVODATA__SHIFT                     0X0
#define  VIPPAD_MASK__VIPPAD_MASK_TVOCLKO__SHIFT                     0Xa
#define  VIPPAD_MASK__VIPPAD_MASK_ROMCSb__SHIFT                      0Xb
#define  VIPPAD_MASK__VIPPAD_MASK_VHAD__SHIFT                        0Xc
#define  VIPPAD_MASK__VIPPAD_MASK_VPHCTL__SHIFT                      0X10
#define  VIPPAD_MASK__VIPPAD_MASK_VIPCLK__SHIFT                      0X11
#define  VIPPAD_MASK__VIPPAD_MASK_SI__SHIFT                          0X13
#define  VIPPAD_MASK__VIPPAD_MASK_SO__SHIFT                          0X14
#define  VIPPAD_MASK__VIPPAD_MASK_SCK__SHIFT                         0X15
#define  VIPPAD_A__VIPPAD_A_TVODATA__SHIFT                           0X0
#define  VIPPAD_A__VIPPAD_A_TVOCLKO__SHIFT                           0Xa
#define  VIPPAD_A__VIPPAD_A_ROMCSb__SHIFT                            0Xb
#define  VIPPAD_A__VIPPAD_A_VHAD__SHIFT                              0Xc
#define  VIPPAD_A__VIPPAD_A_VPHCTL__SHIFT                            0X10
#define  VIPPAD_A__VIPPAD_A_VIPCLK__SHIFT                            0X11
#define  VIPPAD_A__VIPPAD_A_SI__SHIFT                                0X13
#define  VIPPAD_A__VIPPAD_A_SO__SHIFT                                0X14
#define  VIPPAD_A__VIPPAD_A_SCK__SHIFT                               0X15
#define  VIPPAD_EN__VIPPAD_EN_TVODATA__SHIFT                         0X0
#define  VIPPAD_EN__VIPPAD_EN_TVOCLKO__SHIFT                         0Xa
#define  VIPPAD_EN__VIPPAD_EN_ROMCSb__SHIFT                          0Xb
#define  VIPPAD_EN__VIPPAD_EN_VHAD__SHIFT                            0Xc
#define  VIPPAD_EN__VIPPAD_EN_VPHCTL__SHIFT                          0X10
#define  VIPPAD_EN__VIPPAD_EN_VIPCLK__SHIFT                          0X11
#define  VIPPAD_EN__VIPPAD_EN_SI__SHIFT                              0X13
#define  VIPPAD_EN__VIPPAD_EN_SO__SHIFT                              0X14
#define  VIPPAD_EN__VIPPAD_EN_SCK__SHIFT                             0X15
#define  VIPPAD_Y__VIPPAD_Y_TVODATA__SHIFT                           0X0
#define  VIPPAD_Y__VIPPAD_Y_TVOCLKO__SHIFT                           0Xa
#define  VIPPAD_Y__VIPPAD_Y_ROMCSb__SHIFT                            0Xb
#define  VIPPAD_Y__VIPPAD_Y_VHAD__SHIFT                              0Xc
#define  VIPPAD_Y__VIPPAD_Y_VPHCTL__SHIFT                            0X10
#define  VIPPAD_Y__VIPPAD_Y_VIPCLK__SHIFT                            0X11
#define  VIPPAD_Y__VIPPAD_Y_SI__SHIFT                                0X13
#define  VIPPAD_Y__VIPPAD_Y_SO__SHIFT                                0X14
#define  VIPPAD_Y__VIPPAD_Y_SCK__SHIFT                               0X15
#define  VIPPAD1_MASK__VIPPAD_MASK_VID__SHIFT                        0X0
#define  VIPPAD1_MASK__VIPPAD_MASK_VPCLK0__SHIFT                     0X8
#define  VIPPAD1_MASK__VIPPAD_MASK_DVALID__SHIFT                     0X9
#define  VIPPAD1_MASK__VIPPAD_MASK_PSYNC__SHIFT                      0Xa
#define  VIPPAD1_MASK__GPIO_SYNC_OUTPUT_EN__SHIFT                    0X1f
#define  VIPPAD1_A__VIPPAD_A_VID__SHIFT                              0X0
#define  VIPPAD1_A__VIPPAD_A_VPCLK0__SHIFT                           0X8
#define  VIPPAD1_A__VIPPAD_A_DVALID__SHIFT                           0X9
#define  VIPPAD1_A__VIPPAD_A_PSYNC__SHIFT                            0Xa
#define  VIPPAD1_A__VIPPAD_A_DVODATA__SHIFT                          0X10
#define  VIPPAD1_A__VIPPAD_A_DVOCNTL__SHIFT                          0X1c
#define  VIPPAD1_EN__VIPPAD_EN_VID__SHIFT                            0X0
#define  VIPPAD1_EN__VIPPAD_EN_VPCLK0__SHIFT                         0X8
#define  VIPPAD1_EN__VIPPAD_EN_DVALID__SHIFT                         0X9
#define  VIPPAD1_EN__VIPPAD_EN_PSYNC__SHIFT                          0Xa
#define  VIPPAD1_EN__VIPPAD_EN_DVODATA__SHIFT                        0X10
#define  VIPPAD1_EN__VIPPAD_EN_DVOCNTL__SHIFT                        0X1c
#define  VIPPAD1_Y__VIPPAD_Y_VID__SHIFT                              0X0
#define  VIPPAD1_Y__VIPPAD_Y_VPCLK0__SHIFT                           0X8
#define  VIPPAD1_Y__VIPPAD_Y_DVALID__SHIFT                           0X9
#define  VIPPAD1_Y__VIPPAD_Y_PSYNC__SHIFT                            0Xa
#define  VIPPAD1_Y__VIPPAD_Y_DVODATA__SHIFT                          0X10
#define  VIPPAD1_Y__VIPPAD_Y_DVOCNTL__SHIFT                          0X1c
#define  MAXX_PWM__PWM_INC__SHIFT                                    0X0
#define  MAXX_PWM__PWM_CLK_DIV__SHIFT                                0X8
#define  MAXX_PWM__PWM_OUT_EN__SHIFT                                 0X10
#define  VID_BUFFER_CONTROL__CAP0_BUFFER_WATER_MARK_R2__SHIFT        0X0
#define  VID_BUFFER_CONTROL__FULL_BUFFER_EN__SHIFT                   0X10
#define  VID_BUFFER_CONTROL__CAP0_ANC_VBI_QUAD_BUF__SHIFT            0X11
#define  VID_BUFFER_CONTROL__VID_BUFFER_RESET__SHIFT                 0X14
#define  VID_BUFFER_CONTROL__CAP_SWAP__SHIFT                         0X15
#define  VID_BUFFER_CONTROL__CAP0_BUFFER_EMPTY__SHIFT                0X18
#define  SCLK_CNTL__SCLK_SRC_SEL__SHIFT                              0X0
#define  SCLK_CNTL__CP_MAX_DYN_STOP_LAT__SHIFT                       0X3
#define  SCLK_CNTL__HDP_MAX_DYN_STOP_LAT__SHIFT                      0X4
#define  SCLK_CNTL__E2_MAX_DYN_STOP_LAT__SHIFT                       0X6
#define  SCLK_CNTL__SE_MAX_DYN_STOP_LAT__SHIFT                       0X7
#define  SCLK_CNTL__IDCT_MAX_DYN_STOP_LAT__SHIFT                     0X8
#define  SCLK_CNTL__VIP_MAX_DYN_STOP_LAT__SHIFT                      0X9
#define  SCLK_CNTL__RE_MAX_DYN_STOP_LAT__SHIFT                       0Xa
#define  SCLK_CNTL__PB_MAX_DYN_STOP_LAT__SHIFT                       0Xb
#define  SCLK_CNTL__TAM_MAX_DYN_STOP_LAT__SHIFT                      0Xc
#define  SCLK_CNTL__TDM_MAX_DYN_STOP_LAT__SHIFT                      0Xd
#define  SCLK_CNTL__RB_MAX_DYN_STOP_LAT__SHIFT                       0Xe
#define  SCLK_CNTL__FORCE_DISP2__SHIFT                               0Xf
#define  SCLK_CNTL__FORCE_CP__SHIFT                                  0X10
#define  SCLK_CNTL__FORCE_HDP__SHIFT                                 0X11
#define  SCLK_CNTL__FORCE_DISP1__SHIFT                               0X12
#define  SCLK_CNTL__FORCE_TOP__SHIFT                                 0X13
#define  SCLK_CNTL__FORCE_E2__SHIFT                                  0X14
#define  SCLK_CNTL__FORCE_SE__SHIFT                                  0X15
#define  SCLK_CNTL__FORCE_IDCT__SHIFT                                0X16
#define  SCLK_CNTL__FORCE_VIP__SHIFT                                 0X17
#define  SCLK_CNTL__FORCE_RE__SHIFT                                  0X18
#define  SCLK_CNTL__FORCE_PB__SHIFT                                  0X19
#define  SCLK_CNTL__FORCE_TAM__SHIFT                                 0X1a
#define  SCLK_CNTL__FORCE_TDM__SHIFT                                 0X1b
#define  SCLK_CNTL__FORCE_RB__SHIFT                                  0X1c
#define  SCLK_CNTL__FORCE_SUBPIC__SHIFT                              0X1e
#define  SCLK_CNTL__FORCE_OV0__SHIFT                                 0X1f
#define  CLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF__SHIFT                     0X0
#define  CLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF__SHIFT                     0X1
#define  CLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF__SHIFT                     0X2
#define  CLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF__SHIFT                    0X3
#define  CLK_PWRMGT_CNTL__MCLK_TURNOFF__SHIFT                        0X4
#define  CLK_PWRMGT_CNTL__SCLK_TURNOFF__SHIFT                        0X5
#define  CLK_PWRMGT_CNTL__PCLK_TURNOFF__SHIFT                        0X6
#define  CLK_PWRMGT_CNTL__P2CLK_TURNOFF__SHIFT                       0X7
#define  CLK_PWRMGT_CNTL__MC_CH_MODE__SHIFT                          0X8
#define  CLK_PWRMGT_CNTL__TEST_MODE__SHIFT                           0X9
#define  CLK_PWRMGT_CNTL__GLOBAL_PMAN_EN__SHIFT                      0Xa
#define  CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE__SHIFT                  0Xc
#define  CLK_PWRMGT_CNTL__ACTIVE_HILO_LAT__SHIFT                     0Xd
#define  CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT__SHIFT                   0Xf
#define  CLK_PWRMGT_CNTL__MC_BUSY__SHIFT                             0X10
#define  CLK_PWRMGT_CNTL__MC_INT_CNTL__SHIFT                         0X11
#define  CLK_PWRMGT_CNTL__MC_SWITCH__SHIFT                           0X12
#define  CLK_PWRMGT_CNTL__DLL_READY__SHIFT                           0X13
#define  CLK_PWRMGT_CNTL__DISP_PM__SHIFT                             0X14
#define  CLK_PWRMGT_CNTL__DYN_STOP_MODE__SHIFT                       0X15
#define  CLK_PWRMGT_CNTL__CG_NO1_DEBUG__SHIFT                        0X18
#define  M_SPLL_REF_FB_DIV__MPLL_REF_SRC_SEL__SHIFT                  0X18
#define  MCLK_CNTL__MCLKA_SRC_SEL__SHIFT                             0X0
#define  MCLK_CNTL__YCLKA_SRC_SEL__SHIFT                             0X4
#define  MCLK_CNTL__MCLKB_SRC_SEL__SHIFT                             0X8
#define  MCLK_CNTL__YCLKB_SRC_SEL__SHIFT                             0Xc
#define  MCLK_CNTL__FORCE_MCLKA__SHIFT                               0X10
#define  MCLK_CNTL__FORCE_MCLKB__SHIFT                               0X11
#define  MCLK_CNTL__FORCE_YCLKA__SHIFT                               0X12
#define  MCLK_CNTL__FORCE_YCLKB__SHIFT                               0X13
#define  MCLK_CNTL__FORCE_MC__SHIFT                                  0X14
#define  MCLK_CNTL__FORCE_AIC__SHIFT                                 0X15
#define  MCLK_CNTL__MRDCKA0_SOUTSEL__SHIFT                           0X18
#define  MCLK_CNTL__MRDCKA1_SOUTSEL__SHIFT                           0X1a
#define  MCLK_CNTL__MRDCKB0_SOUTSEL__SHIFT                           0X1c
#define  MCLK_CNTL__MRDCKB1_SOUTSEL__SHIFT                           0X1e

#endif // CHAPLIN_SHIFT_H

