<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/axi_core/clk_axi_clkgen/clk_axi_clkgen.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b149ab1ccab96ed12cd84b06194c8551.html">axi_core</a></li><li class="navelem"><a class="el" href="dir_770ec7d39862d0ac71f95b1da9516395.html">clk_axi_clkgen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clk_axi_clkgen.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clk__axi__clkgen_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef CLK_AXI_CLKGEN_H_</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define CLK_AXI_CLKGEN_H_</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/***************************** Include Files **********************************/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*************************** Types Declarations *******************************/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structaxi__clkgen.html">   50</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structaxi__clkgen.html">axi_clkgen</a> {</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structaxi__clkgen.html#ae9f269b023b937317158ab59b75f4eff">   51</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span>  *<a class="code" href="structaxi__clkgen.html#ae9f269b023b937317158ab59b75f4eff">name</a>;</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structaxi__clkgen.html#ad91864dc680e0251d1cdea31775d87ed">   52</a></span>&#160;    uint32_t    <a class="code" href="structaxi__clkgen.html#ad91864dc680e0251d1cdea31775d87ed">base</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structaxi__clkgen.html#acec70c2ddcf156a16df0edf999c6513e">   53</a></span>&#160;    uint32_t    <a class="code" href="structaxi__clkgen.html#acec70c2ddcf156a16df0edf999c6513e">parent_rate</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;};</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structaxi__clkgen__init.html">   56</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structaxi__clkgen__init.html">axi_clkgen_init</a> {</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structaxi__clkgen__init.html#aa5ebd36ae3357f5c3a7de809650b8150">   57</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span>  *<a class="code" href="structaxi__clkgen__init.html#aa5ebd36ae3357f5c3a7de809650b8150">name</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structaxi__clkgen__init.html#a23c3d6f9b912dce12ce73cd23290aa26">   58</a></span>&#160;    uint32_t    <a class="code" href="structaxi__clkgen__init.html#a23c3d6f9b912dce12ce73cd23290aa26">base</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structaxi__clkgen__init.html#a5807299ccbcf5f4d0b8171c815cdeb2a">   59</a></span>&#160;    uint32_t    <a class="code" href="structaxi__clkgen__init.html#a5807299ccbcf5f4d0b8171c815cdeb2a">parent_rate</a>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;};</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/************************ Functions Declarations ******************************/</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;int32_t <a class="code" href="clk__axi__clkgen_8h.html#ae7548d3825bf1f445bbdcd39983b96bf">axi_clkgen_set_rate</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__clkgen.html">axi_clkgen</a> *clkgen, uint32_t rate);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;int32_t <a class="code" href="clk__axi__clkgen_8h.html#aa7bcf7e40a61119de69814164edfd764">axi_clkgen_get_rate</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__clkgen.html">axi_clkgen</a> *clkgen, uint32_t *rate);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;int32_t <a class="code" href="clk__axi__clkgen_8h.html#a9050bc6570542b5d72cfbff4f2634cc8">axi_clkgen_init</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__clkgen.html">axi_clkgen</a> **<a class="code" href="structclk.html">clk</a>,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structaxi__clkgen__init.html">axi_clkgen_init</a> *init);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;int32_t <a class="code" href="clk__axi__clkgen_8h.html#a6c744c16d1444d520b4ea2d10d25107f">axi_clkgen_remove</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__clkgen.html">axi_clkgen</a> *clkgen);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructaxi__clkgen_html_acec70c2ddcf156a16df0edf999c6513e"><div class="ttname"><a href="structaxi__clkgen.html#acec70c2ddcf156a16df0edf999c6513e">axi_clkgen::parent_rate</a></div><div class="ttdeci">uint32_t parent_rate</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.h:53</div></div>
<div class="ttc" id="astructaxi__clkgen__init_html_aa5ebd36ae3357f5c3a7de809650b8150"><div class="ttname"><a href="structaxi__clkgen__init.html#aa5ebd36ae3357f5c3a7de809650b8150">axi_clkgen_init::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.h:57</div></div>
<div class="ttc" id="astructaxi__clkgen_html_ae9f269b023b937317158ab59b75f4eff"><div class="ttname"><a href="structaxi__clkgen.html#ae9f269b023b937317158ab59b75f4eff">axi_clkgen::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.h:51</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306">AXI_FPGA_TECH_UNKNOWN</a></div><div class="ttdeci">@ AXI_FPGA_TECH_UNKNOWN</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:130</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25">AXI_FPGA_SPEED_2L</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_2L</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:152</div></div>
<div class="ttc" id="autil_8h_html_abb702d8b501669a23aa0ab3b281b9384"><div class="ttname"><a href="util_8h.html#abb702d8b501669a23aa0ab3b281b9384">min</a></div><div class="ttdeci">#define min(x, y)</div><div class="ttdef"><b>Definition:</b> util.h:63</div></div>
<div class="ttc" id="adelay_8h_html_acb6403fcd1b12d4a497930cab159c5f1"><div class="ttname"><a href="delay_8h.html#acb6403fcd1b12d4a497930cab159c5f1">mdelay</a></div><div class="ttdeci">void mdelay(uint32_t msecs)</div><div class="ttdoc">Wait until msecs milliseconds passed.</div><div class="ttdef"><b>Definition:</b> delay.c:129</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125">AXI_FPGA_SPEED_3</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_3</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:154</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a2743f57dedc136fe97817e620c1ccb3b"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a2743f57dedc136fe97817e620c1ccb3b">AXI_CLKGEN_REG_STATUS</a></div><div class="ttdeci">#define AXI_CLKGEN_REG_STATUS</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:79</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a02944ef72f0248b750eabf4310dce1bf"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a02944ef72f0248b750eabf4310dce1bf">AXI_CLKGEN_REG_DRP_STATUS</a></div><div class="ttdeci">#define AXI_CLKGEN_REG_DRP_STATUS</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:86</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa">AXI_FPGA_SPEED_1H</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1H</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:148</div></div>
<div class="ttc" id="aclk__axi__clkgen_8h_html"><div class="ttname"><a href="clk__axi__clkgen_8h.html">clk_axi_clkgen.h</a></div><div class="ttdoc">Driver for the Analog Devices AXI CLKGEN.</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac">AXI_FPGA_FAMILY_KINTEX</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_KINTEX</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:139</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c">AXI_FPGA_SPEED_UNKNOWN</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_UNKNOWN</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:145</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_aa33014620da130d92be2221374fe868c"><div class="ttname"><a href="clk__axi__clkgen_8c.html#aa33014620da130d92be2221374fe868c">MMCM_REG_CLKOUT0_1</a></div><div class="ttdeci">#define MMCM_REG_CLKOUT0_1</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:89</div></div>
<div class="ttc" id="astructaxi__clkgen__init_html"><div class="ttname"><a href="structaxi__clkgen__init.html">axi_clkgen_init</a></div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.h:56</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ae7548d3825bf1f445bbdcd39983b96bf"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ae7548d3825bf1f445bbdcd39983b96bf">axi_clkgen_set_rate</a></div><div class="ttdeci">int32_t axi_clkgen_set_rate(struct axi_clkgen *clkgen, uint32_t rate)</div><div class="ttdoc">axi_clkgen_set_rate</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:418</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ab46b0a2748168775a7450792397d3269"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a></div><div class="ttdeci">axi_fgpa_technology</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:129</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a2c3760ac8310757bccf07c1cb266121b"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a2c3760ac8310757bccf07c1cb266121b">MMCM_REG_LOCK2</a></div><div class="ttdeci">#define MMCM_REG_LOCK2</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:97</div></div>
<div class="ttc" id="astructaxi__clkgen_html_ad91864dc680e0251d1cdea31775d87ed"><div class="ttname"><a href="structaxi__clkgen.html#ad91864dc680e0251d1cdea31775d87ed">axi_clkgen::base</a></div><div class="ttdeci">uint32_t base</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.h:52</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a9050bc6570542b5d72cfbff4f2634cc8"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a9050bc6570542b5d72cfbff4f2634cc8">axi_clkgen_init</a></div><div class="ttdeci">int32_t axi_clkgen_init(struct axi_clkgen **clk, const struct axi_clkgen_init *init)</div><div class="ttdoc">axi_clkgen_init</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:524</div></div>
<div class="ttc" id="astructaxi__clkgen_html"><div class="ttname"><a href="structaxi__clkgen.html">axi_clkgen</a></div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.h:50</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935">AXI_FPGA_TECH_ULTRASCALE</a></div><div class="ttdeci">@ AXI_FPGA_TECH_ULTRASCALE</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:132</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a195c032c64bc4811c33ea245ccde317f"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a195c032c64bc4811c33ea245ccde317f">MMCM_REG_CLK_FB1</a></div><div class="ttdeci">#define MMCM_REG_CLK_FB1</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:93</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3">AXI_FPGA_FAMILY_VIRTEX</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_VIRTEX</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:140</div></div>
<div class="ttc" id="aclk__axi__clkgen_8h_html_aa7bcf7e40a61119de69814164edfd764"><div class="ttname"><a href="clk__axi__clkgen_8h.html#aa7bcf7e40a61119de69814164edfd764">axi_clkgen_get_rate</a></div><div class="ttdeci">int32_t axi_clkgen_get_rate(struct axi_clkgen *clkgen, uint32_t *rate)</div><div class="ttdoc">axi_clkgen_get_rate</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:492</div></div>
<div class="ttc" id="aclk__axi__clkgen_8h_html_a6c744c16d1444d520b4ea2d10d25107f"><div class="ttname"><a href="clk__axi__clkgen_8h.html#a6c744c16d1444d520b4ea2d10d25107f">axi_clkgen_remove</a></div><div class="ttdeci">int32_t axi_clkgen_remove(struct axi_clkgen *clkgen)</div><div class="ttdoc">axi_clkgen_remove</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:545</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b">AXI_FPGA_SPEED_2</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_2</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:151</div></div>
<div class="ttc" id="autil_8h_html_aff6165db3fa02d1c8646031870230232"><div class="ttname"><a href="util_8h.html#aff6165db3fa02d1c8646031870230232">DIV_ROUND_UP</a></div><div class="ttdeci">#define DIV_ROUND_UP(x, y)</div><div class="ttdef"><b>Definition:</b> util.h:56</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a989f2f00281a35a69f0082b1cd81889a"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a989f2f00281a35a69f0082b1cd81889a">AXI_REG_FPGA_INFO</a></div><div class="ttdeci">#define AXI_REG_FPGA_INFO</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:66</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_aedf20ea84fdfdf2f3e011ea3dbda4d0f"><div class="ttname"><a href="clk__axi__clkgen_8c.html#aedf20ea84fdfdf2f3e011ea3dbda4d0f">MMCM_REG_CLKOUT1_2</a></div><div class="ttdeci">#define MMCM_REG_CLKOUT1_2</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:92</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf">AXI_FPGA_FAMILY_ARTIX</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_ARTIX</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:138</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59">AXI_FPGA_FAMILY_UNKNOWN</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_UNKNOWN</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:137</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64">AXI_FPGA_FAMILY_ZYNQ</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_ZYNQ</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:141</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46">AXI_FPGA_SPEED_1HV</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1HV</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:149</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a2d68edbc08e498eeb886d63a22cf2e9a"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a2d68edbc08e498eeb886d63a22cf2e9a">MMCM_REG_CLK_FB2</a></div><div class="ttdeci">#define MMCM_REG_CLK_FB2</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:94</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a43ccdf6783a03cb24d13449c8b0d60b3"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a43ccdf6783a03cb24d13449c8b0d60b3">axi_clkgen_calc_params</a></div><div class="ttdeci">void axi_clkgen_calc_params(struct axi_clkgen *axi_clkgen, uint32_t fin, uint32_t fout, uint32_t *best_d, uint32_t *best_m, uint32_t *best_dout)</div><div class="ttdoc">axi_clkgen_calc_params</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:318</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3c1cec9744593908c8f2e70ec56b02c6"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3c1cec9744593908c8f2e70ec56b02c6">MMCM_REG_CLKOUT1_1</a></div><div class="ttdeci">#define MMCM_REG_CLKOUT1_1</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:91</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a6dc11e0c3a11fdae21598fa0b9f4f49b"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a6dc11e0c3a11fdae21598fa0b9f4f49b">AXI_CLKGEN_REG_RESETN</a></div><div class="ttdeci">#define AXI_CLKGEN_REG_RESETN</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:75</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_aa7bcf7e40a61119de69814164edfd764"><div class="ttname"><a href="clk__axi__clkgen_8c.html#aa7bcf7e40a61119de69814164edfd764">axi_clkgen_get_rate</a></div><div class="ttdeci">int32_t axi_clkgen_get_rate(struct axi_clkgen *clkgen, uint32_t *rate)</div><div class="ttdoc">axi_clkgen_get_rate</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:492</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a2198b83879397f425f9f3c7e65a9c0d1"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a2198b83879397f425f9f3c7e65a9c0d1">AXI_CLKGEN_RESETN</a></div><div class="ttdeci">#define AXI_CLKGEN_RESETN</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:77</div></div>
<div class="ttc" id="astructaxi__clkgen__init_html_a23c3d6f9b912dce12ce73cd23290aa26"><div class="ttname"><a href="structaxi__clkgen__init.html#a23c3d6f9b912dce12ce73cd23290aa26">axi_clkgen_init::base</a></div><div class="ttdeci">uint32_t base</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.h:58</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf">AXI_FPGA_SPEED_1</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:146</div></div>
<div class="ttc" id="astructclk_html"><div class="ttname"><a href="structclk.html">clk</a></div><div class="ttdef"><b>Definition:</b> clk.h:59</div></div>
<div class="ttc" id="aclk__axi__clkgen_8h_html_a9050bc6570542b5d72cfbff4f2634cc8"><div class="ttname"><a href="clk__axi__clkgen_8h.html#a9050bc6570542b5d72cfbff4f2634cc8">axi_clkgen_init</a></div><div class="ttdeci">int32_t axi_clkgen_init(struct axi_clkgen **clk, const struct axi_clkgen_init *init)</div><div class="ttdoc">axi_clkgen_init</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:524</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a41f68725f3dde818293567535f77e13a"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a41f68725f3dde818293567535f77e13a">MMCM_REG_FILTER1</a></div><div class="ttdeci">#define MMCM_REG_FILTER1</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:99</div></div>
<div class="ttc" id="astructaxi__clkgen__init_html_a5807299ccbcf5f4d0b8171c815cdeb2a"><div class="ttname"><a href="structaxi__clkgen__init.html#a5807299ccbcf5f4d0b8171c815cdeb2a">axi_clkgen_init::parent_rate</a></div><div class="ttdeci">uint32_t parent_rate</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.h:59</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a9ec06a09439fd379752258e7b1d3ecc6"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a9ec06a09439fd379752258e7b1d3ecc6">AXI_CLKGEN_REG_DRP_CNTRL</a></div><div class="ttdeci">#define AXI_CLKGEN_REG_DRP_CNTRL</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:82</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ace8893db471b4fceb5906296033eb474"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ace8893db471b4fceb5906296033eb474">AXI_CLKGEN_DRP_CNTRL_READ</a></div><div class="ttdeci">#define AXI_CLKGEN_DRP_CNTRL_READ</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:84</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_adcc5f6a654c86a5dd7fe1b3d580fd8d4"><div class="ttname"><a href="clk__axi__clkgen_8c.html#adcc5f6a654c86a5dd7fe1b3d580fd8d4">AXI_REG_VERSION</a></div><div class="ttdeci">#define AXI_REG_VERSION</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:61</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236">AXI_FPGA_SPEED_2LV</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_2LV</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:153</div></div>
<div class="ttc" id="aerror_8h_html"><div class="ttname"><a href="error_8h.html">error.h</a></div><div class="ttdoc">Error codes definition.</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_aa071dfb7e87c5e8077ca099c90c3e2db"><div class="ttname"><a href="clk__axi__clkgen_8c.html#aa071dfb7e87c5e8077ca099c90c3e2db">MMCM_REG_CLKOUT0_2</a></div><div class="ttdeci">#define MMCM_REG_CLKOUT0_2</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:90</div></div>
<div class="ttc" id="adelay_8h_html"><div class="ttname"><a href="delay_8h.html">delay.h</a></div><div class="ttdoc">Header file of Delay functions.</div></div>
<div class="ttc" id="aaxi__io_8h_html"><div class="ttname"><a href="axi__io_8h.html">axi_io.h</a></div><div class="ttdoc">Header file of AXI IO.</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a02c2a71854b9c335a3e256ad3e2451bf"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a02c2a71854b9c335a3e256ad3e2451bf">axi_clkgen_read</a></div><div class="ttdeci">int32_t axi_clkgen_read(struct axi_clkgen *clkgen, uint32_t reg_addr, uint32_t *reg_val)</div><div class="ttdoc">axi_clkgen_read</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:172</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a4bb30ebd66d139052d24fa9334b3e28a"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a4bb30ebd66d139052d24fa9334b3e28a">MMCM_REG_CLK_DIV</a></div><div class="ttdeci">#define MMCM_REG_CLK_DIV</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:95</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a73e227487a3028b121024ddc60a6e64a"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a73e227487a3028b121024ddc60a6e64a">AXI_REG_FPGA_VOLTAGE</a></div><div class="ttdeci">#define AXI_REG_FPGA_VOLTAGE</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:67</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ad991010ed59223cfc97acafae05ee7e8"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ad991010ed59223cfc97acafae05ee7e8">axi_clkgen_mmcm_write</a></div><div class="ttdeci">void axi_clkgen_mmcm_write(struct axi_clkgen *clkgen, uint32_t reg, uint32_t val, uint32_t mask)</div><div class="ttdoc">axi_clkgen_mmcm_write</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:217</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a8bdd45b4fdfdb75313d1f7203e70da5f"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a8bdd45b4fdfdb75313d1f7203e70da5f">MMCM_REG_LOCK3</a></div><div class="ttdeci">#define MMCM_REG_LOCK3</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:98</div></div>
<div class="ttc" id="autil_8h_html_a62fae9988b6104139e1b5188d74fee2a"><div class="ttname"><a href="util_8h.html#a62fae9988b6104139e1b5188d74fee2a">clamp</a></div><div class="ttdeci">#define clamp(val, min_val, max_val)</div><div class="ttdef"><b>Definition:</b> util.h:73</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a360e0fbae80c5a6625dc6f816b6b04cf"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a360e0fbae80c5a6625dc6f816b6b04cf">axi_clkgen_calc_clk_params</a></div><div class="ttdeci">void axi_clkgen_calc_clk_params(uint32_t divider, uint32_t *low, uint32_t *high, uint32_t *edge, uint32_t *nocount)</div><div class="ttdoc">axi_clkgen_calc_clk_params</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:386</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a2b3d76d0b493d882334e9fdcaa2dd3f4"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a2b3d76d0b493d882334e9fdcaa2dd3f4">MMCM_REG_FILTER2</a></div><div class="ttdeci">#define MMCM_REG_FILTER2</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:100</div></div>
<div class="ttc" id="aaxi__io_8h_html_ae3e6c641e97e8b0ef768d5f0c269f2fa"><div class="ttname"><a href="axi__io_8h.html#ae3e6c641e97e8b0ef768d5f0c269f2fa">axi_io_write</a></div><div class="ttdeci">int32_t axi_io_write(uint32_t base, uint32_t offset, uint32_t data)</div><div class="ttdoc">AXI IO Altera specific write function.</div><div class="ttdef"><b>Definition:</b> axi_io.c:73</div></div>
<div class="ttc" id="aerror_8h_html_aa90cac659d18e8ef6294c7ae337f6b58"><div class="ttname"><a href="error_8h.html#aa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a></div><div class="ttdeci">#define SUCCESS</div><div class="ttdef"><b>Definition:</b> error.h:52</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06">AXI_FPGA_TECH_SERIES7</a></div><div class="ttdeci">@ AXI_FPGA_TECH_SERIES7</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:131</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a40709f52f9407cd9c1b4578a85ce4346"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a40709f52f9407cd9c1b4578a85ce4346">AXI_CLKGEN_DRP_STATUS_BUSY</a></div><div class="ttdeci">#define AXI_CLKGEN_DRP_STATUS_BUSY</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:87</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ae94029aa53705d95c822204cfc084f9b"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ae94029aa53705d95c822204cfc084f9b">AXI_PCORE_VER_MAJOR</a></div><div class="ttdeci">#define AXI_PCORE_VER_MAJOR(version)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:57</div></div>
<div class="ttc" id="aclk__axi__clkgen_8h_html_ae7548d3825bf1f445bbdcd39983b96bf"><div class="ttname"><a href="clk__axi__clkgen_8h.html#ae7548d3825bf1f445bbdcd39983b96bf">axi_clkgen_set_rate</a></div><div class="ttdeci">int32_t axi_clkgen_set_rate(struct axi_clkgen *clkgen, uint32_t rate)</div><div class="ttdoc">axi_clkgen_set_rate</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:418</div></div>
<div class="ttc" id="autil_8h_html_ac39d9cef6a5e030ba8d9e11121054268"><div class="ttname"><a href="util_8h.html#ac39d9cef6a5e030ba8d9e11121054268">max</a></div><div class="ttdeci">#define max(x, y)</div><div class="ttdef"><b>Definition:</b> util.h:68</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a5eac7d34b88d41ee4731e92cb6a4e09b"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a5eac7d34b88d41ee4731e92cb6a4e09b">AXI_CLKGEN_MMCM_RESETN</a></div><div class="ttdeci">#define AXI_CLKGEN_MMCM_RESETN</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:76</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_aad43b30917fce3df6e66e58837a5e04d"><div class="ttname"><a href="clk__axi__clkgen_8c.html#aad43b30917fce3df6e66e58837a5e04d">AXI_INFO_FPGA_TECH</a></div><div class="ttdeci">#define AXI_INFO_FPGA_TECH(info)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:69</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a></div><div class="ttdeci">axi_fpga_speed_grade</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:144</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a8497aca4e52a53c0eeb7d3d3b40ac9c9"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a8497aca4e52a53c0eeb7d3d3b40ac9c9">AXI_CLKGEN_STATUS</a></div><div class="ttdeci">#define AXI_CLKGEN_STATUS</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:80</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_adc260041fa57c0eb80c7aece973aeacf"><div class="ttname"><a href="clk__axi__clkgen_8c.html#adc260041fa57c0eb80c7aece973aeacf">AXI_CLKGEN_DRP_CNTRL_SEL</a></div><div class="ttdeci">#define AXI_CLKGEN_DRP_CNTRL_SEL</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:83</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f">AXI_FPGA_TECH_ULTRASCALE_PLUS</a></div><div class="ttdeci">@ AXI_FPGA_TECH_ULTRASCALE_PLUS</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:133</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a6c744c16d1444d520b4ea2d10d25107f"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a6c744c16d1444d520b4ea2d10d25107f">axi_clkgen_remove</a></div><div class="ttdeci">int32_t axi_clkgen_remove(struct axi_clkgen *clkgen)</div><div class="ttdoc">axi_clkgen_remove</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:545</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a7c395307d4de5e4bef9653e968ce0be6"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a7c395307d4de5e4bef9653e968ce0be6">MMCM_REG_LOCK1</a></div><div class="ttdeci">#define MMCM_REG_LOCK1</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:96</div></div>
<div class="ttc" id="autil_8h_html"><div class="ttname"><a href="util_8h.html">util.h</a></div><div class="ttdoc">Implementation of utility functions.</div></div>
<div class="ttc" id="aerror_8h_html_a6d58f9ac447476b4e084d7ca383f5183"><div class="ttname"><a href="error_8h.html#a6d58f9ac447476b4e084d7ca383f5183">FAILURE</a></div><div class="ttdeci">#define FAILURE</div><div class="ttdef"><b>Definition:</b> error.h:56</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a5f568c785ef1db8e4bceae45d9817350"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a5f568c785ef1db8e4bceae45d9817350">axi_clkgen_write</a></div><div class="ttdeci">int32_t axi_clkgen_write(struct axi_clkgen *clkgen, uint32_t reg_addr, uint32_t reg_val)</div><div class="ttdoc">axi_clkgen_write</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:160</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a9fe59212c2e3fd952e0720594cf5ebce"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a></div><div class="ttdeci">axi_fpga_family</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:136</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c">AXI_FPGA_SPEED_1L</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1L</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:147</div></div>
<div class="ttc" id="aaxi__io_8h_html_aa5bf817a01a23307a589f29c33a48b91"><div class="ttname"><a href="axi__io_8h.html#aa5bf817a01a23307a589f29c33a48b91">axi_io_read</a></div><div class="ttdeci">int32_t axi_io_read(uint32_t base, uint32_t offset, uint32_t *data)</div><div class="ttdoc">AXI IO Altera specific read function.</div><div class="ttdef"><b>Definition:</b> axi_io.c:59</div></div>
<div class="ttc" id="autil_8h_html_a2cab5aa79f9ded5cf0bde3f0e1e91ecf"><div class="ttname"><a href="util_8h.html#a2cab5aa79f9ded5cf0bde3f0e1e91ecf">DIV_ROUND_CLOSEST</a></div><div class="ttdeci">#define DIV_ROUND_CLOSEST(x, y)</div><div class="ttdef"><b>Definition:</b> util.h:58</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_afa4e78d84b3c3d6609246dc2b2e29f53"><div class="ttname"><a href="clk__axi__clkgen_8c.html#afa4e78d84b3c3d6609246dc2b2e29f53">AXI_INFO_FPGA_FAMILY</a></div><div class="ttdeci">#define AXI_INFO_FPGA_FAMILY(info)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:70</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314">AXI_FPGA_SPEED_1LV</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1LV</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:150</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_abc2af438940b59ecf45110e78d0fad0b"><div class="ttname"><a href="clk__axi__clkgen_8c.html#abc2af438940b59ecf45110e78d0fad0b">AXI_INFO_FPGA_VOLTAGE</a></div><div class="ttdeci">#define AXI_INFO_FPGA_VOLTAGE(val)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:73</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a5bd184041bc9dcf6882af985883fa698"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a5bd184041bc9dcf6882af985883fa698">AXI_INFO_FPGA_SPEED_GRADE</a></div><div class="ttdeci">#define AXI_INFO_FPGA_SPEED_GRADE(info)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:71</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
