# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../bjq3.srcs/sources_1/ip/mux_0/sources_1/new/mux.v" \
"../../../../bjq3.srcs/sources_1/ip/mux_0/sim/mux_0.v" \
"../../../../bjq3.srcs/sources_1/new/bjq.v" \
"../../../../bjq3.srcs/sim_1/new/sim_bjq.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
