Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Thu Dec  5 00:51:07 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 1.97925%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/vcnt_84__i2/SR   vgaCont/vcnt_84__i3/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_84__i4/SR   vgaCont/vcnt_84__i5/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_84__i6/SR   vgaCont/vcnt_84__i7/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_84__i8/SR   vgaCont/vcnt_84__i9/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_85__i1/SR   vgaCont/hcnt_85__i2/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_85__i3/SR   vgaCont/hcnt_85__i4/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_85__i5/SR   vgaCont/hcnt_85__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_85__i7/SR   vgaCont/hcnt_85__i8/SR}                           
                                        |           No arrival time
vgaCont/hcnt_85__i9/SR                  |           No arrival time
{vgaCont/vcnt_84__i0/SR   vgaCont/vcnt_84__i1/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        11
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
frame_switch                            |                     input
b[2]                                    |                    output
b[0]                                    |                    output
b[3]                                    |                    output
b[1]                                    |                    output
blank_b                                 |                    output
vsync                                   |                    output
hsync                                   |                    output
vgaclk                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "vgaclk_c"
=======================
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          14.632 ns |         68.343 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vgaCont/vcnt_84__i8/SP   vgaCont/vcnt_84__i9/SP}              
                                         |   25.169 ns 
{vgaCont/vcnt_84__i6/SP   vgaCont/vcnt_84__i7/SP}              
                                         |   25.169 ns 
vgaCont/vcnt_84__i0/D                    |   25.962 ns 
vgaCont/vcnt_84__i4/D                    |   25.962 ns 
vgaCont/vcnt_84__i2/D                    |   25.962 ns 
vgaCont/vcnt_84__i1/D                    |   26.015 ns 
vgaCont/vcnt_84__i5/D                    |   26.015 ns 
vgaCont/vcnt_84__i3/D                    |   26.015 ns 
vgaCont/hcnt_85__i9/D                    |   26.121 ns 
vgaCont/hcnt_85__i7/D                    |   26.121 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_85__i0/Q  (SLICE_R12C13C)
Path End         : {vgaCont/vcnt_84__i8/SP   vgaCont/vcnt_84__i9/SP}  (SLICE_R17C16B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : -1.626 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 25.168 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           7.098                 12.601  12      
vgaCont/hcnt_85__i0/CK                                       CLOCK PIN           0.000                 12.601  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_85__i0/CK->vgaCont/hcnt_85__i0/Q
                                          SLICE_R12C13C      CLK_TO_Q1_DELAY     1.388                 13.989  38      
vgaCont/cross_product[2]                                     NET DELAY           2.736                 16.725  38      
vgaCont/i6_4_lut/B->vgaCont/i6_4_lut/Z    SLICE_R12C13C      A0_TO_F0_DELAY      0.449                 17.174  1       
vgaCont/n15                                                  NET DELAY           2.168                 19.342  1       
vgaCont/i20171_4_lut/A->vgaCont/i20171_4_lut/Z
                                          SLICE_R12C13A      D1_TO_F1_DELAY      0.449                 19.791  15      
vgaCont/n19                                                  NET DELAY           5.618                 25.409  15      
{vgaCont/vcnt_84__i8/SP   vgaCont/vcnt_84__i9/SP}
                                                             ENDPOINT            0.000                 25.409  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 50.775  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN           0.000                 50.775  1       
                                                             Uncertainty      -(0.000)                 50.775  
                                                             Setup time       -(0.198)                 50.577  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.577  
Arrival Time                                                                                        -(25.408)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.168  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_85__i0/Q  (SLICE_R12C13C)
Path End         : {vgaCont/vcnt_84__i6/SP   vgaCont/vcnt_84__i7/SP}  (SLICE_R17C16A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : -1.626 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 25.168 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           7.098                 12.601  12      
vgaCont/hcnt_85__i0/CK                                       CLOCK PIN           0.000                 12.601  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_85__i0/CK->vgaCont/hcnt_85__i0/Q
                                          SLICE_R12C13C      CLK_TO_Q1_DELAY     1.388                 13.989  38      
vgaCont/cross_product[2]                                     NET DELAY           2.736                 16.725  38      
vgaCont/i6_4_lut/B->vgaCont/i6_4_lut/Z    SLICE_R12C13C      A0_TO_F0_DELAY      0.449                 17.174  1       
vgaCont/n15                                                  NET DELAY           2.168                 19.342  1       
vgaCont/i20171_4_lut/A->vgaCont/i20171_4_lut/Z
                                          SLICE_R12C13A      D1_TO_F1_DELAY      0.449                 19.791  15      
vgaCont/n19                                                  NET DELAY           5.618                 25.409  15      
{vgaCont/vcnt_84__i6/SP   vgaCont/vcnt_84__i7/SP}
                                                             ENDPOINT            0.000                 25.409  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 50.775  12      
{vgaCont/vcnt_84__i6/CK   vgaCont/vcnt_84__i7/CK}
                                                             CLOCK PIN           0.000                 50.775  1       
                                                             Uncertainty      -(0.000)                 50.775  
                                                             Setup time       -(0.198)                 50.577  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.577  
Arrival Time                                                                                        -(25.408)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.168  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i8/Q  (SLICE_R17C16B)
Path End         : vgaCont/vcnt_84__i0/D  (SLICE_R17C15C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 25.961 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 10.975  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN           0.000                 10.975  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_84__i8/CK->vgaCont/vcnt_84__i8/Q
                                          SLICE_R17C16B      CLK_TO_Q0_DELAY     1.388                 12.363  6       
vgaCont/y[8]                                                 NET DELAY           4.058                 16.421  6       
i1_2_lut_adj_51/B->i1_2_lut_adj_51/Z      SLICE_R14C18B      D0_TO_F0_DELAY      0.449                 16.870  3       
vgaCont/n12744                                               NET DELAY           3.741                 20.611  3       
vgaCont/i1_4_lut_adj_11/B->vgaCont/i1_4_lut_adj_11/Z
                                          SLICE_R16C16A      A1_TO_F1_DELAY      0.449                 21.060  10      
vgaCont/n19_adj_20211                                        NET DELAY           3.080                 24.140  10      
vgaCont/i9799_2_lut/B->vgaCont/i9799_2_lut/Z
                                          SLICE_R17C15C      B0_TO_F0_DELAY      0.476                 24.616  1       
vgaCont/n46[0]                                               NET DELAY           0.000                 24.616  1       
vgaCont/vcnt_84__i0/D                                        ENDPOINT            0.000                 24.616  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 50.775  12      
{vgaCont/vcnt_84__i0/CK   vgaCont/vcnt_84__i1/CK}
                                                             CLOCK PIN           0.000                 50.775  1       
                                                             Uncertainty      -(0.000)                 50.775  
                                                             Setup time       -(0.198)                 50.577  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.577  
Arrival Time                                                                                        -(24.615)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.961  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i8/Q  (SLICE_R17C16B)
Path End         : vgaCont/vcnt_84__i4/D  (SLICE_R17C15B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 25.961 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 10.975  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN           0.000                 10.975  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_84__i8/CK->vgaCont/vcnt_84__i8/Q
                                          SLICE_R17C16B      CLK_TO_Q0_DELAY     1.388                 12.363  6       
vgaCont/y[8]                                                 NET DELAY           4.058                 16.421  6       
i1_2_lut_adj_51/B->i1_2_lut_adj_51/Z      SLICE_R14C18B      D0_TO_F0_DELAY      0.449                 16.870  3       
vgaCont/n12744                                               NET DELAY           3.741                 20.611  3       
vgaCont/i1_4_lut_adj_11/B->vgaCont/i1_4_lut_adj_11/Z
                                          SLICE_R16C16A      A1_TO_F1_DELAY      0.449                 21.060  10      
vgaCont/n19_adj_20211                                        NET DELAY           3.080                 24.140  10      
vgaCont/i9850_2_lut/B->vgaCont/i9850_2_lut/Z
                                          SLICE_R17C15B      B0_TO_F0_DELAY      0.476                 24.616  1       
vgaCont/n46[4]                                               NET DELAY           0.000                 24.616  1       
vgaCont/vcnt_84__i4/D                                        ENDPOINT            0.000                 24.616  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 50.775  12      
{vgaCont/vcnt_84__i4/CK   vgaCont/vcnt_84__i5/CK}
                                                             CLOCK PIN           0.000                 50.775  1       
                                                             Uncertainty      -(0.000)                 50.775  
                                                             Setup time       -(0.198)                 50.577  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.577  
Arrival Time                                                                                        -(24.615)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.961  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i8/Q  (SLICE_R17C16B)
Path End         : vgaCont/vcnt_84__i2/D  (SLICE_R17C15D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 25.961 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 10.975  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN           0.000                 10.975  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_84__i8/CK->vgaCont/vcnt_84__i8/Q
                                          SLICE_R17C16B      CLK_TO_Q0_DELAY     1.388                 12.363  6       
vgaCont/y[8]                                                 NET DELAY           4.058                 16.421  6       
i1_2_lut_adj_51/B->i1_2_lut_adj_51/Z      SLICE_R14C18B      D0_TO_F0_DELAY      0.449                 16.870  3       
vgaCont/n12744                                               NET DELAY           3.741                 20.611  3       
vgaCont/i1_4_lut_adj_11/B->vgaCont/i1_4_lut_adj_11/Z
                                          SLICE_R16C16A      A1_TO_F1_DELAY      0.449                 21.060  10      
vgaCont/n19_adj_20211                                        NET DELAY           3.080                 24.140  10      
vgaCont/i9848_2_lut/B->vgaCont/i9848_2_lut/Z
                                          SLICE_R17C15D      B0_TO_F0_DELAY      0.476                 24.616  1       
vgaCont/n46[2]                                               NET DELAY           0.000                 24.616  1       
vgaCont/vcnt_84__i2/D                                        ENDPOINT            0.000                 24.616  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 50.775  12      
{vgaCont/vcnt_84__i2/CK   vgaCont/vcnt_84__i3/CK}
                                                             CLOCK PIN           0.000                 50.775  1       
                                                             Uncertainty      -(0.000)                 50.775  
                                                             Setup time       -(0.198)                 50.577  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.577  
Arrival Time                                                                                        -(24.615)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.961  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i8/Q  (SLICE_R17C16B)
Path End         : vgaCont/vcnt_84__i1/D  (SLICE_R17C15C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 26.014 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 10.975  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN           0.000                 10.975  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_84__i8/CK->vgaCont/vcnt_84__i8/Q
                                          SLICE_R17C16B      CLK_TO_Q0_DELAY     1.388                 12.363  6       
vgaCont/y[8]                                                 NET DELAY           4.058                 16.421  6       
i1_2_lut_adj_51/B->i1_2_lut_adj_51/Z      SLICE_R14C18B      D0_TO_F0_DELAY      0.449                 16.870  3       
vgaCont/n12744                                               NET DELAY           3.741                 20.611  3       
vgaCont/i1_4_lut_adj_11/B->vgaCont/i1_4_lut_adj_11/Z
                                          SLICE_R16C16A      A1_TO_F1_DELAY      0.449                 21.060  10      
vgaCont/n19_adj_20211                                        NET DELAY           3.027                 24.087  10      
vgaCont/i9847_2_lut/B->vgaCont/i9847_2_lut/Z
                                          SLICE_R17C15C      C1_TO_F1_DELAY      0.476                 24.563  1       
vgaCont/n46[1]                                               NET DELAY           0.000                 24.563  1       
vgaCont/vcnt_84__i1/D                                        ENDPOINT            0.000                 24.563  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 50.775  12      
{vgaCont/vcnt_84__i0/CK   vgaCont/vcnt_84__i1/CK}
                                                             CLOCK PIN           0.000                 50.775  1       
                                                             Uncertainty      -(0.000)                 50.775  
                                                             Setup time       -(0.198)                 50.577  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.577  
Arrival Time                                                                                        -(24.562)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.014  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i8/Q  (SLICE_R17C16B)
Path End         : vgaCont/vcnt_84__i5/D  (SLICE_R17C15B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 26.014 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 10.975  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN           0.000                 10.975  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_84__i8/CK->vgaCont/vcnt_84__i8/Q
                                          SLICE_R17C16B      CLK_TO_Q0_DELAY     1.388                 12.363  6       
vgaCont/y[8]                                                 NET DELAY           4.058                 16.421  6       
i1_2_lut_adj_51/B->i1_2_lut_adj_51/Z      SLICE_R14C18B      D0_TO_F0_DELAY      0.449                 16.870  3       
vgaCont/n12744                                               NET DELAY           3.741                 20.611  3       
vgaCont/i1_4_lut_adj_11/B->vgaCont/i1_4_lut_adj_11/Z
                                          SLICE_R16C16A      A1_TO_F1_DELAY      0.449                 21.060  10      
vgaCont/n19_adj_20211                                        NET DELAY           3.027                 24.087  10      
vgaCont/i9851_2_lut/B->vgaCont/i9851_2_lut/Z
                                          SLICE_R17C15B      C1_TO_F1_DELAY      0.476                 24.563  1       
vgaCont/n46[5]                                               NET DELAY           0.000                 24.563  1       
vgaCont/vcnt_84__i5/D                                        ENDPOINT            0.000                 24.563  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 50.775  12      
{vgaCont/vcnt_84__i4/CK   vgaCont/vcnt_84__i5/CK}
                                                             CLOCK PIN           0.000                 50.775  1       
                                                             Uncertainty      -(0.000)                 50.775  
                                                             Setup time       -(0.198)                 50.577  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.577  
Arrival Time                                                                                        -(24.562)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.014  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i8/Q  (SLICE_R17C16B)
Path End         : vgaCont/vcnt_84__i3/D  (SLICE_R17C15D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 26.014 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 10.975  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN           0.000                 10.975  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_84__i8/CK->vgaCont/vcnt_84__i8/Q
                                          SLICE_R17C16B      CLK_TO_Q0_DELAY     1.388                 12.363  6       
vgaCont/y[8]                                                 NET DELAY           4.058                 16.421  6       
i1_2_lut_adj_51/B->i1_2_lut_adj_51/Z      SLICE_R14C18B      D0_TO_F0_DELAY      0.449                 16.870  3       
vgaCont/n12744                                               NET DELAY           3.741                 20.611  3       
vgaCont/i1_4_lut_adj_11/B->vgaCont/i1_4_lut_adj_11/Z
                                          SLICE_R16C16A      A1_TO_F1_DELAY      0.449                 21.060  10      
vgaCont/n19_adj_20211                                        NET DELAY           3.027                 24.087  10      
vgaCont/i9849_2_lut/B->vgaCont/i9849_2_lut/Z
                                          SLICE_R17C15D      C1_TO_F1_DELAY      0.476                 24.563  1       
vgaCont/n46[3]                                               NET DELAY           0.000                 24.563  1       
vgaCont/vcnt_84__i3/D                                        ENDPOINT            0.000                 24.563  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.472                 50.775  12      
{vgaCont/vcnt_84__i2/CK   vgaCont/vcnt_84__i3/CK}
                                                             CLOCK PIN           0.000                 50.775  1       
                                                             Uncertainty      -(0.000)                 50.775  
                                                             Setup time       -(0.198)                 50.577  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.577  
Arrival Time                                                                                        -(24.562)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.014  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_85__i0/Q  (SLICE_R12C13C)
Path End         : vgaCont/hcnt_85__i9/D  (SLICE_R11C15C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 26.120 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           7.098                 12.601  12      
vgaCont/hcnt_85__i0/CK                                       CLOCK PIN           0.000                 12.601  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_85__i0/CK->vgaCont/hcnt_85__i0/Q
                                          SLICE_R12C13C      CLK_TO_Q1_DELAY     1.388                 13.989  38      
vgaCont/cross_product[2]                                     NET DELAY           2.736                 16.725  38      
vgaCont/i6_4_lut/B->vgaCont/i6_4_lut/Z    SLICE_R12C13C      A0_TO_F0_DELAY      0.449                 17.174  1       
vgaCont/n15                                                  NET DELAY           2.168                 19.342  1       
vgaCont/i20171_4_lut/A->vgaCont/i20171_4_lut/Z
                                          SLICE_R12C13A      D1_TO_F1_DELAY      0.449                 19.791  15      
vgaCont/n19                                                  NET DELAY           4.111                 23.902  15      
vgaCont/i9864_2_lut/B->vgaCont/i9864_2_lut/Z
                                          SLICE_R11C15C      B0_TO_F0_DELAY      0.476                 24.378  1       
vgaCont/x_9__N_1[9]                                          NET DELAY           0.000                 24.378  1       
vgaCont/hcnt_85__i9/D                                        ENDPOINT            0.000                 24.378  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.393                 50.696  12      
vgaCont/hcnt_85__i9/CK                                       CLOCK PIN           0.000                 50.696  1       
                                                             Uncertainty      -(0.000)                 50.696  
                                                             Setup time       -(0.198)                 50.498  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.498  
Arrival Time                                                                                        -(24.377)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.120  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_85__i0/Q  (SLICE_R12C13C)
Path End         : vgaCont/hcnt_85__i7/D  (SLICE_R11C15D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 26.120 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  12      
vgaCont/vgaclk_c                                             NET DELAY           7.098                 12.601  12      
vgaCont/hcnt_85__i0/CK                                       CLOCK PIN           0.000                 12.601  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_85__i0/CK->vgaCont/hcnt_85__i0/Q
                                          SLICE_R12C13C      CLK_TO_Q1_DELAY     1.388                 13.989  38      
vgaCont/cross_product[2]                                     NET DELAY           2.736                 16.725  38      
vgaCont/i6_4_lut/B->vgaCont/i6_4_lut/Z    SLICE_R12C13C      A0_TO_F0_DELAY      0.449                 17.174  1       
vgaCont/n15                                                  NET DELAY           2.168                 19.342  1       
vgaCont/i20171_4_lut/A->vgaCont/i20171_4_lut/Z
                                          SLICE_R12C13A      D1_TO_F1_DELAY      0.449                 19.791  15      
vgaCont/n19                                                  NET DELAY           4.111                 23.902  15      
vgaCont/i9862_2_lut/B->vgaCont/i9862_2_lut/Z
                                          SLICE_R11C15D      B0_TO_F0_DELAY      0.476                 24.378  1       
vgaCont/x_9__N_1[7]                                          NET DELAY           0.000                 24.378  1       
vgaCont/hcnt_85__i7/D                                        ENDPOINT            0.000                 24.378  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  12      
vgaCont/vgaclk_c                                             NET DELAY           5.393                 50.696  12      
{vgaCont/hcnt_85__i7/CK   vgaCont/hcnt_85__i8/CK}
                                                             CLOCK PIN           0.000                 50.696  1       
                                                             Uncertainty      -(0.000)                 50.696  
                                                             Setup time       -(0.198)                 50.498  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.498  
Arrival Time                                                                                        -(24.377)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.120  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/hcnt_85__i0/D                    |    2.520 ns 
vgaCont/hcnt_85__i6/D                    |    3.025 ns 
vgaCont/hcnt_85__i5/D                    |    3.054 ns 
vgaCont/hcnt_85__i4/D                    |    3.113 ns 
vgaCont/hcnt_85__i1/D                    |    3.113 ns 
vgaCont/vcnt_84__i8/D                    |    3.113 ns 
vgaCont/vcnt_84__i9/D                    |    3.113 ns 
vgaCont/vcnt_84__i4/D                    |    3.113 ns 
vgaCont/vcnt_84__i5/D                    |    3.113 ns 
vgaCont/vcnt_84__i3/D                    |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_85__i1/Q  (SLICE_R11C13B)
Path End         : vgaCont/hcnt_85__i0/D  (SLICE_R12C13C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.623 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.520 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.358                  6.510  12      
{vgaCont/hcnt_85__i1/CK   vgaCont/hcnt_85__i2/CK}
                                                             CLOCK PIN        0.000                  6.510  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_85__i1/CK->vgaCont/hcnt_85__i1/Q
                                          SLICE_R11C13B      CLK_TO_Q0_DELAY  0.779                  7.289  7       
vgaCont/x[1]                                                 NET DELAY        0.912                  8.201  7       
vgaCont/i20171_4_lut/D->vgaCont/i20171_4_lut/Z
                                          SLICE_R12C13A      B1_TO_F1_DELAY   0.266                  8.467  15      
vgaCont/n19                                                  NET DELAY        0.934                  9.401  15      
vgaCont/i9802_2_lut/B->vgaCont/i9802_2_lut/Z
                                          SLICE_R12C13C      D1_TO_F1_DELAY   0.252                  9.653  1       
vgaCont/x_9__N_1[0]                                          NET DELAY        0.000                  9.653  1       
vgaCont/hcnt_85__i0/D                                        ENDPOINT         0.000                  9.653  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.981                  7.133  12      
vgaCont/hcnt_85__i0/CK                                       CLOCK PIN        0.000                  7.133  1       
                                                             Uncertainty      0.000                  7.133  
                                                             Hold time        0.000                  7.133  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.133  
Arrival Time                                                                                         9.653  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 2.520  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_85__i1/Q  (SLICE_R11C13B)
Path End         : vgaCont/hcnt_85__i6/D  (SLICE_R12C14B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 60.9% (route), 39.1% (logic)
Clock Skew       : 0.289 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.025 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.358                  6.510  12      
{vgaCont/hcnt_85__i1/CK   vgaCont/hcnt_85__i2/CK}
                                                             CLOCK PIN        0.000                  6.510  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_85__i1/CK->vgaCont/hcnt_85__i1/Q
                                          SLICE_R11C13B      CLK_TO_Q0_DELAY  0.779                  7.289  7       
vgaCont/x[1]                                                 NET DELAY        0.912                  8.201  7       
vgaCont/i20171_4_lut/D->vgaCont/i20171_4_lut/Z
                                          SLICE_R12C13A      B1_TO_F1_DELAY   0.266                  8.467  15      
vgaCont/n19                                                  NET DELAY        1.105                  9.572  15      
vgaCont/i9861_2_lut/B->vgaCont/i9861_2_lut/Z
                                          SLICE_R12C14B      C1_TO_F1_DELAY   0.252                  9.824  1       
vgaCont/x_9__N_1[6]                                          NET DELAY        0.000                  9.824  1       
vgaCont/hcnt_85__i6/D                                        ENDPOINT         0.000                  9.824  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.647                  6.799  12      
{vgaCont/hcnt_85__i5/CK   vgaCont/hcnt_85__i6/CK}
                                                             CLOCK PIN        0.000                  6.799  1       
                                                             Uncertainty      0.000                  6.799  
                                                             Hold time        0.000                  6.799  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.799  
Arrival Time                                                                                         9.824  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.025  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_85__i1/Q  (SLICE_R11C13B)
Path End         : vgaCont/hcnt_85__i5/D  (SLICE_R12C14B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 61.2% (route), 38.8% (logic)
Clock Skew       : 0.289 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.054 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.358                  6.510  12      
{vgaCont/hcnt_85__i1/CK   vgaCont/hcnt_85__i2/CK}
                                                             CLOCK PIN        0.000                  6.510  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_85__i1/CK->vgaCont/hcnt_85__i1/Q
                                          SLICE_R11C13B      CLK_TO_Q0_DELAY  0.779                  7.289  7       
vgaCont/x[1]                                                 NET DELAY        0.912                  8.201  7       
vgaCont/i20171_4_lut/D->vgaCont/i20171_4_lut/Z
                                          SLICE_R12C13A      B1_TO_F1_DELAY   0.266                  8.467  15      
vgaCont/n19                                                  NET DELAY        1.134                  9.601  15      
vgaCont/i9860_2_lut/B->vgaCont/i9860_2_lut/Z
                                          SLICE_R12C14B      B0_TO_F0_DELAY   0.252                  9.853  1       
vgaCont/x_9__N_1[5]                                          NET DELAY        0.000                  9.853  1       
vgaCont/hcnt_85__i5/D                                        ENDPOINT         0.000                  9.853  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.647                  6.799  12      
{vgaCont/hcnt_85__i5/CK   vgaCont/hcnt_85__i6/CK}
                                                             CLOCK PIN        0.000                  6.799  1       
                                                             Uncertainty      0.000                  6.799  
                                                             Hold time        0.000                  6.799  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.799  
Arrival Time                                                                                         9.853  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.054  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_85__i4/Q  (SLICE_R11C13A)
Path End         : vgaCont/hcnt_85__i4/D  (SLICE_R11C13A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.358                  6.510  12      
{vgaCont/hcnt_85__i3/CK   vgaCont/hcnt_85__i4/CK}
                                                             CLOCK PIN        0.000                  6.510  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_85__i4/CK->vgaCont/hcnt_85__i4/Q
                                          SLICE_R11C13A      CLK_TO_Q1_DELAY  0.779                  7.289  10      
vgaCont/x[4]                                                 NET DELAY        0.882                  8.171  10      
vgaCont/hcnt_85_add_4_5/C1->vgaCont/hcnt_85_add_4_5/S1
                                          SLICE_R11C14C      C1_TO_F1_DELAY   0.266                  8.437  1       
vgaCont/n45[4]                                               NET DELAY        0.934                  9.371  1       
vgaCont/i9859_2_lut/A->vgaCont/i9859_2_lut/Z
                                          SLICE_R11C13A      D1_TO_F1_DELAY   0.252                  9.623  1       
vgaCont/x_9__N_1[4]                                          NET DELAY        0.000                  9.623  1       
vgaCont/hcnt_85__i4/D                                        ENDPOINT         0.000                  9.623  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.358                  6.510  12      
{vgaCont/hcnt_85__i3/CK   vgaCont/hcnt_85__i4/CK}
                                                             CLOCK PIN        0.000                  6.510  1       
                                                             Uncertainty      0.000                  6.510  
                                                             Hold time        0.000                  6.510  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.510  
Arrival Time                                                                                         9.623  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_85__i1/Q  (SLICE_R11C13B)
Path End         : vgaCont/hcnt_85__i1/D  (SLICE_R11C13B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.358                  6.510  12      
{vgaCont/hcnt_85__i1/CK   vgaCont/hcnt_85__i2/CK}
                                                             CLOCK PIN        0.000                  6.510  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_85__i1/CK->vgaCont/hcnt_85__i1/Q
                                          SLICE_R11C13B      CLK_TO_Q0_DELAY  0.779                  7.289  7       
vgaCont/x[1]                                                 NET DELAY        0.882                  8.171  7       
vgaCont/hcnt_85_add_4_3/C0->vgaCont/hcnt_85_add_4_3/S0
                                          SLICE_R11C14B      C0_TO_F0_DELAY   0.266                  8.437  1       
vgaCont/n45[1]                                               NET DELAY        0.934                  9.371  1       
vgaCont/i9856_2_lut/A->vgaCont/i9856_2_lut/Z
                                          SLICE_R11C13B      D0_TO_F0_DELAY   0.252                  9.623  1       
vgaCont/x_9__N_1[1]                                          NET DELAY        0.000                  9.623  1       
vgaCont/hcnt_85__i1/D                                        ENDPOINT         0.000                  9.623  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.358                  6.510  12      
{vgaCont/hcnt_85__i1/CK   vgaCont/hcnt_85__i2/CK}
                                                             CLOCK PIN        0.000                  6.510  1       
                                                             Uncertainty      0.000                  6.510  
                                                             Hold time        0.000                  6.510  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.510  
Arrival Time                                                                                         9.623  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i8/Q  (SLICE_R17C16B)
Path End         : vgaCont/vcnt_84__i8/D  (SLICE_R17C16B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN        0.000                  6.221  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_84__i8/CK->vgaCont/vcnt_84__i8/Q
                                          SLICE_R17C16B      CLK_TO_Q0_DELAY  0.779                  7.000  6       
vgaCont/y[8]                                                 NET DELAY        0.882                  7.882  6       
vgaCont/vcnt_84_add_4_9/C1->vgaCont/vcnt_84_add_4_9/S1
                                          SLICE_R18C16A      C1_TO_F1_DELAY   0.266                  8.148  1       
vgaCont/n35[8]                                               NET DELAY        0.934                  9.082  1       
vgaCont/i9854_2_lut/A->vgaCont/i9854_2_lut/Z
                                          SLICE_R17C16B      D0_TO_F0_DELAY   0.252                  9.334  1       
vgaCont/n46[8]                                               NET DELAY        0.000                  9.334  1       
vgaCont/vcnt_84__i8/D                                        ENDPOINT         0.000                  9.334  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN        0.000                  6.221  1       
                                                             Uncertainty      0.000                  6.221  
                                                             Hold time        0.000                  6.221  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.221  
Arrival Time                                                                                         9.334  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i9/Q  (SLICE_R17C16B)
Path End         : vgaCont/vcnt_84__i9/D  (SLICE_R17C16B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN        0.000                  6.221  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_84__i9/CK->vgaCont/vcnt_84__i9/Q
                                          SLICE_R17C16B      CLK_TO_Q1_DELAY  0.779                  7.000  11      
vgaCont/y[9]                                                 NET DELAY        0.882                  7.882  11      
vgaCont/vcnt_84_add_4_11/C0->vgaCont/vcnt_84_add_4_11/S0
                                          SLICE_R18C16B      C0_TO_F0_DELAY   0.266                  8.148  1       
vgaCont/n35[9]                                               NET DELAY        0.934                  9.082  1       
vgaCont/i9855_2_lut/A->vgaCont/i9855_2_lut/Z
                                          SLICE_R17C16B      D1_TO_F1_DELAY   0.252                  9.334  1       
vgaCont/n46[9]                                               NET DELAY        0.000                  9.334  1       
vgaCont/vcnt_84__i9/D                                        ENDPOINT         0.000                  9.334  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i8/CK   vgaCont/vcnt_84__i9/CK}
                                                             CLOCK PIN        0.000                  6.221  1       
                                                             Uncertainty      0.000                  6.221  
                                                             Hold time        0.000                  6.221  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.221  
Arrival Time                                                                                         9.334  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i4/Q  (SLICE_R17C15B)
Path End         : vgaCont/vcnt_84__i4/D  (SLICE_R17C15B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i4/CK   vgaCont/vcnt_84__i5/CK}
                                                             CLOCK PIN        0.000                  6.221  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_84__i4/CK->vgaCont/vcnt_84__i4/Q
                                          SLICE_R17C15B      CLK_TO_Q0_DELAY  0.779                  7.000  13      
vgaCont/y[4]                                                 NET DELAY        0.882                  7.882  13      
vgaCont/vcnt_84_add_4_5/C1->vgaCont/vcnt_84_add_4_5/S1
                                          SLICE_R18C15C      C1_TO_F1_DELAY   0.266                  8.148  1       
vgaCont/n35[4]                                               NET DELAY        0.934                  9.082  1       
vgaCont/i9850_2_lut/A->vgaCont/i9850_2_lut/Z
                                          SLICE_R17C15B      D0_TO_F0_DELAY   0.252                  9.334  1       
vgaCont/n46[4]                                               NET DELAY        0.000                  9.334  1       
vgaCont/vcnt_84__i4/D                                        ENDPOINT         0.000                  9.334  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i4/CK   vgaCont/vcnt_84__i5/CK}
                                                             CLOCK PIN        0.000                  6.221  1       
                                                             Uncertainty      0.000                  6.221  
                                                             Hold time        0.000                  6.221  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.221  
Arrival Time                                                                                         9.334  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i5/Q  (SLICE_R17C15B)
Path End         : vgaCont/vcnt_84__i5/D  (SLICE_R17C15B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i4/CK   vgaCont/vcnt_84__i5/CK}
                                                             CLOCK PIN        0.000                  6.221  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_84__i5/CK->vgaCont/vcnt_84__i5/Q
                                          SLICE_R17C15B      CLK_TO_Q1_DELAY  0.779                  7.000  14      
vgaCont/y[5]                                                 NET DELAY        0.882                  7.882  14      
vgaCont/vcnt_84_add_4_7/C0->vgaCont/vcnt_84_add_4_7/S0
                                          SLICE_R18C15D      C0_TO_F0_DELAY   0.266                  8.148  1       
vgaCont/n35[5]                                               NET DELAY        0.934                  9.082  1       
vgaCont/i9851_2_lut/A->vgaCont/i9851_2_lut/Z
                                          SLICE_R17C15B      D1_TO_F1_DELAY   0.252                  9.334  1       
vgaCont/n46[5]                                               NET DELAY        0.000                  9.334  1       
vgaCont/vcnt_84__i5/D                                        ENDPOINT         0.000                  9.334  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i4/CK   vgaCont/vcnt_84__i5/CK}
                                                             CLOCK PIN        0.000                  6.221  1       
                                                             Uncertainty      0.000                  6.221  
                                                             Hold time        0.000                  6.221  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.221  
Arrival Time                                                                                         9.334  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_84__i3/Q  (SLICE_R17C15D)
Path End         : vgaCont/vcnt_84__i3/D  (SLICE_R17C15D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i2/CK   vgaCont/vcnt_84__i3/CK}
                                                             CLOCK PIN        0.000                  6.221  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_84__i3/CK->vgaCont/vcnt_84__i3/Q
                                          SLICE_R17C15D      CLK_TO_Q1_DELAY  0.779                  7.000  11      
vgaCont/y[3]                                                 NET DELAY        0.882                  7.882  11      
vgaCont/vcnt_84_add_4_5/C0->vgaCont/vcnt_84_add_4_5/S0
                                          SLICE_R18C15C      C0_TO_F0_DELAY   0.266                  8.148  1       
vgaCont/n35[3]                                               NET DELAY        0.934                  9.082  1       
vgaCont/i9849_2_lut/A->vgaCont/i9849_2_lut/Z
                                          SLICE_R17C15D      D1_TO_F1_DELAY   0.252                  9.334  1       
vgaCont/n46[3]                                               NET DELAY        0.000                  9.334  1       
vgaCont/vcnt_84__i3/D                                        ENDPOINT         0.000                  9.334  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  12      
vgaCont/vgaclk_c                                             NET DELAY        3.069                  6.221  12      
{vgaCont/vcnt_84__i2/CK   vgaCont/vcnt_84__i3/CK}
                                                             CLOCK PIN        0.000                  6.221  1       
                                                             Uncertainty      0.000                  6.221  
                                                             Hold time        0.000                  6.221  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.221  
Arrival Time                                                                                         9.334  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



