Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Wed Jan 21 20:41:08 2026
| Host              : dan-alencar running 64-bit Linux Mint 22.2
| Command           : report_bus_skew -warn_on_violation -file hdmi_tx_bd_wrapper_bus_skew_routed.rpt -pb hdmi_tx_bd_wrapper_bus_skew_routed.pb -rpx hdmi_tx_bd_wrapper_bus_skew_routed.rpx
| Design            : hdmi_tx_bd_wrapper
| Device            : xcau15p-ffvb676
| Speed File        : -2  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   287       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              6.734       0.399      6.335
2   289       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              6.734       0.579      6.155
3   291       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              6.734       0.460      6.274
4   293       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              6.734       0.329      6.405
5   295       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              6.734       0.528      6.206
6   299       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.734       0.397      6.337
7   303       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.242     13.226
8   305       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.217     13.251
9   309       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.281     13.187
10  311       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.271     13.197
11  313       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.241     13.227
12  315       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.221     13.247
13  317       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.291     13.177
14  319       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.379     13.089
15  321       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.334     13.134
16  323       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.396     13.072
17  325       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             19.998       0.389     19.609
18  329       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             13.468       0.240     13.228
19  331       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             13.468       0.644     12.824
20  341       [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]]
                                              [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]}]]
                                                                              Slow             29.997       0.993     29.004
21  343       [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]}]]
                                              [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]}]]
                                                                              Slow             20.202       0.627     19.575


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.399      6.335


Slack (MET) :             6.335ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.105ns
  Reference Relative Delay:   0.234ns
  Relative CRPR:             -0.528ns
  Actual Bus Skew:            0.399ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.677     3.408    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y57         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.488 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.461     3.949    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.141     3.820    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.820    
    SLICE_X31Y59         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.845    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.949    
                         clock arrival                          3.845    
  -------------------------------------------------------------------
                         relative delay                         0.105    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.495     3.720    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.778 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.166     3.944    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.292     3.649    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.649    
    SLICE_X31Y58         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.711    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.944    
                         clock arrival                          3.711    
  -------------------------------------------------------------------
                         relative delay                         0.234    



Id: 2
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.579      6.155


Slack (MET) :             6.155ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.494ns
  Reference Relative Delay:   0.503ns
  Relative CRPR:             -0.588ns
  Actual Bus Skew:            0.579ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.289     3.646    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.722 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.504     4.226    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.481     3.706    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.706    
    SLICE_X31Y60         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.731    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.226    
                         clock arrival                          3.731    
  -------------------------------------------------------------------
                         relative delay                         0.494    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.085     3.764    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.822 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.154     3.976    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.681     3.412    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.412    
    SLICE_X31Y61         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.473    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.976    
                         clock arrival                          3.473    
  -------------------------------------------------------------------
                         relative delay                         0.503    



Id: 3
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 6.734
Requirement: 6.734ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.460      6.274


Slack (MET) :             6.274ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.105ns
  Reference Relative Delay:   0.186ns
  Relative CRPR:             -0.541ns
  Actual Bus Skew:            0.460ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.609     3.340    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.419 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.469     3.888    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.079     3.758    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.758    
    SLICE_X28Y63         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.783    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.888    
                         clock arrival                          3.783    
  -------------------------------------------------------------------
                         relative delay                         0.105    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.411     3.636    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.695 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.164     3.859    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.255     3.611    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.611    
    SLICE_X28Y62         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.673    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.859    
                         clock arrival                          3.673    
  -------------------------------------------------------------------
                         relative delay                         0.186    



Id: 4
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 6.734
Requirement: 6.734ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.329      6.405


Slack (MET) :             6.405ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.349ns
  Reference Relative Delay:   0.527ns
  Relative CRPR:             -0.507ns
  Actual Bus Skew:            0.329ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.256     3.612    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.689 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.332     4.021    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.422     3.647    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.647    
    SLICE_X28Y64         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.672    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.021    
                         clock arrival                          3.672    
  -------------------------------------------------------------------
                         relative delay                         0.349    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.090     3.769    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.827 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.103     3.930    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.609     3.340    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.340    
    SLICE_X29Y63         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.402    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.930    
                         clock arrival                          3.402    
  -------------------------------------------------------------------
                         relative delay                         0.527    



Id: 5
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.528      6.206


Slack (MET) :             6.206ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.018ns
  Reference Relative Delay:   0.132ns
  Relative CRPR:             -0.642ns
  Actual Bus Skew:            0.528ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.606     3.337    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X24Y55         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.413 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.390     3.803    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X24Y55         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.081     3.760    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X24Y55         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.760    
    SLICE_X24Y55         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.785    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.803    
                         clock arrival                          3.785    
  -------------------------------------------------------------------
                         relative delay                         0.018    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.421     3.646    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.705 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.094     3.799    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.248     3.605    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.605    
    SLICE_X23Y58         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.667    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.799    
                         clock arrival                          3.667    
  -------------------------------------------------------------------
                         relative delay                         0.132    



Id: 6
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 6.734
Requirement: 6.734ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.397      6.337


Slack (MET) :             6.337ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -0.090ns
  Reference Relative Delay:   0.155ns
  Relative CRPR:             -0.642ns
  Actual Bus Skew:            0.397ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.608     3.339    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y51         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.415 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.291     3.706    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y51         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.092     3.771    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y51         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.771    
    SLICE_X28Y51         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.796    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.706    
                         clock arrival                          3.796    
  -------------------------------------------------------------------
                         relative delay                        -0.090    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.423     3.648    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y52         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.707 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.094     3.801    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y52         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.227     3.584    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y52         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.584    
    SLICE_X26Y52         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.646    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.801    
                         clock arrival                          3.646    
  -------------------------------------------------------------------
                         relative delay                         0.155    



Id: 7
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.242     13.226


Slack (MET) :             13.226ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.060ns
  Reference Relative Delay:   0.169ns
  Relative CRPR:             -0.471ns
  Actual Bus Skew:            0.242ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.685     3.416    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X37Y44         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.494 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.299     3.793    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X37Y44         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.149     3.828    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X37Y44         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.828    
    SLICE_X37Y44         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.853    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.793    
                         clock arrival                          3.853    
  -------------------------------------------------------------------
                         relative delay                        -0.060    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.493     3.718    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X37Y44         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.779 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.129     3.908    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X37Y44         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.320     3.677    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X37Y44         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.677    
    SLICE_X37Y44         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.739    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.908    
                         clock arrival                          3.739    
  -------------------------------------------------------------------
                         relative delay                         0.169    



Id: 8
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.217     13.251


Slack (MET) :             13.251ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.072ns
  Reference Relative Delay:   0.185ns
  Relative CRPR:             -0.474ns
  Actual Bus Skew:            0.217ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.679     3.410    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.489 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.293     3.782    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.150     3.829    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.829    
    SLICE_X38Y46         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     3.854    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.782    
                         clock arrival                          3.854    
  -------------------------------------------------------------------
                         relative delay                        -0.072    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.491     3.716    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.774 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.149     3.923    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.321     3.678    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.678    
    SLICE_X38Y46         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.738    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.923    
                         clock arrival                          3.738    
  -------------------------------------------------------------------
                         relative delay                         0.185    



Id: 9
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.281     13.187


Slack (MET) :             13.187ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.049ns
  Reference Relative Delay:   0.240ns
  Relative CRPR:             -0.472ns
  Actual Bus Skew:            0.281ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.694     3.425    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.502 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.395     3.897    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.145     3.824    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.824    
    SLICE_X34Y56         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.849    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.897    
                         clock arrival                          3.849    
  -------------------------------------------------------------------
                         relative delay                         0.049    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.497     3.722    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.783 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.185     3.968    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.309     3.666    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.666    
    SLICE_X34Y56         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.728    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.968    
                         clock arrival                          3.728    
  -------------------------------------------------------------------
                         relative delay                         0.240    



Id: 10
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.271     13.197


Slack (MET) :             13.197ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.045ns
  Reference Relative Delay:   0.173ns
  Relative CRPR:             -0.489ns
  Actual Bus Skew:            0.271ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.660     3.391    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.469 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.324     3.793    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.134     3.813    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.813    
    SLICE_X33Y62         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     3.838    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.793    
                         clock arrival                          3.838    
  -------------------------------------------------------------------
                         relative delay                        -0.045    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.473     3.698    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.756 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.126     3.882    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.292     3.649    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.649    
    SLICE_X33Y62         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.709    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.882    
                         clock arrival                          3.709    
  -------------------------------------------------------------------
                         relative delay                         0.173    



Id: 11
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.241     13.227


Slack (MET) :             13.227ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.053ns
  Reference Relative Delay:   0.178ns
  Relative CRPR:             -0.472ns
  Actual Bus Skew:            0.241ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.694     3.425    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.503 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.292     3.795    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.145     3.824    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.824    
    SLICE_X34Y56         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.849    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.795    
                         clock arrival                          3.849    
  -------------------------------------------------------------------
                         relative delay                        -0.053    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.497     3.722    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.780 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.124     3.904    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.309     3.666    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.666    
    SLICE_X34Y56         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.726    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.904    
                         clock arrival                          3.726    
  -------------------------------------------------------------------
                         relative delay                         0.178    



Id: 12
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.221     13.247


Slack (MET) :             13.247ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.062ns
  Reference Relative Delay:   0.191ns
  Relative CRPR:             -0.474ns
  Actual Bus Skew:            0.221ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.679     3.410    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.491 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.301     3.792    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.150     3.829    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.829    
    SLICE_X38Y46         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.854    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.792    
                         clock arrival                          3.854    
  -------------------------------------------------------------------
                         relative delay                        -0.062    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.491     3.716    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.775 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.156     3.931    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.321     3.678    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.678    
    SLICE_X38Y46         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.740    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.931    
                         clock arrival                          3.740    
  -------------------------------------------------------------------
                         relative delay                         0.191    



Id: 13
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.291     13.177


Slack (MET) :             13.177ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.045ns
  Reference Relative Delay:   0.137ns
  Relative CRPR:             -0.473ns
  Actual Bus Skew:            0.291ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.689     3.420    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X33Y52         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.498 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.302     3.800    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X33Y51         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.142     3.821    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X33Y51         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.821    
    SLICE_X33Y51         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.846    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.800    
                         clock arrival                          3.846    
  -------------------------------------------------------------------
                         relative delay                        -0.045    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.492     3.717    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X33Y52         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.775 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.085     3.860    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X33Y51         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.305     3.662    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X33Y51         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.662    
    SLICE_X33Y51         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.723    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.860    
                         clock arrival                          3.723    
  -------------------------------------------------------------------
                         relative delay                         0.137    



Id: 14
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.379     13.089


Slack (MET) :             13.089ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.019ns
  Reference Relative Delay:   0.136ns
  Relative CRPR:             -0.497ns
  Actual Bus Skew:            0.379ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.680     3.411    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y54         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.490 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.381     3.871    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y54         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.148     3.827    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y54         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.827    
    SLICE_X35Y54         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.852    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.871    
                         clock arrival                          3.852    
  -------------------------------------------------------------------
                         relative delay                         0.019    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.491     3.716    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y54         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.774 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.100     3.874    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y54         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.321     3.678    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y54         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.678    
    SLICE_X34Y54         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.738    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.874    
                         clock arrival                          3.738    
  -------------------------------------------------------------------
                         relative delay                         0.136    



Id: 15
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.334     13.134


Slack (MET) :             13.134ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.035ns
  Reference Relative Delay:   0.174ns
  Relative CRPR:             -0.473ns
  Actual Bus Skew:            0.334ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.687     3.418    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.497 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.385     3.882    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.144     3.823    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.823    
    SLICE_X35Y56         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     3.848    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.882    
                         clock arrival                          3.848    
  -------------------------------------------------------------------
                         relative delay                         0.035    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.493     3.718    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.776 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.124     3.900    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.309     3.666    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y56         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.666    
    SLICE_X35Y56         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.726    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.900    
                         clock arrival                          3.726    
  -------------------------------------------------------------------
                         relative delay                         0.174    



Id: 16
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.396     13.072


Slack (MET) :             13.072ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.027ns
  Reference Relative Delay:   0.137ns
  Relative CRPR:             -0.506ns
  Actual Bus Skew:            0.396ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.681     3.412    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y57         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.491 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.386     3.877    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y57         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.146     3.825    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y57         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.825    
    SLICE_X35Y57         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     3.850    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.877    
                         clock arrival                          3.850    
  -------------------------------------------------------------------
                         relative delay                         0.027    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.490     3.715    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y57         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.774 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.112     3.886    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.330     3.687    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.687    
    SLICE_X35Y53         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.749    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.886    
                         clock arrival                          3.749    
  -------------------------------------------------------------------
                         relative delay                         0.137    



Id: 17
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 19.998
Requirement: 19.998ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.389     19.609


Slack (MET) :             19.609ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            19.998ns
  Endpoint Relative Delay:    0.539ns
  Reference Relative Delay:   0.295ns
  Relative CRPR:             -0.633ns
  Actual Bus Skew:            0.389ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.137     3.816    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.874 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.138     4.012    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.680     3.411    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.411    
    SLICE_X33Y59         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.473    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.012    
                         clock arrival                          3.473    
  -------------------------------------------------------------------
                         relative delay                         0.539    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.307     3.664    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.742 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.281     4.023    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.478     3.703    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.703    
    SLICE_X33Y61         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.728    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.023    
                         clock arrival                          3.728    
  -------------------------------------------------------------------
                         relative delay                         0.295    



Id: 18
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 13.468
Requirement: 13.468ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.240     13.228


Slack (MET) :             13.228ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.046ns
  Reference Relative Delay:   0.214ns
  Relative CRPR:             -0.500ns
  Actual Bus Skew:            0.240ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.593     3.324    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.404 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.332     3.736    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.078     3.757    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.757    
    SLICE_X27Y61         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     3.782    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.736    
                         clock arrival                          3.782    
  -------------------------------------------------------------------
                         relative delay                        -0.046    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.413     3.638    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.696 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.167     3.863    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.232     3.589    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.589    
    SLICE_X27Y61         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.649    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.863    
                         clock arrival                          3.649    
  -------------------------------------------------------------------
                         relative delay                         0.214    



Id: 19
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]] 13.468
Requirement: 13.468ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.644     12.824


Slack (MET) :             12.824ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.057ns
  Reference Relative Delay:   0.157ns
  Relative CRPR:             -0.744ns
  Actual Bus Skew:            0.644ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.612     3.343    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.420 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.433     3.853    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.092     3.771    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.771    
    SLICE_X28Y59         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     3.796    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.853    
                         clock arrival                          3.796    
  -------------------------------------------------------------------
                         relative delay                         0.057    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.413     3.638    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.698 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.132     3.830    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.255     3.611    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.611    
    SLICE_X28Y60         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.673    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.830    
                         clock arrival                          3.673    
  -------------------------------------------------------------------
                         relative delay                         0.157    



Id: 20
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]] -to [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]}]] 29.997
Requirement: 29.997ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                                                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
                                                                                                            Slow         0.993     29.004


Slack (MET) :             29.004ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            29.997ns
  Endpoint Relative Delay:    0.861ns
  Reference Relative Delay:   0.486ns
  Relative CRPR:             -0.618ns
  Actual Bus Skew:            0.993ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.319     3.676    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X42Y48         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.754 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.873     4.627    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X42Y48         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.516     3.741    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X42Y48         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/C
                         clock pessimism              0.000     3.741    
    SLICE_X42Y48         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.766    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         data arrival                           4.627    
                         clock arrival                          3.766    
  -------------------------------------------------------------------
                         relative delay                         0.861    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.180     3.859    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X43Y49         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.917 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.097     4.014    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[34]
    SLICE_X43Y49         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.735     3.466    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X43Y49         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/C
                         clock pessimism              0.000     3.466    
    SLICE_X43Y49         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.528    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         data arrival                           4.014    
                         clock arrival                          3.528    
  -------------------------------------------------------------------
                         relative delay                         0.486    



Id: 21
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]}]] -to [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]}]] 20.202
Requirement: 20.202ns
Endpoints: 18

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                                                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                                                                                                            Slow         0.627     19.575


Slack (MET) :             19.575ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.202ns
  Endpoint Relative Delay:    0.151ns
  Reference Relative Delay:   0.143ns
  Relative CRPR:             -0.619ns
  Actual Bus Skew:            0.627ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.545     1.585    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.458 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.703    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.731 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.762     3.493    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X45Y57         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.572 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.474     4.046    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[23]
    SLICE_X44Y47         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.191     3.870    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X44Y47         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism              0.000     3.870    
    SLICE_X44Y47         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.895    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           4.046    
                         clock arrival                          3.895    
  -------------------------------------------------------------------
                         relative delay                         0.151    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.847    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.871 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.484     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9514, routed)        1.548     3.773    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X48Y46         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.830 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.091     3.921    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[30]
    SLICE_X47Y46         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.359     3.716    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X47Y46         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/C
                         clock pessimism              0.000     3.716    
    SLICE_X47Y46         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.778    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         data arrival                           3.921    
                         clock arrival                          3.778    
  -------------------------------------------------------------------
                         relative delay                         0.143    



