Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 11:24:41 2024
| Host         : Samsung-SmartFridge running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    90          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (246)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: vga_sync_unit/u_clk_divider/sample_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (246)
--------------------------------------------------
 There are 246 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.850        0.000                      0                 1447        0.130        0.000                      0                 1447        3.750        0.000                       0                   510  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.850        0.000                      0                 1109        0.130        0.000                      0                 1109        3.750        0.000                       0                   510  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.023        0.000                      0                  338        0.430        0.000                      0                  338  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 2.827ns (35.836%)  route 5.062ns (64.164%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.456    10.732    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.116    10.848 r  bomb_module_unit/invisibility_reg[27]_i_13/O
                         net (fo=1, routed)           0.320    11.168    bm_module/exp_on
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.328    11.496 f  bm_module/invisibility_reg[27]_i_3/O
                         net (fo=1, routed)           0.675    12.171    game_lives_unit/invisibility_reg_reg[0]_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.295 r  game_lives_unit/invisibility_reg[27]_i_1/O
                         net (fo=28, routed)          0.667    12.962    game_lives_unit/invisibility_reg0
    SLICE_X11Y46         FDCE                                         r  game_lives_unit/invisibility_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.451    14.792    game_lives_unit/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  game_lives_unit/invisibility_reg_reg[21]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_lives_unit/invisibility_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 2.827ns (35.836%)  route 5.062ns (64.164%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.456    10.732    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.116    10.848 r  bomb_module_unit/invisibility_reg[27]_i_13/O
                         net (fo=1, routed)           0.320    11.168    bm_module/exp_on
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.328    11.496 f  bm_module/invisibility_reg[27]_i_3/O
                         net (fo=1, routed)           0.675    12.171    game_lives_unit/invisibility_reg_reg[0]_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.295 r  game_lives_unit/invisibility_reg[27]_i_1/O
                         net (fo=28, routed)          0.667    12.962    game_lives_unit/invisibility_reg0
    SLICE_X11Y46         FDCE                                         r  game_lives_unit/invisibility_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.451    14.792    game_lives_unit/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  game_lives_unit/invisibility_reg_reg[22]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_lives_unit/invisibility_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 2.827ns (35.836%)  route 5.062ns (64.164%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.456    10.732    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.116    10.848 r  bomb_module_unit/invisibility_reg[27]_i_13/O
                         net (fo=1, routed)           0.320    11.168    bm_module/exp_on
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.328    11.496 f  bm_module/invisibility_reg[27]_i_3/O
                         net (fo=1, routed)           0.675    12.171    game_lives_unit/invisibility_reg_reg[0]_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.295 r  game_lives_unit/invisibility_reg[27]_i_1/O
                         net (fo=28, routed)          0.667    12.962    game_lives_unit/invisibility_reg0
    SLICE_X11Y46         FDCE                                         r  game_lives_unit/invisibility_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.451    14.792    game_lives_unit/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  game_lives_unit/invisibility_reg_reg[23]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_lives_unit/invisibility_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 2.827ns (35.836%)  route 5.062ns (64.164%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.456    10.732    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.116    10.848 r  bomb_module_unit/invisibility_reg[27]_i_13/O
                         net (fo=1, routed)           0.320    11.168    bm_module/exp_on
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.328    11.496 f  bm_module/invisibility_reg[27]_i_3/O
                         net (fo=1, routed)           0.675    12.171    game_lives_unit/invisibility_reg_reg[0]_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.295 r  game_lives_unit/invisibility_reg[27]_i_1/O
                         net (fo=28, routed)          0.667    12.962    game_lives_unit/invisibility_reg0
    SLICE_X11Y46         FDCE                                         r  game_lives_unit/invisibility_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.451    14.792    game_lives_unit/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  game_lives_unit/invisibility_reg_reg[24]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_lives_unit/invisibility_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 2.827ns (35.837%)  route 5.062ns (64.163%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.456    10.732    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.116    10.848 r  bomb_module_unit/invisibility_reg[27]_i_13/O
                         net (fo=1, routed)           0.320    11.168    bm_module/exp_on
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.328    11.496 f  bm_module/invisibility_reg[27]_i_3/O
                         net (fo=1, routed)           0.675    12.171    game_lives_unit/invisibility_reg_reg[0]_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.295 r  game_lives_unit/invisibility_reg[27]_i_1/O
                         net (fo=28, routed)          0.667    12.962    game_lives_unit/invisibility_reg0
    SLICE_X11Y45         FDCE                                         r  game_lives_unit/invisibility_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.451    14.792    game_lives_unit/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_lives_unit/invisibility_reg_reg[17]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y45         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_lives_unit/invisibility_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 2.827ns (35.837%)  route 5.062ns (64.163%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.456    10.732    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.116    10.848 r  bomb_module_unit/invisibility_reg[27]_i_13/O
                         net (fo=1, routed)           0.320    11.168    bm_module/exp_on
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.328    11.496 f  bm_module/invisibility_reg[27]_i_3/O
                         net (fo=1, routed)           0.675    12.171    game_lives_unit/invisibility_reg_reg[0]_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.295 r  game_lives_unit/invisibility_reg[27]_i_1/O
                         net (fo=28, routed)          0.667    12.962    game_lives_unit/invisibility_reg0
    SLICE_X11Y45         FDCE                                         r  game_lives_unit/invisibility_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.451    14.792    game_lives_unit/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_lives_unit/invisibility_reg_reg[18]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y45         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_lives_unit/invisibility_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 2.827ns (35.837%)  route 5.062ns (64.163%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.456    10.732    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.116    10.848 r  bomb_module_unit/invisibility_reg[27]_i_13/O
                         net (fo=1, routed)           0.320    11.168    bm_module/exp_on
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.328    11.496 f  bm_module/invisibility_reg[27]_i_3/O
                         net (fo=1, routed)           0.675    12.171    game_lives_unit/invisibility_reg_reg[0]_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.295 r  game_lives_unit/invisibility_reg[27]_i_1/O
                         net (fo=28, routed)          0.667    12.962    game_lives_unit/invisibility_reg0
    SLICE_X11Y45         FDCE                                         r  game_lives_unit/invisibility_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.451    14.792    game_lives_unit/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_lives_unit/invisibility_reg_reg[19]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y45         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_lives_unit/invisibility_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 2.827ns (35.837%)  route 5.062ns (64.163%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.456    10.732    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.116    10.848 r  bomb_module_unit/invisibility_reg[27]_i_13/O
                         net (fo=1, routed)           0.320    11.168    bm_module/exp_on
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.328    11.496 f  bm_module/invisibility_reg[27]_i_3/O
                         net (fo=1, routed)           0.675    12.171    game_lives_unit/invisibility_reg_reg[0]_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.295 r  game_lives_unit/invisibility_reg[27]_i_1/O
                         net (fo=28, routed)          0.667    12.962    game_lives_unit/invisibility_reg0
    SLICE_X11Y45         FDCE                                         r  game_lives_unit/invisibility_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.451    14.792    game_lives_unit/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_lives_unit/invisibility_reg_reg[20]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y45         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_lives_unit/invisibility_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.502ns (34.153%)  route 4.824ns (65.847%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.643    10.919    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I0_O)        0.124    11.043 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=4, routed)           0.416    11.459    bomb_module_unit/exp_br_unit_i_17_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I2_O)        0.119    11.578 r  bomb_module_unit/exp_br_unit_i_8/O
                         net (fo=2, routed)           0.821    12.399    bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y8          RAMB36E1                                     r  bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.487    14.828    bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.774    14.278    bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 2.501ns (34.117%)  route 4.830ns (65.883%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.552     5.073    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  bomb_module_unit/bomb_x_reg_reg[0]/Q
                         net (fo=18, routed)          1.393     6.922    bomb_module_unit/bomb_x_reg_reg[3]_0[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.146     7.068 r  bomb_module_unit/exp_br_unit_i_73/O
                         net (fo=1, routed)           0.469     7.537    bomb_module_unit/exp_br_unit_i_73_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.328     7.865 r  bomb_module_unit/exp_br_unit_i_72/O
                         net (fo=1, routed)           0.639     8.505    bomb_module_unit/exp_br_unit_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.629 r  bomb_module_unit/exp_br_unit_i_68/O
                         net (fo=1, routed)           0.000     8.629    bomb_module_unit/exp_br_unit_i_68_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.179 r  bomb_module_unit/exp_br_unit_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.179    bomb_module_unit/exp_br_unit_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  bomb_module_unit/exp_br_unit_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.293    bomb_module_unit/exp_br_unit_i_48_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.521 r  bomb_module_unit/exp_br_unit_i_33/CO[2]
                         net (fo=2, routed)           0.442     9.962    bomb_module_unit/exp_addr4
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.313    10.275 r  bomb_module_unit/exp_br_unit_i_14/O
                         net (fo=6, routed)           0.643    10.919    bomb_module_unit/exp_br_unit_i_14_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I0_O)        0.124    11.043 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=4, routed)           0.412    11.455    bomb_module_unit/exp_br_unit_i_17_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I2_O)        0.118    11.573 r  bomb_module_unit/exp_br_unit_i_9/O
                         net (fo=2, routed)           0.831    12.404    bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.487    14.828    bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    14.284    bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -12.404    
  -------------------------------------------------------------------
                         slack                                  1.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bomb_module_unit/exp_block_addr_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/exp_block_addr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.558     1.441    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  bomb_module_unit/exp_block_addr_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  bomb_module_unit/exp_block_addr_next_reg[1]/Q
                         net (fo=1, routed)           0.087     1.669    bomb_module_unit/exp_block_addr_next[1]
    SLICE_X14Y19         FDCE                                         r  bomb_module_unit/exp_block_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.826     1.953    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  bomb_module_unit/exp_block_addr_reg_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X14Y19         FDCE (Hold_fdce_C_D)         0.085     1.539    bomb_module_unit/exp_block_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bomb_module_unit/exp_block_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/exp_block_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.559     1.442    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  bomb_module_unit/exp_block_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  bomb_module_unit/exp_block_addr_next_reg[2]/Q
                         net (fo=1, routed)           0.091     1.674    bomb_module_unit/exp_block_addr_next[2]
    SLICE_X14Y18         FDCE                                         r  bomb_module_unit/exp_block_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.827     1.954    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X14Y18         FDCE                                         r  bomb_module_unit/exp_block_addr_reg_reg[2]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X14Y18         FDCE (Hold_fdce_C_D)         0.085     1.540    bomb_module_unit/exp_block_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.562     1.445    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  enemy_module_unit/LFSR_16_unit/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  enemy_module_unit/LFSR_16_unit/data_reg[4]/Q
                         net (fo=2, routed)           0.129     1.715    enemy_module_unit/LFSR_16_unit/data[4]
    SLICE_X9Y35          FDRE                                         r  enemy_module_unit/LFSR_16_unit/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.831     1.958    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  enemy_module_unit/LFSR_16_unit/out_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.072     1.552    enemy_module_unit/LFSR_16_unit/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.505%)  route 0.128ns (47.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.562     1.445    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  enemy_module_unit/LFSR_16_unit/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  enemy_module_unit/LFSR_16_unit/data_reg[2]/Q
                         net (fo=2, routed)           0.128     1.714    enemy_module_unit/LFSR_16_unit/data[2]
    SLICE_X9Y35          FDRE                                         r  enemy_module_unit/LFSR_16_unit/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.831     1.958    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  enemy_module_unit/LFSR_16_unit/out_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.066     1.546    enemy_module_unit/LFSR_16_unit/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bomb_module_unit/exp_block_addr_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/exp_block_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.556     1.439    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  bomb_module_unit/exp_block_addr_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  bomb_module_unit/exp_block_addr_next_reg[6]/Q
                         net (fo=1, routed)           0.082     1.685    bomb_module_unit/exp_block_addr_next[6]
    SLICE_X13Y21         FDCE                                         r  bomb_module_unit/exp_block_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.824     1.951    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X13Y21         FDCE                                         r  bomb_module_unit/exp_block_addr_reg_reg[6]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X13Y21         FDCE (Hold_fdce_C_D)         0.057     1.509    bomb_module_unit/exp_block_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bomb_module_unit/bomb_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_x_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.556     1.439    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  bomb_module_unit/bomb_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  bomb_module_unit/bomb_x_reg_reg[2]/Q
                         net (fo=18, routed)          0.144     1.725    bomb_module_unit/bomb_x_reg_reg[3]_0[2]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.770 r  bomb_module_unit/exp_block_addr_next0_i_11/O
                         net (fo=2, routed)           0.000     1.770    bomb_module_unit/exp_block_addr_next0_i_11_n_0
    SLICE_X12Y22         FDRE                                         r  bomb_module_unit/bomb_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.823     1.950    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  bomb_module_unit/bomb_x_next_reg[2]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.121     1.593    bomb_module_unit/bomb_x_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bomb_module_unit/exp_active_next_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/exp_active_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.563     1.446    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  bomb_module_unit/exp_active_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  bomb_module_unit/exp_active_next_reg/Q
                         net (fo=2, routed)           0.124     1.711    bomb_module_unit/exp_active_next_reg_n_0
    SLICE_X13Y38         FDCE                                         r  bomb_module_unit/exp_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.834     1.961    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  bomb_module_unit/exp_active_reg_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X13Y38         FDCE (Hold_fdce_C_D)         0.070     1.533    bomb_module_unit/exp_active_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.562     1.445    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  enemy_module_unit/LFSR_16_unit/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  enemy_module_unit/LFSR_16_unit/data_reg[1]/Q
                         net (fo=2, routed)           0.122     1.708    enemy_module_unit/LFSR_16_unit/data[1]
    SLICE_X11Y34         FDRE                                         r  enemy_module_unit/LFSR_16_unit/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.830     1.957    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  enemy_module_unit/LFSR_16_unit/out_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.070     1.529    enemy_module_unit/LFSR_16_unit/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bomb_module_unit/exp_block_addr_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/exp_block_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.558     1.441    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  bomb_module_unit/exp_block_addr_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  bomb_module_unit/exp_block_addr_next_reg[4]/Q
                         net (fo=1, routed)           0.139     1.721    bomb_module_unit/exp_block_addr_next[4]
    SLICE_X14Y19         FDCE                                         r  bomb_module_unit/exp_block_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.826     1.953    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  bomb_module_unit/exp_block_addr_reg_reg[4]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X14Y19         FDCE (Hold_fdce_C_D)         0.086     1.540    bomb_module_unit/exp_block_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 enemy_module_unit/rom_offset_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/rom_offset_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.585     1.468    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  enemy_module_unit/rom_offset_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  enemy_module_unit/rom_offset_next_reg[3]/Q
                         net (fo=1, routed)           0.116     1.725    enemy_module_unit/rom_offset_next_reg_n_0_[3]
    SLICE_X6Y30          FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.854     1.981    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.059     1.540    enemy_module_unit/rom_offset_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y26   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y26   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y27  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y26   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y26   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.456ns (8.183%)  route 5.116ns (91.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         5.116    10.664    bm_module/reset
    SLICE_X8Y18          FDCE                                         f  bm_module/x_b_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.440    14.781    bm_module/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  bm_module/x_b_reg_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.319    14.687    bm_module/x_b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.456ns (8.183%)  route 5.116ns (91.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         5.116    10.664    bm_module/reset
    SLICE_X8Y18          FDCE                                         f  bm_module/x_b_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.440    14.781    bm_module/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  bm_module/x_b_reg_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.319    14.687    bm_module/x_b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.456ns (8.183%)  route 5.116ns (91.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         5.116    10.664    bm_module/reset
    SLICE_X8Y18          FDCE                                         f  bm_module/x_b_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.440    14.781    bm_module/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  bm_module/x_b_reg_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.319    14.687    bm_module/x_b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.456ns (8.183%)  route 5.116ns (91.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         5.116    10.664    bm_module/reset
    SLICE_X8Y18          FDCE                                         f  bm_module/x_b_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.440    14.781    bm_module/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  bm_module/x_b_reg_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.319    14.687    bm_module/x_b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.456ns (8.396%)  route 4.975ns (91.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         4.975    10.523    bm_module/reset
    SLICE_X8Y19          FDPE                                         f  bm_module/x_b_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.439    14.780    bm_module/clk_IBUF_BUFG
    SLICE_X8Y19          FDPE                                         r  bm_module/x_b_reg_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y19          FDPE (Recov_fdpe_C_PRE)     -0.361    14.644    bm_module/x_b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.456ns (8.396%)  route 4.975ns (91.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         4.975    10.523    bm_module/reset
    SLICE_X8Y19          FDCE                                         f  bm_module/x_b_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.439    14.780    bm_module/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  bm_module/x_b_reg_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.686    bm_module/x_b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.456ns (8.396%)  route 4.975ns (91.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         4.975    10.523    bm_module/reset
    SLICE_X8Y19          FDCE                                         f  bm_module/x_b_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.439    14.780    bm_module/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  bm_module/x_b_reg_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.686    bm_module/x_b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.456ns (8.396%)  route 4.975ns (91.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         4.975    10.523    bm_module/reset
    SLICE_X8Y19          FDCE                                         f  bm_module/x_b_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.439    14.780    bm_module/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  bm_module/x_b_reg_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.686    bm_module/x_b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 0.456ns (8.623%)  route 4.832ns (91.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         4.832    10.379    bm_module/reset
    SLICE_X9Y20          FDCE                                         f  bm_module/x_b_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.439    14.780    bm_module/clk_IBUF_BUFG
    SLICE_X9Y20          FDCE                                         r  bm_module/x_b_reg_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.600    bm_module/x_b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_y_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 0.456ns (8.591%)  route 4.852ns (91.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  reset_reg/Q
                         net (fo=444, routed)         4.852    10.399    bomb_module_unit/reset
    SLICE_X14Y27         FDCE                                         f  bomb_module_unit/bomb_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.436    14.777    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X14Y27         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[5]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.697    bomb_module_unit/bomb_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  4.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.174%)  route 0.238ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.238     1.829    bomb_module_unit/reset
    SLICE_X12Y48         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.837     1.964    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[24]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.399    bomb_module_unit/bomb_counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.174%)  route 0.238ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.238     1.829    bomb_module_unit/reset
    SLICE_X12Y48         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.837     1.964    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[25]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.399    bomb_module_unit/bomb_counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.174%)  route 0.238ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.238     1.829    bomb_module_unit/reset
    SLICE_X12Y48         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.837     1.964    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[26]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.399    bomb_module_unit/bomb_counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.174%)  route 0.238ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.238     1.829    bomb_module_unit/reset
    SLICE_X12Y48         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.837     1.964    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[27]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.399    bomb_module_unit/bomb_counter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.462%)  route 0.246ns (63.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.246     1.837    bomb_module_unit/reset
    SLICE_X12Y47         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.837     1.964    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[20]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.399    bomb_module_unit/bomb_counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.462%)  route 0.246ns (63.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.246     1.837    bomb_module_unit/reset
    SLICE_X12Y47         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.837     1.964    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[21]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.399    bomb_module_unit/bomb_counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.462%)  route 0.246ns (63.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.246     1.837    bomb_module_unit/reset
    SLICE_X12Y47         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.837     1.964    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[22]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.399    bomb_module_unit/bomb_counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.462%)  route 0.246ns (63.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.246     1.837    bomb_module_unit/reset
    SLICE_X12Y47         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.837     1.964    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[23]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.399    bomb_module_unit/bomb_counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.887%)  route 0.331ns (70.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.331     1.922    bomb_module_unit/reset
    SLICE_X12Y46         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.836     1.963    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y46         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[16]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.398    bomb_module_unit/bomb_counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.887%)  route 0.331ns (70.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.331     1.922    bomb_module_unit/reset
    SLICE_X12Y46         FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.836     1.963    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X12Y46         FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[17]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.398    bomb_module_unit/bomb_counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.524    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           225 Endpoints
Min Delay           225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.753ns  (logic 4.720ns (43.898%)  route 6.033ns (56.102%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          1.994     4.746    vga_sync_unit/display_on
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.152     4.898 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.129     7.027    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.726    10.753 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.753    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.102ns  (logic 4.721ns (46.730%)  route 5.381ns (53.270%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          1.636     4.388    vga_sync_unit/display_on
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.152     4.540 r  vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.836     6.375    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.727    10.102 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.102    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.860ns  (logic 4.469ns (45.328%)  route 5.391ns (54.672%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          1.636     4.388    vga_sync_unit/display_on
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  vga_sync_unit/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.845     6.357    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     9.860 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.860    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 4.461ns (45.547%)  route 5.334ns (54.453%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          1.464     4.216    vga_sync_unit/display_on
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.124     4.340 r  vga_sync_unit/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.960     6.300    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     9.795 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.795    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 4.717ns (48.260%)  route 5.057ns (51.740%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          1.324     4.076    vga_sync_unit/display_on
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.152     4.228 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.823     6.051    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.723     9.774 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.774    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.737ns (49.351%)  route 4.862ns (50.649%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          0.986     3.738    vga_sync_unit/display_on
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.152     3.890 r  vga_sync_unit/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.966     5.856    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.743     9.599 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.599    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.412ns  (logic 4.491ns (47.711%)  route 4.922ns (52.289%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          1.324     4.076    vga_sync_unit/display_on
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.124     4.200 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.688     5.888    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.412 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.412    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.349ns  (logic 4.747ns (50.771%)  route 4.603ns (49.229%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          0.842     3.594    vga_sync_unit/display_on
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.150     3.744 r  vga_sync_unit/rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.851     5.595    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.755     9.349 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.349    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 4.496ns (48.325%)  route 4.808ns (51.675%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          0.842     3.594    vga_sync_unit/display_on
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.718 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.056     5.774    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530     9.305 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.305    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 4.490ns (48.692%)  route 4.731ns (51.308%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[3]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_sync_unit/y_c_reg[3]/Q
                         net (fo=12, routed)          1.032     1.451    vga_sync_unit/y_c_reg__0[3]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.299     1.750 r  vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.878     2.628    vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          0.986     3.738    vga_sync_unit/display_on
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.862 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.835     5.697    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.221 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.221    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/x_c_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_sync_unit/x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  vga_sync_unit/x_c_reg[0]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_sync_unit/x_c_reg[0]/Q
                         net (fo=7, routed)           0.125     0.266    vga_sync_unit/x_c_reg_n_0_[0]
    SLICE_X2Y42          FDRE                                         r  vga_sync_unit/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.140%)  route 0.178ns (55.860%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[0]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_c_reg[0]/Q
                         net (fo=8, routed)           0.178     0.319    vga_sync_unit/y_c_reg[0]
    SLICE_X3Y41          FDRE                                         r  vga_sync_unit/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_sync_unit/h_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.726%)  route 0.148ns (44.274%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE                         0.000     0.000 r  vga_sync_unit/h_counter_reg[7]/C
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_sync_unit/h_counter_reg[7]/Q
                         net (fo=26, routed)          0.148     0.289    vga_sync_unit/h_counter_reg_n_0_[7]
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  vga_sync_unit/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    vga_sync_unit/h_counter[1]_i_1_n_0
    SLICE_X2Y46          FDCE                                         r  vga_sync_unit/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/x_c_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_sync_unit/x_c_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE                         0.000     0.000 r  vga_sync_unit/x_c_reg[2]/C
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_sync_unit/x_c_reg[2]/Q
                         net (fo=12, routed)          0.088     0.236    vga_sync_unit/x_c_reg_n_0_[2]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.098     0.334 r  vga_sync_unit/x_c[3]_i_1/O
                         net (fo=1, routed)           0.000     0.334    vga_sync_unit/p_1_in[3]
    SLICE_X2Y44          FDCE                                         r  vga_sync_unit/x_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/x_c_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_sync_unit/x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.360%)  route 0.150ns (44.640%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE                         0.000     0.000 r  vga_sync_unit/x_c_reg[6]/C
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_sync_unit/x_c_reg[6]/Q
                         net (fo=10, routed)          0.150     0.291    vga_sync_unit/x_c_reg_n_0_[6]
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  vga_sync_unit/x[7]_i_1/O
                         net (fo=1, routed)           0.000     0.336    vga_sync_unit/x0[7]
    SLICE_X2Y42          FDRE                                         r  vga_sync_unit/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/x_c_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_sync_unit/x_c_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.885%)  route 0.129ns (38.115%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE                         0.000     0.000 r  vga_sync_unit/x_c_reg[3]/C
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_sync_unit/x_c_reg[3]/Q
                         net (fo=12, routed)          0.129     0.293    vga_sync_unit/x_c_reg_n_0_[3]
    SLICE_X1Y43          LUT5 (Prop_lut5_I1_O)        0.045     0.338 r  vga_sync_unit/x_c[4]_i_1/O
                         net (fo=1, routed)           0.000     0.338    vga_sync_unit/p_1_in[4]
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/x_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/x_c_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_sync_unit/x_c_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.606%)  route 0.155ns (45.394%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE                         0.000     0.000 r  vga_sync_unit/x_c_reg[4]/C
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_sync_unit/x_c_reg[4]/Q
                         net (fo=10, routed)          0.155     0.296    vga_sync_unit/x_c_reg_n_0_[4]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.045     0.341 r  vga_sync_unit/x_c[5]_i_1/O
                         net (fo=1, routed)           0.000     0.341    vga_sync_unit/p_1_in[5]
    SLICE_X2Y43          FDCE                                         r  vga_sync_unit/x_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/y_c_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[8]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_sync_unit/y_c_reg[8]/Q
                         net (fo=5, routed)           0.116     0.244    vga_sync_unit/y_c_reg__0[8]
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.098     0.342 r  vga_sync_unit/y_c[9]_i_2/O
                         net (fo=1, routed)           0.000     0.342    vga_sync_unit/p_0_in__0[9]
    SLICE_X1Y41          FDRE                                         r  vga_sync_unit/y_c_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/y_c_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.946%)  route 0.159ns (46.054%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[0]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_c_reg[0]/Q
                         net (fo=8, routed)           0.159     0.300    vga_sync_unit/y_c_reg[0]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.045     0.345 r  vga_sync_unit/y_c[1]_i_1/O
                         net (fo=1, routed)           0.000     0.345    vga_sync_unit/p_0_in__0[1]
    SLICE_X3Y42          FDRE                                         r  vga_sync_unit/y_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/y_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/y_c_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.389%)  route 0.162ns (46.611%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE                         0.000     0.000 r  vga_sync_unit/y_c_reg[1]/C
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_c_reg[1]/Q
                         net (fo=9, routed)           0.162     0.303    vga_sync_unit/y_c_reg[1]
    SLICE_X4Y42          LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  vga_sync_unit/y_c[4]_i_1/O
                         net (fo=1, routed)           0.000     0.348    vga_sync_unit/p_0_in__0[4]
    SLICE_X4Y42          FDRE                                         r  vga_sync_unit/y_c_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 4.332ns (58.878%)  route 3.026ns (41.122%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X9Y38          FDCE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.897     6.441    vga_sync_unit/rgb[11][11]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.150     6.591 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.129     8.719    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.726    12.446 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.446    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 4.360ns (61.021%)  route 2.785ns (38.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.934     6.543    vga_sync_unit/rgb[11][8]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.149     6.692 r  vga_sync_unit/rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.851     8.543    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.755    12.298 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.298    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 4.391ns (61.940%)  route 2.698ns (38.060%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.875     6.478    vga_sync_unit/rgb[11][4]
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.150     6.628 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.823     8.451    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.723    12.174 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.174    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.063ns  (logic 4.411ns (62.461%)  route 2.651ns (37.539%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.685     6.292    vga_sync_unit/rgb[11][9]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.150     6.442 r  vga_sync_unit/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.966     8.407    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.743    12.151 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.151    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 4.407ns (63.540%)  route 2.529ns (36.460%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.844     6.517    vga_sync_unit/rgb[11][6]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.153     6.670 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.684     8.354    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.736    12.090 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.090    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 4.137ns (60.162%)  route 2.740ns (39.838%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y37          FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.780     6.384    vga_sync_unit/rgb[11][0]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.124     6.508 r  vga_sync_unit/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.960     8.468    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.963 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.963    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.837ns  (logic 4.104ns (60.024%)  route 2.733ns (39.976%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X9Y38          FDCE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.898     6.441    vga_sync_unit/rgb[11][10]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     6.565 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.835     8.400    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.924 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.924    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.147ns (60.951%)  route 2.657ns (39.049%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.826     6.432    vga_sync_unit/rgb[11][5]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     6.556 r  vga_sync_unit/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.831     8.387    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.893 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.893    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 4.145ns (60.948%)  route 2.656ns (39.052%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.811     6.415    vga_sync_unit/rgb[11][1]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.124     6.539 r  vga_sync_unit/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.845     8.383    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.887 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.887    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 4.302ns (64.294%)  route 2.389ns (35.706%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.554     6.163    vga_sync_unit/rgb[11][2]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.119     6.282 r  vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.836     8.117    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.727    11.844 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.844    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_counter_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.141ns (21.142%)  route 0.526ns (78.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.526     2.117    vga_sync_unit/reset
    SLICE_X0Y47          FDCE                                         f  vga_sync_unit/h_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_counter_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.141ns (21.142%)  route 0.526ns (78.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.526     2.117    vga_sync_unit/reset
    SLICE_X0Y47          FDCE                                         f  vga_sync_unit/h_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_counter_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.141ns (19.282%)  route 0.590ns (80.718%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.590     2.181    vga_sync_unit/reset
    SLICE_X0Y46          FDCE                                         f  vga_sync_unit/h_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_counter_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.141ns (19.282%)  route 0.590ns (80.718%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.590     2.181    vga_sync_unit/reset
    SLICE_X0Y46          FDCE                                         f  vga_sync_unit/h_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_counter_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.141ns (18.045%)  route 0.640ns (81.956%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.640     2.232    vga_sync_unit/reset
    SLICE_X0Y48          FDCE                                         f  vga_sync_unit/h_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_counter_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.141ns (18.045%)  route 0.640ns (81.956%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.640     2.232    vga_sync_unit/reset
    SLICE_X0Y48          FDCE                                         f  vga_sync_unit/h_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_counter_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.141ns (18.045%)  route 0.640ns (81.956%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.640     2.232    vga_sync_unit/reset
    SLICE_X0Y48          FDCE                                         f  vga_sync_unit/h_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_counter_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.141ns (18.045%)  route 0.640ns (81.956%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.640     2.232    vga_sync_unit/reset
    SLICE_X0Y48          FDCE                                         f  vga_sync_unit/h_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/x_c_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.141ns (15.503%)  route 0.768ns (84.497%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.768     2.360    vga_sync_unit/reset
    SLICE_X2Y43          FDCE                                         f  vga_sync_unit/x_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/x_c_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.141ns (15.503%)  route 0.768ns (84.497%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  reset_reg/Q
                         net (fo=444, routed)         0.768     2.360    vga_sync_unit/reset
    SLICE_X2Y43          FDCE                                         f  vga_sync_unit/x_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           355 Endpoints
Min Delay           355 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.896ns  (logic 2.389ns (24.141%)  route 7.507ns (75.859%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          3.882     4.360    vga_sync_unit/x[5]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.301     4.661 r  vga_sync_unit/motion_timer_reg[21]_i_31/O
                         net (fo=1, routed)           0.000     4.661    enemy_module_unit/motion_timer_reg_reg[21]_i_6_1[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.059 r  enemy_module_unit/motion_timer_reg_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.068    enemy_module_unit/motion_timer_reg_reg[21]_i_10_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.339 f  enemy_module_unit/motion_timer_reg_reg[21]_i_6/CO[0]
                         net (fo=1, routed)           0.955     6.294    enemy_module_unit/enemy_on21_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.373     6.667 f  enemy_module_unit/motion_timer_reg[21]_i_5/O
                         net (fo=3, routed)           0.566     7.233    enemy_module_unit/enemy_on
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  enemy_module_unit/rgb_reg[11]_i_9/O
                         net (fo=14, routed)          0.602     7.959    enemy_module_unit/rgb_reg[11]_i_17_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.118     8.077 r  enemy_module_unit/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          1.493     9.570    bm_module/rgb_reg_reg[11]_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.326     9.896 r  bm_module/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.896    bm_module_n_68
    SLICE_X7Y38          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.895ns  (logic 2.389ns (24.144%)  route 7.506ns (75.856%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          3.882     4.360    vga_sync_unit/x[5]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.301     4.661 r  vga_sync_unit/motion_timer_reg[21]_i_31/O
                         net (fo=1, routed)           0.000     4.661    enemy_module_unit/motion_timer_reg_reg[21]_i_6_1[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.059 r  enemy_module_unit/motion_timer_reg_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.068    enemy_module_unit/motion_timer_reg_reg[21]_i_10_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.339 f  enemy_module_unit/motion_timer_reg_reg[21]_i_6/CO[0]
                         net (fo=1, routed)           0.955     6.294    enemy_module_unit/enemy_on21_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.373     6.667 f  enemy_module_unit/motion_timer_reg[21]_i_5/O
                         net (fo=3, routed)           0.566     7.233    enemy_module_unit/enemy_on
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  enemy_module_unit/rgb_reg[11]_i_9/O
                         net (fo=14, routed)          0.602     7.959    enemy_module_unit/rgb_reg[11]_i_17_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.118     8.077 r  enemy_module_unit/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          1.492     9.569    bm_module/rgb_reg_reg[11]_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.326     9.895 r  bm_module/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.895    bm_module_n_63
    SLICE_X7Y38          FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.861ns  (logic 1.982ns (20.100%)  route 7.879ns (79.900%))
  Logic Levels:           9  (FDRE=1 LUT3=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[1]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_sync_unit/x_reg[1]/Q
                         net (fo=70, routed)          2.423     2.941    bomb_module_unit/bomb_dm_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124     3.065 f  bomb_module_unit/bomb_dm_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_2/O
                         net (fo=2, routed)           0.676     3.741    bomb_module_unit/bomb_dm_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_2_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     3.865 f  bomb_module_unit/bomb_dm_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.319     4.184    bomb_module_unit/bomb_rgb[2]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.124     4.308 f  bomb_module_unit/rgb_reg[11]_i_38/O
                         net (fo=1, routed)           0.949     5.257    bomb_module_unit/rgb_reg[11]_i_38_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124     5.381 r  bomb_module_unit/rgb_reg[11]_i_22/O
                         net (fo=1, routed)           1.177     6.558    bomb_module_unit/rgb_reg[11]_i_22_n_0
    SLICE_X8Y36          LUT4 (Prop_lut4_I0_O)        0.153     6.711 r  bomb_module_unit/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.548     7.259    block_module_unit/rgb_reg_reg[9]
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.331     7.590 f  block_module_unit/rgb_reg[5]_i_8/O
                         net (fo=1, routed)           1.027     8.617    block_module_unit/rgb_reg[5]_i_8_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.153     8.770 f  block_module_unit/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.759     9.530    vga_sync_unit/rgb_reg_reg[5]_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I1_O)        0.331     9.861 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.861    vga_sync_unit_n_101
    SLICE_X8Y39          FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.448     4.789    clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.801ns  (logic 2.389ns (24.375%)  route 7.412ns (75.625%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          3.882     4.360    vga_sync_unit/x[5]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.301     4.661 r  vga_sync_unit/motion_timer_reg[21]_i_31/O
                         net (fo=1, routed)           0.000     4.661    enemy_module_unit/motion_timer_reg_reg[21]_i_6_1[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.059 r  enemy_module_unit/motion_timer_reg_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.068    enemy_module_unit/motion_timer_reg_reg[21]_i_10_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.339 f  enemy_module_unit/motion_timer_reg_reg[21]_i_6/CO[0]
                         net (fo=1, routed)           0.955     6.294    enemy_module_unit/enemy_on21_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.373     6.667 f  enemy_module_unit/motion_timer_reg[21]_i_5/O
                         net (fo=3, routed)           0.566     7.233    enemy_module_unit/enemy_on
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  enemy_module_unit/rgb_reg[11]_i_9/O
                         net (fo=14, routed)          0.602     7.959    enemy_module_unit/rgb_reg[11]_i_17_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.118     8.077 r  enemy_module_unit/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          1.398     9.475    bm_module/rgb_reg_reg[11]_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.326     9.801 r  bm_module/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.801    bm_module_n_62
    SLICE_X9Y38          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.447     4.788    clk_IBUF_BUFG
    SLICE_X9Y38          FDCE                                         r  rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.694ns  (logic 2.389ns (24.645%)  route 7.305ns (75.355%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          3.882     4.360    vga_sync_unit/x[5]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.301     4.661 r  vga_sync_unit/motion_timer_reg[21]_i_31/O
                         net (fo=1, routed)           0.000     4.661    enemy_module_unit/motion_timer_reg_reg[21]_i_6_1[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.059 r  enemy_module_unit/motion_timer_reg_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.068    enemy_module_unit/motion_timer_reg_reg[21]_i_10_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.339 f  enemy_module_unit/motion_timer_reg_reg[21]_i_6/CO[0]
                         net (fo=1, routed)           0.955     6.294    enemy_module_unit/enemy_on21_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.373     6.667 f  enemy_module_unit/motion_timer_reg[21]_i_5/O
                         net (fo=3, routed)           0.566     7.233    enemy_module_unit/enemy_on
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  enemy_module_unit/rgb_reg[11]_i_9/O
                         net (fo=14, routed)          0.602     7.959    enemy_module_unit/rgb_reg[11]_i_17_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.118     8.077 r  enemy_module_unit/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          1.291     9.368    bm_module/rgb_reg_reg[11]_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.326     9.694 r  bm_module/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.694    bm_module_n_61
    SLICE_X9Y38          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.447     4.788    clk_IBUF_BUFG
    SLICE_X9Y38          FDCE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.686ns  (logic 2.389ns (24.665%)  route 7.297ns (75.335%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          3.882     4.360    vga_sync_unit/x[5]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.301     4.661 r  vga_sync_unit/motion_timer_reg[21]_i_31/O
                         net (fo=1, routed)           0.000     4.661    enemy_module_unit/motion_timer_reg_reg[21]_i_6_1[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.059 r  enemy_module_unit/motion_timer_reg_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.068    enemy_module_unit/motion_timer_reg_reg[21]_i_10_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.339 f  enemy_module_unit/motion_timer_reg_reg[21]_i_6/CO[0]
                         net (fo=1, routed)           0.955     6.294    enemy_module_unit/enemy_on21_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.373     6.667 f  enemy_module_unit/motion_timer_reg[21]_i_5/O
                         net (fo=3, routed)           0.566     7.233    enemy_module_unit/enemy_on
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  enemy_module_unit/rgb_reg[11]_i_9/O
                         net (fo=14, routed)          0.602     7.959    enemy_module_unit/rgb_reg[11]_i_17_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.118     8.077 r  enemy_module_unit/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          1.283     9.360    vga_sync_unit/rgb_reg_reg[9]_1
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.326     9.686 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.686    vga_sync_unit_n_100
    SLICE_X8Y39          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.448     4.789    clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.670ns  (logic 2.389ns (24.704%)  route 7.281ns (75.296%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          3.882     4.360    vga_sync_unit/x[5]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.301     4.661 r  vga_sync_unit/motion_timer_reg[21]_i_31/O
                         net (fo=1, routed)           0.000     4.661    enemy_module_unit/motion_timer_reg_reg[21]_i_6_1[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.059 r  enemy_module_unit/motion_timer_reg_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.068    enemy_module_unit/motion_timer_reg_reg[21]_i_10_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.339 f  enemy_module_unit/motion_timer_reg_reg[21]_i_6/CO[0]
                         net (fo=1, routed)           0.955     6.294    enemy_module_unit/enemy_on21_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.373     6.667 f  enemy_module_unit/motion_timer_reg[21]_i_5/O
                         net (fo=3, routed)           0.566     7.233    enemy_module_unit/enemy_on
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  enemy_module_unit/rgb_reg[11]_i_9/O
                         net (fo=14, routed)          0.602     7.959    enemy_module_unit/rgb_reg[11]_i_17_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.118     8.077 r  enemy_module_unit/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          1.267     9.344    bm_module/rgb_reg_reg[11]_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.326     9.670 r  bm_module/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.670    bm_module_n_67
    SLICE_X7Y37          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.513     4.854    clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.576ns  (logic 2.389ns (24.947%)  route 7.187ns (75.053%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          3.882     4.360    vga_sync_unit/x[5]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.301     4.661 r  vga_sync_unit/motion_timer_reg[21]_i_31/O
                         net (fo=1, routed)           0.000     4.661    enemy_module_unit/motion_timer_reg_reg[21]_i_6_1[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.059 r  enemy_module_unit/motion_timer_reg_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.068    enemy_module_unit/motion_timer_reg_reg[21]_i_10_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.339 f  enemy_module_unit/motion_timer_reg_reg[21]_i_6/CO[0]
                         net (fo=1, routed)           0.955     6.294    enemy_module_unit/enemy_on21_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.373     6.667 f  enemy_module_unit/motion_timer_reg[21]_i_5/O
                         net (fo=3, routed)           0.566     7.233    enemy_module_unit/enemy_on
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  enemy_module_unit/rgb_reg[11]_i_9/O
                         net (fo=14, routed)          0.602     7.959    enemy_module_unit/rgb_reg[11]_i_17_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.118     8.077 r  enemy_module_unit/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          1.173     9.250    bm_module/rgb_reg_reg[11]_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I3_O)        0.326     9.576 r  bm_module/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.576    bm_module_n_65
    SLICE_X6Y39          FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.515     4.856    clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.526ns  (logic 2.389ns (25.078%)  route 7.137ns (74.922%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          3.882     4.360    vga_sync_unit/x[5]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.301     4.661 r  vga_sync_unit/motion_timer_reg[21]_i_31/O
                         net (fo=1, routed)           0.000     4.661    enemy_module_unit/motion_timer_reg_reg[21]_i_6_1[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.059 r  enemy_module_unit/motion_timer_reg_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.068    enemy_module_unit/motion_timer_reg_reg[21]_i_10_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.339 f  enemy_module_unit/motion_timer_reg_reg[21]_i_6/CO[0]
                         net (fo=1, routed)           0.955     6.294    enemy_module_unit/enemy_on21_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.373     6.667 f  enemy_module_unit/motion_timer_reg[21]_i_5/O
                         net (fo=3, routed)           0.566     7.233    enemy_module_unit/enemy_on
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  enemy_module_unit/rgb_reg[11]_i_9/O
                         net (fo=14, routed)          0.602     7.959    enemy_module_unit/rgb_reg[11]_i_17_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.118     8.077 r  enemy_module_unit/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          1.123     9.200    bm_module/rgb_reg_reg[11]_0
    SLICE_X8Y36          LUT5 (Prop_lut5_I3_O)        0.326     9.526 r  bm_module/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.526    bm_module_n_69
    SLICE_X8Y36          FDCE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.445     4.786    clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            enemy_module_unit/FSM_sequential_e_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 2.221ns (23.481%)  route 7.238ns (76.519%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          3.882     4.360    vga_sync_unit/x[5]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.301     4.661 r  vga_sync_unit/motion_timer_reg[21]_i_31/O
                         net (fo=1, routed)           0.000     4.661    enemy_module_unit/motion_timer_reg_reg[21]_i_6_1[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.059 r  enemy_module_unit/motion_timer_reg_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.068    enemy_module_unit/motion_timer_reg_reg[21]_i_10_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.339 f  enemy_module_unit/motion_timer_reg_reg[21]_i_6/CO[0]
                         net (fo=1, routed)           0.955     6.294    enemy_module_unit/enemy_on21_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.373     6.667 f  enemy_module_unit/motion_timer_reg[21]_i_5/O
                         net (fo=3, routed)           1.044     7.711    bomb_module_unit/enemy_on
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  bomb_module_unit/motion_timer_reg[21]_i_3/O
                         net (fo=26, routed)          0.700     8.535    enemy_module_unit/motion_timer_reg_reg[0]_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.659 r  enemy_module_unit/FSM_sequential_e_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.648     9.307    enemy_module_unit/LFSR_16_unit/FSM_sequential_e_state_reg_reg[2]_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.152     9.459 r  enemy_module_unit/LFSR_16_unit/FSM_sequential_e_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.459    enemy_module_unit/LFSR_16_unit_n_0
    SLICE_X15Y31         FDCE                                         r  enemy_module_unit/FSM_sequential_e_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.440     4.781    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  enemy_module_unit/FSM_sequential_e_state_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/row_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.478%)  route 0.122ns (39.522%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_reg[1]/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_reg[1]/Q
                         net (fo=61, routed)          0.122     0.263    vga_sync_unit/y[1]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.045     0.308 r  vga_sync_unit/row_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    score_display_unit/numbers_rom_unit/row_reg_reg[1]_1
    SLICE_X7Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_sync_unit/y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/row_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.165%)  route 0.123ns (39.835%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_reg[3]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_reg[3]/Q
                         net (fo=45, routed)          0.123     0.264    vga_sync_unit/y[3]
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  vga_sync_unit/row_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.309    score_display_unit/numbers_rom_unit/row_reg_reg[3]_0
    SLICE_X5Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/col_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.171%)  route 0.173ns (53.829%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[3]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_sync_unit/x_reg[3]/Q
                         net (fo=51, routed)          0.173     0.321    score_display_unit/numbers_rom_unit/Q[3]
    SLICE_X6Y40          FDRE                                         r  score_display_unit/numbers_rom_unit/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  score_display_unit/numbers_rom_unit/col_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_sync_unit/y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/row_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.580%)  route 0.168ns (47.420%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_reg[0]/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_reg[0]/Q
                         net (fo=61, routed)          0.168     0.309    vga_sync_unit/y[0]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  vga_sync_unit/row_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    score_display_unit/numbers_rom_unit/row_reg_reg[0]_1
    SLICE_X7Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/row_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.247ns (62.483%)  route 0.148ns (37.517%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[5]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_sync_unit/x_reg[5]/Q
                         net (fo=31, routed)          0.148     0.296    vga_sync_unit/x[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.099     0.395 r  vga_sync_unit/row_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    score_display_unit/numbers_rom_unit/row_reg_reg[2]_0
    SLICE_X5Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_sync_unit/y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/row_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.686%)  route 0.250ns (57.314%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_reg[5]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_reg[5]/Q
                         net (fo=35, routed)          0.077     0.218    vga_sync_unit/y[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.263 r  vga_sync_unit/numbers_rom_unit/row_reg[3]_i_1/O
                         net (fo=4, routed)           0.172     0.436    score_display_unit/numbers_rom_unit/row_reg_reg[0]_0
    SLICE_X7Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_sync_unit/y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/row_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.686%)  route 0.250ns (57.314%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_reg[5]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_reg[5]/Q
                         net (fo=35, routed)          0.077     0.218    vga_sync_unit/y[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.263 r  vga_sync_unit/numbers_rom_unit/row_reg[3]_i_1/O
                         net (fo=4, routed)           0.172     0.436    score_display_unit/numbers_rom_unit/row_reg_reg[0]_0
    SLICE_X7Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_sync_unit/y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/row_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.714%)  route 0.321ns (63.286%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_reg[5]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_reg[5]/Q
                         net (fo=35, routed)          0.077     0.218    vga_sync_unit/y[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.263 r  vga_sync_unit/numbers_rom_unit/row_reg[3]_i_1/O
                         net (fo=4, routed)           0.243     0.507    score_display_unit/numbers_rom_unit/row_reg_reg[0]_0
    SLICE_X5Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_sync_unit/y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/row_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.714%)  route 0.321ns (63.286%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  vga_sync_unit/y_reg[5]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_sync_unit/y_reg[5]/Q
                         net (fo=35, routed)          0.077     0.218    vga_sync_unit/y[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.263 r  vga_sync_unit/numbers_rom_unit/row_reg[3]_i_1/O
                         net (fo=4, routed)           0.243     0.507    score_display_unit/numbers_rom_unit/row_reg_reg[0]_0
    SLICE_X5Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  score_display_unit/numbers_rom_unit/row_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_sync_unit/x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_display_unit/numbers_rom_unit/col_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.164ns (26.483%)  route 0.455ns (73.517%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  vga_sync_unit/x_reg[0]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_sync_unit/x_reg[0]/Q
                         net (fo=69, routed)          0.455     0.619    score_display_unit/numbers_rom_unit/Q[0]
    SLICE_X6Y40          FDRE                                         r  score_display_unit/numbers_rom_unit/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.863     1.990    score_display_unit/numbers_rom_unit/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  score_display_unit/numbers_rom_unit/col_reg_reg[0]/C





