module test_figure1:
input R;
output A;
output B;
output C;
output D;

every R do
  loop
    emit A;
    pause;
    emit B;
    pause
  end loop
  ||
  emit C;
  pause;
  pause;
  emit D
end every

end module
