{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728109759329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728109759329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 11:59:19 2024 " "Processing started: Sat Oct 05 11:59:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728109759329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109759329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off priority_ckt -c priority_ckt " "Command: quartus_map --read_settings_files=on --write_settings_files=off priority_ckt -c priority_ckt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109759329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728109759841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728109759842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_ckt.v 2 2 " "Found 2 design units, including 2 entities, in source file priority_ckt.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_ckt " "Found entity 1: priority_ckt" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728109773249 ""} { "Info" "ISGN_ENTITY_NAME" "2 binary_encoder " "Found entity 2: binary_encoder" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728109773249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_ckt_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_ckt_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_ckt_tb " "Found entity 1: priority_ckt_tb" {  } { { "priority_ckt_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728109773251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "priority_ckt " "Elaborating entity \"priority_ckt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728109773299 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h priority_ckt.v(2) " "Verilog HDL Always Construct warning at priority_ckt.v(2): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728109773301 "|priority_ckt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[0\] priority_ckt.v(6) " "Inferred latch for \"h\[0\]\" at priority_ckt.v(6)" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773301 "|priority_ckt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[1\] priority_ckt.v(6) " "Inferred latch for \"h\[1\]\" at priority_ckt.v(6)" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773301 "|priority_ckt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] priority_ckt.v(6) " "Inferred latch for \"h\[2\]\" at priority_ckt.v(6)" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773301 "|priority_ckt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] priority_ckt.v(6) " "Inferred latch for \"h\[3\]\" at priority_ckt.v(6)" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773301 "|priority_ckt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[4\] priority_ckt.v(6) " "Inferred latch for \"h\[4\]\" at priority_ckt.v(6)" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773301 "|priority_ckt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[5\] priority_ckt.v(6) " "Inferred latch for \"h\[5\]\" at priority_ckt.v(6)" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773301 "|priority_ckt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[6\] priority_ckt.v(6) " "Inferred latch for \"h\[6\]\" at priority_ckt.v(6)" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773301 "|priority_ckt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[7\] priority_ckt.v(6) " "Inferred latch for \"h\[7\]\" at priority_ckt.v(6)" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773301 "|priority_ckt"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "h\[0\]\$latch " "Latch h\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728109773621 ""}  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728109773621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "h\[1\]\$latch " "Latch h\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728109773621 ""}  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728109773621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "h\[2\]\$latch " "Latch h\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[2\] " "Ports D and ENA on the latch are fed by the same signal i\[2\]" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728109773621 ""}  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728109773621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "h\[3\]\$latch " "Latch h\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[3\] " "Ports D and ENA on the latch are fed by the same signal i\[3\]" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728109773621 ""}  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728109773621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "h\[4\]\$latch " "Latch h\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[4\] " "Ports D and ENA on the latch are fed by the same signal i\[4\]" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728109773621 ""}  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728109773621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "h\[5\]\$latch " "Latch h\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[5\] " "Ports D and ENA on the latch are fed by the same signal i\[5\]" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728109773621 ""}  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728109773621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "h\[6\]\$latch " "Latch h\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[6\] " "Ports D and ENA on the latch are fed by the same signal i\[6\]" {  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728109773621 ""}  } { { "priority_ckt.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/priority_ckt/priority_ckt.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728109773621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728109773649 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728109773649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728109773649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728109773649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728109773719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 11:59:33 2024 " "Processing ended: Sat Oct 05 11:59:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728109773719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728109773719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728109773719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728109773719 ""}
