{
    "SLICEL": {
        "A5LUT": {
            "ALUT":{
                "celltype": "LUT5",
                "instance": "SLICEL/A5LUT"
            }
        },
        "B5LUT": {
            "BLUT":{
                "celltype": "LUT5",
                "instance": "SLICEL/B5LUT"
            }
        },
        "C5LUT": {
            "CLUT":{
                "celltype": "LUT5",
                "instance": "SLICEL/C5LUT"
            }
        },
        "D5LUT": {
            "DLUT":{
                "celltype": "LUT5",
                "instance": "SLICEL/D5LUT"
            }
        }
    },
    "SLICEM": {
        "A5LUT": {
            "ALUT":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/A5LUT"
            },
            "A_DRAM":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/A5LUT"
            }
        },
        "B5LUT": {
            "BLUT":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/B5LUT"
            },
            "B_DRAM":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/B5LUT"
            }
        },
        "C5LUT": {
            "CLUT":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/C5LUT"
            },
            "C_DRAM":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/C5LUT"
            }
        },
        "D5LUT": {
            "DLUT":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/D5LUT"
            },
            "D_DRAM":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/D5LUT"
            }
        },
        "DPRAM32": {
            "A_DRAM":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/A5LUT"
            },
            "B_DRAM":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/B5LUT"
            },
            "C_DRAM":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/C5LUT"
            },
            "D_DRAM":{
                "celltype": "LUT_OR_MEM5LRAM",
                "instance": "SLICEM/D5LUT"
            }
        },
        "DPRAM64": {
            "A_DRAM":{
                "celltype": "LUT_OR_MEM6LRAM",
                "instance": "SLICEM/A6LUT"
            },
            "B_DRAM":{
                "celltype": "LUT_OR_MEM6LRAM",
                "instance": "SLICEM/B6LUT"
            },
            "C_DRAM":{
                "celltype": "LUT_OR_MEM6LRAM",
                "instance": "SLICEM/C6LUT"
            },
            "D_DRAM":{
                "celltype": "LUT_OR_MEM6LRAM",
                "instance": "SLICEM/D6LUT"
            }
        },
        "DPRAM64_for_RAM128X1D": {
            "A_DRAM128":{
                "celltype": "LUT_OR_MEM6LRAM",
                "instance": "SLICEM/A6LUT"
            },
            "B_DRAM128":{
                "celltype": "LUT_OR_MEM6LRAM",
                "instance": "SLICEM/B6LUT"
            },
            "C_DRAM128":{
                "celltype": "LUT_OR_MEM6LRAM",
                "instance": "SLICEM/C6LUT"
            },
            "D_DRAM128":{
                "celltype": "LUT_OR_MEM6LRAM",
                "instance": "SLICEM/D6LUT"
            }
        }
    }
}
