
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul11u_pwr_0_930_mae_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul11u_pwr_0_930_mae_00_0000.v) [C](mul11u_pwr_0_930_mae_00_0000.c) |
| mul11u_pwr_0_690_mae_00_0186 | 778.46827 | 4455 | 99.6997594833 | 0.7711579881 |  [Verilog](mul11u_pwr_0_690_mae_00_0186.v) [C](mul11u_pwr_0_690_mae_00_0186.c) |
| mul11u_pwr_0_637_mae_00_0388 | 1629.40986 | 8342 | 99.7320652008 | 1.3374605277 |  [Verilog](mul11u_pwr_0_637_mae_00_0388.v) [C](mul11u_pwr_0_637_mae_00_0388.c) |
| mul11u_pwr_0_483_mae_00_0867 | 3635.32145 | 20860 | 99.8380184174 | 3.8375181669 |  [Verilog](mul11u_pwr_0_483_mae_00_0867.v) [C](mul11u_pwr_0_483_mae_00_0867.c) |
| mul11u_pwr_0_367_mae_00_2508 | 10517.23153 | 41058 | 99.8795032501 | 10.0622115417 |  [Verilog](mul11u_pwr_0_367_mae_00_2508.v) [C](mul11u_pwr_0_367_mae_00_2508.c) |
| mul11u_pwr_0_300_mae_00_3411 | 14306.13117 | 83411 | 99.8944282532 | 8.0970764444 |  [Verilog](mul11u_pwr_0_300_mae_00_3411.v) [C](mul11u_pwr_0_300_mae_00_3411.c) |
| mul11u_pwr_0_208_mae_00_9095 | 38145.88022 | 204649 | 99.8986244202 | 36.0396990935 |  [Verilog](mul11u_pwr_0_208_mae_00_9095.v) [C](mul11u_pwr_0_208_mae_00_9095.c) |
| mul11u_pwr_0_159_mae_01_9488 | 81738.52399 | 412975 | 99.9011039734 | 58.2859280171 |  [Verilog](mul11u_pwr_0_159_mae_01_9488.v) [C](mul11u_pwr_0_159_mae_01_9488.c) |
| mul11u_pwr_0_084_mae_03_3411 | 140134.75906 | 588559 | 99.9018669128 | 62.9040345803 |  [Verilog](mul11u_pwr_0_084_mae_03_3411.v) [C](mul11u_pwr_0_084_mae_03_3411.c) |

Parameters
--------------
![Parameters figure](fig.png)
         