P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		   64 B
associativity 		4-way
n_set 			256
n_cache_line 	1024
tag: 18, index: 8, offset: 6
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		226440
0.n_misses 		23561
0.hit_rate 		90.58
0.miss_rate 		9.42
0.n_upgrade_miss 	2698
0.n_bus_snoops 	31776
0.n_snoop_hits 	9435
0.n_writebacks 	10201
Memory Traffic:
0.B_written_bus_to_cache 	1335232
0.B_written_cache_to_bus_wb 	652864
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	1988096
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		218223
1.n_misses 		31776
1.hit_rate 		87.29
1.miss_rate 		12.71
1.n_upgrade_miss 	4021
1.n_bus_snoops 	23561
1.n_snoop_hits 	6435
1.n_writebacks 	13214
Memory Traffic:
1.B_written_bus_to_cache 	1776320
1.B_written_cache_to_bus_wb 	845696
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	2622016
1.B_total_traffic_wt 	0
