
;; Function BUF_init (BUF_init, funcdef_no=0, decl_uid=5700, cgraph_uid=1, symbol_order=0)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 8 to 60 -- after reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i  16 r3=0                                    :cortex_m4_ex
;;	  1--> b  0: i  64 {[r0]=r1;[r0+0x4]=r2;}                  :cortex_m4_ex*3
;;	  1--> b  0: i  12 debug_marker                            :nothing
;;	  1--> b  0: i  13 loc r0                                  :nothing
;;	  1--> b  0: i  14 debug_marker                            :nothing
;;	  1--> b  0: i  15 debug_marker                            :nothing
;;	  4--> b  0: i  65 {[r0+0x8]=r3;[r0+0xc]=r3;}              :cortex_m4_ex*3
;;	  4--> b  0: i  21 debug_marker                            :nothing
;;	  7--> b  0: i  66 {[r0+0x10]=r3;[r0+0x14]=r2;}            :cortex_m4_ex*3
;;	  7--> b  0: i  26 debug_marker                            :nothing
;;	  7--> b  0: i  27 loc clobber                             :nothing
;;	 10--> b  0: i  60 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 8
;;   new tail = 60



starting the processing of deferred insns
ending the processing of deferred insns


BUF_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={1d,7u} r1={1d,1u} r2={1d,2u} r3={2d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 39{23d,16u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 58 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 58 6 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 58 5 2 NOTE_INSN_DELETED)
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 16 2 (debug_marker) "../System/buf.c":36:2 -1
     (nil))
(insn 16 8 64 2 (set (reg:SI 3 r3 [116])
        (const_int 0 [0])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 64 16 12 2 (parallel [
            (set (mem/f:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113]) [3 buf_handle_2(D)->buffer+0 S4 A32])
                (reg:SI 1 r1 [120]))
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                        (const_int 4 [0x4])) [1 buf_handle_2(D)->length+0 S4 A32])
                (reg/v:SI 2 r2 [orig:115 buf_length ] [115]))
        ]) "../System/buf.c":37:21 413 {*thumb2_strd_base}
     (expr_list:REG_DEAD (reg:SI 1 r1 [120])
        (nil)))
(debug_insn 12 64 13 2 (debug_marker) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../System/buf.c":45:18 -1
     (nil))
(debug_insn 15 14 65 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(insn 65 15 21 2 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                        (const_int 8 [0x8])) [1 buf_handle_2(D)->rear+0 S4 A32])
                (reg:SI 3 r3 [116]))
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                        (const_int 12 [0xc])) [1 buf_handle_2(D)->front+0 S4 A32])
                (reg:SI 3 r3 [116]))
        ]) "../System/buf.c":48:19 412 {*thumb2_strd}
     (nil))
(debug_insn 21 65 66 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(insn 66 21 26 2 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                        (const_int 16 [0x10])) [1 buf_handle_2(D)->data_size+0 S4 A32])
                (reg:SI 3 r3 [116]))
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                        (const_int 20 [0x14])) [1 buf_handle_2(D)->free_size+0 S4 A32])
                (reg/v:SI 2 r2 [orig:115 buf_length ] [115]))
        ]) "../System/buf.c":50:24 412 {*thumb2_strd}
     (expr_list:REG_DEAD (reg:SI 3 r3 [116])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:115 buf_length ] [115])
            (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                (nil)))))
(debug_insn 26 66 27 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 27 26 67 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":41:2 -1
     (nil))
(note 67 27 60 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 60 67 61 2 (simple_return) "../System/buf.c":42:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 61 60 33)
(note 33 61 34 NOTE_INSN_DELETED)
(note 34 33 0 NOTE_INSN_DELETED)

;; Function BUF_flush (BUF_flush, funcdef_no=1, decl_uid=5702, cgraph_uid=2, symbol_order=1)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 31 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  16 r2=[r0+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=0                                    :cortex_m4_ex
;;	  3--> b  0: i  33 {[r0+0x8]=r3;[r0+0xc]=r3;}              :cortex_m4_ex*3
;;	  3--> b  0: i  12 debug_marker                            :nothing
;;	  6--> b  0: i  34 {[r0+0x10]=r3;[r0+0x14]=r2;}            :cortex_m4_ex*3
;;	  6--> b  0: i  18 debug_marker                            :nothing
;;	  9--> b  0: i  23 r0=r3                                   :cortex_m4_ex
;;	 10--> b  0: i  24 use r0                                  :nothing
;;	 10--> b  0: i  31 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 6
;;   new tail = 31



starting the processing of deferred insns
ending the processing of deferred insns


BUF_flush

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,7u,1e} r1={1d} r2={2d,1u} r3={2d,4u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 41{25d,15u,1e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 29 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 29 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 16 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(insn 16 6 7 2 (set (reg:SI 2 r2 [orig:119 buf_handle_3(D)->length ] [119])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                (const_int 4 [0x4])) [1 buf_handle_3(D)->length+0 S4 A32])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                (const_int 4 [0x4])) [1 buf_handle_3(D)->length+0 S4 A32])
        (nil)))
(insn 7 16 33 2 (set (reg:SI 3 r3 [116])
        (const_int 0 [0])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 33 7 12 2 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                        (const_int 8 [0x8])) [1 buf_handle_3(D)->rear+0 S4 A32])
                (reg:SI 3 r3 [116]))
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                        (const_int 12 [0xc])) [1 buf_handle_3(D)->front+0 S4 A32])
                (reg:SI 3 r3 [116]))
        ]) "../System/buf.c":48:19 412 {*thumb2_strd}
     (nil))
(debug_insn 12 33 34 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(insn 34 12 18 2 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                        (const_int 16 [0x10])) [1 buf_handle_3(D)->data_size+0 S4 A32])
                (reg:SI 3 r3 [116]))
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                        (const_int 20 [0x14])) [1 buf_handle_3(D)->free_size+0 S4 A32])
                (reg:SI 2 r2 [orig:119 buf_handle_3(D)->length ] [119]))
        ]) "../System/buf.c":50:24 412 {*thumb2_strd}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 buf_handle_3(D)->length ] [119])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
            (nil))))
(debug_insn 18 34 23 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(insn 23 18 24 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [116])) "../System/buf.c":53:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [116])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 24 23 35 2 (use (reg/i:SI 0 r0)) "../System/buf.c":53:1 -1
     (nil))
(note 35 24 31 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 31 35 32 2 (simple_return) "../System/buf.c":53:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 32 31 27)
(note 27 32 28 NOTE_INSN_DELETED)
(note 28 27 0 NOTE_INSN_DELETED)

;; Function BUF_store_byte (BUF_store_byte, funcdef_no=2, decl_uid=5705, cgraph_uid=3, symbol_order=2)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


BUF_store_byte

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;;  ref usage 	r0={4d,8u} r1={3d,4u} r2={7d,11u} r3={2d,10u,2e} r4={3d,3u} r13={3d,10u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} 
;;    total ref usage 93{42d,49u,2e} in 41{41 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 13 [sp]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 4 7 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[7]->( 5 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 5 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 18 to worklist
  Adding insn 90 to worklist
  Adding insn 44 to worklist
  Adding insn 94 to worklist
  Adding insn 72 to worklist
  Adding insn 120 to worklist
  Adding insn 53 to worklist
  Adding insn 103 to worklist
  Adding insn 98 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 5 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 93 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 119 to worklist
  Adding insn 89 to worklist
  Adding insn 6 to worklist
processing block 7 lr out =  1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
processing block 4 lr out =  1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 43 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
;;   ======================================================
;;   -- basic block 2 from 10 to 14 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 r2=[r0+0x10]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   2 r3=r0                                   :cortex_m4_ex
;;	  3--> b  0: i  12 r0=[r0+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  13 cc=cmp(r2,r0)                           :cortex_m4_ex
;;	  6--> b  0: i  14 pc={(geu(cc,0))?L77:pc}                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 10
;;   new tail = 14

;;   ======================================================
;;   -- basic block 3 from 90 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  2--> b  0: i  90 {[pre sp+=0xfffffffffffffffc]=unspec[r4] 0;}:cortex_m4_ex*5
;;	  7--> b  0: i  18 {pc={(r2==0)?L122:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 16
;;   new tail = 18

;;   ======================================================
;;   -- basic block 4 from 30 to 44 -- after reload
;;   ======================================================

;;	  0--> b  0: i  30 debug_marker                            :nothing
;;	  2--> b  0: i  31 r2=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  32 r2=r2+0x1                               :cortex_m4_ex
;;	  4--> b  0: i  33 debug_marker                            :nothing
;;	  5--> b  0: i  34 cc=cmp(r0,r2)                           :cortex_m4_ex
;;	  5--> b  0: i  42 debug_marker                            :nothing
;;	  6--> b  0: i  43 (leu(cc,0)) r2=0                        :cortex_m4_ex
;;	  7--> b  0: i  44 [r3+0x8]=r2                             :cortex_m4_a
;;	Ready list (final):  
;;   total time = 7
;;   new head = 30
;;   new tail = 44

;;   ======================================================
;;   -- basic block 5 from 47 to 94 -- after reload
;;   ======================================================

;;	  0--> b  0: i  47 loc r3                                  :nothing
;;	  0--> b  0: i  48 loc r1                                  :nothing
;;	  0--> b  0: i  49 debug_marker                            :nothing
;;	  0--> b  0: i  50 debug_marker                            :nothing
;;	  0--> b  0: i  89 r4=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  53 [r4+r2]=r1                              :cortex_m4_a*2
;;	  2--> b  0: i  54 debug_marker                            :nothing
;;	  4--> b  0: i 119 {r1=[r3+0x10];r2=[r3+0x14];}            :cortex_m4_ex*3
;;	  7--> b  0: i  56 r1=r1+0x1                               :cortex_m4_ex
;;	  8--> b  0: i  60 r2=r2-0x1                               :cortex_m4_ex
;;	  9--> b  0: i   6 r0=0                                    :cortex_m4_ex
;;	 10--> b  0: i 120 {[r3+0x10]=r1;[r3+0x14]=r2;}            :cortex_m4_ex*3
;;	 10--> b  0: i  62 debug_marker                            :nothing
;;	 10--> b  0: i  63 loc clobber                             :nothing
;;	 10--> b  0: i  64 loc clobber                             :nothing
;;	 11--> b  0: i  72 use r0                                  :nothing
;;	 13--> b  0: i  93 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  94 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 15
;;   new head = 47
;;   new tail = 94

;;   ======================================================
;;   -- basic block 6 from 7 to 103 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  98 use r0                                  :nothing
;;	  1--> b  0: i 103 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 103

;;   ======================================================
;;   -- basic block 7 from 20 to 123 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i 121 {[r3+0x8]=r2;[r3+0xc]=r2;}              :cortex_m4_ex*3
;;	  3--> b  0: i 123 pc=L45                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 20
;;   new tail = 123



starting the processing of deferred insns
ending the processing of deferred insns


BUF_store_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;;  ref usage 	r0={4d,8u} r1={3d,4u} r2={7d,11u} r3={2d,10u,2e} r4={3d,3u} r13={3d,10u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} 
;;    total ref usage 93{42d,49u,2e} in 41{41 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(insn 11 10 2 2 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (mem:SI (plus:SI (reg/f:SI 0 r0 [orig:123 buf_handle ] [123])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])) "../System/buf.c":62:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 11 12 2 (set (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
        (reg:SI 0 r0 [136])) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 2 13 2 (set (reg:SI 0 r0 [orig:114 _2 ] [114])
        (mem:SI (plus:SI (reg/f:SI 0 r0 [orig:123 buf_handle ] [123])
                (const_int 4 [0x4])) [1 buf_handle_11(D)->length+0 S4 A32])) "../System/buf.c":62:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:113 _1 ] [113])
            (reg:SI 0 r0 [orig:114 _2 ] [114]))) "../System/buf.c":62:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../System/buf.c":62:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 77)
(note 15 14 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 17 15 16 3 NOTE_INSN_DELETED)
(debug_insn 16 17 90 3 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(insn/f 90 16 91 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [4  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
        ]) "../System/buf.c":60:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))
(note 91 90 18 3 NOTE_INSN_PROLOGUE_END)
(jump_insn 18 91 29 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [orig:113 _1 ] [113])
                        (const_int 0 [0]))
                    (label_ref:SI 122)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":69:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 122)
(note 29 18 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 4 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(insn 31 30 32 4 (set (reg:SI 2 r2 [orig:127 buf_handle_11(D)->rear ] [127])
        (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (nil)))
(insn 32 31 33 4 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (plus:SI (reg:SI 2 r2 [orig:127 buf_handle_11(D)->rear ] [127])
            (const_int 1 [0x1]))) "../System/buf.c":77:20 7 {*arm_addsi3}
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(insn 34 33 42 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [orig:114 _2 ] [114])
            (reg:SI 2 r2 [orig:113 _1 ] [113]))) "../System/buf.c":79:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:114 _2 ] [114])
        (nil)))
(debug_insn 42 34 43 4 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(insn 43 42 44 4 (cond_exec (leu (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 2 r2 [128])
            (const_int 0 [0]))) "../System/buf.c":81:22 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (expr_list:REG_EQUIV (const_int 0 [0])
            (nil))))
(insn 44 43 45 4 (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 2 r2 [128])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 45 44 46 5 7 (nil) [1 uses])
(note 46 45 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 51 46 47 5 NOTE_INSN_DELETED)
(debug_insn 47 51 48 5 (var_location:SI buf_handle (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])) -1
     (nil))
(debug_insn 48 47 49 5 (var_location:QI data (reg:QI 1 r1 [orig:124 data ] [124])) -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 50 49 89 5 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(insn 89 50 53 5 (set (reg:SI 4 r4 [139])
        (mem/f:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123]) [3 buf_handle_11(D)->buffer+0 S4 A32])) "../System/buf.c":87:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 89 54 5 (set (mem:QI (plus:SI (reg:SI 4 r4 [139])
                (reg:SI 2 r2 [orig:113 _1 ] [113])) [0 *_19+0 S1 A8])
        (reg:QI 1 r1 [orig:124 data ] [124])) "../System/buf.c":87:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [139])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:113 _1 ] [113])
            (expr_list:REG_DEAD (reg:QI 1 r1 [orig:124 data ] [124])
                (nil)))))
(debug_insn 54 53 119 5 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(insn 119 54 56 5 (parallel [
            (set (reg:SI 1 r1 [orig:132 buf_handle_11(D)->data_size ] [132])
                (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                        (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32]))
            (set (reg:SI 2 r2 [orig:134 buf_handle_11(D)->free_size ] [134])
                (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                        (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32]))
        ]) "../System/buf.c":91:24 409 {*thumb2_ldrd}
     (nil))
(insn 56 119 60 5 (set (reg:SI 1 r1 [131])
        (plus:SI (reg:SI 1 r1 [orig:132 buf_handle_11(D)->data_size ] [132])
            (const_int 1 [0x1]))) "../System/buf.c":90:24 7 {*arm_addsi3}
     (nil))
(insn 60 56 6 5 (set (reg:SI 2 r2 [133])
        (plus:SI (reg:SI 2 r2 [orig:134 buf_handle_11(D)->free_size ] [134])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":91:24 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])
        (nil)))
(insn 6 60 120 5 (set (reg:SI 0 r0 [orig:122 <retval> ] [122])
        (const_int 0 [0])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 120 6 62 5 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                        (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])
                (reg:SI 1 r1 [131]))
            (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                        (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])
                (reg:SI 2 r2 [133]))
        ]) "../System/buf.c":91:24 412 {*thumb2_strd}
     (expr_list:REG_DEAD (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
        (expr_list:REG_DEAD (reg:SI 2 r2 [133])
            (expr_list:REG_DEAD (reg:SI 1 r1 [131])
                (nil)))))
(debug_insn 62 120 63 5 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 63 62 64 5 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 72 5 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(insn 72 64 125 5 (use (reg/i:SI 0 r0)) "../System/buf.c":96:1 -1
     (nil))
(note 125 72 93 5 NOTE_INSN_EPILOGUE_BEG)
(insn/f 93 125 94 5 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [4  S4 A32])) "../System/buf.c":96:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(jump_insn 94 93 86 5 (simple_return) "../System/buf.c":96:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 86 94 77)
(code_label 77 86 76 6 9 (nil) [1 uses])
(note 76 77 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 76 98 6 (set (reg:SI 0 r0 [orig:122 <retval> ] [122])
        (const_int 1 [0x1])) "../System/buf.c":64:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 98 7 103 6 (use (reg/i:SI 0 r0)) "../System/buf.c":96:1 -1
     (nil))
(jump_insn 103 98 102 6 (simple_return) "../System/buf.c":96:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 102 103 122)
(code_label 122 102 19 7 15 (nil) [1 uses])
(note 19 122 20 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 121 7 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(insn 121 20 123 7 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                        (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
                (reg:SI 2 r2 [orig:113 _1 ] [113]))
            (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                        (const_int 12 [0xc])) [1 buf_handle_11(D)->front+0 S4 A32])
                (reg:SI 2 r2 [orig:113 _1 ] [113]))
        ]) "../System/buf.c":72:21 412 {*thumb2_strd}
     (nil))
(jump_insn 123 121 124 7 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 124 123 87)
(note 87 124 88 NOTE_INSN_DELETED)
(note 88 87 0 NOTE_INSN_DELETED)

;; Function BUF_store_bytes (BUF_store_bytes, funcdef_no=3, decl_uid=5709, cgraph_uid=4, symbol_order=3)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 18 (  1.3)


BUF_store_bytes

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,20u,4e} r1={3d,7u} r2={6d,9u} r3={8d,12u} r4={4d,3u} r12={1d,1u} r13={4d,23u} r14={2d,3u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} 
;;    total ref usage 145{57d,84u,4e} in 109{109 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 12 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[4]->( 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 8 )->[5]->( 6 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 14 [lr] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; live  gen 	 1 [r1] 14 [lr]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 6 10 )->[7]->( 8 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 7 4 )->[8]->( 9 5 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 8 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 5 )->[10]->( 7 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 7 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 9 13 12 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 25 to worklist
  Adding insn 218 to worklist
  Adding insn 166 to worklist
  Adding insn 56 to worklist
  Adding insn 202 to worklist
  Adding insn 115 to worklist
  Adding insn 201 to worklist
  Adding insn 91 to worklist
  Adding insn 50 to worklist
  Adding insn 169 to worklist
  Adding insn 134 to worklist
  Adding insn 222 to worklist
  Adding insn 82 to worklist
  Adding insn 75 to worklist
  Adding insn 213 to worklist
  Adding insn 211 to worklist
  Adding insn 162 to worklist
  Adding insn 199 to worklist
  Adding insn 192 to worklist
  Adding insn 185 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 9 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
processing block 11 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 8 to worklist
processing block 7 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 114 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
  Adding insn 200 to worklist
  Adding insn 89 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
processing block 10 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 148 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 53 to worklist
processing block 8 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 49 to worklist
  Adding insn 48 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 81 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 33 to worklist
processing block 13 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 173 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 16 to worklist
  Adding insn 15 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 20 (  1.4)
;;   ======================================================
;;   -- basic block 2 from 142 to 17 -- after reload
;;   ======================================================

;;	  0--> b  0: i 142 loc r1                                  :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 loc 0                                   :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 r3=[r0+0x14]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  16 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  3--> b  0: i  17 pc={(ltu(cc,0))?L137:pc}                :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 142
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i  19 loc clobber                             :nothing
;;	  0--> b  0: i  20 loc clobber                             :nothing
;;	  0--> b  0: i  21 loc clobber                             :nothing
;;	  0--> b  0: i  22 loc 0                                   :nothing
;;	  0--> b  0: i  23 debug_marker                            :nothing
;;	  2--> b  0: i  25 {pc={(r2==0)?L217:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 19
;;   new tail = 25

;;   ======================================================
;;   -- basic block 4 from 166 to 218 -- after reload
;;   ======================================================

;;	  2--> b  0: i  33 r2=r2+r1                                :cortex_m4_ex
;;	  3--> b  0: i 166 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  8--> b  0: i  31 r3=[r0+0x10]                            :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  32 r1=r1-0x1                               :cortex_m4_ex
;;	 11--> b  0: i  34 ip=r2-0x1                               :cortex_m4_ex
;;	 12--> b  0: i  81 r4=0                                    :cortex_m4_ex
;;	 13--> b  0: i 218 pc=L113                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 13
;;   new head = 33
;;   new tail = 218

;;   ======================================================
;;   -- basic block 5 from 58 to 56 -- after reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing
;;	  0--> b  0: i  68 debug_marker                            :nothing
;;	  0--> b  0: i  53 lr=zxn([++r1])                          :cortex_m4_a,cortex_m4_b
;;	  0--> b  0: i  54 debug_marker                            :nothing
;;	  2--> b  0: i  56 {pc={(r3!=0)?L66:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 58
;;   new tail = 56

;;   ======================================================
;;   -- basic block 6 from 202 to 202 -- after reload
;;   ======================================================

;;	  2--> b  0: i 202 {[r0+0x8]=r3;[r0+0xc]=r3;}              :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 202
;;   new tail = 202

;;   ======================================================
;;   -- basic block 7 from 85 to 115 -- after reload
;;   ======================================================

;;	  0--> b  0: i  85 loc r0                                  :nothing
;;	  0--> b  0: i  86 loc D#20                                :nothing
;;	  0--> b  0: i  87 debug_marker                            :nothing
;;	  0--> b  0: i  88 debug_marker                            :nothing
;;	  2--> b  0: i  89 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  91 [r2+r3]=lr                              :cortex_m4_a*2
;;	  4--> b  0: i  92 debug_marker                            :nothing
;;	  6--> b  0: i 200 {r3=[r0+0x10];r2=[r0+0x14];}            :cortex_m4_ex*3
;;	  9--> b  0: i 114 cc=cmp(ip,r1)                           :cortex_m4_ex
;;	 10--> b  0: i  94 r3=r3+0x1                               :cortex_m4_ex
;;	 11--> b  0: i  98 r2=r2-0x1                               :cortex_m4_ex
;;	 12--> b  0: i 201 {[r0+0x10]=r3;[r0+0x14]=r2;}            :cortex_m4_ex*3
;;	 12--> b  0: i 100 debug_marker                            :nothing
;;	 12--> b  0: i 101 loc clobber                             :nothing
;;	 12--> b  0: i 102 loc clobber                             :nothing
;;	 12--> b  0: i 103 loc clobber                             :nothing
;;	 12--> b  0: i 104 loc clobber                             :nothing
;;	 12--> b  0: i 105 loc 0                                   :nothing
;;	 12--> b  0: i 106 debug_marker                            :nothing
;;	 12--> b  0: i 107 debug_marker                            :nothing
;;	 12--> b  0: i 108 loc clobber                             :nothing
;;	 12--> b  0: i 109 loc clobber                             :nothing
;;	 12--> b  0: i 110 loc clobber                             :nothing
;;	 12--> b  0: i 111 loc r1-D#23+0x1                         :nothing
;;	 12--> b  0: i 112 debug_marker                            :nothing
;;	 15--> b  0: i 115 pc={(cc==0)?L220:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 15
;;   new head = 85
;;   new tail = 115

;;   ======================================================
;;   -- basic block 8 from 36 to 50 -- after reload
;;   ======================================================

;;	  0--> b  0: i  36 loc r1-D#23+0x1                         :nothing
;;	  0--> b  0: i  37 loc clobber                             :nothing
;;	  0--> b  0: i  38 loc clobber                             :nothing
;;	  0--> b  0: i  39 loc clobber                             :nothing
;;	  0--> b  0: i  40 loc D#22                                :nothing
;;	  0--> b  0: i  41 debug_marker                            :nothing
;;	  0--> b  0: i  42 loc D#23+D#22                           :nothing
;;	  0--> b  0: i  43 loc [D#21]                              :nothing
;;	  0--> b  0: i  44 loc r0                                  :nothing
;;	  0--> b  0: i  45 loc D#20                                :nothing
;;	  0--> b  0: i  46 debug_marker                            :nothing
;;	  0--> b  0: i  47 debug_marker                            :nothing
;;	  2--> b  0: i  48 r2=[r0+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  49 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  5--> b  0: i  50 pc={(gtu(cc,0))?L221:pc}                :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 36
;;   new tail = 50

;;   ======================================================
;;   -- basic block 9 from 9 to 169 -- after reload
;;   ======================================================

;;	  2--> b  0: i   9 r0=0x1                                  :cortex_m4_ex
;;	  2--> b  0: i 122 loc clobber                             :nothing
;;	  2--> b  0: i 123 loc clobber                             :nothing
;;	  2--> b  0: i 124 loc clobber                             :nothing
;;	  2--> b  0: i 125 loc clobber                             :nothing
;;	  2--> b  0: i 126 loc clobber                             :nothing
;;	  2--> b  0: i 127 loc clobber                             :nothing
;;	  2--> b  0: i 128 loc clobber                             :nothing
;;	  3--> b  0: i 134 use r0                                  :nothing
;;	  3--> b  0: i 169 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 3
;;   new head = 9
;;   new tail = 169

;;   ======================================================
;;   -- basic block 10 from 80 to 222 -- after reload
;;   ======================================================

;;	  0--> b  0: i  80 debug_marker                            :nothing
;;	  0--> b  0: i  69 r3=[r0+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  70 r3=r3+0x1                               :cortex_m4_ex
;;	  2--> b  0: i  71 debug_marker                            :nothing
;;	  3--> b  0: i  72 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  75 (gtu(cc,0)) [r0+0x8]=r3                 :cortex_m4_a
;;	  5--> b  0: i  82 (leu(cc,0)) [r0+0x8]=r4                 :cortex_m4_a
;;	  6--> b  0: i 148 (leu(cc,0)) r3=0                        :cortex_m4_ex
;;	  7--> b  0: i 222 pc=L83                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 80
;;   new tail = 222

;;   ======================================================
;;   -- basic block 11 from 8 to 213 -- after reload
;;   ======================================================

;;	  0--> b  0: i   8 r0=0                                    :cortex_m4_ex
;;	  0--> b  0: i 204 loc clobber                             :nothing
;;	  0--> b  0: i 205 loc clobber                             :nothing
;;	  0--> b  0: i 206 loc clobber                             :nothing
;;	  0--> b  0: i 207 loc clobber                             :nothing
;;	  0--> b  0: i 208 loc clobber                             :nothing
;;	  0--> b  0: i 209 loc clobber                             :nothing
;;	  0--> b  0: i 210 loc clobber                             :nothing
;;	  1--> b  0: i 211 use r0                                  :nothing
;;	  1--> b  0: i 213 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 213

;;   ======================================================
;;   -- basic block 12 from 7 to 162 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x3                                  :cortex_m4_ex
;;	  1--> b  0: i 199 use r0                                  :nothing
;;	  1--> b  0: i 162 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 162

;;   ======================================================
;;   -- basic block 13 from 173 to 192 -- after reload
;;   ======================================================

;;	  0--> b  0: i 173 r0=0                                    :cortex_m4_ex
;;	  0--> b  0: i 178 loc clobber                             :nothing
;;	  0--> b  0: i 179 loc clobber                             :nothing
;;	  0--> b  0: i 180 loc clobber                             :nothing
;;	  0--> b  0: i 181 loc clobber                             :nothing
;;	  0--> b  0: i 182 loc clobber                             :nothing
;;	  0--> b  0: i 183 loc clobber                             :nothing
;;	  0--> b  0: i 184 loc clobber                             :nothing
;;	  1--> b  0: i 185 use r0                                  :nothing
;;	  1--> b  0: i 192 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 173
;;   new tail = 192



starting the processing of deferred insns
ending the processing of deferred insns


BUF_store_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,20u,4e} r1={3d,7u} r2={6d,9u} r3={8d,12u} r4={4d,3u} r12={1d,1u} r13={4d,23u} r14={2d,3u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} 
;;    total ref usage 145{57d,84u,4e} in 109{109 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 10 142 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 142 5 12 2 (var_location:SI D#23 (reg:SI 1 r1 [ data ])) -1
     (nil))
(debug_insn 12 142 13 2 (debug_marker) "../System/buf.c":101:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":101:19 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/buf.c":104:2 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 3 r3 [orig:133 buf_handle_6(D)->free_size ] [133])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])) "../System/buf.c":104:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:133 buf_handle_6(D)->free_size ] [133])
            (reg/v:SI 2 r2 [orig:132 size ] [132]))) "../System/buf.c":104:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:133 buf_handle_6(D)->free_size ] [133])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 137)
            (pc))) "../System/buf.c":104:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 137)
(note 18 17 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 18 19 3 NOTE_INSN_DELETED)
(debug_insn 19 24 20 3 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 20 19 21 3 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 22 3 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 22 21 23 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(jump_insn 25 23 30 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 2 r2 [orig:132 size ] [132])
                        (const_int 0 [0]))
                    (label_ref:SI 217)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":111:3 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 217)
(note 30 25 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 33 30 166 4 (set (reg:SI 2 r2 [134])
        (plus:SI (reg/v:SI 2 r2 [orig:132 size ] [132])
            (reg/v/f:SI 1 r1 [orig:131 data ] [131]))) 7 {*arm_addsi3}
     (nil))
(insn/f 166 33 167 4 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../System/buf.c":100:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [4  S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))
(note 167 166 31 4 NOTE_INSN_PROLOGUE_END)
(insn 31 167 32 4 (set (reg:SI 3 r3 [orig:124 _29 ] [124])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])) "../System/buf.c":62:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 34 4 (set (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])
        (plus:SI (reg/v/f:SI 1 r1 [orig:131 data ] [131])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 34 32 81 4 (set (reg:SI 12 ip [orig:114 _4 ] [114])
        (plus:SI (reg:SI 2 r2 [134])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [134])
        (nil)))
(insn 81 34 218 4 (set (reg:SI 4 r4 [145])
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(jump_insn 218 81 219 4 (set (pc)
        (label_ref 113)) 284 {*arm_jump}
     (nil)
 -> 113)
(barrier 219 218 221)
(code_label 221 219 51 5 33 (nil) [1 uses])
(note 51 221 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 55 51 58 5 NOTE_INSN_DELETED)
(debug_insn 58 55 68 5 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 68 58 53 5 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(insn 53 68 54 5 (set (reg:SI 14 lr [orig:116 _14 ] [116])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])) [0 MEM[base: _8, offset: 0B]+0 S1 A8]))) "../System/buf.c":114:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])
        (nil)))
(debug_insn 54 53 56 5 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(jump_insn 56 54 57 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 3 r3 [orig:124 _29 ] [124])
                        (const_int 0 [0]))
                    (label_ref 66)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":69:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 57 56 202 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 202 57 83 6 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                        (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
                (reg:SI 3 r3 [orig:124 _29 ] [124]))
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                        (const_int 12 [0xc])) [1 buf_handle_6(D)->front+0 S4 A32])
                (reg:SI 3 r3 [orig:124 _29 ] [124]))
        ]) "../System/buf.c":72:21 412 {*thumb2_strd}
     (nil))
(code_label 83 202 84 7 20 (nil) [1 uses])
(note 84 83 85 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 7 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])) -1
     (nil))
(debug_insn 86 85 87 7 (var_location:QI data (debug_expr:QI D#20)) -1
     (nil))
(debug_insn 87 86 88 7 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 88 87 89 7 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(insn 89 88 91 7 (set (reg/f:SI 2 r2 [orig:139 buf_handle_6(D)->buffer ] [139])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130]) [3 buf_handle_6(D)->buffer+0 S4 A32])) "../System/buf.c":87:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130]) [3 buf_handle_6(D)->buffer+0 S4 A32])
        (nil)))
(insn 91 89 92 7 (set (mem:QI (plus:SI (reg/f:SI 2 r2 [orig:139 buf_handle_6(D)->buffer ] [139])
                (reg:SI 3 r3 [orig:124 _29 ] [124])) [0 *_27+0 S1 A8])
        (reg:QI 14 lr [orig:116 _14 ] [116])) "../System/buf.c":87:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:124 _29 ] [124])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:139 buf_handle_6(D)->buffer ] [139])
            (nil))))
(debug_insn 92 91 200 7 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(insn 200 92 114 7 (parallel [
            (set (reg:SI 3 r3 [orig:141 buf_handle_6(D)->data_size ] [141])
                (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                        (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32]))
            (set (reg:SI 2 r2 [orig:143 buf_handle_6(D)->free_size ] [143])
                (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                        (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32]))
        ]) "../System/buf.c":91:24 409 {*thumb2_ldrd}
     (nil))
(insn 114 200 94 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:114 _4 ] [114])
            (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127]))) "../System/buf.c":111:3 268 {*arm_cmpsi_insn}
     (nil))
(insn 94 114 98 7 (set (reg:SI 3 r3 [orig:124 _29 ] [124])
        (plus:SI (reg:SI 3 r3 [orig:141 buf_handle_6(D)->data_size ] [141])
            (const_int 1 [0x1]))) "../System/buf.c":90:24 7 {*arm_addsi3}
     (nil))
(insn 98 94 201 7 (set (reg:SI 2 r2 [142])
        (plus:SI (reg:SI 2 r2 [orig:143 buf_handle_6(D)->free_size ] [143])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":91:24 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (nil)))
(insn 201 98 100 7 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                        (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])
                (reg:SI 3 r3 [orig:124 _29 ] [124]))
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                        (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
                (reg:SI 2 r2 [142]))
        ]) "../System/buf.c":91:24 412 {*thumb2_strd}
     (expr_list:REG_DEAD (reg:SI 2 r2 [142])
        (nil)))
(debug_insn 100 201 101 7 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 101 100 102 7 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 102 101 103 7 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 103 102 104 7 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 104 103 105 7 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 105 104 106 7 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 106 105 107 7 (debug_marker) "../System/buf.c":117:4 -1
     (nil))
(debug_insn 107 106 108 7 (debug_marker) "../System/buf.c":111:29 -1
     (nil))
(debug_insn 108 107 109 7 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 109 108 110 7 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 110 109 111 7 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 111 110 112 7 (var_location:SI i (plus:SI (minus:SI (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])
            (debug_expr:SI D#23))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 112 111 115 7 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(jump_insn 115 112 113 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 220)
            (pc))) "../System/buf.c":111:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 220)
(code_label 113 115 35 8 22 (nil) [1 uses])
(note 35 113 36 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 8 (var_location:SI D#22 (plus:SI (minus:SI (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])
            (debug_expr:SI D#23))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 37 36 38 8 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 38 37 39 8 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 39 38 40 8 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 40 39 41 8 (var_location:SI i (debug_expr:SI D#22)) -1
     (nil))
(debug_insn 41 40 42 8 (debug_marker) "../System/buf.c":114:4 -1
     (nil))
(debug_insn 42 41 43 8 (var_location:SI D#21 (plus:SI (debug_expr:SI D#23)
        (debug_expr:SI D#22))) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 43 42 44 8 (var_location:QI D#20 (mem:QI (debug_expr:SI D#21) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 44 43 45 8 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 45 44 46 8 (var_location:QI data (debug_expr:QI D#20)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 46 45 47 8 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 47 46 48 8 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(insn 48 47 49 8 (set (reg:SI 2 r2 [orig:117 _20 ] [117])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 4 [0x4])) [1 buf_handle_6(D)->length+0 S4 A32])) "../System/buf.c":62:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:117 _20 ] [117])
            (reg:SI 3 r3 [orig:124 _29 ] [124]))) "../System/buf.c":62:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 140 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 221)
            (pc))) "../System/buf.c":62:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 221)
(note 140 50 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 140 122 9 (set (reg:SI 0 r0 [orig:129 <retval> ] [129])
        (const_int 1 [0x1])) "../System/buf.c":64:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 122 9 123 9 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 123 122 124 9 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 124 123 125 9 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 125 124 126 9 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 126 125 127 9 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 127 126 128 9 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 128 127 134 9 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 134 128 224 9 (use (reg/i:SI 0 r0)) "../System/buf.c":124:1 -1
     (nil))
(note 224 134 169 9 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 169 224 198 9 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "../System/buf.c":124:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 198 169 66)
(code_label 66 198 67 10 19 (nil) [1 uses])
(note 67 66 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 67 69 10 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(insn 69 80 70 10 (set (reg:SI 3 r3 [orig:137 buf_handle_6(D)->rear ] [137])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (nil)))
(insn 70 69 71 10 (set (reg:SI 3 r3 [orig:124 _29 ] [124])
        (plus:SI (reg:SI 3 r3 [orig:137 buf_handle_6(D)->rear ] [137])
            (const_int 1 [0x1]))) "../System/buf.c":77:20 7 {*arm_addsi3}
     (nil))
(debug_insn 71 70 72 10 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(insn 72 71 75 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:117 _20 ] [117])
            (reg:SI 3 r3 [orig:124 _29 ] [124]))) "../System/buf.c":79:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:117 _20 ] [117])
        (nil)))
(insn 75 72 82 10 (cond_exec (gtu (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                    (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
            (reg:SI 3 r3 [orig:124 _29 ] [124]))) "../System/buf.c":77:20 6567 {*p *thumb2_movsi_vfp}
     (nil))
(insn 82 75 148 10 (cond_exec (leu (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                    (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
            (reg:SI 4 r4 [145]))) "../System/buf.c":81:22 6567 {*p *thumb2_movsi_vfp}
     (nil))
(insn 148 82 222 10 (cond_exec (leu (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [orig:124 _29 ] [124])
            (const_int 0 [0]))) "../System/buf.c":81:22 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(jump_insn 222 148 223 10 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 223 222 220)
(code_label 220 223 26 11 32 (nil) [1 uses])
(note 26 220 8 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 8 26 204 11 (set (reg:SI 0 r0 [orig:129 <retval> ] [129])
        (const_int 0 [0])) "../System/buf.c":122:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 204 8 205 11 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 205 204 206 11 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 206 205 207 11 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 207 206 208 11 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 208 207 209 11 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 209 208 210 11 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 210 209 211 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 211 210 225 11 (use (reg/i:SI 0 r0)) "../System/buf.c":124:1 -1
     (nil))
(note 225 211 213 11 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 213 225 216 11 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "../System/buf.c":124:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 216 213 137)
(code_label 137 216 136 12 24 (nil) [1 uses])
(note 136 137 7 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 7 136 199 12 (set (reg:SI 0 r0 [orig:129 <retval> ] [129])
        (const_int 3 [0x3])) "../System/buf.c":106:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
(insn 199 7 162 12 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 162 199 163 12 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 163 162 164)
(note 164 163 165 NOTE_INSN_DELETED)
(note 165 164 217 NOTE_INSN_DELETED)
(code_label 217 165 175 13 31 (nil) [1 uses])
(note 175 217 173 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 173 175 178 13 (set (reg:SI 0 r0 [orig:129 <retval> ] [129])
        (const_int 0 [0])) "../System/buf.c":122:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 178 173 179 13 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 179 178 180 13 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 180 179 181 13 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 181 180 182 13 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 182 181 183 13 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 183 182 184 13 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 184 183 185 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 185 184 192 13 (use (reg/i:SI 0 r0)) "../System/buf.c":124:1 -1
     (nil))
(jump_insn 192 185 193 13 (simple_return) "../System/buf.c":124:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 193 192 0)

;; Function BUF_get_byte (BUF_get_byte, funcdef_no=4, decl_uid=5712, cgraph_uid=5, symbol_order=4)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


BUF_get_byte

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={4d,15u,4e} r1={3d,3u} r2={5d,4u} r3={7d,8u} r13={1d,6u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} 
;;    total ref usage 81{39d,38u,4e} in 33{33 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 5 4 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 74 to worklist
  Adding insn 20 to worklist
  Adding insn 60 to worklist
  Adding insn 71 to worklist
  Adding insn 40 to worklist
  Adding insn 69 to worklist
  Adding insn 48 to worklist
  Adding insn 62 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
processing block 4 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
  Adding insn 39 to worklist
processing block 5 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 3 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 35 to worklist
  Adding insn 66 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 30 to worklist
  Adding insn 73 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 17 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 11 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;;   ======================================================
;;   -- basic block 2 from 10 to 13 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 r3=[r0+0x10]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  13 {pc={(r3==0)?L53:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 10
;;   new tail = 13

;;   ======================================================
;;   -- basic block 3 from 15 to 36 -- after reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  2--> b  0: i  17 r3=[r0+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  16 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  18 r3=zxn([r2+r3])                         :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  20 [r1]=r3                                 :cortex_m4_a
;;	  6--> b  0: i  21 debug_marker                            :nothing
;;	  7--> b  0: i  73 {r1=[r0+0x10];r2=[r0+0x14];}            :cortex_m4_ex*3
;;	 10--> b  0: i  30 r3=[r0+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  27 r2=r2+0x1                               :cortex_m4_ex
;;	 13--> b  0: i  23 r1=r1-0x1                               :cortex_m4_ex
;;	 14--> b  0: i  74 {[r0+0x10]=r1;[r0+0x14]=r2;}            :cortex_m4_ex*3
;;	 14--> b  0: i  29 debug_marker                            :nothing
;;	 17--> b  0: i  66 r2=[r0+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 19--> b  0: i  31 r3=r3+0x1                               :cortex_m4_ex
;;	 20--> b  0: i  35 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	 21--> b  0: i  32 [r0+0xc]=r3                             :cortex_m4_a
;;	 21--> b  0: i  33 debug_marker                            :nothing
;;	 22--> b  0: i  36 pc={(ltu(cc,0))?L57:pc}                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 22
;;   new head = 15
;;   new tail = 36

;;   ======================================================
;;   -- basic block 4 from 38 to 60 -- after reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  2--> b  0: i  39 r3=0                                    :cortex_m4_ex
;;	  3--> b  0: i  40 [r0+0xc]=r3                             :cortex_m4_a
;;	  4--> b  0: i   6 r0=r3                                   :cortex_m4_ex
;;	  5--> b  0: i  71 use r0                                  :nothing
;;	  5--> b  0: i  60 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 38
;;   new tail = 60

;;   ======================================================
;;   -- basic block 5 from 7 to 69 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0                                    :cortex_m4_ex
;;	  1--> b  0: i  48 use r0                                  :nothing
;;	  1--> b  0: i  69 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 69

;;   ======================================================
;;   -- basic block 6 from 5 to 62 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i  72 use r0                                  :nothing
;;	  1--> b  0: i  62 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 62



starting the processing of deferred insns
ending the processing of deferred insns


BUF_get_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={4d,15u,4e} r1={3d,3u} r2={5d,4u} r3={7d,8u} r13={1d,6u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} 
;;    total ref usage 81{39d,38u,4e} in 33{33 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 67 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 67 8 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 67 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 4 10 2 NOTE_INSN_DELETED)
(debug_insn 10 12 11 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(insn 11 10 13 2 (set (reg:SI 3 r3 [orig:128 buf_handle_16(D)->data_size ] [128])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])) "../System/buf.c":136:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])
        (nil)))
(jump_insn 13 11 14 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 3 r3 [orig:128 buf_handle_16(D)->data_size ] [128])
                        (const_int 0 [0]))
                    (label_ref:SI 53)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":136:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:128 buf_handle_16(D)->data_size ] [128])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 233216732 (nil))))
 -> 53)
(note 14 13 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 34 14 15 3 NOTE_INSN_DELETED)
(debug_insn 15 34 17 3 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(insn 17 15 16 3 (set (reg:SI 3 r3 [orig:130 buf_handle_16(D)->front ] [130])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (nil)))
(insn 16 17 18 3 (set (reg/f:SI 2 r2 [orig:129 buf_handle_16(D)->buffer ] [129])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126]) [3 buf_handle_16(D)->buffer+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126]) [3 buf_handle_16(D)->buffer+0 S4 A32])
        (nil)))
(insn 18 16 20 3 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 2 r2 [orig:129 buf_handle_16(D)->buffer ] [129])
                    (reg:SI 3 r3 [orig:130 buf_handle_16(D)->front ] [130])) [0 *_4+0 S1 A8]))) "../System/buf.c":142:28 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:129 buf_handle_16(D)->buffer ] [129])
        (nil)))
(insn 20 18 21 3 (set (mem:QI (reg/v/f:SI 1 r1 [orig:127 data ] [127]) [0 *data_17(D)+0 S1 A8])
        (reg:QI 3 r3 [orig:117 _5 ] [117])) "../System/buf.c":142:8 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [orig:117 _5 ] [117])
        (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:127 data ] [127])
            (nil))))
(debug_insn 21 20 73 3 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(insn 73 21 30 3 (parallel [
            (set (reg:SI 1 r1 [orig:133 buf_handle_16(D)->data_size ] [133])
                (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                        (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32]))
            (set (reg:SI 2 r2 [orig:135 buf_handle_16(D)->free_size ] [135])
                (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                        (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32]))
        ]) "../System/buf.c":146:23 409 {*thumb2_ldrd}
     (nil))
(insn 30 73 27 3 (set (reg:SI 3 r3 [orig:136 buf_handle_16(D)->front ] [136])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (nil)))
(insn 27 30 23 3 (set (reg:SI 2 r2 [134])
        (plus:SI (reg:SI 2 r2 [orig:135 buf_handle_16(D)->free_size ] [135])
            (const_int 1 [0x1]))) "../System/buf.c":146:23 7 {*arm_addsi3}
     (nil))
(insn 23 27 74 3 (set (reg:SI 1 r1 [132])
        (plus:SI (reg:SI 1 r1 [orig:133 buf_handle_16(D)->data_size ] [133])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":145:23 7 {*arm_addsi3}
     (nil))
(insn 74 23 29 3 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                        (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])
                (reg:SI 1 r1 [132]))
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                        (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32])
                (reg:SI 2 r2 [134]))
        ]) "../System/buf.c":146:23 412 {*thumb2_strd}
     (expr_list:REG_DEAD (reg:SI 2 r2 [134])
        (expr_list:REG_DEAD (reg:SI 1 r1 [132])
            (nil))))
(debug_insn 29 74 66 3 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(insn 66 29 31 3 (set (reg:SI 2 r2 [143])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 4 [0x4])) [1 buf_handle_16(D)->length+0 S4 A32])) "../System/buf.c":153:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 66 35 3 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (plus:SI (reg:SI 3 r3 [orig:136 buf_handle_16(D)->front ] [136])
            (const_int 1 [0x1]))) "../System/buf.c":151:19 7 {*arm_addsi3}
     (nil))
(insn 35 31 32 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:123 _11 ] [123])
            (reg:SI 2 r2 [143]))) "../System/buf.c":153:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:123 _11 ] [123])
        (expr_list:REG_DEAD (reg:SI 2 r2 [143])
            (nil))))
(insn 32 35 33 3 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (reg:SI 3 r3 [orig:123 _11 ] [123])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 36 3 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(jump_insn 36 33 37 3 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 57)
            (pc))) "../System/buf.c":153:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 57)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 3 r3 [138])
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 40 39 6 4 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (reg:SI 3 r3 [138])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
        (nil)))
(insn 6 40 71 4 (set (reg:SI 0 r0 [orig:125 <retval> ] [125])
        (reg:SI 3 r3 [138])) "../System/buf.c":158:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [138])
        (nil)))
(insn 71 6 60 4 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 60 71 61 4 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 61 60 57)
(code_label 57 61 56 5 37 (nil) [1 uses])
(note 56 57 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 56 48 5 (set (reg:SI 0 r0 [orig:125 <retval> ] [125])
        (const_int 0 [0])) "../System/buf.c":158:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 7 75 5 (use (reg/i:SI 0 r0)) "../System/buf.c":160:1 -1
     (nil))
(note 75 48 69 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 69 75 70 5 (simple_return) "../System/buf.c":160:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 70 69 53)
(code_label 53 70 52 6 36 (nil) [1 uses])
(note 52 53 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 52 72 6 (set (reg:SI 0 r0 [orig:125 <retval> ] [125])
        (const_int 2 [0x2])) "../System/buf.c":138:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 72 5 62 6 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 62 72 63 6 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 63 62 64)
(note 64 63 65 NOTE_INSN_DELETED)
(note 65 64 0 NOTE_INSN_DELETED)

;; Function BUF_get_bytes (BUF_get_bytes, funcdef_no=5, decl_uid=5716, cgraph_uid=6, symbol_order=5)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 11 (  1.1)


BUF_get_bytes

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={4d,17u,3e} r1={3d,9u} r2={4d,5u} r3={6d,6u} r4={8d,9u} r5={5d,3u} r12={1d,1u} r13={5d,23u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} 
;;    total ref usage 139{58d,78u,3e} in 80{80 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 5 [r5] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 5 [r5] 12 [ip]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]

( 6 4 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[6]->( 7 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 5 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 7 8 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 145 to worklist
  Adding insn 24 to worklist
  Adding insn 82 to worklist
  Adding insn 66 to worklist
  Adding insn 54 to worklist
  Adding insn 154 to worklist
  Adding insn 46 to worklist
  Adding insn 36 to worklist
  Adding insn 149 to worklist
  Adding insn 112 to worklist
  Adding insn 159 to worklist
  Adding insn 156 to worklist
  Adding insn 167 to worklist
  Adding insn 164 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 148 to worklist
  Adding insn 9 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
processing block 9 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 166 to worklist
  Adding insn 8 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 81 to worklist
  Adding insn 125 to worklist
  Adding insn 61 to worklist
  Adding insn 144 to worklist
  Adding insn 53 to worklist
  Adding insn 57 to worklist
  Adding insn 49 to worklist
  Adding insn 52 to worklist
  Adding insn 153 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 65 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 104 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
processing block 8 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 158 to worklist
  Adding insn 7 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 18 to worklist
  Adding insn 15 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 11 (  1.1)
;;   ======================================================
;;   -- basic block 2 from 145 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i 120 loc r1                                  :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i 145 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use r5;}:cortex_m4_ex*5
;;	  5--> b  0: i  15 r4=[r0+0x10]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  16 loc r4                                  :nothing
;;	  5--> b  0: i  17 debug_marker                            :nothing
;;	  7--> b  0: i  18 cc=cmp(r4,r2)                           :cortex_m4_ex
;;	  8--> b  0: i  19 pc={(ltu(cc,0))?L115:pc}                :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 120
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 21 to 24 -- after reload
;;   ======================================================

;;	  0--> b  0: i  21 loc 0                                   :nothing
;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  2--> b  0: i  24 {pc={(r4==0)?L83:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 21
;;   new tail = 24

;;   ======================================================
;;   -- basic block 4 from 97 to 65 -- after reload
;;   ======================================================

;;	  0--> b  0: i  97 loc 0                                   :nothing
;;	  0--> b  0: i  98 debug_marker                            :nothing
;;	  0--> b  0: i  99 loc r0                                  :nothing
;;	  0--> b  0: i 100 loc D#25                                :nothing
;;	  0--> b  0: i 101 debug_marker                            :nothing
;;	  0--> b  0: i 102 debug_marker                            :nothing
;;	  2--> b  0: i 104 r1=r1-0x1                               :cortex_m4_ex
;;	  3--> b  0: i 103 r3=[r0+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 106 ip=r1+r4                                :cortex_m4_ex
;;	  6--> b  0: i  65 r5=0                                    :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 6
;;   new head = 97
;;   new tail = 65

;;   ======================================================
;;   -- basic block 5 from 29 to 82 -- after reload
;;   ======================================================

;;	  0--> b  0: i  29 loc D#24                                :nothing
;;	  0--> b  0: i  30 debug_marker                            :nothing
;;	  0--> b  0: i  38 loc r1-D#25+0x1                         :nothing
;;	  0--> b  0: i  39 loc r0                                  :nothing
;;	  0--> b  0: i  40 loc r1+0x1                              :nothing
;;	  0--> b  0: i  41 debug_marker                            :nothing
;;	  0--> b  0: i  64 debug_marker                            :nothing
;;	  0--> b  0: i  73 loc clobber                             :nothing
;;	  0--> b  0: i  74 loc clobber                             :nothing
;;	  0--> b  0: i  75 loc clobber                             :nothing
;;	  0--> b  0: i  76 debug_marker                            :nothing
;;	  0--> b  0: i  42 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  43 r3=zxn([r2+r3])                         :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  46 [++r1]=r3                               :cortex_m4_a*2
;;	  3--> b  0: i  32 loc r1+0x1                              :nothing
;;	  3--> b  0: i  33 debug_marker                            :nothing
;;	  3--> b  0: i  34 debug_marker                            :nothing
;;	  3--> b  0: i  47 debug_marker                            :nothing
;;	  3--> b  0: i  77 loc r1-D#25+0x1                         :nothing
;;	  3--> b  0: i  78 loc D#24                                :nothing
;;	  3--> b  0: i  79 debug_marker                            :nothing
;;	  5--> b  0: i  52 r4=[r0+0x14]                            :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 153 {r3=[r0+0xc];r2=[r0+0x10];}             :cortex_m4_ex*3
;;	 10--> b  0: i  53 r4=r4+0x1                               :cortex_m4_ex
;;	 11--> b  0: i  54 [r0+0x14]=r4                            :cortex_m4_a
;;	 12--> b  0: i 144 r4=[r0+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  57 r3=r3+0x1                               :cortex_m4_ex
;;	 15--> b  0: i  61 cc=cmp(r3,r4)                           :cortex_m4_ex
;;	 16--> b  0: i  49 r2=r2-0x1                               :cortex_m4_ex
;;	 17--> b  0: i 154 {[r0+0xc]=r3;[r0+0x10]=r2;}             :cortex_m4_ex*3
;;	 17--> b  0: i  51 debug_marker                            :nothing
;;	 17--> b  0: i  55 debug_marker                            :nothing
;;	 17--> b  0: i  59 debug_marker                            :nothing
;;	 20--> b  0: i  66 (geu(cc,0)) [r0+0xc]=r5                 :cortex_m4_a
;;	 20--> b  0: i  67 loc clobber                             :nothing
;;	 20--> b  0: i  68 loc clobber                             :nothing
;;	 20--> b  0: i  69 loc 0                                   :nothing
;;	 20--> b  0: i  70 debug_marker                            :nothing
;;	 21--> b  0: i 125 (geu(cc,0)) r3=0                        :cortex_m4_ex
;;	 22--> b  0: i  81 cc=cmp(ip,r1)                           :cortex_m4_ex
;;	 23--> b  0: i  82 pc={(cc==0)?L83:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 23
;;   new head = 29
;;   new tail = 82

;;   ======================================================
;;   -- basic block 6 from 36 to 36 -- after reload
;;   ======================================================

;;	  2--> b  0: i  36 {pc={(r2!=0)?L107:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 36
;;   new tail = 36

;;   ======================================================
;;   -- basic block 7 from 9 to 149 -- after reload
;;   ======================================================

;;	  2--> b  0: i   9 r0=0x2                                  :cortex_m4_ex
;;	  2--> b  0: i  89 loc clobber                             :nothing
;;	  2--> b  0: i  90 loc clobber                             :nothing
;;	  2--> b  0: i  91 loc clobber                             :nothing
;;	  3--> b  0: i 148 {sp=sp+0x8;r4=[sp];r5=[sp+0x4];}        :cortex_m4_ex*5
;;	  4--> b  0: i 112 use r0                                  :nothing
;;	  8--> b  0: i 149 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 9
;;   new tail = 149

;;   ======================================================
;;   -- basic block 8 from 7 to 159 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x4                                  :cortex_m4_ex
;;	  1--> b  0: i 158 {sp=sp+0x8;r4=[sp];r5=[sp+0x4];}        :cortex_m4_ex*5
;;	  2--> b  0: i 156 use r0                                  :nothing
;;	  6--> b  0: i 159 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 7
;;   new tail = 159

;;   ======================================================
;;   -- basic block 9 from 8 to 167 -- after reload
;;   ======================================================

;;	  0--> b  0: i   8 r0=0                                    :cortex_m4_ex
;;	  1--> b  0: i 166 {sp=sp+0x8;r4=[sp];r5=[sp+0x4];}        :cortex_m4_ex*5
;;	  2--> b  0: i 164 use r0                                  :nothing
;;	  6--> b  0: i 167 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 8
;;   new tail = 167



starting the processing of deferred insns
ending the processing of deferred insns


BUF_get_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={4d,17u,3e} r1={3d,9u} r2={4d,5u} r3={6d,6u} r4={8d,9u} r5={5d,3u} r12={1d,1u} r13={5d,23u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} 
;;    total ref usage 139{58d,78u,3e} in 80{80 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 5 2 NOTE_INSN_DELETED)
(note 5 4 120 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 120 5 12 2 (var_location:SI D#25 (reg:SI 1 r1 [ data ])) -1
     (nil))
(debug_insn 12 120 13 2 (debug_marker) "../System/buf.c":166:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/buf.c":167:2 -1
     (nil))
(debug_insn 14 13 145 2 (debug_marker) "../System/buf.c":170:2 -1
     (nil))
(insn/f 145 14 146 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
        ]) "../System/buf.c":165:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [4  S4 A32])
                            (reg:SI 5 r5))
                    ])
                (nil)))))
(note 146 145 15 2 NOTE_INSN_PROLOGUE_END)
(insn 15 146 16 2 (set (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])) "../System/buf.c":170:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 16 15 17 2 (var_location:SI buf_data_size (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114])) "../System/buf.c":170:16 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/buf.c":171:2 -1
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114])
            (reg:SI 2 r2 [149]))) "../System/buf.c":171:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [149])
        (nil)))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 115)
            (pc))) "../System/buf.c":171:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 115)
(note 20 19 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 23 22 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 22 21 24 3 (debug_marker) "../System/buf.c":174:16 -1
     (nil))
(jump_insn 24 22 96 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114])
                        (const_int 0 [0]))
                    (label_ref:SI 83)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":174:3 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 83)
(note 96 24 97 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 98 97 99 4 (debug_marker) "../System/buf.c":177:4 -1
     (nil))
(debug_insn 99 98 100 4 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 100 99 101 4 (var_location:SI data (debug_expr:SI D#25)) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 101 100 102 4 (debug_marker:BLK) "../System/buf.c":133:18 -1
     (nil))
(debug_insn 102 101 104 4 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(insn 104 102 103 4 (set (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
        (plus:SI (reg/v/f:SI 1 r1 [orig:132 data ] [132])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 103 104 106 4 (set (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])) "../System/buf.c":142:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 103 65 4 (set (reg:SI 12 ip [orig:113 _3 ] [113])
        (plus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
            (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114])
        (nil)))
(insn 65 106 107 4 (set (reg:SI 5 r5 [144])
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(code_label 107 65 37 5 44 (nil) [1 uses])
(note 37 107 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 60 37 29 5 NOTE_INSN_DELETED)
(debug_insn 29 60 30 5 (var_location:SI i (debug_expr:SI D#24)) -1
     (nil))
(debug_insn 30 29 38 5 (debug_marker) "../System/buf.c":177:4 -1
     (nil))
(debug_insn 38 30 39 5 (var_location:SI i (plus:SI (minus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
            (debug_expr:SI D#25))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 39 38 40 5 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 40 39 41 5 (var_location:SI data (plus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
        (const_int 1 [0x1]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 41 40 64 5 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 64 41 73 5 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(debug_insn 73 64 74 5 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 74 73 75 5 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 75 74 76 5 (var_location:QI rtnr_code (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 76 75 42 5 (debug_marker) "../System/buf.c":174:33 -1
     (nil))
(insn 42 76 43 5 (set (reg/f:SI 2 r2 [orig:134 buf_handle_8(D)->buffer ] [134])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131]) [3 buf_handle_8(D)->buffer+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131]) [3 buf_handle_8(D)->buffer+0 S4 A32])
        (nil)))
(insn 43 42 46 5 (set (reg:SI 3 r3 [orig:117 _18 ] [117])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 2 r2 [orig:134 buf_handle_8(D)->buffer ] [134])
                    (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])) [0 *_17+0 S1 A8]))) "../System/buf.c":142:28 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:134 buf_handle_8(D)->buffer ] [134])
        (nil)))
(insn 46 43 32 5 (set (mem:QI (pre_inc:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])) [0 MEM[base: _32, offset: 0B]+0 S1 A8])
        (reg:QI 3 r3 [orig:117 _18 ] [117])) "../System/buf.c":142:8 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [orig:117 _18 ] [117])
        (expr_list:REG_INC (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
            (nil))))
(debug_insn 32 46 33 5 (var_location:SI data (plus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
        (const_int 1 [0x1]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 33 32 34 5 (debug_marker:BLK) "../System/buf.c":133:18 -1
     (nil))
(debug_insn 34 33 47 5 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 47 34 77 5 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 77 47 78 5 (var_location:SI D#24 (plus:SI (minus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
            (debug_expr:SI D#25))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 78 77 79 5 (var_location:SI i (debug_expr:SI D#24)) -1
     (nil))
(debug_insn 79 78 52 5 (debug_marker) "../System/buf.c":174:16 -1
     (nil))
(insn 52 79 153 5 (set (reg:SI 4 r4 [orig:138 buf_handle_8(D)->free_size ] [138])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
        (nil)))
(insn 153 52 53 5 (parallel [
            (set (reg:SI 3 r3 [orig:139 buf_handle_8(D)->front ] [139])
                (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                        (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32]))
            (set (reg:SI 2 r2 [orig:136 buf_handle_8(D)->data_size ] [136])
                (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                        (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32]))
        ]) "../System/buf.c":145:23 409 {*thumb2_ldrd}
     (nil))
(insn 53 153 54 5 (set (reg:SI 4 r4 [137])
        (plus:SI (reg:SI 4 r4 [orig:138 buf_handle_8(D)->free_size ] [138])
            (const_int 1 [0x1]))) "../System/buf.c":146:23 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
        (nil)))
(insn 54 53 144 5 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
        (reg:SI 4 r4 [137])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [137])
        (nil)))
(insn 144 54 57 5 (set (reg:SI 4 r4 [151])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 4 [0x4])) [1 buf_handle_8(D)->length+0 S4 A32])) "../System/buf.c":153:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 144 61 5 (set (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])
        (plus:SI (reg:SI 3 r3 [orig:139 buf_handle_8(D)->front ] [139])
            (const_int 1 [0x1]))) "../System/buf.c":151:19 7 {*arm_addsi3}
     (nil))
(insn 61 57 49 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])
            (reg:SI 4 r4 [151]))) "../System/buf.c":153:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [151])
        (nil)))
(insn 49 61 154 5 (set (reg:SI 2 r2 [orig:119 _20 ] [119])
        (plus:SI (reg:SI 2 r2 [orig:136 buf_handle_8(D)->data_size ] [136])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":145:23 7 {*arm_addsi3}
     (nil))
(insn 154 49 51 5 (parallel [
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                        (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
                (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129]))
            (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                        (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])
                (reg:SI 2 r2 [orig:119 _20 ] [119]))
        ]) "../System/buf.c":145:23 412 {*thumb2_strd}
     (nil))
(debug_insn 51 154 55 5 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 55 51 59 5 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 59 55 66 5 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(insn 66 59 67 5 (cond_exec (geu (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                    (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
            (reg:SI 5 r5 [144]))) "../System/buf.c":155:21 6567 {*p *thumb2_movsi_vfp}
     (nil))
(debug_insn 67 66 68 5 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 68 67 69 5 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 69 68 70 5 (var_location:QI rtnr_code (const_int 0 [0])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 70 69 125 5 (debug_marker) "../System/buf.c":180:4 -1
     (nil))
(insn 125 70 81 5 (cond_exec (geu (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])
            (const_int 0 [0]))) "../System/buf.c":155:21 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 81 125 82 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:113 _3 ] [113])
            (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127]))) "../System/buf.c":174:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 28 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) "../System/buf.c":174:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 83)
(note 28 82 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 35 28 36 6 NOTE_INSN_DELETED)
(jump_insn 36 35 118 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 2 r2 [orig:119 _20 ] [119])
                        (const_int 0 [0]))
                    (label_ref:SI 107)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":136:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _20 ] [119])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 758475876 (nil))))
 -> 107)
(note 118 36 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 9 118 89 7 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (const_int 2 [0x2])) "../System/buf.c":138:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 89 9 90 7 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 91 90 171 7 (var_location:QI rtnr_code (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(note 171 91 148 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 148 171 112 7 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "../System/buf.c":193:1 380 {*load_multiple_with_writeback}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil)))))
(insn 112 148 149 7 (use (reg/i:SI 0 r0)) "../System/buf.c":193:1 -1
     (nil))
(jump_insn 149 112 152 7 (simple_return) "../System/buf.c":193:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 152 149 115)
(code_label 115 152 114 8 45 (nil) [1 uses])
(note 114 115 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 114 172 8 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (const_int 4 [0x4])) "../System/buf.c":190:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(note 172 7 158 8 NOTE_INSN_EPILOGUE_BEG)
(insn/f 158 172 156 8 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "../System/buf.c":193:1 380 {*load_multiple_with_writeback}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil)))))
(insn 156 158 159 8 (use (reg/i:SI 0 r0)) "../System/buf.c":193:1 -1
     (nil))
(jump_insn 159 156 162 8 (simple_return) "../System/buf.c":193:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 162 159 83)
(code_label 83 162 25 9 43 (nil) [2 uses])
(note 25 83 8 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 8 25 173 9 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (const_int 0 [0])) "../System/buf.c":185:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(note 173 8 166 9 NOTE_INSN_EPILOGUE_BEG)
(insn/f 166 173 164 9 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "../System/buf.c":193:1 380 {*load_multiple_with_writeback}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil)))))
(insn 164 166 167 9 (use (reg/i:SI 0 r0)) "../System/buf.c":193:1 -1
     (nil))
(jump_insn 167 164 170 9 (simple_return) "../System/buf.c":193:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 170 167 142)
(note 142 170 143 NOTE_INSN_DELETED)
(note 143 142 0 NOTE_INSN_DELETED)

;; Function BUF_get_data_size (BUF_get_data_size, funcdef_no=6, decl_uid=5718, cgraph_uid=7, symbol_order=6)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 20 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  12 r0=[r0+0x10]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  13 use r0                                  :nothing
;;	  2--> b  0: i  20 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 6
;;   new tail = 20



starting the processing of deferred insns
ending the processing of deferred insns


BUF_get_data_size

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 29{23d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 18 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 18 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 12 2 (debug_marker) "../System/buf.c":200:2 -1
     (nil))
(insn 12 6 13 2 (set (reg/i:SI 0 r0)
        (mem:SI (plus:SI (reg:SI 0 r0 [117])
                (const_int 16 [0x10])) [1 buf_handle_2(D)->data_size+0 S4 A32])) "../System/buf.c":201:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 22 2 (use (reg/i:SI 0 r0)) "../System/buf.c":201:1 -1
     (nil))
(note 22 13 20 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 20 22 21 2 (simple_return) "../System/buf.c":201:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 21 20 16)
(note 16 21 17 NOTE_INSN_DELETED)
(note 17 16 0 NOTE_INSN_DELETED)

;; Function BUF_get_free_size (BUF_get_free_size, funcdef_no=7, decl_uid=5720, cgraph_uid=8, symbol_order=7)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 20 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  12 r0=[r0+0x14]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  13 use r0                                  :nothing
;;	  2--> b  0: i  20 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 6
;;   new tail = 20



starting the processing of deferred insns
ending the processing of deferred insns


BUF_get_free_size

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 29{23d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 18 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 18 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 12 2 (debug_marker) "../System/buf.c":207:2 -1
     (nil))
(insn 12 6 13 2 (set (reg/i:SI 0 r0)
        (mem:SI (plus:SI (reg:SI 0 r0 [117])
                (const_int 20 [0x14])) [1 buf_handle_2(D)->free_size+0 S4 A32])) "../System/buf.c":208:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 22 2 (use (reg/i:SI 0 r0)) "../System/buf.c":208:1 -1
     (nil))
(note 22 13 20 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 20 22 21 2 (simple_return) "../System/buf.c":208:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 21 20 16)
(note 16 21 17 NOTE_INSN_DELETED)
(note 17 16 0 NOTE_INSN_DELETED)

;; Function BUF_demo (BUF_demo, funcdef_no=8, decl_uid=5722, cgraph_uid=9, symbol_order=8)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 296 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 loc 0                                   :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  12 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  13 loc 0x4                                 :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  0--> b  0: i  23 loc clobber                             :nothing
;;	  0--> b  0: i  24 loc clobber                             :nothing
;;	  0--> b  0: i  25 loc clobber                             :nothing
;;	  0--> b  0: i  26 loc clobber                             :nothing
;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  0--> b  0: i  28 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  29 loc 0x1                                 :nothing
;;	  0--> b  0: i  30 debug_marker                            :nothing
;;	  0--> b  0: i  31 debug_marker                            :nothing
;;	  0--> b  0: i  32 debug_marker                            :nothing
;;	  0--> b  0: i  33 debug_marker                            :nothing
;;	  0--> b  0: i  34 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  35 loc 0x1                                 :nothing
;;	  0--> b  0: i  36 debug_marker                            :nothing
;;	  0--> b  0: i  37 debug_marker                            :nothing
;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  0--> b  0: i  39 debug_marker                            :nothing
;;	  0--> b  0: i  40 loc clobber                             :nothing
;;	  0--> b  0: i  41 loc clobber                             :nothing
;;	  0--> b  0: i  42 loc clobber                             :nothing
;;	  0--> b  0: i  43 loc clobber                             :nothing
;;	  0--> b  0: i  44 debug_marker                            :nothing
;;	  0--> b  0: i  45 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  46 loc 0x2                                 :nothing
;;	  0--> b  0: i  47 debug_marker                            :nothing
;;	  0--> b  0: i  48 debug_marker                            :nothing
;;	  0--> b  0: i  49 debug_marker                            :nothing
;;	  0--> b  0: i  50 debug_marker                            :nothing
;;	  0--> b  0: i  51 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  52 loc 0x2                                 :nothing
;;	  0--> b  0: i  53 debug_marker                            :nothing
;;	  0--> b  0: i  54 debug_marker                            :nothing
;;	  0--> b  0: i  55 debug_marker                            :nothing
;;	  0--> b  0: i  56 debug_marker                            :nothing
;;	  0--> b  0: i  57 loc clobber                             :nothing
;;	  0--> b  0: i  58 loc clobber                             :nothing
;;	  0--> b  0: i  59 loc clobber                             :nothing
;;	  0--> b  0: i  60 loc clobber                             :nothing
;;	  0--> b  0: i  61 debug_marker                            :nothing
;;	  0--> b  0: i  62 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  63 loc 0x3                                 :nothing
;;	  0--> b  0: i  64 debug_marker                            :nothing
;;	  0--> b  0: i  65 debug_marker                            :nothing
;;	  0--> b  0: i  66 debug_marker                            :nothing
;;	  0--> b  0: i  67 debug_marker                            :nothing
;;	  0--> b  0: i  68 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  69 loc 0x3                                 :nothing
;;	  0--> b  0: i  70 debug_marker                            :nothing
;;	  0--> b  0: i  71 debug_marker                            :nothing
;;	  0--> b  0: i  72 debug_marker                            :nothing
;;	  0--> b  0: i  73 debug_marker                            :nothing
;;	  0--> b  0: i  74 loc clobber                             :nothing
;;	  0--> b  0: i  75 loc clobber                             :nothing
;;	  0--> b  0: i  76 loc clobber                             :nothing
;;	  0--> b  0: i  77 loc clobber                             :nothing
;;	  0--> b  0: i  78 debug_marker                            :nothing
;;	  0--> b  0: i  79 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  80 loc 0x4                                 :nothing
;;	  0--> b  0: i  81 debug_marker                            :nothing
;;	  0--> b  0: i  82 debug_marker                            :nothing
;;	  0--> b  0: i  83 debug_marker                            :nothing
;;	  0--> b  0: i  84 debug_marker                            :nothing
;;	  0--> b  0: i  85 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  86 loc 0x4                                 :nothing
;;	  0--> b  0: i  87 debug_marker                            :nothing
;;	  0--> b  0: i  88 debug_marker                            :nothing
;;	  0--> b  0: i  89 debug_marker                            :nothing
;;	  0--> b  0: i  90 debug_marker                            :nothing
;;	  0--> b  0: i  91 loc clobber                             :nothing
;;	  0--> b  0: i  92 loc clobber                             :nothing
;;	  0--> b  0: i  93 loc clobber                             :nothing
;;	  0--> b  0: i  94 loc clobber                             :nothing
;;	  0--> b  0: i  95 debug_marker                            :nothing
;;	  0--> b  0: i  96 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  97 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i  98 debug_marker                            :nothing
;;	  0--> b  0: i  99 debug_marker                            :nothing
;;	  0--> b  0: i 100 loc clobber                             :nothing
;;	  0--> b  0: i 101 loc D#19                                :nothing
;;	  0--> b  0: i 102 loc [D#18]                              :nothing
;;	  0--> b  0: i 103 loc D#17                                :nothing
;;	  0--> b  0: i 104 debug_marker                            :nothing
;;	  0--> b  0: i 105 debug_marker                            :nothing
;;	  0--> b  0: i 106 debug_marker                            :nothing
;;	  0--> b  0: i 107 debug_marker                            :nothing
;;	  0--> b  0: i 108 loc clobber                             :nothing
;;	  0--> b  0: i 109 loc clobber                             :nothing
;;	  0--> b  0: i 110 debug_marker                            :nothing
;;	  0--> b  0: i 111 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 112 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 113 debug_marker                            :nothing
;;	  0--> b  0: i 114 debug_marker                            :nothing
;;	  0--> b  0: i 115 loc clobber                             :nothing
;;	  0--> b  0: i 116 loc D#16+0x1                            :nothing
;;	  0--> b  0: i 117 loc [D#15]                              :nothing
;;	  0--> b  0: i 118 loc D#14                                :nothing
;;	  0--> b  0: i 119 debug_marker                            :nothing
;;	  0--> b  0: i 120 debug_marker                            :nothing
;;	  0--> b  0: i 121 debug_marker                            :nothing
;;	  0--> b  0: i 122 debug_marker                            :nothing
;;	  0--> b  0: i 123 loc clobber                             :nothing
;;	  0--> b  0: i 124 loc clobber                             :nothing
;;	  0--> b  0: i 125 debug_marker                            :nothing
;;	  0--> b  0: i 126 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 127 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 128 debug_marker                            :nothing
;;	  0--> b  0: i 129 debug_marker                            :nothing
;;	  0--> b  0: i 130 loc clobber                             :nothing
;;	  0--> b  0: i 131 loc D#13+0x2                            :nothing
;;	  0--> b  0: i 132 loc [D#12]                              :nothing
;;	  0--> b  0: i 133 loc D#11                                :nothing
;;	  0--> b  0: i 134 debug_marker                            :nothing
;;	  0--> b  0: i 135 debug_marker                            :nothing
;;	  0--> b  0: i 136 debug_marker                            :nothing
;;	  0--> b  0: i 137 debug_marker                            :nothing
;;	  0--> b  0: i 138 loc clobber                             :nothing
;;	  0--> b  0: i 139 loc clobber                             :nothing
;;	  0--> b  0: i 140 debug_marker                            :nothing
;;	  0--> b  0: i 141 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 142 loc 0x5                                 :nothing
;;	  0--> b  0: i 143 debug_marker                            :nothing
;;	  0--> b  0: i 144 debug_marker                            :nothing
;;	  0--> b  0: i 145 debug_marker                            :nothing
;;	  0--> b  0: i 146 debug_marker                            :nothing
;;	  0--> b  0: i 147 debug_marker                            :nothing
;;	  0--> b  0: i 148 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 149 loc 0x5                                 :nothing
;;	  0--> b  0: i 150 debug_marker                            :nothing
;;	  0--> b  0: i 151 debug_marker                            :nothing
;;	  0--> b  0: i 152 debug_marker                            :nothing
;;	  0--> b  0: i 153 debug_marker                            :nothing
;;	  0--> b  0: i 154 loc clobber                             :nothing
;;	  0--> b  0: i 155 loc clobber                             :nothing
;;	  0--> b  0: i 156 loc clobber                             :nothing
;;	  0--> b  0: i 157 loc clobber                             :nothing
;;	  0--> b  0: i 158 debug_marker                            :nothing
;;	  0--> b  0: i 159 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 160 loc 0x6                                 :nothing
;;	  0--> b  0: i 161 debug_marker                            :nothing
;;	  0--> b  0: i 162 debug_marker                            :nothing
;;	  0--> b  0: i 163 debug_marker                            :nothing
;;	  0--> b  0: i 164 debug_marker                            :nothing
;;	  0--> b  0: i 165 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 166 loc 0x6                                 :nothing
;;	  0--> b  0: i 167 debug_marker                            :nothing
;;	  0--> b  0: i 168 debug_marker                            :nothing
;;	  0--> b  0: i 169 debug_marker                            :nothing
;;	  0--> b  0: i 170 debug_marker                            :nothing
;;	  0--> b  0: i 171 loc clobber                             :nothing
;;	  0--> b  0: i 172 loc clobber                             :nothing
;;	  0--> b  0: i 173 loc clobber                             :nothing
;;	  0--> b  0: i 174 loc clobber                             :nothing
;;	  0--> b  0: i 175 debug_marker                            :nothing
;;	  0--> b  0: i 176 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 177 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 178 debug_marker                            :nothing
;;	  0--> b  0: i 179 debug_marker                            :nothing
;;	  0--> b  0: i 180 loc clobber                             :nothing
;;	  0--> b  0: i 181 loc D#10+0x3                            :nothing
;;	  0--> b  0: i 182 loc [D#9]                               :nothing
;;	  0--> b  0: i 183 loc D#8                                 :nothing
;;	  0--> b  0: i 184 debug_marker                            :nothing
;;	  0--> b  0: i 185 debug_marker                            :nothing
;;	  0--> b  0: i 186 debug_marker                            :nothing
;;	  0--> b  0: i 187 debug_marker                            :nothing
;;	  0--> b  0: i 188 debug_marker                            :nothing
;;	  0--> b  0: i 189 loc clobber                             :nothing
;;	  0--> b  0: i 190 loc clobber                             :nothing
;;	  0--> b  0: i 191 debug_marker                            :nothing
;;	  0--> b  0: i 192 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 193 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 194 debug_marker                            :nothing
;;	  0--> b  0: i 195 debug_marker                            :nothing
;;	  0--> b  0: i 196 loc clobber                             :nothing
;;	  0--> b  0: i 197 loc D#7                                 :nothing
;;	  0--> b  0: i 198 loc [D#6]                               :nothing
;;	  0--> b  0: i 199 loc D#5                                 :nothing
;;	  0--> b  0: i 200 debug_marker                            :nothing
;;	  0--> b  0: i 201 debug_marker                            :nothing
;;	  0--> b  0: i 202 debug_marker                            :nothing
;;	  0--> b  0: i 203 debug_marker                            :nothing
;;	  0--> b  0: i 204 loc clobber                             :nothing
;;	  0--> b  0: i 205 loc clobber                             :nothing
;;	  0--> b  0: i 206 debug_marker                            :nothing
;;	  0--> b  0: i 207 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 208 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 209 debug_marker                            :nothing
;;	  0--> b  0: i 210 loc clobber                             :nothing
;;	  0--> b  0: i 211 loc clobber                             :nothing
;;	  0--> b  0: i 212 debug_marker                            :nothing
;;	  0--> b  0: i 213 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 214 debug_marker                            :nothing
;;	  0--> b  0: i 215 debug_marker                            :nothing
;;	  0--> b  0: i 216 loc 0                                   :nothing
;;	  0--> b  0: i 217 debug_marker                            :nothing
;;	  0--> b  0: i 218 loc 0                                   :nothing
;;	  0--> b  0: i 219 debug_marker                            :nothing
;;	  0--> b  0: i 220 debug_marker                            :nothing
;;	  0--> b  0: i 221 loc clobber                             :nothing
;;	  0--> b  0: i 222 debug_marker                            :nothing
;;	  0--> b  0: i 223 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 224 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 225 loc 0x4                                 :nothing
;;	  0--> b  0: i 226 debug_marker                            :nothing
;;	  0--> b  0: i 227 loc 0                                   :nothing
;;	  0--> b  0: i 228 debug_marker                            :nothing
;;	  0--> b  0: i 229 loc clobber                             :nothing
;;	  0--> b  0: i 230 loc clobber                             :nothing
;;	  0--> b  0: i 231 loc clobber                             :nothing
;;	  0--> b  0: i 232 loc 0                                   :nothing
;;	  0--> b  0: i 233 debug_marker                            :nothing
;;	  0--> b  0: i 234 loc 0                                   :nothing
;;	  0--> b  0: i 235 loc 0                                   :nothing
;;	  0--> b  0: i 236 loc clobber                             :nothing
;;	  0--> b  0: i 237 loc clobber                             :nothing
;;	  0--> b  0: i 238 loc clobber                             :nothing
;;	  0--> b  0: i 239 loc 0                                   :nothing
;;	  0--> b  0: i 240 debug_marker                            :nothing
;;	  0--> b  0: i 241 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 242 loc [D#27]                              :nothing
;;	  0--> b  0: i 243 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 244 loc D#26                                :nothing
;;	  0--> b  0: i 245 debug_marker                            :nothing
;;	  0--> b  0: i 246 loc 0                                   :nothing
;;	  0--> b  0: i 247 loc 0                                   :nothing
;;	  0--> b  0: i 248 loc clobber                             :nothing
;;	  0--> b  0: i 249 loc clobber                             :nothing
;;	  0--> b  0: i 250 loc clobber                             :nothing
;;	  0--> b  0: i 251 loc 0                                   :nothing
;;	  0--> b  0: i 252 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 253 loc [D#27]                              :nothing
;;	  0--> b  0: i 254 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 255 loc D#26                                :nothing
;;	  0--> b  0: i 256 debug_marker                            :nothing
;;	  0--> b  0: i 257 debug_marker                            :nothing
;;	  0--> b  0: i 258 loc clobber                             :nothing
;;	  0--> b  0: i 259 loc debug_implicit_ptr                  :nothing
;;	  0--> b  0: i 260 loc D#26                                :nothing
;;	  0--> b  0: i 261 debug_marker                            :nothing
;;	  0--> b  0: i 262 debug_marker                            :nothing
;;	  0--> b  0: i 263 loc D#28                                :nothing
;;	  0--> b  0: i 264 debug_marker                            :nothing
;;	  0--> b  0: i 265 debug_marker                            :nothing
;;	  0--> b  0: i 266 loc clobber                             :nothing
;;	  0--> b  0: i 267 loc clobber                             :nothing
;;	  0--> b  0: i 268 loc clobber                             :nothing
;;	  0--> b  0: i 269 loc clobber                             :nothing
;;	  0--> b  0: i 270 loc 0                                   :nothing
;;	  0--> b  0: i 271 debug_marker                            :nothing
;;	  0--> b  0: i 272 debug_marker                            :nothing
;;	  0--> b  0: i 273 loc clobber                             :nothing
;;	  0--> b  0: i 274 loc clobber                             :nothing
;;	  0--> b  0: i 275 loc clobber                             :nothing
;;	  0--> b  0: i 276 loc D#28                                :nothing
;;	  0--> b  0: i 277 debug_marker                            :nothing
;;	  0--> b  0: i 278 loc clobber                             :nothing
;;	  0--> b  0: i 279 loc clobber                             :nothing
;;	  0--> b  0: i 280 loc clobber                             :nothing
;;	  0--> b  0: i 281 loc clobber                             :nothing
;;	  0--> b  0: i 282 loc clobber                             :nothing
;;	  0--> b  0: i 283 loc clobber                             :nothing
;;	  0--> b  0: i 284 loc clobber                             :nothing
;;	  0--> b  0: i 285 loc clobber                             :nothing
;;	  0--> b  0: i 286 loc clobber                             :nothing
;;	  0--> b  0: i 287 loc clobber                             :nothing
;;	  0--> b  0: i 288 loc clobber                             :nothing
;;	  0--> b  0: i 289 loc clobber                             :nothing
;;	  0--> b  0: i 296 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 296



starting the processing of deferred insns
ending the processing of deferred insns


BUF_demo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 286{286 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 294 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 294 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 294 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/buf.c":224:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/buf.c":226:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:QI data (const_int 0 [0])) "../System/buf.c":226:10 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/buf.c":227:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/buf.c":228:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI buffer_ptr (debug_implicit_ptr:SI test_buffer)) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI buf_length (const_int 4 [0x4])) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/buf.c":36:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/buf.c":37:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI buffer_ptr (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI buf_length (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:QI data (const_int 1 [0x1])) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 35 34 36 2 (var_location:QI data (const_int 1 [0x1])) -1
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 41 40 42 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 42 41 43 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 43 42 44 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 45 44 46 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:QI data (const_int 2 [0x2])) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 49 48 50 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 52 51 53 2 (var_location:QI data (const_int 2 [0x2])) -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 56 55 57 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 58 57 59 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 59 58 60 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 60 59 61 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 61 60 62 2 (debug_marker) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 62 61 63 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 63 62 64 2 (var_location:QI data (const_int 3 [0x3])) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 64 63 65 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 65 64 66 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 66 65 67 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 67 66 68 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 68 67 69 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 69 68 70 2 (var_location:QI data (const_int 3 [0x3])) -1
     (nil))
(debug_insn 70 69 71 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 71 70 72 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 73 72 74 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 74 73 75 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 75 74 76 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 76 75 77 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 78 77 79 2 (debug_marker) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 79 78 80 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 80 79 81 2 (var_location:QI data (const_int 4 [0x4])) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 81 80 82 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 82 81 83 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 83 82 84 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 84 83 85 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 85 84 86 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 86 85 87 2 (var_location:QI data (const_int 4 [0x4])) -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 88 87 89 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 89 88 90 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 90 89 91 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 91 90 92 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 92 91 93 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 93 92 94 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 94 93 95 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 95 94 96 2 (debug_marker) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 96 95 97 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 97 96 98 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 98 97 99 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 99 98 100 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 100 99 101 2 (var_location:SI D#19 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 101 100 102 2 (var_location:SI D#18 (debug_expr:SI D#19)) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 102 101 103 2 (var_location:QI D#17 (mem:QI (debug_expr:SI D#18) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 103 102 104 2 (var_location:QI data (debug_expr:QI D#17)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 104 103 105 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 105 104 106 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 106 105 107 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 107 106 108 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 108 107 109 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 109 108 110 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 110 109 111 2 (debug_marker) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 111 110 112 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 112 111 113 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 113 112 114 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 114 113 115 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 115 114 116 2 (var_location:SI D#16 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 116 115 117 2 (var_location:SI D#15 (plus:SI (debug_expr:SI D#16)
        (const_int 1 [0x1]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 117 116 118 2 (var_location:QI D#14 (mem:QI (debug_expr:SI D#15) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 118 117 119 2 (var_location:QI data (debug_expr:QI D#14)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 119 118 120 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 120 119 121 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 121 120 122 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 122 121 123 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 123 122 124 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 124 123 125 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 125 124 126 2 (debug_marker) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 126 125 127 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 127 126 128 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 128 127 129 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 129 128 130 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 130 129 131 2 (var_location:SI D#13 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 131 130 132 2 (var_location:SI D#12 (plus:SI (debug_expr:SI D#13)
        (const_int 2 [0x2]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 132 131 133 2 (var_location:QI D#11 (mem:QI (debug_expr:SI D#12) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 133 132 134 2 (var_location:QI data (debug_expr:QI D#11)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 134 133 135 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 135 134 136 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 136 135 137 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 137 136 138 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 138 137 139 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 139 138 140 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 140 139 141 2 (debug_marker) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 141 140 142 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 142 141 143 2 (var_location:QI data (const_int 5 [0x5])) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 143 142 144 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 144 143 145 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 145 144 146 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 146 145 147 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 147 146 148 2 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(debug_insn 148 147 149 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 149 148 150 2 (var_location:QI data (const_int 5 [0x5])) -1
     (nil))
(debug_insn 150 149 151 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 151 150 152 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 152 151 153 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 153 152 154 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 154 153 155 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 155 154 156 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 157 156 158 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 158 157 159 2 (debug_marker) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 159 158 160 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 160 159 161 2 (var_location:QI data (const_int 6 [0x6])) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 161 160 162 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 162 161 163 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 163 162 164 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 164 163 165 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 165 164 166 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 166 165 167 2 (var_location:QI data (const_int 6 [0x6])) -1
     (nil))
(debug_insn 167 166 168 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 168 167 169 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 169 168 170 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 170 169 171 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 171 170 172 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 172 171 173 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 173 172 174 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 174 173 175 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 175 174 176 2 (debug_marker) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 176 175 177 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 177 176 178 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 178 177 179 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 179 178 180 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 180 179 181 2 (var_location:SI D#10 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 181 180 182 2 (var_location:SI D#9 (plus:SI (debug_expr:SI D#10)
        (const_int 3 [0x3]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 182 181 183 2 (var_location:QI D#8 (mem:QI (debug_expr:SI D#9) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 183 182 184 2 (var_location:QI data (debug_expr:QI D#8)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 184 183 185 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 185 184 186 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 186 185 187 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 187 186 188 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 188 187 189 2 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(debug_insn 189 188 190 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 190 189 191 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 191 190 192 2 (debug_marker) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 192 191 193 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 193 192 194 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 194 193 195 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 195 194 196 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 196 195 197 2 (var_location:SI D#7 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 197 196 198 2 (var_location:SI D#6 (debug_expr:SI D#7)) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 198 197 199 2 (var_location:QI D#5 (mem:QI (debug_expr:SI D#6) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 199 198 200 2 (var_location:QI data (debug_expr:QI D#5)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 200 199 201 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 201 200 202 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 202 201 203 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 203 202 204 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 204 203 205 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 205 204 206 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 206 205 207 2 (debug_marker) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 207 206 208 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 208 207 209 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 209 208 210 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 210 209 211 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 211 210 212 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 212 211 213 2 (debug_marker) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 213 212 214 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 214 213 215 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(debug_insn 215 214 216 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(debug_insn 216 215 217 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) "../System/buf.c":48:19 -1
     (nil))
(debug_insn 217 216 218 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(debug_insn 218 217 219 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) "../System/buf.c":49:24 -1
     (nil))
(debug_insn 219 218 220 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(debug_insn 220 219 221 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 221 220 222 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 222 221 223 2 (debug_marker) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 223 222 224 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 224 223 225 2 (var_location:SI data (debug_implicit_ptr:SI test_string)) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 225 224 226 2 (var_location:SI size (const_int 4 [0x4])) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 226 225 227 2 (debug_marker) "../System/buf.c":101:2 -1
     (nil))
(debug_insn 227 226 228 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":101:19 -1
     (nil))
(debug_insn 228 227 229 2 (debug_marker) "../System/buf.c":104:2 -1
     (nil))
(debug_insn 229 228 230 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 230 229 231 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 231 230 232 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 232 231 233 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 233 232 234 2 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(debug_insn 234 233 235 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) -1
     (nil))
(debug_insn 235 234 236 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) -1
     (nil))
(debug_insn 236 235 237 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 237 236 238 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 238 237 239 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 239 238 240 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 240 239 241 2 (debug_marker) "../System/buf.c":114:4 -1
     (nil))
(debug_insn 241 240 242 2 (var_location:SI D#27 (debug_implicit_ptr:SI test_string)) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 242 241 243 2 (var_location:QI D#26 (mem:QI (debug_expr:SI D#27) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 243 242 244 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 244 243 245 2 (var_location:QI data (debug_expr:QI D#26)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 245 244 246 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 246 245 247 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) -1
     (nil))
(debug_insn 247 246 248 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) -1
     (nil))
(debug_insn 248 247 249 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 249 248 250 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 250 249 251 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 251 250 252 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 252 251 253 2 (var_location:SI D#27 (debug_implicit_ptr:SI test_string)) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 253 252 254 2 (var_location:QI D#26 (mem:QI (debug_expr:SI D#27) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 254 253 255 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 255 254 256 2 (var_location:QI data (debug_expr:QI D#26)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 256 255 257 2 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 257 256 258 2 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(debug_insn 258 257 259 2 (var_location:SI test_buf_handle$rear (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 259 258 260 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 260 259 261 2 (var_location:QI data (debug_expr:QI D#26)) -1
     (nil))
(debug_insn 261 260 262 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 262 261 263 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 263 262 264 2 (var_location:SI test_buf_handle$data_size (debug_expr:SI D#28)) "../System/buf.c":90:24 -1
     (nil))
(debug_insn 264 263 265 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 265 264 266 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 266 265 267 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 267 266 268 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 268 267 269 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 269 268 270 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 270 269 271 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 271 270 272 2 (debug_marker) "../System/buf.c":117:4 -1
     (nil))
(debug_insn 272 271 273 2 (debug_marker) "../System/buf.c":111:29 -1
     (nil))
(debug_insn 273 272 274 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 274 273 275 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 275 274 276 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 276 275 277 2 (var_location:SI i (debug_expr:SI D#28)) -1
     (nil))
(debug_insn 277 276 278 2 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(debug_insn 278 277 279 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 279 278 280 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 280 279 281 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 281 280 282 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 282 281 283 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 283 282 284 2 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 284 283 285 2 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 285 284 286 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 286 285 287 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 287 286 288 2 (var_location:SI size (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 288 287 289 2 (var_location:SI i (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 289 288 295 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(note 295 289 296 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 296 295 297 2 (simple_return) "../System/buf.c":258:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 297 296 292)
(note 292 297 293 NOTE_INSN_DELETED)
(note 293 292 0 NOTE_INSN_DELETED)
