// 16 bit LFSR
module LFSR(Clock, Reset, Out);
	input Clock, Reset;
	output [15:0] Out;
	reg [15:0] PS, NS;
	reg T;
	
	always @(*) begin
		T = ~(PS[3] ^ PS[12] ^ PS[14] ^ PS[15]);
		NS = {PS[14:0], T};
	end
		
	assign Out = PS;
	
	always @(posedge Clock)
		if (Reset)
			PS <= 9'b000000000;
		else 
			PS <= NS;

endmodule
