
---------- Begin Simulation Statistics ----------
final_tick                                 1201067200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169313                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408880                       # Number of bytes of host memory used
host_op_rate                                   300180                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.05                       # Real time elapsed on the host
host_tick_rate                               85459787                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2379543                       # Number of instructions simulated
sim_ops                                       4218781                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001201                       # Number of seconds simulated
sim_ticks                                  1201067200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               504769                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24604                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            526758                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             276030                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          504769                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           228739                       # Number of indirect misses.
system.cpu.branchPred.lookups                  569306                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19569                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12506                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2654525                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2070081                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24736                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     422653                       # Number of branches committed
system.cpu.commit.bw_lim_events                709469                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             864                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          899882                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2379543                       # Number of instructions committed
system.cpu.commit.committedOps                4218781                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2588770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.629647                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.739639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1219593     47.11%     47.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       205926      7.95%     55.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       186367      7.20%     62.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       267415     10.33%     72.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       709469     27.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2588770                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75857                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17723                       # Number of function calls committed.
system.cpu.commit.int_insts                   4162566                       # Number of committed integer instructions.
system.cpu.commit.loads                        601840                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20863      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3291678     78.02%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1053      0.02%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38199      0.91%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.07%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.03%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.15%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11423      0.27%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.29%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.16%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1297      0.03%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          581952     13.79%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         210062      4.98%     99.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.47%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4218781                       # Class of committed instruction
system.cpu.commit.refs                         824401                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2379543                       # Number of Instructions Simulated
system.cpu.committedOps                       4218781                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.261868                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.261868                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8175                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34133                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48992                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4532                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1044936                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5337561                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   353472                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1323239                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24805                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87792                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      687324                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2139                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      241927                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           168                       # TLB misses on write requests
system.cpu.fetch.Branches                      569306                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    294691                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2420041                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4652                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3156527                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           894                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49610                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.189600                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             388337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             295599                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.051240                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2834244                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.981638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.923524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1304724     46.03%     46.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    85059      3.00%     49.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    72532      2.56%     51.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101392      3.58%     55.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1270537     44.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2834244                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124151                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68772                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    248529200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    248529200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    248528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    248528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    248528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    248528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8656000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8655600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       617200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       617200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4563200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4646400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4749600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4664000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     94454400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     94412000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     94400000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     94423200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1907266000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          168425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29268                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   453615                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.585352                       # Inst execution rate
system.cpu.iew.exec_refs                       930949                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     241915                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  704256                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                720558                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1101                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               455                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               252404                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5118602                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                689034                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35191                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4760287                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3269                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9278                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24805                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15442                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44424                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       118716                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29842                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21012                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8256                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6400808                       # num instructions consuming a value
system.cpu.iew.wb_count                       4737507                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577197                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3694526                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.577765                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4744695                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7377901                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4049958                       # number of integer regfile writes
system.cpu.ipc                               0.792476                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.792476                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27313      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3727935     77.74%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1079      0.02%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42200      0.88%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4754      0.10%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1416      0.03%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7084      0.15%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15206      0.32%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14382      0.30%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7382      0.15%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2504      0.05%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               673137     14.04%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              230844      4.81%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26532      0.55%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13713      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4795481                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   94028                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              189467                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90142                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             138161                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4674140                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12253682                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4647365                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5880333                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5117250                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4795481                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1352                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          899810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17946                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            488                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1338199                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2834244                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.691979                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.664348                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1205054     42.52%     42.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              208056      7.34%     49.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              349217     12.32%     62.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              398677     14.07%     76.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              673240     23.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2834244                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.597073                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      294842                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           412                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11399                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4957                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               720558                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              252404                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1870191                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          3002669                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     89                       # Number of system calls
system.cpu.rename.BlockCycles                  853362                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5553667                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              128                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  45003                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   403341                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18822                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4598                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13680480                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5261545                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6965555                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1352831                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77990                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24805                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                177908                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1411865                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            161992                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8330483                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21997                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1007                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    203001                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1066                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6997964                       # The number of ROB reads
system.cpu.rob.rob_writes                    10483702                       # The number of ROB writes
system.cpu.timesIdled                            1695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          458                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38966                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              458                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          631                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            632                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              104                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23350                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1358                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8255                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12423                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       966080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       966080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  966080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13737                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11538200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29808100                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18124                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4123                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24427                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                900                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1999                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1999                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18124                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8884                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50201                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59085                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       195136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1269440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1464576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10611                       # Total snoops (count)
system.l2bus.snoopTraffic                       87168                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30730                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015392                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.123108                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30257     98.46%     98.46% # Request fanout histogram
system.l2bus.snoop_fanout::1                      473      1.54%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30730                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20493195                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19241014                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3657996                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1201067200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       290921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           290921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       290921                       # number of overall hits
system.cpu.icache.overall_hits::total          290921                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3769                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3769                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3769                       # number of overall misses
system.cpu.icache.overall_misses::total          3769                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    183943200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    183943200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    183943200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    183943200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       294690                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       294690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       294690                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       294690                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012790                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012790                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012790                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012790                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48804.245158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48804.245158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48804.245158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48804.245158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          722                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3047                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3047                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3047                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3047                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148964800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148964800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148964800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148964800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010340                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010340                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010340                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010340                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48889.005579                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48889.005579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48889.005579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48889.005579                       # average overall mshr miss latency
system.cpu.icache.replacements                   2791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       290921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          290921                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3769                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3769                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    183943200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    183943200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       294690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       294690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48804.245158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48804.245158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148964800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148964800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48889.005579                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48889.005579                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.776546                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              257177                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.145109                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.776546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            592427                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           592427                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       828617                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           828617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       828617                       # number of overall hits
system.cpu.dcache.overall_hits::total          828617                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35674                       # number of overall misses
system.cpu.dcache.overall_misses::total         35674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1728589597                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1728589597                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1728589597                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1728589597                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       864291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       864291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       864291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       864291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48455.166143                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48455.166143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48455.166143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48455.166143                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28292                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.294444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           87                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1851                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2762                       # number of writebacks
system.cpu.dcache.writebacks::total              2762                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22966                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22966                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12708                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17076                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    586095997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    586095997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    586095997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250916913                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    837012910                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019757                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46120.238983                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46120.238983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46120.238983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57444.348214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49016.919068                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16052                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       608098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          608098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1625440400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1625440400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       641721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       641721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48343.110371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48343.110371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    487292800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    487292800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45494.613015                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45494.613015                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       220519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103149197                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103149197                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       222570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       222570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50292.148708                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50292.148708                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98803197                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98803197                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49475.812218                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49475.812218                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4368                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4368                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250916913                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250916913                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57444.348214                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57444.348214                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.664648                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633273                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16052                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.451346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   755.463669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.200979                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.220899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          758                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1745658                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1745658                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1023                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4979                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          883                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6885                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1023                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4979                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          883                       # number of overall hits
system.l2cache.overall_hits::total               6885                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2023                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7726                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3485                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13234                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2023                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7726                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3485                       # number of overall misses
system.l2cache.overall_misses::total            13234                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136681200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    528769200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241105181                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    906555581                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136681200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    528769200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241105181                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    906555581                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3046                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12705                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4368                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20119                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3046                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12705                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4368                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20119                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.664150                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608107                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.797848                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657786                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.664150                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608107                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.797848                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657786                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67563.618389                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68440.227802                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69183.696126                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68502.008539                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67563.618389                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68440.227802                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69183.696126                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68502.008539                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1358                       # number of writebacks
system.l2cache.writebacks::total                 1358                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7717                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3467                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13207                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7717                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3467                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          530                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13737                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120497200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    466787200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212835608                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    800120008                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120497200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    466787200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212835608                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31296697                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    831416705                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.664150                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607399                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.793727                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656444                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.664150                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607399                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.793727                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.682787                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59563.618389                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60488.168978                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61388.984136                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60583.024760                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59563.618389                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60488.168978                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61388.984136                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59050.371698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60523.892043                       # average overall mshr miss latency
system.l2cache.replacements                      9707                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2765                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2765                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2765                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2765                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          364                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          364                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          530                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          530                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31296697                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31296697                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59050.371698                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59050.371698                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          684                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              684                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1315                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1315                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90739600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90739600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         1999                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1999                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.657829                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.657829                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69003.498099                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69003.498099                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80212400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80212400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.657329                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.657329                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61044.444444                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61044.444444                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1023                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4295                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          883                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6201                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2023                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6411                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3485                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11919                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136681200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    438029600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241105181                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    815815981                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3046                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10706                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4368                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18120                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.664150                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598823                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.797848                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657781                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67563.618389                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68324.691936                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69183.696126                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68446.680175                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2023                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6403                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3467                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11893                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120497200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    386574800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212835608                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    719907608                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.664150                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.598076                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.793727                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656347                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59563.618389                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60374.012182                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61388.984136                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60532.044732                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3751.294522                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26473                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9707                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.727207                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.460283                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   345.618637                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2362.692332                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   896.697574                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   130.825695                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003774                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.084380                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576829                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218920                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031940                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.915843                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1100                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2996                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1085                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2828                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268555                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               325403                       # Number of tag accesses
system.l2cache.tags.data_accesses              325403                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1201067200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          493888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              879168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86912                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86912                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7717                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3467                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          530                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13737                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1358                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1358                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107797465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          411207633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    184742369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     28241551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              731989018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107797465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107797465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72362312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72362312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72362312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107797465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         411207633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    184742369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     28241551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             804351330                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                38837107600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222287                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408880                       # Number of bytes of host memory used
host_op_rate                                   424954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   452.83                       # Real time elapsed on the host
host_tick_rate                               83113250                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100657987                       # Number of instructions simulated
sim_ops                                     192431135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037636                       # Number of seconds simulated
sim_ticks                                 37636040400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             28111996                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2940617                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35954415                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6560695                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        28111996                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         21551301                       # Number of indirect misses.
system.cpu.branchPred.lookups                36036457                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51394                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1910176                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 136156933                       # number of cc regfile reads
system.cpu.cc_regfile_writes                101682964                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           2940617                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   26079600                       # Number of branches committed
system.cpu.commit.bw_lim_events              29514393                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        38434591                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             98278444                       # Number of instructions committed
system.cpu.commit.committedOps              188212354                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     82903543                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.270257                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.611201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     19839234     23.93%     23.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10400322     12.55%     36.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9694322     11.69%     48.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13455272     16.23%     64.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     29514393     35.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     82903543                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                 185180718                       # Number of committed integer instructions.
system.cpu.commit.loads                      19561519                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      3031472      1.61%      1.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        165618512     88.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        19561397     10.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            489      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         188212354                       # Class of committed instruction
system.cpu.commit.refs                       19562080                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    98278444                       # Number of Instructions Simulated
system.cpu.committedOps                     188212354                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.957383                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.957383                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            6                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           23                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            17                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               7808488                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              253155167                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 16694222                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  63699504                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2940618                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2944909                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    21472431                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      585585                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    36036457                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  16243678                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      73200614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                504940                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      139888347                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                 5881236                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.382999                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           17946509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6612089                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.486749                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           94087741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.820679                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.744305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23000390     24.45%     24.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4313085      4.58%     29.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2142760      2.28%     31.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1733298      1.84%     33.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 62898208     66.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             94087741                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       818                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      512                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  12538975200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  12538975200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  12538975600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  12538975200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  12538975200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  12538975200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        15200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   2280890000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   2281005600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   2280940000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   2280937600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    84357808000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3057939                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 27246513                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.238163                       # Inst execution rate
system.cpu.iew.exec_refs                     22058008                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     585585                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8244153                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23575348                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            113069                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               875027                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           226646946                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              21472423                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4521136                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             210588995                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2940618                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     8                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               54                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      4013829                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       874467                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2382657                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         675282                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 202960969                       # num instructions consuming a value
system.cpu.iew.wb_count                     209458682                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.831366                       # average fanout of values written-back
system.cpu.iew.wb_producers                 168734917                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.226150                       # insts written-back per cycle
system.cpu.iew.wb_sent                      209966997                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                224612135                       # number of integer regfile reads
system.cpu.int_regfile_writes               178004386                       # number of integer regfile writes
system.cpu.ipc                               1.044514                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.044514                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4215611      1.96%      1.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             188084631     87.44%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    75      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  49      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   37      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   90      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   87      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 56      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22144483     10.29%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              664651      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             217      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             80      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              215110131                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     686                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1377                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          640                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1238                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              210893834                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          525077140                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    209458042                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         265080301                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  226646925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 215110131                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        38434591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            770514                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     49043377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      94087741                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.286272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.587787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23376893     24.85%     24.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7190869      7.64%     32.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14307888     15.21%     47.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17544878     18.65%     66.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            31667213     33.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        94087741                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.286214                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    16243678                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 8                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23575348                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              875027                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                98105045                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         94090101                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 8013112                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             254380709                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     28                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 18875863                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    22                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             546363436                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              243956014                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           327267672                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  63805124                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    260                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2940618                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                452734                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 72886961                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1223                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        269992170                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            290                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1809671                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    280036095                       # The number of ROB reads
system.cpu.rob.rob_writes                   464612648                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           72                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            143                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           39                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            82                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 43                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               38                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            43                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                43                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      43    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  43                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              91900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  71                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             8                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               106                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             71                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           95                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     215                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                43                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                115                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.043478                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.204824                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      110     95.65%     95.65% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      4.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  115                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               37600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                62800                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               48000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     37636040400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16243628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16243628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16243628                       # number of overall hits
system.cpu.icache.overall_hits::total        16243628                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             50                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total            50                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2242000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2242000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2242000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2242000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16243678                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16243678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16243678                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16243678                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        44840                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        44840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        44840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        44840                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1745600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1745600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1745600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1745600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        43640                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        43640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        43640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        43640                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16243628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16243628                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            50                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16243678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16243678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        44840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        44840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1745600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1745600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        43640                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        43640                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4762                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            119.050000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32487396                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32487396                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     21472863                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21472863                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21472863                       # number of overall hits
system.cpu.dcache.overall_hits::total        21472863                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           71                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             71                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           71                       # number of overall misses
system.cpu.dcache.overall_misses::total            71                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3212800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3212800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3212800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3212800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     21472934                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     21472934                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     21472934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     21472934                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45250.704225                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45250.704225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45250.704225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45250.704225                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1318800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1318800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1318800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       219200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1538000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42541.935484                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42541.935484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42541.935484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher       219200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48062.500000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     31                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21472303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21472303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           70                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            70                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3202400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3202400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21472373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21472373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45748.571429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45748.571429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1309200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1309200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        43640                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        43640                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          560                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            560                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        10400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        10400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data         9600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total         9600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            1                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       219200                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       219200                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher       219200                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total       219200                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12104                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            390.451613                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   810.999817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   213.000183                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.791992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.208008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          811                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42945899                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42945899                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  28                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             12                       # number of overall hits
system.l2cache.overall_hits::total                 28                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                43                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               43                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1563200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1172400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       218800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2954400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1563200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1172400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       218800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2954400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              71                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            1                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             71                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.600000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.600000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.605634                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.600000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.600000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.605634                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65133.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65133.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher       218800                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68706.976744                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65133.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65133.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher       218800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68706.976744                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1371200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1028400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       210800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2610400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1371200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1028400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       210800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2610400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.600000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.605634                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.600000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.605634                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57133.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57133.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher       210800                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60706.976744                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57133.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57133.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher       210800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60706.976744                       # average overall mshr miss latency
system.l2cache.replacements                        43                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           43                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1563200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1172400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       218800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2954400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.605634                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65133.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65133.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher       218800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68706.976744                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           43                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1371200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1028400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       210800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2610400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.600000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.605634                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57133.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57133.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher       210800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60706.976744                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    116                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   43                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.697674                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.000136                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1091.998039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1883.000780                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   951.001045                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          134                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008789                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.266601                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.459717                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.232178                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032715                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1089                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3007                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1089                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3007                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.265869                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.734131                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1187                       # Number of tag accesses
system.l2cache.tags.data_accesses                1187                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  37636040400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   43                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              40812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              30609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         1700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  73121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         40812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             40812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            1700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  1700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            1700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             40812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             30609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         1700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 74822                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                38954273200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               36118957                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                 69055485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.80                       # Real time elapsed on the host
host_tick_rate                               41895994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101006931                       # Number of instructions simulated
sim_ops                                     193118377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000117                       # Number of seconds simulated
sim_ticks                                   117165600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74763                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               945                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             67972                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74763                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            34605                       # Number of indirect misses.
system.cpu.branchPred.lookups                   85786                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8781                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          816                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    313891                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   164923                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               975                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      82316                       # Number of branches committed
system.cpu.commit.bw_lim_events                121703                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           16821                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               348944                       # Number of instructions committed
system.cpu.commit.committedOps                 687242                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       273377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.513898                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.610358                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        54105     19.79%     19.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        36303     13.28%     33.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        19671      7.20%     40.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        41595     15.22%     55.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       121703     44.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       273377                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8642                       # Number of function calls committed.
system.cpu.commit.int_insts                    686741                       # Number of committed integer instructions.
system.cpu.commit.loads                        116162                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          174      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           514896     74.92%     74.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1035      0.15%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.02%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.01%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.02%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.01%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.01%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          115834     16.85%     92.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          54107      7.87%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            687242                       # Class of committed instruction
system.cpu.commit.refs                         170531                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      348944                       # Number of Instructions Simulated
system.cpu.committedOps                        687242                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.839430                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.839430                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           41                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           88                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  9445                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 711333                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    67409                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    199451                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    987                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1003                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      117630                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            53                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       55050                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       85786                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     59247                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        211233                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   362                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         363374                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           198                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1974                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.292871                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              65836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              48939                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.240548                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             278295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.575544                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.742265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    75725     27.21%     27.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12518      4.50%     31.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14606      5.25%     36.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26753      9.61%     46.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   148693     53.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               278295                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1404                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      884                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     34896400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     34896000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     34896000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     34896400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     34896400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     34896400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       234000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       234400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        42000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        42000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     17317200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     17298800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     17307200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     17323600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      279356800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1168                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    83066                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.380832                       # Inst execution rate
system.cpu.iew.exec_refs                       172685                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      55046                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5400                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                118709                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                192                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                37                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55700                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              704052                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                117639                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1468                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                697379                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    987                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    28                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5427                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2549                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1331                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1054                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            114                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    695594                       # num instructions consuming a value
system.cpu.iew.wb_count                        696684                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.663945                       # average fanout of values written-back
system.cpu.iew.wb_producers                    461836                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.378459                       # insts written-back per cycle
system.cpu.iew.wb_sent                         696966                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1086647                       # number of integer regfile reads
system.cpu.int_regfile_writes                  558823                       # number of integer regfile writes
system.cpu.ipc                               1.191285                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.191285                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               455      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                523441     74.90%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1036      0.15%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   135      0.02%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 123      0.02%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.02%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.01%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  122      0.02%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   95      0.01%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 102      0.01%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 62      0.01%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               117506     16.81%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               54849      7.85%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             428      0.06%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            334      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 698844                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1447                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2897                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1367                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2190                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 696942                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1673388                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       695317                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            718697                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     703692                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    698844                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 360                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           16821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               299                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            264                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        21882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        278295                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.511163                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.344110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29489     10.60%     10.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               40352     14.50%     25.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               54669     19.64%     44.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65986     23.71%     68.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               87799     31.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          278295                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.385833                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       59282                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               268                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              256                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               118709                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55700                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  336789                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           292914                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     33                       # Number of system calls
system.cpu.rename.BlockCycles                    6171                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                714679                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    300                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    68174                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    464                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    26                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1770966                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 709016                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              737646                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    199629                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    689                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    987                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1592                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    22992                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2007                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1104688                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1742                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                105                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1442                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       855737                       # The number of ROB reads
system.cpu.rob.rob_writes                     1413099                       # The number of ROB writes
system.cpu.timesIdled                             191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           24                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1013                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               24                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                233                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::CleanEvict              216                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           233                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               239                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     239    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 239                       # Request fanout histogram
system.membus.reqLayer2.occupancy              204411                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             517089                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 498                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            51                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               700                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            499                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          501                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1518                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        21632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    34880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               249                       # Total snoops (count)
system.l2bus.snoopTraffic                         768                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                755                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034437                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.182470                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      729     96.56%     96.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                       26      3.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  755                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              200799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               443980                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              407199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       117165600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        58829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            58829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        58829                       # number of overall hits
system.cpu.icache.overall_hits::total           58829                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            418                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          418                       # number of overall misses
system.cpu.icache.overall_misses::total           418                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15882800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15882800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15882800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15882800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        59247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        59247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        59247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        59247                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37997.129187                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37997.129187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37997.129187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37997.129187                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           78                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12324400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12324400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12324400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12324400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005739                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005739                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005739                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005739                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36248.235294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36248.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36248.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36248.235294                       # average overall mshr miss latency
system.cpu.icache.replacements                    339                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        58829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           58829                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           418                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15882800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15882800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        59247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        59247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37997.129187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37997.129187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12324400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12324400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36248.235294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36248.235294                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16334865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               595                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27453.554622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            118833                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           118833                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       166302                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           166302                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       166302                       # number of overall hits
system.cpu.dcache.overall_hits::total          166302                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          241                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          241                       # number of overall misses
system.cpu.dcache.overall_misses::total           241                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      9318000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      9318000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      9318000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      9318000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       166543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       166543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       166543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       166543                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001447                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001447                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001447                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38663.900415                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38663.900415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38663.900415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38663.900415                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.dcache.writebacks::total                40                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           96                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5276800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5276800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5276800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       999979                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6276779                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000871                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000871                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000871                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36391.724138                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36391.724138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36391.724138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 45453.590909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37585.502994                       # average overall mshr miss latency
system.cpu.dcache.replacements                    167                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       111940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8861600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8861600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       112173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       112173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38032.618026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38032.618026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4826800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4826800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35232.116788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35232.116788                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       456400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       456400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        57050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        57050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        56250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        56250                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           22                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           22                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       999979                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       999979                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 45453.590909                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 45453.590909                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21839680                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          18337.262804                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.885342                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   205.114658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.799693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.200307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          708                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            333253                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           333253                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             182                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              78                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 267                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            182                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             78                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                267                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           157                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            67                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               239                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          157                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           67                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           15                       # number of overall misses
system.l2cache.overall_misses::total              239                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10382800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      4444000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       924787                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     15751587                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10382800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      4444000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       924787                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     15751587                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          339                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          145                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           22                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             506                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          339                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          145                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           22                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            506                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.463127                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.462069                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.681818                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.472332                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.463127                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.462069                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.681818                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.472332                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66132.484076                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66328.358209                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 61652.466667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65906.221757                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66132.484076                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66328.358209                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 61652.466667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65906.221757                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             11                       # number of writebacks
system.l2cache.writebacks::total                   11                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          157                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           67                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          157                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           67                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          240                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9134800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      3908000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       801188                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     13843988                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9134800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      3908000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       801188                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       129997                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     13973985                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.463127                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.462069                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.636364                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.470356                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.463127                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.462069                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.636364                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.474308                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58183.439490                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58328.358209                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57227.714286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58168.016807                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58183.439490                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58328.358209                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57227.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 64998.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58224.937500                       # average overall mshr miss latency
system.l2cache.replacements                       245                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           40                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           40                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           40                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           40                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       129997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       129997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 64998.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 64998.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       423600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       423600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        70600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        70600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       375600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       375600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        62600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        62600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          182                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           76                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          265                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          157                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           61                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          233                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10382800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4020400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       924787                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     15327987                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          339                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          137                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          498                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.463127                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.445255                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.681818                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.467871                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66132.484076                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65908.196721                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 61652.466667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65785.351931                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          157                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           61                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          232                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9134800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      3532400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       801188                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     13468388                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.463127                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.445255                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.636364                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.465863                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58183.439490                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57908.196721                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57227.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58053.396552                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13647                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4341                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.143746                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.765610                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1117.736859                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1869.538963                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   938.164423                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.794144                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008976                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272885                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456430                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229044                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032665                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1008                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3088                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          991                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.246094                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 8333                       # Number of tag accesses
system.l2cache.tags.data_accesses                8333                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    117165600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               15296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          704                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              704                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              156                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               67                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  239                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            11                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  11                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           85212725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36597773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      7647296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1092471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              130550264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      85212725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          85212725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         6008590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               6008590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         6008590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          85212725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36597773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      7647296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1092471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             136558853                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
