Authors,Author(s) ID,Title,Year,Source tittle,Cited by,DOI,Country,Document Type,City,Access Type,aggregationType,EID
Shiraishi H.,,Efficient placement and routing techniques for master slice LSI,1980,Proceedings - Design Automation Conference,19,10.1145/800139.804570,Japan,Conference Paper,Minato,0,Conference Proceeding,2-s2.0-84984293356
Breuer M.,,CLASS OF MIN-CUT PLACEMENT ALGORITHMS.,1977,,79,,,Conference Paper,,0,Journal,2-s2.0-0017438317
Breuer M.,,MIN-CUT PLACEMENT.,Oct,J Des Autom Fault Tolerant Comput,132,,,Article,,0,Journal,2-s2.0-0017542479
Schweikert D.,,A proper model for the partitioning of electrical circuits,1972,Proceedings - Design Automation Conference,107,10.1145/800153.804930,United States,Conference Paper,Murray,0,Conference Proceeding,2-s2.0-85025041244
Kernighan B.,,An Efficient Heuristic Procedure for Partitioning Graphs,1970,Bell System Technical Journal,3149,10.1002/j.1538-7305.1970.tb01770.x,,Article,,0,Journal,2-s2.0-84990479742
