{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590425341714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590425341716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 13:49:01 2020 " "Processing started: Mon May 25 13:49:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590425341716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425341716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425341717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590425342001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590425342001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_potencia-main " "Found design unit 1: controlador_potencia-main" {  } { { "../controlador_potencia/controlador_potencia.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359152 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_potencia " "Found entity 1: controlador_potencia" {  } { { "../controlador_potencia/controlador_potencia.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425359152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_pid-main " "Found design unit 1: controlador_pid-main" {  } { { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359153 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_pid " "Found entity 1: controlador_pid" {  } { { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425359153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leitor_temperatura-main " "Found design unit 1: leitor_temperatura-main" {  } { { "../leitor_temperatura/leitor_temperatura.vhd" "" { Text "/home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359155 ""} { "Info" "ISGN_ENTITY_NAME" "1 leitor_temperatura " "Found entity 1: leitor_temperatura" {  } { { "../leitor_temperatura/leitor_temperatura.vhd" "" { Text "/home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425359155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador-main " "Found design unit 1: temporizador-main" {  } { { "../temporizador/temporizador.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359156 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "../temporizador/temporizador.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425359156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-main " "Found design unit 1: divisor_clock-main" {  } { { "../divisor_clock/divisor_clock.vhd" "" { Text "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359157 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "../divisor_clock/divisor_clock.vhd" "" { Text "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425359157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_rampa " "Found design unit 1: memoria_rampa" {  } { { "../memoria_rampa/memoria_rampa.vhd" "" { Text "/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memoria_rampa-body " "Found design unit 2: memoria_rampa-body" {  } { { "../memoria_rampa/memoria_rampa.vhd" "" { Text "/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425359159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/uart/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/uart/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-main " "Found design unit 1: uart_tx-main" {  } { { "../uart/uart_tx.vhd" "" { Text "/home/marcelo-note/controle-brassagem/uart/uart_tx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359160 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart/uart_tx.vhd" "" { Text "/home/marcelo-note/controle-brassagem/uart/uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425359160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-main " "Found design unit 1: uart_rx-main" {  } { { "../uart/uart_rx.vhd" "" { Text "/home/marcelo-note/controle-brassagem/uart/uart_rx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359161 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart/uart_rx.vhd" "" { Text "/home/marcelo-note/controle-brassagem/uart/uart_rx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425359161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-main " "Found design unit 1: top_level-main" {  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359163 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425359163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425359163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590425359240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_transmitido top_level.vhd(124) " "Verilog HDL or VHDL warning at top_level.vhd(124): object \"byte_transmitido\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590425359247 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alteracao_set_point top_level.vhd(139) " "Verilog HDL or VHDL warning at top_level.vhd(139): object \"alteracao_set_point\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590425359247 "|top_level"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rampas " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rampas\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1590425359247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:divisor_50x " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:divisor_50x\"" {  } { { "top_level.vhd" "divisor_50x" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425359249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_rx\"" {  } { { "top_level.vhd" "u_rx" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425359250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_tx\"" {  } { { "top_level.vhd" "u_tx" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425359252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:tmpr " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:tmpr\"" {  } { { "top_level.vhd" "tmpr" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425359253 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rampas " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rampas\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1590425359256 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rampas " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rampas\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1590425359256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leitor_temperatura leitor_temperatura:termometro " "Elaborating entity \"leitor_temperatura\" for hierarchy \"leitor_temperatura:termometro\"" {  } { { "top_level.vhd" "termometro" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425359257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_pid controlador_pid:pid " "Elaborating entity \"controlador_pid\" for hierarchy \"controlador_pid:pid\"" {  } { { "top_level.vhd" "pid" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425359259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_potencia controlador_potencia:controlador " "Elaborating entity \"controlador_potencia\" for hierarchy \"controlador_potencia:controlador\"" {  } { { "top_level.vhd" "controlador" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425359270 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "controlador_pid:pid\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlador_pid:pid\|Mult0\"" {  } { { "../controlador_pid/controlador_pid.vhd" "Mult0" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590425360435 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590425360435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425360596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador_pid:pid\|lpm_mult:Mult0 " "Instantiated megafunction \"controlador_pid:pid\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590425360597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590425360597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590425360597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590425360597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590425360597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590425360597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590425360597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590425360597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590425360597 ""}  } { { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590425360597 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425360684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425360696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425360746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_otg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_otg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_otg " "Found entity 1: add_sub_otg" {  } { { "db/add_sub_otg.tdf" "" { Text "/home/marcelo-note/controle-brassagem/top_level/db/add_sub_otg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425360810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425360810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425360825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uig " "Found entity 1: add_sub_uig" {  } { { "db/add_sub_uig.tdf" "" { Text "/home/marcelo-note/controle-brassagem/top_level/db/add_sub_uig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425360888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425360888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425360896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425360909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3vg " "Found entity 1: add_sub_3vg" {  } { { "db/add_sub_3vg.tdf" "" { Text "/home/marcelo-note/controle-brassagem/top_level/db/add_sub_3vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590425360962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425360962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|altshift:external_latency_ffs controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425360985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590425362266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590425364019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590425364019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1257 " "Implemented 1257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590425364165 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590425364165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1246 " "Implemented 1246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590425364165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590425364165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590425364178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 13:49:24 2020 " "Processing ended: Mon May 25 13:49:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590425364178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590425364178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590425364178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590425364178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1590425365383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590425365384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 13:49:24 2020 " "Processing started: Mon May 25 13:49:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590425365384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590425365384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590425365384 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590425365433 ""}
{ "Info" "0" "" "Project  = top_level" {  } {  } 0 0 "Project  = top_level" 0 0 "Fitter" 0 0 1590425365434 ""}
{ "Info" "0" "" "Revision = top_level" {  } {  } 0 0 "Revision = top_level" 0 0 "Fitter" 0 0 1590425365434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1590425365566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1590425365566 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590425365578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590425365643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590425365643 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590425365954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590425365960 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590425366054 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590425366054 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590425366063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590425366063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590425366063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590425366063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590425366063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590425366063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590425366063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marcelo-note/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590425366063 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1590425366063 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1590425366064 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1590425366064 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1590425366064 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1590425366064 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1590425366067 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1590425367071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1590425367071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1590425367088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1590425367089 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1590425367090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHZ~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_50MHZ~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590425367307 ""}  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590425367307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_clock:divisor_50x\|out_clk_tmp  " "Automatically promoted node divisor_clock:divisor_50x\|out_clk_tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590425367307 ""}  } { { "../divisor_clock/divisor_clock.vhd" "" { Text "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590425367307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_pid  " "Automatically promoted node clk_pid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590425367307 ""}  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590425367307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "leitor_temperatura:termometro\|sck_tmp  " "Automatically promoted node leitor_temperatura:termometro\|sck_tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590425367307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "leitor_temperatura:termometro\|sck_tmp~0 " "Destination node leitor_temperatura:termometro\|sck_tmp~0" {  } { { "../leitor_temperatura/leitor_temperatura.vhd" "" { Text "/home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590425367307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sck~output " "Destination node sck~output" {  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 1911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590425367307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1590425367307 ""}  } { { "../leitor_temperatura/leitor_temperatura.vhd" "" { Text "/home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590425367307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_rx:u_rx\|byte_recebido_tmp  " "Automatically promoted node uart_rx:u_rx\|byte_recebido_tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590425367308 ""}  } { { "../uart/uart_rx.vhd" "" { Text "/home/marcelo-note/controle-brassagem/uart/uart_rx.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590425367308 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590425367876 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590425367878 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590425367879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590425367882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590425367887 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1590425367891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1590425367892 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590425367893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590425367979 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1590425367982 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590425367982 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590425368206 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1590425368212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590425370613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590425371098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590425371135 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590425375384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590425375384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590425376118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/marcelo-note/controle-brassagem/top_level/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1590425379308 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590425379308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1590425382891 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590425382891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590425382894 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.66 " "Total time spent on timing analysis during the Fitter is 1.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1590425383169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590425383190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590425384558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590425384560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590425385901 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590425387030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1408 " "Peak virtual memory: 1408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590425388338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 13:49:48 2020 " "Processing ended: Mon May 25 13:49:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590425388338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590425388338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590425388338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590425388338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590425389587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590425389588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 13:49:49 2020 " "Processing started: Mon May 25 13:49:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590425389588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590425389588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590425389589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1590425389888 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1590425391998 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590425392075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590425393095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 13:49:53 2020 " "Processing ended: Mon May 25 13:49:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590425393095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590425393095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590425393095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590425393095 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590425393384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590425394284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590425394284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 13:49:53 2020 " "Processing started: Mon May 25 13:49:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590425394284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1590425394284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level -c top_level " "Command: quartus_sta top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1590425394285 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1590425394338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1590425394493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1590425394493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425394556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425394556 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1590425395016 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425395017 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clock:divisor_50x\|out_clk_tmp divisor_clock:divisor_50x\|out_clk_tmp " "create_clock -period 1.000 -name divisor_clock:divisor_50x\|out_clk_tmp divisor_clock:divisor_50x\|out_clk_tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_rx:u_rx\|byte_recebido_tmp uart_rx:u_rx\|byte_recebido_tmp " "create_clock -period 1.000 -name uart_rx:u_rx\|byte_recebido_tmp uart_rx:u_rx\|byte_recebido_tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clock:divisor_50x\|out_clk_tmp_up divisor_clock:divisor_50x\|out_clk_tmp_up " "create_clock -period 1.000 -name divisor_clock:divisor_50x\|out_clk_tmp_up divisor_clock:divisor_50x\|out_clk_tmp_up" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHZ clk_50MHZ " "create_clock -period 1.000 -name clk_50MHZ clk_50MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rx rx " "create_clock -period 1.000 -name rx rx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temporizador:tmpr\|fim_tmp temporizador:tmpr\|fim_tmp " "create_clock -period 1.000 -name temporizador:tmpr\|fim_tmp temporizador:tmpr\|fim_tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iniciado_tmp iniciado_tmp " "create_clock -period 1.000 -name iniciado_tmp iniciado_tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_pid clk_pid " "create_clock -period 1.000 -name clk_pid clk_pid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name leitor_temperatura:termometro\|sck_tmp leitor_temperatura:termometro\|sck_tmp " "create_clock -period 1.000 -name leitor_temperatura:termometro\|sck_tmp leitor_temperatura:termometro\|sck_tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iniciar_transmissao iniciar_transmissao " "create_clock -period 1.000 -name iniciar_transmissao iniciar_transmissao" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name passagem_zero passagem_zero " "create_clock -period 1.000 -name passagem_zero passagem_zero" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590425395025 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590425395025 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1590425395037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590425395041 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1590425395042 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1590425395050 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1590425395067 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590425395080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.565 " "Worst-case setup slack is -9.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.565           -2380.105 divisor_clock:divisor_50x\|out_clk_tmp  " "   -9.565           -2380.105 divisor_clock:divisor_50x\|out_clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.281             -66.985 clk_pid  " "   -9.281             -66.985 clk_pid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.036             -60.072 clk_50MHZ  " "   -5.036             -60.072 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.969             -20.678 leitor_temperatura:termometro\|sck_tmp  " "   -1.969             -20.678 leitor_temperatura:termometro\|sck_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -6.672 uart_rx:u_rx\|byte_recebido_tmp  " "   -0.834              -6.672 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425395081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 divisor_clock:divisor_50x\|out_clk_tmp  " "    0.322               0.000 divisor_clock:divisor_50x\|out_clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 leitor_temperatura:termometro\|sck_tmp  " "    0.341               0.000 leitor_temperatura:termometro\|sck_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk_50MHZ  " "    0.401               0.000 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 clk_pid  " "    0.866               0.000 clk_pid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 uart_rx:u_rx\|byte_recebido_tmp  " "    0.946               0.000 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425395095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.726 " "Worst-case recovery slack is -3.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.726              -3.726 divisor_clock:divisor_50x\|out_clk_tmp_up  " "   -3.726              -3.726 divisor_clock:divisor_50x\|out_clk_tmp_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.804              -2.804 iniciado_tmp  " "   -2.804              -2.804 iniciado_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927              -1.927 temporizador:tmpr\|fim_tmp  " "   -1.927              -1.927 temporizador:tmpr\|fim_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836              -1.836 iniciar_transmissao  " "   -1.836              -1.836 iniciar_transmissao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964              -0.964 rx  " "   -0.964              -0.964 rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -0.470 uart_rx:u_rx\|byte_recebido_tmp  " "   -0.470              -0.470 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.191 passagem_zero  " "   -0.191              -0.191 passagem_zero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425395098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.578 " "Worst-case removal slack is 0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 passagem_zero  " "    0.578               0.000 passagem_zero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 iniciado_tmp  " "    0.676               0.000 iniciado_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 uart_rx:u_rx\|byte_recebido_tmp  " "    0.837               0.000 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389               0.000 rx  " "    1.389               0.000 rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.318               0.000 iniciar_transmissao  " "    2.318               0.000 iniciar_transmissao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.415               0.000 temporizador:tmpr\|fim_tmp  " "    2.415               0.000 temporizador:tmpr\|fim_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.201               0.000 divisor_clock:divisor_50x\|out_clk_tmp_up  " "    4.201               0.000 divisor_clock:divisor_50x\|out_clk_tmp_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425395100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 clk_50MHZ  " "   -3.000             -42.284 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 passagem_zero  " "   -3.000              -4.403 passagem_zero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 rx  " "   -3.000              -4.403 rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -613.111 divisor_clock:divisor_50x\|out_clk_tmp  " "   -1.403            -613.111 divisor_clock:divisor_50x\|out_clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 clk_pid  " "   -1.403             -26.657 clk_pid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 leitor_temperatura:termometro\|sck_tmp  " "   -1.403             -22.448 leitor_temperatura:termometro\|sck_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 uart_rx:u_rx\|byte_recebido_tmp  " "   -1.403             -12.627 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 divisor_clock:divisor_50x\|out_clk_tmp_up  " "   -1.403              -1.403 divisor_clock:divisor_50x\|out_clk_tmp_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 iniciado_tmp  " "   -1.403              -1.403 iniciado_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 iniciar_transmissao  " "   -1.403              -1.403 iniciar_transmissao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 temporizador:tmpr\|fim_tmp  " "   -1.403              -1.403 temporizador:tmpr\|fim_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425395102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425395102 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1590425395142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1590425395185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1590425396890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590425397070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590425397088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.819 " "Worst-case setup slack is -8.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.819           -2169.075 divisor_clock:divisor_50x\|out_clk_tmp  " "   -8.819           -2169.075 divisor_clock:divisor_50x\|out_clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.395             -59.781 clk_pid  " "   -8.395             -59.781 clk_pid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.512             -52.019 clk_50MHZ  " "   -4.512             -52.019 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720             -17.610 leitor_temperatura:termometro\|sck_tmp  " "   -1.720             -17.610 leitor_temperatura:termometro\|sck_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668              -5.344 uart_rx:u_rx\|byte_recebido_tmp  " "   -0.668              -5.344 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 divisor_clock:divisor_50x\|out_clk_tmp  " "    0.290               0.000 divisor_clock:divisor_50x\|out_clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 leitor_temperatura:termometro\|sck_tmp  " "    0.307               0.000 leitor_temperatura:termometro\|sck_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 clk_50MHZ  " "    0.369               0.000 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 clk_pid  " "    0.740               0.000 clk_pid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 uart_rx:u_rx\|byte_recebido_tmp  " "    0.816               0.000 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.336 " "Worst-case recovery slack is -3.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.336              -3.336 divisor_clock:divisor_50x\|out_clk_tmp_up  " "   -3.336              -3.336 divisor_clock:divisor_50x\|out_clk_tmp_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.421              -2.421 iniciado_tmp  " "   -2.421              -2.421 iniciado_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.617              -1.617 temporizador:tmpr\|fim_tmp  " "   -1.617              -1.617 temporizador:tmpr\|fim_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536              -1.536 iniciar_transmissao  " "   -1.536              -1.536 iniciar_transmissao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.777              -0.777 rx  " "   -0.777              -0.777 rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303              -0.303 uart_rx:u_rx\|byte_recebido_tmp  " "   -0.303              -0.303 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 passagem_zero  " "    0.054               0.000 passagem_zero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.395 " "Worst-case removal slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 passagem_zero  " "    0.395               0.000 passagem_zero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 iniciado_tmp  " "    0.620               0.000 iniciado_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 uart_rx:u_rx\|byte_recebido_tmp  " "    0.721               0.000 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 rx  " "    1.271               0.000 rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.057               0.000 iniciar_transmissao  " "    2.057               0.000 iniciar_transmissao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.172               0.000 temporizador:tmpr\|fim_tmp  " "    2.172               0.000 temporizador:tmpr\|fim_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.851               0.000 divisor_clock:divisor_50x\|out_clk_tmp_up  " "    3.851               0.000 divisor_clock:divisor_50x\|out_clk_tmp_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 clk_50MHZ  " "   -3.000             -42.284 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 passagem_zero  " "   -3.000              -4.403 passagem_zero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 rx  " "   -3.000              -4.403 rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -613.111 divisor_clock:divisor_50x\|out_clk_tmp  " "   -1.403            -613.111 divisor_clock:divisor_50x\|out_clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 clk_pid  " "   -1.403             -26.657 clk_pid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 leitor_temperatura:termometro\|sck_tmp  " "   -1.403             -22.448 leitor_temperatura:termometro\|sck_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 uart_rx:u_rx\|byte_recebido_tmp  " "   -1.403             -12.627 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 divisor_clock:divisor_50x\|out_clk_tmp_up  " "   -1.403              -1.403 divisor_clock:divisor_50x\|out_clk_tmp_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 iniciado_tmp  " "   -1.403              -1.403 iniciado_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 iniciar_transmissao  " "   -1.403              -1.403 iniciar_transmissao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 temporizador:tmpr\|fim_tmp  " "   -1.403              -1.403 temporizador:tmpr\|fim_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397103 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1590425397136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590425397392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590425397399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.454 " "Worst-case setup slack is -3.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.454            -764.897 divisor_clock:divisor_50x\|out_clk_tmp  " "   -3.454            -764.897 divisor_clock:divisor_50x\|out_clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.143             -19.629 clk_pid  " "   -3.143             -19.629 clk_pid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.176 clk_50MHZ  " "   -1.403              -8.176 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239              -0.648 leitor_temperatura:termometro\|sck_tmp  " "   -0.239              -0.648 leitor_temperatura:termometro\|sck_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 uart_rx:u_rx\|byte_recebido_tmp  " "    0.099               0.000 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 divisor_clock:divisor_50x\|out_clk_tmp  " "    0.140               0.000 divisor_clock:divisor_50x\|out_clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 leitor_temperatura:termometro\|sck_tmp  " "    0.149               0.000 leitor_temperatura:termometro\|sck_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clk_50MHZ  " "    0.159               0.000 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clk_pid  " "    0.304               0.000 clk_pid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 uart_rx:u_rx\|byte_recebido_tmp  " "    0.379               0.000 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.876 " "Worst-case recovery slack is -1.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.876              -1.876 divisor_clock:divisor_50x\|out_clk_tmp_up  " "   -1.876              -1.876 divisor_clock:divisor_50x\|out_clk_tmp_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -0.893 iniciado_tmp  " "   -0.893              -0.893 iniciado_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -0.488 temporizador:tmpr\|fim_tmp  " "   -0.488              -0.488 temporizador:tmpr\|fim_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420              -0.420 iniciar_transmissao  " "   -0.420              -0.420 iniciar_transmissao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.073 rx  " "   -0.073              -0.073 rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 passagem_zero  " "    0.185               0.000 passagem_zero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 uart_rx:u_rx\|byte_recebido_tmp  " "    0.257               0.000 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.275 " "Worst-case removal slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 iniciado_tmp  " "    0.275               0.000 iniciado_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 uart_rx:u_rx\|byte_recebido_tmp  " "    0.343               0.000 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 passagem_zero  " "    0.445               0.000 passagem_zero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 rx  " "    0.735               0.000 rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 iniciar_transmissao  " "    1.171               0.000 iniciar_transmissao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 temporizador:tmpr\|fim_tmp  " "    1.222               0.000 temporizador:tmpr\|fim_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.609               0.000 divisor_clock:divisor_50x\|out_clk_tmp_up  " "    2.609               0.000 divisor_clock:divisor_50x\|out_clk_tmp_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.045 clk_50MHZ  " "   -3.000             -32.045 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.177 passagem_zero  " "   -3.000              -4.177 passagem_zero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.156 rx  " "   -3.000              -4.156 rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -437.000 divisor_clock:divisor_50x\|out_clk_tmp  " "   -1.000            -437.000 divisor_clock:divisor_50x\|out_clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 clk_pid  " "   -1.000             -19.000 clk_pid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 leitor_temperatura:termometro\|sck_tmp  " "   -1.000             -16.000 leitor_temperatura:termometro\|sck_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 uart_rx:u_rx\|byte_recebido_tmp  " "   -1.000              -9.000 uart_rx:u_rx\|byte_recebido_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor_clock:divisor_50x\|out_clk_tmp_up  " "   -1.000              -1.000 divisor_clock:divisor_50x\|out_clk_tmp_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 iniciado_tmp  " "   -1.000              -1.000 iniciado_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 iniciar_transmissao  " "   -1.000              -1.000 iniciar_transmissao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 temporizador:tmpr\|fim_tmp  " "   -1.000              -1.000 temporizador:tmpr\|fim_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590425397417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590425397417 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590425398375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590425398376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "874 " "Peak virtual memory: 874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590425398412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 13:49:58 2020 " "Processing ended: Mon May 25 13:49:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590425398412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590425398412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590425398412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1590425398412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1590425400211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590425400213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 13:50:00 2020 " "Processing started: Mon May 25 13:50:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590425400213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1590425400213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1590425400213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1590425400591 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1590425400630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_level.vo /home/marcelo-note/controle-brassagem/top_level/simulation/modelsim/ simulation " "Generated file top_level.vo in folder \"/home/marcelo-note/controle-brassagem/top_level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590425401002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590425401049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 13:50:01 2020 " "Processing ended: Mon May 25 13:50:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590425401049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590425401049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590425401049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1590425401049 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1590425401756 ""}
