ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB216:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * the root directory of this software component.
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 5


  29              		.loc 1 201 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  41              		.loc 1 202 10
  42 0004 0023     		movs	r3, #0
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  43              		.loc 1 203 1
  44 0006 1846     		mov	r0, r3
  45 0008 BD46     		mov	sp, r7
  46              	.LCFI2:
  47              		.cfi_def_cfa_register 13
  48              		@ sp needed
  49 000a 5DF8047B 		ldr	r7, [sp], #4
  50              	.LCFI3:
  51              		.cfi_restore 7
  52              		.cfi_def_cfa_offset 0
  53 000e 7047     		bx	lr
  54              		.cfi_endproc
  55              	.LFE216:
  57              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  58              		.align	1
  59              		.weak	HAL_RCC_OscConfig
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  63              		.fpu fpv4-sp-d16
  65              	HAL_RCC_OscConfig:
  66              	.LFB217:
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  67              		.loc 1 220 1
  68              		.cfi_startproc
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 6


  69              		@ args = 0, pretend = 0, frame = 24
  70              		@ frame_needed = 1, uses_anonymous_args = 0
  71 0000 80B5     		push	{r7, lr}
  72              	.LCFI4:
  73              		.cfi_def_cfa_offset 8
  74              		.cfi_offset 7, -8
  75              		.cfi_offset 14, -4
  76 0002 86B0     		sub	sp, sp, #24
  77              	.LCFI5:
  78              		.cfi_def_cfa_offset 32
  79 0004 00AF     		add	r7, sp, #0
  80              	.LCFI6:
  81              		.cfi_def_cfa_register 7
  82 0006 7860     		str	r0, [r7, #4]
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
  83              		.loc 1 224 5
  84 0008 7B68     		ldr	r3, [r7, #4]
  85 000a 002B     		cmp	r3, #0
  86 000c 01D1     		bne	.L4
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
  87              		.loc 1 226 12
  88 000e 0123     		movs	r3, #1
  89 0010 67E2     		b	.L5
  90              	.L4:
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  91              		.loc 1 232 25
  92 0012 7B68     		ldr	r3, [r7, #4]
  93 0014 1B68     		ldr	r3, [r3]
  94              		.loc 1 232 43
  95 0016 03F00103 		and	r3, r3, #1
  96              		.loc 1 232 5
  97 001a 002B     		cmp	r3, #0
  98 001c 75D0     		beq	.L6
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
  99              		.loc 1 237 9
 100 001e 884B     		ldr	r3, .L59
 101 0020 9B68     		ldr	r3, [r3, #8]
 102 0022 03F00C03 		and	r3, r3, #12
 103              		.loc 1 237 7
 104 0026 042B     		cmp	r3, #4
 105 0028 0CD0     		beq	.L7
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 106              		.loc 1 238 9 discriminator 1
 107 002a 854B     		ldr	r3, .L59
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 7


 108 002c 9B68     		ldr	r3, [r3, #8]
 109 002e 03F00C03 		and	r3, r3, #12
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 110              		.loc 1 237 60 discriminator 1
 111 0032 082B     		cmp	r3, #8
 112 0034 12D1     		bne	.L8
 113              		.loc 1 238 68
 114 0036 824B     		ldr	r3, .L59
 115 0038 5B68     		ldr	r3, [r3, #4]
 116              		.loc 1 238 78
 117 003a 03F48003 		and	r3, r3, #4194304
 118              		.loc 1 238 60
 119 003e B3F5800F 		cmp	r3, #4194304
 120 0042 0BD1     		bne	.L8
 121              	.L7:
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 122              		.loc 1 240 11
 123 0044 7E4B     		ldr	r3, .L59
 124 0046 1B68     		ldr	r3, [r3]
 125 0048 03F40033 		and	r3, r3, #131072
 126              		.loc 1 240 9
 127 004c 002B     		cmp	r3, #0
 128 004e 5BD0     		beq	.L58
 129              		.loc 1 240 78 discriminator 1
 130 0050 7B68     		ldr	r3, [r7, #4]
 131 0052 5B68     		ldr	r3, [r3, #4]
 132              		.loc 1 240 57 discriminator 1
 133 0054 002B     		cmp	r3, #0
 134 0056 57D1     		bne	.L58
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 135              		.loc 1 242 16
 136 0058 0123     		movs	r3, #1
 137 005a 42E2     		b	.L5
 138              	.L8:
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 139              		.loc 1 248 7
 140 005c 7B68     		ldr	r3, [r7, #4]
 141 005e 5B68     		ldr	r3, [r3, #4]
 142 0060 B3F5803F 		cmp	r3, #65536
 143 0064 06D1     		bne	.L10
 144              		.loc 1 248 7 is_stmt 0 discriminator 1
 145 0066 764B     		ldr	r3, .L59
 146 0068 1B68     		ldr	r3, [r3]
 147 006a 754A     		ldr	r2, .L59
 148 006c 43F48033 		orr	r3, r3, #65536
 149 0070 1360     		str	r3, [r2]
 150 0072 1DE0     		b	.L11
 151              	.L10:
 152              		.loc 1 248 7 discriminator 2
 153 0074 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 8


 154 0076 5B68     		ldr	r3, [r3, #4]
 155 0078 B3F5A02F 		cmp	r3, #327680
 156 007c 0CD1     		bne	.L12
 157              		.loc 1 248 7 discriminator 3
 158 007e 704B     		ldr	r3, .L59
 159 0080 1B68     		ldr	r3, [r3]
 160 0082 6F4A     		ldr	r2, .L59
 161 0084 43F48023 		orr	r3, r3, #262144
 162 0088 1360     		str	r3, [r2]
 163 008a 6D4B     		ldr	r3, .L59
 164 008c 1B68     		ldr	r3, [r3]
 165 008e 6C4A     		ldr	r2, .L59
 166 0090 43F48033 		orr	r3, r3, #65536
 167 0094 1360     		str	r3, [r2]
 168 0096 0BE0     		b	.L11
 169              	.L12:
 170              		.loc 1 248 7 discriminator 4
 171 0098 694B     		ldr	r3, .L59
 172 009a 1B68     		ldr	r3, [r3]
 173 009c 684A     		ldr	r2, .L59
 174 009e 23F48033 		bic	r3, r3, #65536
 175 00a2 1360     		str	r3, [r2]
 176 00a4 664B     		ldr	r3, .L59
 177 00a6 1B68     		ldr	r3, [r3]
 178 00a8 654A     		ldr	r2, .L59
 179 00aa 23F48023 		bic	r3, r3, #262144
 180 00ae 1360     		str	r3, [r2]
 181              	.L11:
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 182              		.loc 1 251 28 is_stmt 1
 183 00b0 7B68     		ldr	r3, [r7, #4]
 184 00b2 5B68     		ldr	r3, [r3, #4]
 185              		.loc 1 251 9
 186 00b4 002B     		cmp	r3, #0
 187 00b6 13D0     		beq	.L13
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 188              		.loc 1 254 21
 189 00b8 FFF7FEFF 		bl	HAL_GetTick
 190 00bc 3861     		str	r0, [r7, #16]
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 191              		.loc 1 257 14
 192 00be 08E0     		b	.L14
 193              	.L15:
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 194              		.loc 1 259 15
 195 00c0 FFF7FEFF 		bl	HAL_GetTick
 196 00c4 0246     		mov	r2, r0
 197              		.loc 1 259 29
 198 00c6 3B69     		ldr	r3, [r7, #16]
 199 00c8 D31A     		subs	r3, r2, r3
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 9


 200              		.loc 1 259 13
 201 00ca 642B     		cmp	r3, #100
 202 00cc 01D9     		bls	.L14
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 203              		.loc 1 261 20
 204 00ce 0323     		movs	r3, #3
 205 00d0 07E2     		b	.L5
 206              	.L14:
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 207              		.loc 1 257 15
 208 00d2 5B4B     		ldr	r3, .L59
 209 00d4 1B68     		ldr	r3, [r3]
 210 00d6 03F40033 		and	r3, r3, #131072
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 211              		.loc 1 257 14
 212 00da 002B     		cmp	r3, #0
 213 00dc F0D0     		beq	.L15
 214 00de 14E0     		b	.L6
 215              	.L13:
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 216              		.loc 1 268 21
 217 00e0 FFF7FEFF 		bl	HAL_GetTick
 218 00e4 3861     		str	r0, [r7, #16]
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 219              		.loc 1 271 14
 220 00e6 08E0     		b	.L16
 221              	.L17:
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 222              		.loc 1 273 15
 223 00e8 FFF7FEFF 		bl	HAL_GetTick
 224 00ec 0246     		mov	r2, r0
 225              		.loc 1 273 29
 226 00ee 3B69     		ldr	r3, [r7, #16]
 227 00f0 D31A     		subs	r3, r2, r3
 228              		.loc 1 273 13
 229 00f2 642B     		cmp	r3, #100
 230 00f4 01D9     		bls	.L16
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 231              		.loc 1 275 20
 232 00f6 0323     		movs	r3, #3
 233 00f8 F3E1     		b	.L5
 234              	.L16:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 235              		.loc 1 271 15
 236 00fa 514B     		ldr	r3, .L59
 237 00fc 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 10


 238 00fe 03F40033 		and	r3, r3, #131072
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 239              		.loc 1 271 14
 240 0102 002B     		cmp	r3, #0
 241 0104 F0D1     		bne	.L17
 242 0106 00E0     		b	.L6
 243              	.L58:
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 244              		.loc 1 240 9
 245 0108 00BF     		nop
 246              	.L6:
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 247              		.loc 1 282 25
 248 010a 7B68     		ldr	r3, [r7, #4]
 249 010c 1B68     		ldr	r3, [r3]
 250              		.loc 1 282 43
 251 010e 03F00203 		and	r3, r3, #2
 252              		.loc 1 282 5
 253 0112 002B     		cmp	r3, #0
 254 0114 63D0     		beq	.L18
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 255              		.loc 1 289 9
 256 0116 4A4B     		ldr	r3, .L59
 257 0118 9B68     		ldr	r3, [r3, #8]
 258 011a 03F00C03 		and	r3, r3, #12
 259              		.loc 1 289 7
 260 011e 002B     		cmp	r3, #0
 261 0120 0BD0     		beq	.L19
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 262              		.loc 1 290 9 discriminator 1
 263 0122 474B     		ldr	r3, .L59
 264 0124 9B68     		ldr	r3, [r3, #8]
 265 0126 03F00C03 		and	r3, r3, #12
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 266              		.loc 1 289 60 discriminator 1
 267 012a 082B     		cmp	r3, #8
 268 012c 1CD1     		bne	.L20
 269              		.loc 1 290 68
 270 012e 444B     		ldr	r3, .L59
 271 0130 5B68     		ldr	r3, [r3, #4]
 272              		.loc 1 290 78
 273 0132 03F48003 		and	r3, r3, #4194304
 274              		.loc 1 290 60
 275 0136 002B     		cmp	r3, #0
 276 0138 16D1     		bne	.L20
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 11


 277              	.L19:
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 278              		.loc 1 293 11
 279 013a 414B     		ldr	r3, .L59
 280 013c 1B68     		ldr	r3, [r3]
 281 013e 03F00203 		and	r3, r3, #2
 282              		.loc 1 293 9
 283 0142 002B     		cmp	r3, #0
 284 0144 05D0     		beq	.L21
 285              		.loc 1 293 78 discriminator 1
 286 0146 7B68     		ldr	r3, [r7, #4]
 287 0148 DB68     		ldr	r3, [r3, #12]
 288              		.loc 1 293 57 discriminator 1
 289 014a 012B     		cmp	r3, #1
 290 014c 01D0     		beq	.L21
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 291              		.loc 1 295 16
 292 014e 0123     		movs	r3, #1
 293 0150 C7E1     		b	.L5
 294              	.L21:
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 295              		.loc 1 301 9
 296 0152 3B4B     		ldr	r3, .L59
 297 0154 1B68     		ldr	r3, [r3]
 298 0156 23F0F802 		bic	r2, r3, #248
 299 015a 7B68     		ldr	r3, [r7, #4]
 300 015c 1B69     		ldr	r3, [r3, #16]
 301 015e DB00     		lsls	r3, r3, #3
 302 0160 3749     		ldr	r1, .L59
 303 0162 1343     		orrs	r3, r3, r2
 304 0164 0B60     		str	r3, [r1]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 305              		.loc 1 293 9
 306 0166 3AE0     		b	.L18
 307              	.L20:
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 308              		.loc 1 307 28
 309 0168 7B68     		ldr	r3, [r7, #4]
 310 016a DB68     		ldr	r3, [r3, #12]
 311              		.loc 1 307 9
 312 016c 002B     		cmp	r3, #0
 313 016e 20D0     		beq	.L22
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 12


 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 314              		.loc 1 310 9
 315 0170 344B     		ldr	r3, .L59+4
 316 0172 0122     		movs	r2, #1
 317 0174 1A60     		str	r2, [r3]
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 318              		.loc 1 313 21
 319 0176 FFF7FEFF 		bl	HAL_GetTick
 320 017a 3861     		str	r0, [r7, #16]
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 321              		.loc 1 316 14
 322 017c 08E0     		b	.L23
 323              	.L24:
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 324              		.loc 1 318 15
 325 017e FFF7FEFF 		bl	HAL_GetTick
 326 0182 0246     		mov	r2, r0
 327              		.loc 1 318 29
 328 0184 3B69     		ldr	r3, [r7, #16]
 329 0186 D31A     		subs	r3, r2, r3
 330              		.loc 1 318 13
 331 0188 022B     		cmp	r3, #2
 332 018a 01D9     		bls	.L23
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 333              		.loc 1 320 20
 334 018c 0323     		movs	r3, #3
 335 018e A8E1     		b	.L5
 336              	.L23:
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 337              		.loc 1 316 15
 338 0190 2B4B     		ldr	r3, .L59
 339 0192 1B68     		ldr	r3, [r3]
 340 0194 03F00203 		and	r3, r3, #2
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 341              		.loc 1 316 14
 342 0198 002B     		cmp	r3, #0
 343 019a F0D0     		beq	.L24
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 344              		.loc 1 325 9
 345 019c 284B     		ldr	r3, .L59
 346 019e 1B68     		ldr	r3, [r3]
 347 01a0 23F0F802 		bic	r2, r3, #248
 348 01a4 7B68     		ldr	r3, [r7, #4]
 349 01a6 1B69     		ldr	r3, [r3, #16]
 350 01a8 DB00     		lsls	r3, r3, #3
 351 01aa 2549     		ldr	r1, .L59
 352 01ac 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 13


 353 01ae 0B60     		str	r3, [r1]
 354 01b0 15E0     		b	.L18
 355              	.L22:
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 356              		.loc 1 330 9
 357 01b2 244B     		ldr	r3, .L59+4
 358 01b4 0022     		movs	r2, #0
 359 01b6 1A60     		str	r2, [r3]
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 360              		.loc 1 333 21
 361 01b8 FFF7FEFF 		bl	HAL_GetTick
 362 01bc 3861     		str	r0, [r7, #16]
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 363              		.loc 1 336 14
 364 01be 08E0     		b	.L25
 365              	.L26:
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 366              		.loc 1 338 15
 367 01c0 FFF7FEFF 		bl	HAL_GetTick
 368 01c4 0246     		mov	r2, r0
 369              		.loc 1 338 29
 370 01c6 3B69     		ldr	r3, [r7, #16]
 371 01c8 D31A     		subs	r3, r2, r3
 372              		.loc 1 338 13
 373 01ca 022B     		cmp	r3, #2
 374 01cc 01D9     		bls	.L25
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 375              		.loc 1 340 20
 376 01ce 0323     		movs	r3, #3
 377 01d0 87E1     		b	.L5
 378              	.L25:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 379              		.loc 1 336 15
 380 01d2 1B4B     		ldr	r3, .L59
 381 01d4 1B68     		ldr	r3, [r3]
 382 01d6 03F00203 		and	r3, r3, #2
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 383              		.loc 1 336 14
 384 01da 002B     		cmp	r3, #0
 385 01dc F0D1     		bne	.L26
 386              	.L18:
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 14


 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 387              		.loc 1 347 25
 388 01de 7B68     		ldr	r3, [r7, #4]
 389 01e0 1B68     		ldr	r3, [r3]
 390              		.loc 1 347 43
 391 01e2 03F00803 		and	r3, r3, #8
 392              		.loc 1 347 5
 393 01e6 002B     		cmp	r3, #0
 394 01e8 36D0     		beq	.L27
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 395              		.loc 1 353 26
 396 01ea 7B68     		ldr	r3, [r7, #4]
 397 01ec 5B69     		ldr	r3, [r3, #20]
 398              		.loc 1 353 7
 399 01ee 002B     		cmp	r3, #0
 400 01f0 16D0     		beq	.L28
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 401              		.loc 1 356 7
 402 01f2 154B     		ldr	r3, .L59+8
 403 01f4 0122     		movs	r2, #1
 404 01f6 1A60     		str	r2, [r3]
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 405              		.loc 1 359 19
 406 01f8 FFF7FEFF 		bl	HAL_GetTick
 407 01fc 3861     		str	r0, [r7, #16]
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 408              		.loc 1 362 12
 409 01fe 08E0     		b	.L29
 410              	.L30:
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 411              		.loc 1 364 13
 412 0200 FFF7FEFF 		bl	HAL_GetTick
 413 0204 0246     		mov	r2, r0
 414              		.loc 1 364 27
 415 0206 3B69     		ldr	r3, [r7, #16]
 416 0208 D31A     		subs	r3, r2, r3
 417              		.loc 1 364 11
 418 020a 022B     		cmp	r3, #2
 419 020c 01D9     		bls	.L29
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 420              		.loc 1 366 18
 421 020e 0323     		movs	r3, #3
 422 0210 67E1     		b	.L5
 423              	.L29:
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 15


 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 424              		.loc 1 362 13
 425 0212 0B4B     		ldr	r3, .L59
 426 0214 5B6F     		ldr	r3, [r3, #116]
 427 0216 03F00203 		and	r3, r3, #2
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 428              		.loc 1 362 12
 429 021a 002B     		cmp	r3, #0
 430 021c F0D0     		beq	.L30
 431 021e 1BE0     		b	.L27
 432              	.L28:
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 433              		.loc 1 373 7
 434 0220 094B     		ldr	r3, .L59+8
 435 0222 0022     		movs	r2, #0
 436 0224 1A60     		str	r2, [r3]
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 437              		.loc 1 376 19
 438 0226 FFF7FEFF 		bl	HAL_GetTick
 439 022a 3861     		str	r0, [r7, #16]
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 440              		.loc 1 379 12
 441 022c 0EE0     		b	.L31
 442              	.L32:
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 443              		.loc 1 381 13
 444 022e FFF7FEFF 		bl	HAL_GetTick
 445 0232 0246     		mov	r2, r0
 446              		.loc 1 381 27
 447 0234 3B69     		ldr	r3, [r7, #16]
 448 0236 D31A     		subs	r3, r2, r3
 449              		.loc 1 381 11
 450 0238 022B     		cmp	r3, #2
 451 023a 07D9     		bls	.L31
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 452              		.loc 1 383 18
 453 023c 0323     		movs	r3, #3
 454 023e 50E1     		b	.L5
 455              	.L60:
 456              		.align	2
 457              	.L59:
 458 0240 00380240 		.word	1073887232
 459 0244 00004742 		.word	1111949312
 460 0248 800E4742 		.word	1111953024
 461              	.L31:
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 16


 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 462              		.loc 1 379 13
 463 024c 884B     		ldr	r3, .L61
 464 024e 5B6F     		ldr	r3, [r3, #116]
 465 0250 03F00203 		and	r3, r3, #2
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 466              		.loc 1 379 12
 467 0254 002B     		cmp	r3, #0
 468 0256 EAD1     		bne	.L32
 469              	.L27:
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 470              		.loc 1 389 25
 471 0258 7B68     		ldr	r3, [r7, #4]
 472 025a 1B68     		ldr	r3, [r3]
 473              		.loc 1 389 43
 474 025c 03F00403 		and	r3, r3, #4
 475              		.loc 1 389 5
 476 0260 002B     		cmp	r3, #0
 477 0262 00F09780 		beq	.L33
 478              	.LBB2:
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 479              		.loc 1 391 22
 480 0266 0023     		movs	r3, #0
 481 0268 FB75     		strb	r3, [r7, #23]
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 482              		.loc 1 398 8
 483 026a 814B     		ldr	r3, .L61
 484 026c 1B6C     		ldr	r3, [r3, #64]
 485 026e 03F08053 		and	r3, r3, #268435456
 486              		.loc 1 398 7
 487 0272 002B     		cmp	r3, #0
 488 0274 0FD1     		bne	.L34
 489              	.LBB3:
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 490              		.loc 1 400 7
 491 0276 0023     		movs	r3, #0
 492 0278 BB60     		str	r3, [r7, #8]
 493 027a 7D4B     		ldr	r3, .L61
 494 027c 1B6C     		ldr	r3, [r3, #64]
 495 027e 7C4A     		ldr	r2, .L61
 496 0280 43F08053 		orr	r3, r3, #268435456
 497 0284 1364     		str	r3, [r2, #64]
 498 0286 7A4B     		ldr	r3, .L61
 499 0288 1B6C     		ldr	r3, [r3, #64]
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 17


 500 028a 03F08053 		and	r3, r3, #268435456
 501 028e BB60     		str	r3, [r7, #8]
 502 0290 BB68     		ldr	r3, [r7, #8]
 503              	.LBE3:
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 504              		.loc 1 401 21
 505 0292 0123     		movs	r3, #1
 506 0294 FB75     		strb	r3, [r7, #23]
 507              	.L34:
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 508              		.loc 1 404 8
 509 0296 774B     		ldr	r3, .L61+4
 510 0298 1B68     		ldr	r3, [r3]
 511 029a 03F48073 		and	r3, r3, #256
 512              		.loc 1 404 7
 513 029e 002B     		cmp	r3, #0
 514 02a0 18D1     		bne	.L35
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 515              		.loc 1 407 7
 516 02a2 744B     		ldr	r3, .L61+4
 517 02a4 1B68     		ldr	r3, [r3]
 518 02a6 734A     		ldr	r2, .L61+4
 519 02a8 43F48073 		orr	r3, r3, #256
 520 02ac 1360     		str	r3, [r2]
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 521              		.loc 1 410 19
 522 02ae FFF7FEFF 		bl	HAL_GetTick
 523 02b2 3861     		str	r0, [r7, #16]
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 524              		.loc 1 412 12
 525 02b4 08E0     		b	.L36
 526              	.L37:
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 527              		.loc 1 414 13
 528 02b6 FFF7FEFF 		bl	HAL_GetTick
 529 02ba 0246     		mov	r2, r0
 530              		.loc 1 414 27
 531 02bc 3B69     		ldr	r3, [r7, #16]
 532 02be D31A     		subs	r3, r2, r3
 533              		.loc 1 414 11
 534 02c0 022B     		cmp	r3, #2
 535 02c2 01D9     		bls	.L36
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 536              		.loc 1 416 18
 537 02c4 0323     		movs	r3, #3
 538 02c6 0CE1     		b	.L5
 539              	.L36:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 18


 540              		.loc 1 412 13
 541 02c8 6A4B     		ldr	r3, .L61+4
 542 02ca 1B68     		ldr	r3, [r3]
 543 02cc 03F48073 		and	r3, r3, #256
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 544              		.loc 1 412 12
 545 02d0 002B     		cmp	r3, #0
 546 02d2 F0D0     		beq	.L37
 547              	.L35:
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 548              		.loc 1 422 5
 549 02d4 7B68     		ldr	r3, [r7, #4]
 550 02d6 9B68     		ldr	r3, [r3, #8]
 551 02d8 012B     		cmp	r3, #1
 552 02da 06D1     		bne	.L38
 553              		.loc 1 422 5 is_stmt 0 discriminator 1
 554 02dc 644B     		ldr	r3, .L61
 555 02de 1B6F     		ldr	r3, [r3, #112]
 556 02e0 634A     		ldr	r2, .L61
 557 02e2 43F00103 		orr	r3, r3, #1
 558 02e6 1367     		str	r3, [r2, #112]
 559 02e8 1CE0     		b	.L39
 560              	.L38:
 561              		.loc 1 422 5 discriminator 2
 562 02ea 7B68     		ldr	r3, [r7, #4]
 563 02ec 9B68     		ldr	r3, [r3, #8]
 564 02ee 052B     		cmp	r3, #5
 565 02f0 0CD1     		bne	.L40
 566              		.loc 1 422 5 discriminator 3
 567 02f2 5F4B     		ldr	r3, .L61
 568 02f4 1B6F     		ldr	r3, [r3, #112]
 569 02f6 5E4A     		ldr	r2, .L61
 570 02f8 43F00403 		orr	r3, r3, #4
 571 02fc 1367     		str	r3, [r2, #112]
 572 02fe 5C4B     		ldr	r3, .L61
 573 0300 1B6F     		ldr	r3, [r3, #112]
 574 0302 5B4A     		ldr	r2, .L61
 575 0304 43F00103 		orr	r3, r3, #1
 576 0308 1367     		str	r3, [r2, #112]
 577 030a 0BE0     		b	.L39
 578              	.L40:
 579              		.loc 1 422 5 discriminator 4
 580 030c 584B     		ldr	r3, .L61
 581 030e 1B6F     		ldr	r3, [r3, #112]
 582 0310 574A     		ldr	r2, .L61
 583 0312 23F00103 		bic	r3, r3, #1
 584 0316 1367     		str	r3, [r2, #112]
 585 0318 554B     		ldr	r3, .L61
 586 031a 1B6F     		ldr	r3, [r3, #112]
 587 031c 544A     		ldr	r2, .L61
 588 031e 23F00403 		bic	r3, r3, #4
 589 0322 1367     		str	r3, [r2, #112]
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 19


 590              	.L39:
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 591              		.loc 1 424 26 is_stmt 1
 592 0324 7B68     		ldr	r3, [r7, #4]
 593 0326 9B68     		ldr	r3, [r3, #8]
 594              		.loc 1 424 7
 595 0328 002B     		cmp	r3, #0
 596 032a 15D0     		beq	.L41
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 597              		.loc 1 427 19
 598 032c FFF7FEFF 		bl	HAL_GetTick
 599 0330 3861     		str	r0, [r7, #16]
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 600              		.loc 1 430 12
 601 0332 0AE0     		b	.L42
 602              	.L43:
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 603              		.loc 1 432 13
 604 0334 FFF7FEFF 		bl	HAL_GetTick
 605 0338 0246     		mov	r2, r0
 606              		.loc 1 432 27
 607 033a 3B69     		ldr	r3, [r7, #16]
 608 033c D31A     		subs	r3, r2, r3
 609              		.loc 1 432 11
 610 033e 41F28832 		movw	r2, #5000
 611 0342 9342     		cmp	r3, r2
 612 0344 01D9     		bls	.L42
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 613              		.loc 1 434 18
 614 0346 0323     		movs	r3, #3
 615 0348 CBE0     		b	.L5
 616              	.L42:
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 617              		.loc 1 430 13
 618 034a 494B     		ldr	r3, .L61
 619 034c 1B6F     		ldr	r3, [r3, #112]
 620 034e 03F00203 		and	r3, r3, #2
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 621              		.loc 1 430 12
 622 0352 002B     		cmp	r3, #0
 623 0354 EED0     		beq	.L43
 624 0356 14E0     		b	.L44
 625              	.L41:
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 20


 626              		.loc 1 441 19
 627 0358 FFF7FEFF 		bl	HAL_GetTick
 628 035c 3861     		str	r0, [r7, #16]
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 629              		.loc 1 444 12
 630 035e 0AE0     		b	.L45
 631              	.L46:
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 632              		.loc 1 446 13
 633 0360 FFF7FEFF 		bl	HAL_GetTick
 634 0364 0246     		mov	r2, r0
 635              		.loc 1 446 27
 636 0366 3B69     		ldr	r3, [r7, #16]
 637 0368 D31A     		subs	r3, r2, r3
 638              		.loc 1 446 11
 639 036a 41F28832 		movw	r2, #5000
 640 036e 9342     		cmp	r3, r2
 641 0370 01D9     		bls	.L45
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 642              		.loc 1 448 18
 643 0372 0323     		movs	r3, #3
 644 0374 B5E0     		b	.L5
 645              	.L45:
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 646              		.loc 1 444 13
 647 0376 3E4B     		ldr	r3, .L61
 648 0378 1B6F     		ldr	r3, [r3, #112]
 649 037a 03F00203 		and	r3, r3, #2
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 650              		.loc 1 444 12
 651 037e 002B     		cmp	r3, #0
 652 0380 EED1     		bne	.L46
 653              	.L44:
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 654              		.loc 1 454 7
 655 0382 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 656 0384 012B     		cmp	r3, #1
 657 0386 05D1     		bne	.L33
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 658              		.loc 1 456 7
 659 0388 394B     		ldr	r3, .L61
 660 038a 1B6C     		ldr	r3, [r3, #64]
 661 038c 384A     		ldr	r2, .L61
 662 038e 23F08053 		bic	r3, r3, #268435456
 663 0392 1364     		str	r3, [r2, #64]
 664              	.L33:
 665              	.LBE2:
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 21


 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 666              		.loc 1 462 30
 667 0394 7B68     		ldr	r3, [r7, #4]
 668 0396 9B69     		ldr	r3, [r3, #24]
 669              		.loc 1 462 6
 670 0398 002B     		cmp	r3, #0
 671 039a 00F0A180 		beq	.L47
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 672              		.loc 1 465 8
 673 039e 344B     		ldr	r3, .L61
 674 03a0 9B68     		ldr	r3, [r3, #8]
 675 03a2 03F00C03 		and	r3, r3, #12
 676              		.loc 1 465 7
 677 03a6 082B     		cmp	r3, #8
 678 03a8 5CD0     		beq	.L48
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 679              		.loc 1 467 33
 680 03aa 7B68     		ldr	r3, [r7, #4]
 681 03ac 9B69     		ldr	r3, [r3, #24]
 682              		.loc 1 467 9
 683 03ae 022B     		cmp	r3, #2
 684 03b0 41D1     		bne	.L49
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 685              		.loc 1 477 9
 686 03b2 314B     		ldr	r3, .L61+8
 687 03b4 0022     		movs	r2, #0
 688 03b6 1A60     		str	r2, [r3]
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 689              		.loc 1 480 21
 690 03b8 FFF7FEFF 		bl	HAL_GetTick
 691 03bc 3861     		str	r0, [r7, #16]
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 692              		.loc 1 483 14
 693 03be 08E0     		b	.L50
 694              	.L51:
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 22


 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 695              		.loc 1 485 15
 696 03c0 FFF7FEFF 		bl	HAL_GetTick
 697 03c4 0246     		mov	r2, r0
 698              		.loc 1 485 29
 699 03c6 3B69     		ldr	r3, [r7, #16]
 700 03c8 D31A     		subs	r3, r2, r3
 701              		.loc 1 485 13
 702 03ca 022B     		cmp	r3, #2
 703 03cc 01D9     		bls	.L50
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 704              		.loc 1 487 20
 705 03ce 0323     		movs	r3, #3
 706 03d0 87E0     		b	.L5
 707              	.L50:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 708              		.loc 1 483 15
 709 03d2 274B     		ldr	r3, .L61
 710 03d4 1B68     		ldr	r3, [r3]
 711 03d6 03F00073 		and	r3, r3, #33554432
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 712              		.loc 1 483 14
 713 03da 002B     		cmp	r3, #0
 714 03dc F0D1     		bne	.L51
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 715              		.loc 1 492 9
 716 03de 7B68     		ldr	r3, [r7, #4]
 717 03e0 DA69     		ldr	r2, [r3, #28]
 718 03e2 7B68     		ldr	r3, [r7, #4]
 719 03e4 1B6A     		ldr	r3, [r3, #32]
 720 03e6 1A43     		orrs	r2, r2, r3
 721 03e8 7B68     		ldr	r3, [r7, #4]
 722 03ea 5B6A     		ldr	r3, [r3, #36]
 723 03ec 9B01     		lsls	r3, r3, #6
 724 03ee 1A43     		orrs	r2, r2, r3
 725 03f0 7B68     		ldr	r3, [r7, #4]
 726 03f2 9B6A     		ldr	r3, [r3, #40]
 727 03f4 5B08     		lsrs	r3, r3, #1
 728 03f6 013B     		subs	r3, r3, #1
 729 03f8 1B04     		lsls	r3, r3, #16
 730 03fa 1A43     		orrs	r2, r2, r3
 731 03fc 7B68     		ldr	r3, [r7, #4]
 732 03fe DB6A     		ldr	r3, [r3, #44]
 733 0400 1B06     		lsls	r3, r3, #24
 734 0402 1B49     		ldr	r1, .L61
 735 0404 1343     		orrs	r3, r3, r2
 736 0406 4B60     		str	r3, [r1, #4]
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 23


 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 737              		.loc 1 498 9
 738 0408 1B4B     		ldr	r3, .L61+8
 739 040a 0122     		movs	r2, #1
 740 040c 1A60     		str	r2, [r3]
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 741              		.loc 1 501 21
 742 040e FFF7FEFF 		bl	HAL_GetTick
 743 0412 3861     		str	r0, [r7, #16]
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 744              		.loc 1 504 14
 745 0414 08E0     		b	.L52
 746              	.L53:
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 747              		.loc 1 506 15
 748 0416 FFF7FEFF 		bl	HAL_GetTick
 749 041a 0246     		mov	r2, r0
 750              		.loc 1 506 29
 751 041c 3B69     		ldr	r3, [r7, #16]
 752 041e D31A     		subs	r3, r2, r3
 753              		.loc 1 506 13
 754 0420 022B     		cmp	r3, #2
 755 0422 01D9     		bls	.L52
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 756              		.loc 1 508 20
 757 0424 0323     		movs	r3, #3
 758 0426 5CE0     		b	.L5
 759              	.L52:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 760              		.loc 1 504 15
 761 0428 114B     		ldr	r3, .L61
 762 042a 1B68     		ldr	r3, [r3]
 763 042c 03F00073 		and	r3, r3, #33554432
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 764              		.loc 1 504 14
 765 0430 002B     		cmp	r3, #0
 766 0432 F0D0     		beq	.L53
 767 0434 54E0     		b	.L47
 768              	.L49:
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 769              		.loc 1 515 9
 770 0436 104B     		ldr	r3, .L61+8
 771 0438 0022     		movs	r2, #0
 772 043a 1A60     		str	r2, [r3]
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 24


 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 773              		.loc 1 518 21
 774 043c FFF7FEFF 		bl	HAL_GetTick
 775 0440 3861     		str	r0, [r7, #16]
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 776              		.loc 1 521 14
 777 0442 08E0     		b	.L54
 778              	.L55:
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 779              		.loc 1 523 15
 780 0444 FFF7FEFF 		bl	HAL_GetTick
 781 0448 0246     		mov	r2, r0
 782              		.loc 1 523 29
 783 044a 3B69     		ldr	r3, [r7, #16]
 784 044c D31A     		subs	r3, r2, r3
 785              		.loc 1 523 13
 786 044e 022B     		cmp	r3, #2
 787 0450 01D9     		bls	.L54
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 788              		.loc 1 525 20
 789 0452 0323     		movs	r3, #3
 790 0454 45E0     		b	.L5
 791              	.L54:
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 792              		.loc 1 521 15
 793 0456 064B     		ldr	r3, .L61
 794 0458 1B68     		ldr	r3, [r3]
 795 045a 03F00073 		and	r3, r3, #33554432
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 796              		.loc 1 521 14
 797 045e 002B     		cmp	r3, #0
 798 0460 F0D1     		bne	.L55
 799 0462 3DE0     		b	.L47
 800              	.L48:
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 801              		.loc 1 533 33
 802 0464 7B68     		ldr	r3, [r7, #4]
 803 0466 9B69     		ldr	r3, [r3, #24]
 804              		.loc 1 533 9
 805 0468 012B     		cmp	r3, #1
 806 046a 07D1     		bne	.L56
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 807              		.loc 1 535 16
 808 046c 0123     		movs	r3, #1
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 25


 809 046e 38E0     		b	.L5
 810              	.L62:
 811              		.align	2
 812              	.L61:
 813 0470 00380240 		.word	1073887232
 814 0474 00700040 		.word	1073770496
 815 0478 60004742 		.word	1111949408
 816              	.L56:
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 817              		.loc 1 540 25
 818 047c 1B4B     		ldr	r3, .L63
 819              		.loc 1 540 20
 820 047e 5B68     		ldr	r3, [r3, #4]
 821 0480 FB60     		str	r3, [r7, #12]
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 822              		.loc 1 550 37
 823 0482 7B68     		ldr	r3, [r7, #4]
 824 0484 9B69     		ldr	r3, [r3, #24]
 825              		.loc 1 550 12
 826 0486 012B     		cmp	r3, #1
 827 0488 28D0     		beq	.L57
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 828              		.loc 1 551 14 discriminator 1
 829 048a FB68     		ldr	r3, [r7, #12]
 830 048c 03F48002 		and	r2, r3, #4194304
 831              		.loc 1 551 80 discriminator 1
 832 0490 7B68     		ldr	r3, [r7, #4]
 833 0492 DB69     		ldr	r3, [r3, #28]
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 834              		.loc 1 550 64 discriminator 1
 835 0494 9A42     		cmp	r2, r3
 836 0496 21D1     		bne	.L57
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 837              		.loc 1 552 14
 838 0498 FB68     		ldr	r3, [r7, #12]
 839 049a 03F03F02 		and	r2, r3, #63
 840              		.loc 1 552 86
 841 049e 7B68     		ldr	r3, [r7, #4]
 842 04a0 1B6A     		ldr	r3, [r3, #32]
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 843              		.loc 1 551 92
 844 04a2 9A42     		cmp	r2, r3
 845 04a4 1AD1     		bne	.L57
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 26


 846              		.loc 1 553 14
 847 04a6 FA68     		ldr	r2, [r7, #12]
 848 04a8 47F6C073 		movw	r3, #32704
 849 04ac 1340     		ands	r3, r3, r2
 850              		.loc 1 553 79
 851 04ae 7A68     		ldr	r2, [r7, #4]
 852 04b0 526A     		ldr	r2, [r2, #36]
 853              		.loc 1 553 86
 854 04b2 9201     		lsls	r2, r2, #6
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 855              		.loc 1 552 111
 856 04b4 9342     		cmp	r3, r2
 857 04b6 11D1     		bne	.L57
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 858              		.loc 1 554 14
 859 04b8 FB68     		ldr	r3, [r7, #12]
 860 04ba 03F44032 		and	r2, r3, #196608
 861              		.loc 1 554 81
 862 04be 7B68     		ldr	r3, [r7, #4]
 863 04c0 9B6A     		ldr	r3, [r3, #40]
 864              		.loc 1 554 87
 865 04c2 5B08     		lsrs	r3, r3, #1
 866              		.loc 1 554 94
 867 04c4 013B     		subs	r3, r3, #1
 868              		.loc 1 554 101
 869 04c6 1B04     		lsls	r3, r3, #16
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 870              		.loc 1 553 111
 871 04c8 9A42     		cmp	r2, r3
 872 04ca 07D1     		bne	.L57
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 873              		.loc 1 555 14
 874 04cc FB68     		ldr	r3, [r7, #12]
 875 04ce 03F07062 		and	r2, r3, #251658240
 876              		.loc 1 555 79
 877 04d2 7B68     		ldr	r3, [r7, #4]
 878 04d4 DB6A     		ldr	r3, [r3, #44]
 879              		.loc 1 555 85
 880 04d6 1B06     		lsls	r3, r3, #24
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 881              		.loc 1 554 126
 882 04d8 9A42     		cmp	r2, r3
 883 04da 01D0     		beq	.L47
 884              	.L57:
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 885              		.loc 1 558 18
 886 04dc 0123     		movs	r3, #1
 887 04de 00E0     		b	.L5
 888              	.L47:
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 889              		.loc 1 563 10
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 27


 890 04e0 0023     		movs	r3, #0
 891              	.L5:
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 892              		.loc 1 564 1
 893 04e2 1846     		mov	r0, r3
 894 04e4 1837     		adds	r7, r7, #24
 895              	.LCFI7:
 896              		.cfi_def_cfa_offset 8
 897 04e6 BD46     		mov	sp, r7
 898              	.LCFI8:
 899              		.cfi_def_cfa_register 13
 900              		@ sp needed
 901 04e8 80BD     		pop	{r7, pc}
 902              	.L64:
 903 04ea 00BF     		.align	2
 904              	.L63:
 905 04ec 00380240 		.word	1073887232
 906              		.cfi_endproc
 907              	.LFE217:
 909              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 910              		.align	1
 911              		.global	HAL_RCC_ClockConfig
 912              		.syntax unified
 913              		.thumb
 914              		.thumb_func
 915              		.fpu fpv4-sp-d16
 917              	HAL_RCC_ClockConfig:
 918              	.LFB218:
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 919              		.loc 1 592 1
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 28


 920              		.cfi_startproc
 921              		@ args = 0, pretend = 0, frame = 16
 922              		@ frame_needed = 1, uses_anonymous_args = 0
 923 0000 80B5     		push	{r7, lr}
 924              	.LCFI9:
 925              		.cfi_def_cfa_offset 8
 926              		.cfi_offset 7, -8
 927              		.cfi_offset 14, -4
 928 0002 84B0     		sub	sp, sp, #16
 929              	.LCFI10:
 930              		.cfi_def_cfa_offset 24
 931 0004 00AF     		add	r7, sp, #0
 932              	.LCFI11:
 933              		.cfi_def_cfa_register 7
 934 0006 7860     		str	r0, [r7, #4]
 935 0008 3960     		str	r1, [r7]
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 936              		.loc 1 596 5
 937 000a 7B68     		ldr	r3, [r7, #4]
 938 000c 002B     		cmp	r3, #0
 939 000e 01D1     		bne	.L66
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 940              		.loc 1 598 12
 941 0010 0123     		movs	r3, #1
 942 0012 CCE0     		b	.L67
 943              	.L66:
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 944              		.loc 1 610 17
 945 0014 684B     		ldr	r3, .L83
 946 0016 1B68     		ldr	r3, [r3]
 947 0018 03F00703 		and	r3, r3, #7
 948              		.loc 1 610 5
 949 001c 3A68     		ldr	r2, [r7]
 950 001e 9A42     		cmp	r2, r3
 951 0020 0CD9     		bls	.L68
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 952              		.loc 1 613 5
 953 0022 654B     		ldr	r3, .L83
 954 0024 3A68     		ldr	r2, [r7]
 955 0026 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 29


 956 0028 1A70     		strb	r2, [r3]
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 957              		.loc 1 617 8
 958 002a 634B     		ldr	r3, .L83
 959 002c 1B68     		ldr	r3, [r3]
 960 002e 03F00703 		and	r3, r3, #7
 961              		.loc 1 617 7
 962 0032 3A68     		ldr	r2, [r7]
 963 0034 9A42     		cmp	r2, r3
 964 0036 01D0     		beq	.L68
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 965              		.loc 1 619 14
 966 0038 0123     		movs	r3, #1
 967 003a B8E0     		b	.L67
 968              	.L68:
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 969              		.loc 1 624 25
 970 003c 7B68     		ldr	r3, [r7, #4]
 971 003e 1B68     		ldr	r3, [r3]
 972              		.loc 1 624 38
 973 0040 03F00203 		and	r3, r3, #2
 974              		.loc 1 624 5
 975 0044 002B     		cmp	r3, #0
 976 0046 20D0     		beq	.L69
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 977              		.loc 1 628 27
 978 0048 7B68     		ldr	r3, [r7, #4]
 979 004a 1B68     		ldr	r3, [r3]
 980              		.loc 1 628 40
 981 004c 03F00403 		and	r3, r3, #4
 982              		.loc 1 628 7
 983 0050 002B     		cmp	r3, #0
 984 0052 05D0     		beq	.L70
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 985              		.loc 1 630 7
 986 0054 594B     		ldr	r3, .L83+4
 987 0056 9B68     		ldr	r3, [r3, #8]
 988 0058 584A     		ldr	r2, .L83+4
 989 005a 43F4E053 		orr	r3, r3, #7168
 990 005e 9360     		str	r3, [r2, #8]
 991              	.L70:
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 992              		.loc 1 633 27
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 30


 993 0060 7B68     		ldr	r3, [r7, #4]
 994 0062 1B68     		ldr	r3, [r3]
 995              		.loc 1 633 40
 996 0064 03F00803 		and	r3, r3, #8
 997              		.loc 1 633 7
 998 0068 002B     		cmp	r3, #0
 999 006a 05D0     		beq	.L71
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 1000              		.loc 1 635 7
 1001 006c 534B     		ldr	r3, .L83+4
 1002 006e 9B68     		ldr	r3, [r3, #8]
 1003 0070 524A     		ldr	r2, .L83+4
 1004 0072 43F46043 		orr	r3, r3, #57344
 1005 0076 9360     		str	r3, [r2, #8]
 1006              	.L71:
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1007              		.loc 1 639 5
 1008 0078 504B     		ldr	r3, .L83+4
 1009 007a 9B68     		ldr	r3, [r3, #8]
 1010 007c 23F0F002 		bic	r2, r3, #240
 1011 0080 7B68     		ldr	r3, [r7, #4]
 1012 0082 9B68     		ldr	r3, [r3, #8]
 1013 0084 4D49     		ldr	r1, .L83+4
 1014 0086 1343     		orrs	r3, r3, r2
 1015 0088 8B60     		str	r3, [r1, #8]
 1016              	.L69:
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1017              		.loc 1 643 25
 1018 008a 7B68     		ldr	r3, [r7, #4]
 1019 008c 1B68     		ldr	r3, [r3]
 1020              		.loc 1 643 38
 1021 008e 03F00103 		and	r3, r3, #1
 1022              		.loc 1 643 5
 1023 0092 002B     		cmp	r3, #0
 1024 0094 44D0     		beq	.L72
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1025              		.loc 1 648 25
 1026 0096 7B68     		ldr	r3, [r7, #4]
 1027 0098 5B68     		ldr	r3, [r3, #4]
 1028              		.loc 1 648 7
 1029 009a 012B     		cmp	r3, #1
 1030 009c 07D1     		bne	.L73
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 1031              		.loc 1 651 10
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 31


 1032 009e 474B     		ldr	r3, .L83+4
 1033 00a0 1B68     		ldr	r3, [r3]
 1034 00a2 03F40033 		and	r3, r3, #131072
 1035              		.loc 1 651 9
 1036 00a6 002B     		cmp	r3, #0
 1037 00a8 19D1     		bne	.L74
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 1038              		.loc 1 653 16
 1039 00aa 0123     		movs	r3, #1
 1040 00ac 7FE0     		b	.L67
 1041              	.L73:
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 1042              		.loc 1 657 31
 1043 00ae 7B68     		ldr	r3, [r7, #4]
 1044 00b0 5B68     		ldr	r3, [r3, #4]
 1045              		.loc 1 657 12
 1046 00b2 022B     		cmp	r3, #2
 1047 00b4 03D0     		beq	.L75
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1048              		.loc 1 658 31 discriminator 1
 1049 00b6 7B68     		ldr	r3, [r7, #4]
 1050 00b8 5B68     		ldr	r3, [r3, #4]
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1051              		.loc 1 657 76 discriminator 1
 1052 00ba 032B     		cmp	r3, #3
 1053 00bc 07D1     		bne	.L76
 1054              	.L75:
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 1055              		.loc 1 661 10
 1056 00be 3F4B     		ldr	r3, .L83+4
 1057 00c0 1B68     		ldr	r3, [r3]
 1058 00c2 03F00073 		and	r3, r3, #33554432
 1059              		.loc 1 661 9
 1060 00c6 002B     		cmp	r3, #0
 1061 00c8 09D1     		bne	.L74
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 1062              		.loc 1 663 16
 1063 00ca 0123     		movs	r3, #1
 1064 00cc 6FE0     		b	.L67
 1065              	.L76:
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 1066              		.loc 1 670 10
 1067 00ce 3B4B     		ldr	r3, .L83+4
 1068 00d0 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 32


 1069 00d2 03F00203 		and	r3, r3, #2
 1070              		.loc 1 670 9
 1071 00d6 002B     		cmp	r3, #0
 1072 00d8 01D1     		bne	.L74
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 1073              		.loc 1 672 16
 1074 00da 0123     		movs	r3, #1
 1075 00dc 67E0     		b	.L67
 1076              	.L74:
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 1077              		.loc 1 676 5
 1078 00de 374B     		ldr	r3, .L83+4
 1079 00e0 9B68     		ldr	r3, [r3, #8]
 1080 00e2 23F00302 		bic	r2, r3, #3
 1081 00e6 7B68     		ldr	r3, [r7, #4]
 1082 00e8 5B68     		ldr	r3, [r3, #4]
 1083 00ea 3449     		ldr	r1, .L83+4
 1084 00ec 1343     		orrs	r3, r3, r2
 1085 00ee 8B60     		str	r3, [r1, #8]
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1086              		.loc 1 679 17
 1087 00f0 FFF7FEFF 		bl	HAL_GetTick
 1088 00f4 F860     		str	r0, [r7, #12]
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 1089              		.loc 1 681 11
 1090 00f6 0AE0     		b	.L78
 1091              	.L79:
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1092              		.loc 1 683 12
 1093 00f8 FFF7FEFF 		bl	HAL_GetTick
 1094 00fc 0246     		mov	r2, r0
 1095              		.loc 1 683 26
 1096 00fe FB68     		ldr	r3, [r7, #12]
 1097 0100 D31A     		subs	r3, r2, r3
 1098              		.loc 1 683 10
 1099 0102 41F28832 		movw	r2, #5000
 1100 0106 9342     		cmp	r3, r2
 1101 0108 01D9     		bls	.L78
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1102              		.loc 1 685 16
 1103 010a 0323     		movs	r3, #3
 1104 010c 4FE0     		b	.L67
 1105              	.L78:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1106              		.loc 1 681 12
 1107 010e 2B4B     		ldr	r3, .L83+4
 1108 0110 9B68     		ldr	r3, [r3, #8]
 1109 0112 03F00C02 		and	r2, r3, #12
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 33


 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1110              		.loc 1 681 63
 1111 0116 7B68     		ldr	r3, [r7, #4]
 1112 0118 5B68     		ldr	r3, [r3, #4]
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1113              		.loc 1 681 78
 1114 011a 9B00     		lsls	r3, r3, #2
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1115              		.loc 1 681 11
 1116 011c 9A42     		cmp	r2, r3
 1117 011e EBD1     		bne	.L79
 1118              	.L72:
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 1119              		.loc 1 691 17
 1120 0120 254B     		ldr	r3, .L83
 1121 0122 1B68     		ldr	r3, [r3]
 1122 0124 03F00703 		and	r3, r3, #7
 1123              		.loc 1 691 5
 1124 0128 3A68     		ldr	r2, [r7]
 1125 012a 9A42     		cmp	r2, r3
 1126 012c 0CD2     		bcs	.L80
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1127              		.loc 1 694 5
 1128 012e 224B     		ldr	r3, .L83
 1129 0130 3A68     		ldr	r2, [r7]
 1130 0132 D2B2     		uxtb	r2, r2
 1131 0134 1A70     		strb	r2, [r3]
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1132              		.loc 1 698 8
 1133 0136 204B     		ldr	r3, .L83
 1134 0138 1B68     		ldr	r3, [r3]
 1135 013a 03F00703 		and	r3, r3, #7
 1136              		.loc 1 698 7
 1137 013e 3A68     		ldr	r2, [r7]
 1138 0140 9A42     		cmp	r2, r3
 1139 0142 01D0     		beq	.L80
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 1140              		.loc 1 700 14
 1141 0144 0123     		movs	r3, #1
 1142 0146 32E0     		b	.L67
 1143              	.L80:
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 34


 1144              		.loc 1 705 25
 1145 0148 7B68     		ldr	r3, [r7, #4]
 1146 014a 1B68     		ldr	r3, [r3]
 1147              		.loc 1 705 38
 1148 014c 03F00403 		and	r3, r3, #4
 1149              		.loc 1 705 5
 1150 0150 002B     		cmp	r3, #0
 1151 0152 08D0     		beq	.L81
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1152              		.loc 1 708 5
 1153 0154 194B     		ldr	r3, .L83+4
 1154 0156 9B68     		ldr	r3, [r3, #8]
 1155 0158 23F4E052 		bic	r2, r3, #7168
 1156 015c 7B68     		ldr	r3, [r7, #4]
 1157 015e DB68     		ldr	r3, [r3, #12]
 1158 0160 1649     		ldr	r1, .L83+4
 1159 0162 1343     		orrs	r3, r3, r2
 1160 0164 8B60     		str	r3, [r1, #8]
 1161              	.L81:
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1162              		.loc 1 712 25
 1163 0166 7B68     		ldr	r3, [r7, #4]
 1164 0168 1B68     		ldr	r3, [r3]
 1165              		.loc 1 712 38
 1166 016a 03F00803 		and	r3, r3, #8
 1167              		.loc 1 712 5
 1168 016e 002B     		cmp	r3, #0
 1169 0170 09D0     		beq	.L82
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1170              		.loc 1 715 5
 1171 0172 124B     		ldr	r3, .L83+4
 1172 0174 9B68     		ldr	r3, [r3, #8]
 1173 0176 23F46042 		bic	r2, r3, #57344
 1174 017a 7B68     		ldr	r3, [r7, #4]
 1175 017c 1B69     		ldr	r3, [r3, #16]
 1176 017e DB00     		lsls	r3, r3, #3
 1177 0180 0E49     		ldr	r1, .L83+4
 1178 0182 1343     		orrs	r3, r3, r2
 1179 0184 8B60     		str	r3, [r1, #8]
 1180              	.L82:
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 1181              		.loc 1 719 21
 1182 0186 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1183 018a 0246     		mov	r2, r0
 1184              		.loc 1 719 68
 1185 018c 0B4B     		ldr	r3, .L83+4
 1186 018e 9B68     		ldr	r3, [r3, #8]
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 35


 1187              		.loc 1 719 91
 1188 0190 1B09     		lsrs	r3, r3, #4
 1189 0192 03F00F03 		and	r3, r3, #15
 1190              		.loc 1 719 63
 1191 0196 0A49     		ldr	r1, .L83+8
 1192 0198 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1193              		.loc 1 719 47
 1194 019a 22FA03F3 		lsr	r3, r2, r3
 1195              		.loc 1 719 19
 1196 019e 094A     		ldr	r2, .L83+12
 1197 01a0 1360     		str	r3, [r2]
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 1198              		.loc 1 722 3
 1199 01a2 094B     		ldr	r3, .L83+16
 1200 01a4 1B68     		ldr	r3, [r3]
 1201 01a6 1846     		mov	r0, r3
 1202 01a8 FFF7FEFF 		bl	HAL_InitTick
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 1203              		.loc 1 724 10
 1204 01ac 0023     		movs	r3, #0
 1205              	.L67:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1206              		.loc 1 725 1
 1207 01ae 1846     		mov	r0, r3
 1208 01b0 1037     		adds	r7, r7, #16
 1209              	.LCFI12:
 1210              		.cfi_def_cfa_offset 8
 1211 01b2 BD46     		mov	sp, r7
 1212              	.LCFI13:
 1213              		.cfi_def_cfa_register 13
 1214              		@ sp needed
 1215 01b4 80BD     		pop	{r7, pc}
 1216              	.L84:
 1217 01b6 00BF     		.align	2
 1218              	.L83:
 1219 01b8 003C0240 		.word	1073888256
 1220 01bc 00380240 		.word	1073887232
 1221 01c0 00000000 		.word	AHBPrescTable
 1222 01c4 00000000 		.word	SystemCoreClock
 1223 01c8 00000000 		.word	uwTickPrio
 1224              		.cfi_endproc
 1225              	.LFE218:
 1227              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1228              		.align	1
 1229              		.global	HAL_RCC_MCOConfig
 1230              		.syntax unified
 1231              		.thumb
 1232              		.thumb_func
 1233              		.fpu fpv4-sp-d16
 1235              	HAL_RCC_MCOConfig:
 1236              	.LFB219:
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 36


 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1237              		.loc 1 776 1
 1238              		.cfi_startproc
 1239              		@ args = 0, pretend = 0, frame = 48
 1240              		@ frame_needed = 1, uses_anonymous_args = 0
 1241 0000 80B5     		push	{r7, lr}
 1242              	.LCFI14:
 1243              		.cfi_def_cfa_offset 8
 1244              		.cfi_offset 7, -8
 1245              		.cfi_offset 14, -4
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 37


 1246 0002 8CB0     		sub	sp, sp, #48
 1247              	.LCFI15:
 1248              		.cfi_def_cfa_offset 56
 1249 0004 00AF     		add	r7, sp, #0
 1250              	.LCFI16:
 1251              		.cfi_def_cfa_register 7
 1252 0006 F860     		str	r0, [r7, #12]
 1253 0008 B960     		str	r1, [r7, #8]
 1254 000a 7A60     		str	r2, [r7, #4]
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 1255              		.loc 1 782 5
 1256 000c FB68     		ldr	r3, [r7, #12]
 1257 000e 002B     		cmp	r3, #0
 1258 0010 29D1     		bne	.L86
 1259              	.LBB4:
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 1260              		.loc 1 787 5
 1261 0012 0023     		movs	r3, #0
 1262 0014 BB61     		str	r3, [r7, #24]
 1263 0016 2B4B     		ldr	r3, .L89
 1264 0018 1B6B     		ldr	r3, [r3, #48]
 1265 001a 2A4A     		ldr	r2, .L89
 1266 001c 43F00103 		orr	r3, r3, #1
 1267 0020 1363     		str	r3, [r2, #48]
 1268 0022 284B     		ldr	r3, .L89
 1269 0024 1B6B     		ldr	r3, [r3, #48]
 1270 0026 03F00103 		and	r3, r3, #1
 1271 002a BB61     		str	r3, [r7, #24]
 1272 002c BB69     		ldr	r3, [r7, #24]
 1273              	.LBE4:
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 1274              		.loc 1 790 25
 1275 002e 4FF48073 		mov	r3, #256
 1276 0032 FB61     		str	r3, [r7, #28]
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1277              		.loc 1 791 26
 1278 0034 0223     		movs	r3, #2
 1279 0036 3B62     		str	r3, [r7, #32]
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1280              		.loc 1 792 27
 1281 0038 0323     		movs	r3, #3
 1282 003a BB62     		str	r3, [r7, #40]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1283              		.loc 1 793 26
 1284 003c 0023     		movs	r3, #0
 1285 003e 7B62     		str	r3, [r7, #36]
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 38


 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1286              		.loc 1 794 31
 1287 0040 0023     		movs	r3, #0
 1288 0042 FB62     		str	r3, [r7, #44]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1289              		.loc 1 795 5
 1290 0044 07F11C03 		add	r3, r7, #28
 1291 0048 1946     		mov	r1, r3
 1292 004a 1F48     		ldr	r0, .L89+4
 1293 004c FFF7FEFF 		bl	HAL_GPIO_Init
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 1294              		.loc 1 798 5
 1295 0050 1C4B     		ldr	r3, .L89
 1296 0052 9B68     		ldr	r3, [r3, #8]
 1297 0054 23F0EC62 		bic	r2, r3, #123731968
 1298 0058 B968     		ldr	r1, [r7, #8]
 1299 005a 7B68     		ldr	r3, [r7, #4]
 1300 005c 0B43     		orrs	r3, r3, r1
 1301 005e 1949     		ldr	r1, .L89
 1302 0060 1343     		orrs	r3, r3, r2
 1303 0062 8B60     		str	r3, [r1, #8]
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1304              		.loc 1 830 1
 1305 0064 29E0     		b	.L88
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 39


 1306              	.L86:
 1307              	.LBB5:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1308              		.loc 1 811 5
 1309 0066 0023     		movs	r3, #0
 1310 0068 7B61     		str	r3, [r7, #20]
 1311 006a 164B     		ldr	r3, .L89
 1312 006c 1B6B     		ldr	r3, [r3, #48]
 1313 006e 154A     		ldr	r2, .L89
 1314 0070 43F00403 		orr	r3, r3, #4
 1315 0074 1363     		str	r3, [r2, #48]
 1316 0076 134B     		ldr	r3, .L89
 1317 0078 1B6B     		ldr	r3, [r3, #48]
 1318 007a 03F00403 		and	r3, r3, #4
 1319 007e 7B61     		str	r3, [r7, #20]
 1320 0080 7B69     		ldr	r3, [r7, #20]
 1321              	.LBE5:
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1322              		.loc 1 814 25
 1323 0082 4FF40073 		mov	r3, #512
 1324 0086 FB61     		str	r3, [r7, #28]
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1325              		.loc 1 815 26
 1326 0088 0223     		movs	r3, #2
 1327 008a 3B62     		str	r3, [r7, #32]
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1328              		.loc 1 816 27
 1329 008c 0323     		movs	r3, #3
 1330 008e BB62     		str	r3, [r7, #40]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1331              		.loc 1 817 26
 1332 0090 0023     		movs	r3, #0
 1333 0092 7B62     		str	r3, [r7, #36]
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1334              		.loc 1 818 31
 1335 0094 0023     		movs	r3, #0
 1336 0096 FB62     		str	r3, [r7, #44]
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1337              		.loc 1 819 5
 1338 0098 07F11C03 		add	r3, r7, #28
 1339 009c 1946     		mov	r1, r3
 1340 009e 0B48     		ldr	r0, .L89+8
 1341 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1342              		.loc 1 822 5
 1343 00a4 074B     		ldr	r3, .L89
 1344 00a6 9B68     		ldr	r3, [r3, #8]
 1345 00a8 23F07842 		bic	r2, r3, #-134217728
 1346 00ac 7B68     		ldr	r3, [r7, #4]
 1347 00ae D900     		lsls	r1, r3, #3
 1348 00b0 BB68     		ldr	r3, [r7, #8]
 1349 00b2 0B43     		orrs	r3, r3, r1
 1350 00b4 0349     		ldr	r1, .L89
 1351 00b6 1343     		orrs	r3, r3, r2
 1352 00b8 8B60     		str	r3, [r1, #8]
 1353              	.L88:
 1354              		.loc 1 830 1
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 40


 1355 00ba 00BF     		nop
 1356 00bc 3037     		adds	r7, r7, #48
 1357              	.LCFI17:
 1358              		.cfi_def_cfa_offset 8
 1359 00be BD46     		mov	sp, r7
 1360              	.LCFI18:
 1361              		.cfi_def_cfa_register 13
 1362              		@ sp needed
 1363 00c0 80BD     		pop	{r7, pc}
 1364              	.L90:
 1365 00c2 00BF     		.align	2
 1366              	.L89:
 1367 00c4 00380240 		.word	1073887232
 1368 00c8 00000240 		.word	1073872896
 1369 00cc 00080240 		.word	1073874944
 1370              		.cfi_endproc
 1371              	.LFE219:
 1373              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1374              		.align	1
 1375              		.global	HAL_RCC_EnableCSS
 1376              		.syntax unified
 1377              		.thumb
 1378              		.thumb_func
 1379              		.fpu fpv4-sp-d16
 1381              	HAL_RCC_EnableCSS:
 1382              	.LFB220:
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1383              		.loc 1 842 1
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 1, uses_anonymous_args = 0
 1387              		@ link register save eliminated.
 1388 0000 80B4     		push	{r7}
 1389              	.LCFI19:
 1390              		.cfi_def_cfa_offset 4
 1391              		.cfi_offset 7, -4
 1392 0002 00AF     		add	r7, sp, #0
 1393              	.LCFI20:
 1394              		.cfi_def_cfa_register 7
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1395              		.loc 1 843 3
 1396 0004 034B     		ldr	r3, .L92
 1397              		.loc 1 843 38
 1398 0006 0122     		movs	r2, #1
 1399 0008 1A60     		str	r2, [r3]
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 41


 1400              		.loc 1 844 1
 1401 000a 00BF     		nop
 1402 000c BD46     		mov	sp, r7
 1403              	.LCFI21:
 1404              		.cfi_def_cfa_register 13
 1405              		@ sp needed
 1406 000e 5DF8047B 		ldr	r7, [sp], #4
 1407              	.LCFI22:
 1408              		.cfi_restore 7
 1409              		.cfi_def_cfa_offset 0
 1410 0012 7047     		bx	lr
 1411              	.L93:
 1412              		.align	2
 1413              	.L92:
 1414 0014 4C004742 		.word	1111949388
 1415              		.cfi_endproc
 1416              	.LFE220:
 1418              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1419              		.align	1
 1420              		.global	HAL_RCC_DisableCSS
 1421              		.syntax unified
 1422              		.thumb
 1423              		.thumb_func
 1424              		.fpu fpv4-sp-d16
 1426              	HAL_RCC_DisableCSS:
 1427              	.LFB221:
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1428              		.loc 1 851 1
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 0
 1431              		@ frame_needed = 1, uses_anonymous_args = 0
 1432              		@ link register save eliminated.
 1433 0000 80B4     		push	{r7}
 1434              	.LCFI23:
 1435              		.cfi_def_cfa_offset 4
 1436              		.cfi_offset 7, -4
 1437 0002 00AF     		add	r7, sp, #0
 1438              	.LCFI24:
 1439              		.cfi_def_cfa_register 7
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1440              		.loc 1 852 3
 1441 0004 034B     		ldr	r3, .L95
 1442              		.loc 1 852 38
 1443 0006 0022     		movs	r2, #0
 1444 0008 1A60     		str	r2, [r3]
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1445              		.loc 1 853 1
 1446 000a 00BF     		nop
 1447 000c BD46     		mov	sp, r7
 1448              	.LCFI25:
 1449              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 42


 1450              		@ sp needed
 1451 000e 5DF8047B 		ldr	r7, [sp], #4
 1452              	.LCFI26:
 1453              		.cfi_restore 7
 1454              		.cfi_def_cfa_offset 0
 1455 0012 7047     		bx	lr
 1456              	.L96:
 1457              		.align	2
 1458              	.L95:
 1459 0014 4C004742 		.word	1111949388
 1460              		.cfi_endproc
 1461              	.LFE221:
 1463              		.global	__aeabi_uldivmod
 1464              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1465              		.align	1
 1466              		.weak	HAL_RCC_GetSysClockFreq
 1467              		.syntax unified
 1468              		.thumb
 1469              		.thumb_func
 1470              		.fpu fpv4-sp-d16
 1472              	HAL_RCC_GetSysClockFreq:
 1473              	.LFB222:
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1474              		.loc 1 886 1
 1475              		.cfi_startproc
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 43


 1476              		@ args = 0, pretend = 0, frame = 64
 1477              		@ frame_needed = 1, uses_anonymous_args = 0
 1478 0000 2DE9B04F 		push	{r4, r5, r7, r8, r9, r10, fp, lr}
 1479              	.LCFI27:
 1480              		.cfi_def_cfa_offset 32
 1481              		.cfi_offset 4, -32
 1482              		.cfi_offset 5, -28
 1483              		.cfi_offset 7, -24
 1484              		.cfi_offset 8, -20
 1485              		.cfi_offset 9, -16
 1486              		.cfi_offset 10, -12
 1487              		.cfi_offset 11, -8
 1488              		.cfi_offset 14, -4
 1489 0004 90B0     		sub	sp, sp, #64
 1490              	.LCFI28:
 1491              		.cfi_def_cfa_offset 96
 1492 0006 00AF     		add	r7, sp, #0
 1493              	.LCFI29:
 1494              		.cfi_def_cfa_register 7
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1495              		.loc 1 887 12
 1496 0008 0023     		movs	r3, #0
 1497 000a 7B63     		str	r3, [r7, #52]
 1498              		.loc 1 887 23
 1499 000c 0023     		movs	r3, #0
 1500 000e FB63     		str	r3, [r7, #60]
 1501              		.loc 1 887 36
 1502 0010 0023     		movs	r3, #0
 1503 0012 3B63     		str	r3, [r7, #48]
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1504              		.loc 1 888 12
 1505 0014 0023     		movs	r3, #0
 1506 0016 BB63     		str	r3, [r7, #56]
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1507              		.loc 1 891 14
 1508 0018 594B     		ldr	r3, .L106
 1509 001a 9B68     		ldr	r3, [r3, #8]
 1510              		.loc 1 891 21
 1511 001c 03F00C03 		and	r3, r3, #12
 1512              		.loc 1 891 3
 1513 0020 082B     		cmp	r3, #8
 1514 0022 0DD0     		beq	.L98
 1515 0024 082B     		cmp	r3, #8
 1516 0026 00F2A180 		bhi	.L99
 1517 002a 002B     		cmp	r3, #0
 1518 002c 02D0     		beq	.L100
 1519 002e 042B     		cmp	r3, #4
 1520 0030 03D0     		beq	.L101
 1521 0032 9BE0     		b	.L99
 1522              	.L100:
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 1523              		.loc 1 895 20
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 44


 1524 0034 534B     		ldr	r3, .L106+4
 1525 0036 BB63     		str	r3, [r7, #56]
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        break;
 1526              		.loc 1 896 8
 1527 0038 9BE0     		b	.L102
 1528              	.L101:
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 1529              		.loc 1 900 20
 1530 003a 534B     		ldr	r3, .L106+8
 1531 003c BB63     		str	r3, [r7, #56]
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1532              		.loc 1 901 7
 1533 003e 98E0     		b	.L102
 1534              	.L98:
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1535              		.loc 1 907 17
 1536 0040 4F4B     		ldr	r3, .L106
 1537 0042 5B68     		ldr	r3, [r3, #4]
 1538              		.loc 1 907 12
 1539 0044 03F03F03 		and	r3, r3, #63
 1540 0048 7B63     		str	r3, [r7, #52]
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1541              		.loc 1 908 10
 1542 004a 4D4B     		ldr	r3, .L106
 1543 004c 5B68     		ldr	r3, [r3, #4]
 1544 004e 03F48003 		and	r3, r3, #4194304
 1545              		.loc 1 908 9
 1546 0052 002B     		cmp	r3, #0
 1547 0054 28D0     		beq	.L103
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1548              		.loc 1 911 72
 1549 0056 4A4B     		ldr	r3, .L106
 1550 0058 5B68     		ldr	r3, [r3, #4]
 1551              		.loc 1 911 102
 1552 005a 9B09     		lsrs	r3, r3, #6
 1553              		.loc 1 911 56
 1554 005c 0022     		movs	r2, #0
 1555 005e 3B62     		str	r3, [r7, #32]
 1556 0060 7A62     		str	r2, [r7, #36]
 1557 0062 3B6A     		ldr	r3, [r7, #32]
 1558 0064 C3F30800 		ubfx	r0, r3, #0, #9
 1559 0068 0021     		movs	r1, #0
 1560              		.loc 1 911 53
 1561 006a 474B     		ldr	r3, .L106+8
 1562 006c 03FB01F2 		mul	r2, r3, r1
 1563 0070 0023     		movs	r3, #0
 1564 0072 00FB03F3 		mul	r3, r0, r3
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 45


 1565 0076 1344     		add	r3, r3, r2
 1566 0078 434A     		ldr	r2, .L106+8
 1567 007a A0FB0212 		umull	r1, r2, r0, r2
 1568 007e FA62     		str	r2, [r7, #44]
 1569 0080 0A46     		mov	r2, r1
 1570 0082 BA62     		str	r2, [r7, #40]
 1571 0084 FA6A     		ldr	r2, [r7, #44]
 1572 0086 1344     		add	r3, r3, r2
 1573 0088 FB62     		str	r3, [r7, #44]
 1574              		.loc 1 911 132
 1575 008a 7B6B     		ldr	r3, [r7, #52]
 1576 008c 0022     		movs	r2, #0
 1577 008e BB61     		str	r3, [r7, #24]
 1578 0090 FA61     		str	r2, [r7, #28]
 1579              		.loc 1 911 130
 1580 0092 D7E90623 		ldrd	r2, [r7, #24]
 1581 0096 D7E90A01 		ldrd	r0, [r7, #40]
 1582 009a FFF7FEFF 		bl	__aeabi_uldivmod
 1583 009e 0246     		mov	r2, r0
 1584 00a0 0B46     		mov	r3, r1
 1585              		.loc 1 911 16
 1586 00a2 1346     		mov	r3, r2
 1587 00a4 FB63     		str	r3, [r7, #60]
 1588 00a6 53E0     		b	.L104
 1589              	.L103:
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1590              		.loc 1 916 72
 1591 00a8 354B     		ldr	r3, .L106
 1592 00aa 5B68     		ldr	r3, [r3, #4]
 1593              		.loc 1 916 102
 1594 00ac 9B09     		lsrs	r3, r3, #6
 1595              		.loc 1 916 56
 1596 00ae 0022     		movs	r2, #0
 1597 00b0 3B61     		str	r3, [r7, #16]
 1598 00b2 7A61     		str	r2, [r7, #20]
 1599 00b4 3B69     		ldr	r3, [r7, #16]
 1600 00b6 C3F3080A 		ubfx	r10, r3, #0, #9
 1601 00ba 4FF0000B 		mov	fp, #0
 1602              		.loc 1 916 53
 1603 00be 5246     		mov	r2, r10
 1604 00c0 5B46     		mov	r3, fp
 1605 00c2 4FF00000 		mov	r0, #0
 1606 00c6 4FF00001 		mov	r1, #0
 1607 00ca 5901     		lsls	r1, r3, #5
 1608 00cc 41EAD261 		orr	r1, r1, r2, lsr #27
 1609 00d0 5001     		lsls	r0, r2, #5
 1610 00d2 0246     		mov	r2, r0
 1611 00d4 0B46     		mov	r3, r1
 1612 00d6 B2EB0A08 		subs	r8, r2, r10
 1613 00da 63EB0B09 		sbc	r9, r3, fp
 1614 00de 4FF00002 		mov	r2, #0
 1615 00e2 4FF00003 		mov	r3, #0
 1616 00e6 4FEA8913 		lsl	r3, r9, #6
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 46


 1617 00ea 43EA9863 		orr	r3, r3, r8, lsr #26
 1618 00ee 4FEA8812 		lsl	r2, r8, #6
 1619 00f2 B2EB0804 		subs	r4, r2, r8
 1620 00f6 63EB0905 		sbc	r5, r3, r9
 1621 00fa 4FF00002 		mov	r2, #0
 1622 00fe 4FF00003 		mov	r3, #0
 1623 0102 EB00     		lsls	r3, r5, #3
 1624 0104 43EA5473 		orr	r3, r3, r4, lsr #29
 1625 0108 E200     		lsls	r2, r4, #3
 1626 010a 1446     		mov	r4, r2
 1627 010c 1D46     		mov	r5, r3
 1628 010e 14EB0A03 		adds	r3, r4, r10
 1629 0112 3B60     		str	r3, [r7]
 1630 0114 45EB0B03 		adc	r3, r5, fp
 1631 0118 7B60     		str	r3, [r7, #4]
 1632 011a 4FF00002 		mov	r2, #0
 1633 011e 4FF00003 		mov	r3, #0
 1634 0122 D7E90045 		ldrd	r4, [r7]
 1635 0126 2946     		mov	r1, r5
 1636 0128 8B02     		lsls	r3, r1, #10
 1637 012a 2146     		mov	r1, r4
 1638 012c 43EA9153 		orr	r3, r3, r1, lsr #22
 1639 0130 2146     		mov	r1, r4
 1640 0132 8A02     		lsls	r2, r1, #10
 1641 0134 1046     		mov	r0, r2
 1642 0136 1946     		mov	r1, r3
 1643              		.loc 1 916 132
 1644 0138 7B6B     		ldr	r3, [r7, #52]
 1645 013a 0022     		movs	r2, #0
 1646 013c BB60     		str	r3, [r7, #8]
 1647 013e FA60     		str	r2, [r7, #12]
 1648              		.loc 1 916 130
 1649 0140 D7E90223 		ldrd	r2, [r7, #8]
 1650 0144 FFF7FEFF 		bl	__aeabi_uldivmod
 1651 0148 0246     		mov	r2, r0
 1652 014a 0B46     		mov	r3, r1
 1653              		.loc 1 916 16
 1654 014c 1346     		mov	r3, r2
 1655 014e FB63     		str	r3, [r7, #60]
 1656              	.L104:
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1657              		.loc 1 918 21
 1658 0150 0B4B     		ldr	r3, .L106
 1659 0152 5B68     		ldr	r3, [r3, #4]
 1660              		.loc 1 918 51
 1661 0154 1B0C     		lsrs	r3, r3, #16
 1662 0156 03F00303 		and	r3, r3, #3
 1663              		.loc 1 918 76
 1664 015a 0133     		adds	r3, r3, #1
 1665              		.loc 1 918 12
 1666 015c 5B00     		lsls	r3, r3, #1
 1667 015e 3B63     		str	r3, [r7, #48]
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1668              		.loc 1 920 20
 1669 0160 FA6B     		ldr	r2, [r7, #60]
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 47


 1670 0162 3B6B     		ldr	r3, [r7, #48]
 1671 0164 B2FBF3F3 		udiv	r3, r2, r3
 1672 0168 BB63     		str	r3, [r7, #56]
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1673              		.loc 1 921 7
 1674 016a 02E0     		b	.L102
 1675              	.L99:
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 1676              		.loc 1 925 20
 1677 016c 054B     		ldr	r3, .L106+4
 1678 016e BB63     		str	r3, [r7, #56]
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1679              		.loc 1 926 7
 1680 0170 00BF     		nop
 1681              	.L102:
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1682              		.loc 1 929 10
 1683 0172 BB6B     		ldr	r3, [r7, #56]
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1684              		.loc 1 930 1
 1685 0174 1846     		mov	r0, r3
 1686 0176 4037     		adds	r7, r7, #64
 1687              	.LCFI30:
 1688              		.cfi_def_cfa_offset 32
 1689 0178 BD46     		mov	sp, r7
 1690              	.LCFI31:
 1691              		.cfi_def_cfa_register 13
 1692              		@ sp needed
 1693 017a BDE8B08F 		pop	{r4, r5, r7, r8, r9, r10, fp, pc}
 1694              	.L107:
 1695 017e 00BF     		.align	2
 1696              	.L106:
 1697 0180 00380240 		.word	1073887232
 1698 0184 0024F400 		.word	16000000
 1699 0188 40787D01 		.word	25000000
 1700              		.cfi_endproc
 1701              	.LFE222:
 1703              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1704              		.align	1
 1705              		.global	HAL_RCC_GetHCLKFreq
 1706              		.syntax unified
 1707              		.thumb
 1708              		.thumb_func
 1709              		.fpu fpv4-sp-d16
 1711              	HAL_RCC_GetHCLKFreq:
 1712              	.LFB223:
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 48


 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1713              		.loc 1 942 1
 1714              		.cfi_startproc
 1715              		@ args = 0, pretend = 0, frame = 0
 1716              		@ frame_needed = 1, uses_anonymous_args = 0
 1717              		@ link register save eliminated.
 1718 0000 80B4     		push	{r7}
 1719              	.LCFI32:
 1720              		.cfi_def_cfa_offset 4
 1721              		.cfi_offset 7, -4
 1722 0002 00AF     		add	r7, sp, #0
 1723              	.LCFI33:
 1724              		.cfi_def_cfa_register 7
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1725              		.loc 1 943 10
 1726 0004 034B     		ldr	r3, .L110
 1727 0006 1B68     		ldr	r3, [r3]
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1728              		.loc 1 944 1
 1729 0008 1846     		mov	r0, r3
 1730 000a BD46     		mov	sp, r7
 1731              	.LCFI34:
 1732              		.cfi_def_cfa_register 13
 1733              		@ sp needed
 1734 000c 5DF8047B 		ldr	r7, [sp], #4
 1735              	.LCFI35:
 1736              		.cfi_restore 7
 1737              		.cfi_def_cfa_offset 0
 1738 0010 7047     		bx	lr
 1739              	.L111:
 1740 0012 00BF     		.align	2
 1741              	.L110:
 1742 0014 00000000 		.word	SystemCoreClock
 1743              		.cfi_endproc
 1744              	.LFE223:
 1746              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1747              		.align	1
 1748              		.global	HAL_RCC_GetPCLK1Freq
 1749              		.syntax unified
 1750              		.thumb
 1751              		.thumb_func
 1752              		.fpu fpv4-sp-d16
 1754              	HAL_RCC_GetPCLK1Freq:
 1755              	.LFB224:
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 49


 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1756              		.loc 1 953 1
 1757              		.cfi_startproc
 1758              		@ args = 0, pretend = 0, frame = 0
 1759              		@ frame_needed = 1, uses_anonymous_args = 0
 1760 0000 80B5     		push	{r7, lr}
 1761              	.LCFI36:
 1762              		.cfi_def_cfa_offset 8
 1763              		.cfi_offset 7, -8
 1764              		.cfi_offset 14, -4
 1765 0002 00AF     		add	r7, sp, #0
 1766              	.LCFI37:
 1767              		.cfi_def_cfa_register 7
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1768              		.loc 1 955 11
 1769 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1770 0008 0246     		mov	r2, r0
 1771              		.loc 1 955 54
 1772 000a 054B     		ldr	r3, .L114
 1773 000c 9B68     		ldr	r3, [r3, #8]
 1774              		.loc 1 955 78
 1775 000e 9B0A     		lsrs	r3, r3, #10
 1776 0010 03F00703 		and	r3, r3, #7
 1777              		.loc 1 955 49
 1778 0014 0349     		ldr	r1, .L114+4
 1779 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1780              		.loc 1 955 33
 1781 0018 22FA03F3 		lsr	r3, r2, r3
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1782              		.loc 1 956 1
 1783 001c 1846     		mov	r0, r3
 1784 001e 80BD     		pop	{r7, pc}
 1785              	.L115:
 1786              		.align	2
 1787              	.L114:
 1788 0020 00380240 		.word	1073887232
 1789 0024 00000000 		.word	APBPrescTable
 1790              		.cfi_endproc
 1791              	.LFE224:
 1793              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1794              		.align	1
 1795              		.global	HAL_RCC_GetPCLK2Freq
 1796              		.syntax unified
 1797              		.thumb
 1798              		.thumb_func
 1799              		.fpu fpv4-sp-d16
 1801              	HAL_RCC_GetPCLK2Freq:
 1802              	.LFB225:
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 50


 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1803              		.loc 1 965 1
 1804              		.cfi_startproc
 1805              		@ args = 0, pretend = 0, frame = 0
 1806              		@ frame_needed = 1, uses_anonymous_args = 0
 1807 0000 80B5     		push	{r7, lr}
 1808              	.LCFI38:
 1809              		.cfi_def_cfa_offset 8
 1810              		.cfi_offset 7, -8
 1811              		.cfi_offset 14, -4
 1812 0002 00AF     		add	r7, sp, #0
 1813              	.LCFI39:
 1814              		.cfi_def_cfa_register 7
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 1815              		.loc 1 967 11
 1816 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1817 0008 0246     		mov	r2, r0
 1818              		.loc 1 967 53
 1819 000a 054B     		ldr	r3, .L118
 1820 000c 9B68     		ldr	r3, [r3, #8]
 1821              		.loc 1 967 77
 1822 000e 5B0B     		lsrs	r3, r3, #13
 1823 0010 03F00703 		and	r3, r3, #7
 1824              		.loc 1 967 48
 1825 0014 0349     		ldr	r1, .L118+4
 1826 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1827              		.loc 1 967 32
 1828 0018 22FA03F3 		lsr	r3, r2, r3
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1829              		.loc 1 968 1
 1830 001c 1846     		mov	r0, r3
 1831 001e 80BD     		pop	{r7, pc}
 1832              	.L119:
 1833              		.align	2
 1834              	.L118:
 1835 0020 00380240 		.word	1073887232
 1836 0024 00000000 		.word	APBPrescTable
 1837              		.cfi_endproc
 1838              	.LFE225:
 1840              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1841              		.align	1
 1842              		.weak	HAL_RCC_GetOscConfig
 1843              		.syntax unified
 1844              		.thumb
 1845              		.thumb_func
 1846              		.fpu fpv4-sp-d16
 1848              	HAL_RCC_GetOscConfig:
 1849              	.LFB226:
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 51


 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1850              		.loc 1 978 1
 1851              		.cfi_startproc
 1852              		@ args = 0, pretend = 0, frame = 8
 1853              		@ frame_needed = 1, uses_anonymous_args = 0
 1854              		@ link register save eliminated.
 1855 0000 80B4     		push	{r7}
 1856              	.LCFI40:
 1857              		.cfi_def_cfa_offset 4
 1858              		.cfi_offset 7, -4
 1859 0002 83B0     		sub	sp, sp, #12
 1860              	.LCFI41:
 1861              		.cfi_def_cfa_offset 16
 1862 0004 00AF     		add	r7, sp, #0
 1863              	.LCFI42:
 1864              		.cfi_def_cfa_register 7
 1865 0006 7860     		str	r0, [r7, #4]
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1866              		.loc 1 980 37
 1867 0008 7B68     		ldr	r3, [r7, #4]
 1868 000a 0F22     		movs	r2, #15
 1869 000c 1A60     		str	r2, [r3]
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1870              		.loc 1 983 10
 1871 000e 454B     		ldr	r3, .L133
 1872 0010 1B68     		ldr	r3, [r3]
 1873              		.loc 1 983 15
 1874 0012 03F48023 		and	r3, r3, #262144
 1875              		.loc 1 983 5
 1876 0016 B3F5802F 		cmp	r3, #262144
 1877 001a 04D1     		bne	.L121
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1878              		.loc 1 985 33
 1879 001c 7B68     		ldr	r3, [r7, #4]
 1880 001e 4FF4A022 		mov	r2, #327680
 1881 0022 5A60     		str	r2, [r3, #4]
 1882 0024 0EE0     		b	.L122
 1883              	.L121:
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 1884              		.loc 1 987 15
 1885 0026 3F4B     		ldr	r3, .L133
 1886 0028 1B68     		ldr	r3, [r3]
 1887              		.loc 1 987 20
 1888 002a 03F48033 		and	r3, r3, #65536
 1889              		.loc 1 987 10
 1890 002e B3F5803F 		cmp	r3, #65536
 1891 0032 04D1     		bne	.L123
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 1892              		.loc 1 989 33
 1893 0034 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 52


 1894 0036 4FF48032 		mov	r2, #65536
 1895 003a 5A60     		str	r2, [r3, #4]
 1896 003c 02E0     		b	.L122
 1897              	.L123:
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 1898              		.loc 1 993 33
 1899 003e 7B68     		ldr	r3, [r7, #4]
 1900 0040 0022     		movs	r2, #0
 1901 0042 5A60     		str	r2, [r3, #4]
 1902              	.L122:
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 1903              		.loc 1 997 10
 1904 0044 374B     		ldr	r3, .L133
 1905 0046 1B68     		ldr	r3, [r3]
 1906              		.loc 1 997 15
 1907 0048 03F00103 		and	r3, r3, #1
 1908              		.loc 1 997 5
 1909 004c 012B     		cmp	r3, #1
 1910 004e 03D1     		bne	.L124
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1911              		.loc 1 999 33
 1912 0050 7B68     		ldr	r3, [r7, #4]
 1913 0052 0122     		movs	r2, #1
 1914 0054 DA60     		str	r2, [r3, #12]
 1915 0056 02E0     		b	.L125
 1916              	.L124:
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 1917              		.loc 1 1003 33
 1918 0058 7B68     		ldr	r3, [r7, #4]
 1919 005a 0022     		movs	r2, #0
 1920 005c DA60     		str	r2, [r3, #12]
 1921              	.L125:
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
 1922              		.loc 1 1006 59
 1923 005e 314B     		ldr	r3, .L133
 1924 0060 1B68     		ldr	r3, [r3]
 1925              		.loc 1 1006 44
 1926 0062 DB08     		lsrs	r3, r3, #3
 1927 0064 03F01F02 		and	r2, r3, #31
 1928              		.loc 1 1006 42
 1929 0068 7B68     		ldr	r3, [r7, #4]
 1930 006a 1A61     		str	r2, [r3, #16]
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 53


 1931              		.loc 1 1009 10
 1932 006c 2D4B     		ldr	r3, .L133
 1933 006e 1B6F     		ldr	r3, [r3, #112]
 1934              		.loc 1 1009 17
 1935 0070 03F00403 		and	r3, r3, #4
 1936              		.loc 1 1009 5
 1937 0074 042B     		cmp	r3, #4
 1938 0076 03D1     		bne	.L126
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1939              		.loc 1 1011 33
 1940 0078 7B68     		ldr	r3, [r7, #4]
 1941 007a 0522     		movs	r2, #5
 1942 007c 9A60     		str	r2, [r3, #8]
 1943 007e 0CE0     		b	.L127
 1944              	.L126:
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 1945              		.loc 1 1013 15
 1946 0080 284B     		ldr	r3, .L133
 1947 0082 1B6F     		ldr	r3, [r3, #112]
 1948              		.loc 1 1013 22
 1949 0084 03F00103 		and	r3, r3, #1
 1950              		.loc 1 1013 10
 1951 0088 012B     		cmp	r3, #1
 1952 008a 03D1     		bne	.L128
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 1953              		.loc 1 1015 33
 1954 008c 7B68     		ldr	r3, [r7, #4]
 1955 008e 0122     		movs	r2, #1
 1956 0090 9A60     		str	r2, [r3, #8]
 1957 0092 02E0     		b	.L127
 1958              	.L128:
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 1959              		.loc 1 1019 33
 1960 0094 7B68     		ldr	r3, [r7, #4]
 1961 0096 0022     		movs	r2, #0
 1962 0098 9A60     		str	r2, [r3, #8]
 1963              	.L127:
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 1964              		.loc 1 1023 10
 1965 009a 224B     		ldr	r3, .L133
 1966 009c 5B6F     		ldr	r3, [r3, #116]
 1967              		.loc 1 1023 16
 1968 009e 03F00103 		and	r3, r3, #1
 1969              		.loc 1 1023 5
 1970 00a2 012B     		cmp	r3, #1
 1971 00a4 03D1     		bne	.L129
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 54


 1972              		.loc 1 1025 33
 1973 00a6 7B68     		ldr	r3, [r7, #4]
 1974 00a8 0122     		movs	r2, #1
 1975 00aa 5A61     		str	r2, [r3, #20]
 1976 00ac 02E0     		b	.L130
 1977              	.L129:
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 1978              		.loc 1 1029 33
 1979 00ae 7B68     		ldr	r3, [r7, #4]
 1980 00b0 0022     		movs	r2, #0
 1981 00b2 5A61     		str	r2, [r3, #20]
 1982              	.L130:
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 1983              		.loc 1 1033 10
 1984 00b4 1B4B     		ldr	r3, .L133
 1985 00b6 1B68     		ldr	r3, [r3]
 1986              		.loc 1 1033 15
 1987 00b8 03F08073 		and	r3, r3, #16777216
 1988              		.loc 1 1033 5
 1989 00bc B3F1807F 		cmp	r3, #16777216
 1990 00c0 03D1     		bne	.L131
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1991              		.loc 1 1035 37
 1992 00c2 7B68     		ldr	r3, [r7, #4]
 1993 00c4 0222     		movs	r2, #2
 1994 00c6 9A61     		str	r2, [r3, #24]
 1995 00c8 02E0     		b	.L132
 1996              	.L131:
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 1997              		.loc 1 1039 37
 1998 00ca 7B68     		ldr	r3, [r7, #4]
 1999 00cc 0122     		movs	r2, #1
 2000 00ce 9A61     		str	r2, [r3, #24]
 2001              	.L132:
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 2002              		.loc 1 1041 52
 2003 00d0 144B     		ldr	r3, .L133
 2004 00d2 5B68     		ldr	r3, [r3, #4]
 2005              		.loc 1 1041 38
 2006 00d4 03F48002 		and	r2, r3, #4194304
 2007              		.loc 1 1041 36
 2008 00d8 7B68     		ldr	r3, [r7, #4]
 2009 00da DA61     		str	r2, [r3, #28]
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 2010              		.loc 1 1042 47
 2011 00dc 114B     		ldr	r3, .L133
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 55


 2012 00de 5B68     		ldr	r3, [r3, #4]
 2013              		.loc 1 1042 33
 2014 00e0 03F03F02 		and	r2, r3, #63
 2015              		.loc 1 1042 31
 2016 00e4 7B68     		ldr	r3, [r7, #4]
 2017 00e6 1A62     		str	r2, [r3, #32]
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 2018              		.loc 1 1043 48
 2019 00e8 0E4B     		ldr	r3, .L133
 2020 00ea 5B68     		ldr	r3, [r3, #4]
 2021              		.loc 1 1043 33
 2022 00ec 9B09     		lsrs	r3, r3, #6
 2023 00ee C3F30802 		ubfx	r2, r3, #0, #9
 2024              		.loc 1 1043 31
 2025 00f2 7B68     		ldr	r3, [r7, #4]
 2026 00f4 5A62     		str	r2, [r3, #36]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 2027              		.loc 1 1044 50
 2028 00f6 0B4B     		ldr	r3, .L133
 2029 00f8 5B68     		ldr	r3, [r3, #4]
 2030              		.loc 1 1044 60
 2031 00fa 03F44033 		and	r3, r3, #196608
 2032              		.loc 1 1044 80
 2033 00fe 03F58033 		add	r3, r3, #65536
 2034              		.loc 1 1044 102
 2035 0102 5B00     		lsls	r3, r3, #1
 2036              		.loc 1 1044 33
 2037 0104 1A0C     		lsrs	r2, r3, #16
 2038              		.loc 1 1044 31
 2039 0106 7B68     		ldr	r3, [r7, #4]
 2040 0108 9A62     		str	r2, [r3, #40]
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 2041              		.loc 1 1045 48
 2042 010a 064B     		ldr	r3, .L133
 2043 010c 5B68     		ldr	r3, [r3, #4]
 2044              		.loc 1 1045 33
 2045 010e 1B0E     		lsrs	r3, r3, #24
 2046 0110 03F00F02 		and	r2, r3, #15
 2047              		.loc 1 1045 31
 2048 0114 7B68     		ldr	r3, [r7, #4]
 2049 0116 DA62     		str	r2, [r3, #44]
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2050              		.loc 1 1046 1
 2051 0118 00BF     		nop
 2052 011a 0C37     		adds	r7, r7, #12
 2053              	.LCFI43:
 2054              		.cfi_def_cfa_offset 4
 2055 011c BD46     		mov	sp, r7
 2056              	.LCFI44:
 2057              		.cfi_def_cfa_register 13
 2058              		@ sp needed
 2059 011e 5DF8047B 		ldr	r7, [sp], #4
 2060              	.LCFI45:
 2061              		.cfi_restore 7
 2062              		.cfi_def_cfa_offset 0
 2063 0122 7047     		bx	lr
 2064              	.L134:
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 56


 2065              		.align	2
 2066              	.L133:
 2067 0124 00380240 		.word	1073887232
 2068              		.cfi_endproc
 2069              	.LFE226:
 2071              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2072              		.align	1
 2073              		.global	HAL_RCC_GetClockConfig
 2074              		.syntax unified
 2075              		.thumb
 2076              		.thumb_func
 2077              		.fpu fpv4-sp-d16
 2079              	HAL_RCC_GetClockConfig:
 2080              	.LFB227:
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2081              		.loc 1 1057 1
 2082              		.cfi_startproc
 2083              		@ args = 0, pretend = 0, frame = 8
 2084              		@ frame_needed = 1, uses_anonymous_args = 0
 2085              		@ link register save eliminated.
 2086 0000 80B4     		push	{r7}
 2087              	.LCFI46:
 2088              		.cfi_def_cfa_offset 4
 2089              		.cfi_offset 7, -4
 2090 0002 83B0     		sub	sp, sp, #12
 2091              	.LCFI47:
 2092              		.cfi_def_cfa_offset 16
 2093 0004 00AF     		add	r7, sp, #0
 2094              	.LCFI48:
 2095              		.cfi_def_cfa_register 7
 2096 0006 7860     		str	r0, [r7, #4]
 2097 0008 3960     		str	r1, [r7]
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2098              		.loc 1 1059 32
 2099 000a 7B68     		ldr	r3, [r7, #4]
 2100 000c 0F22     		movs	r2, #15
 2101 000e 1A60     		str	r2, [r3]
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2102              		.loc 1 1062 51
 2103 0010 124B     		ldr	r3, .L136
 2104 0012 9B68     		ldr	r3, [r3, #8]
 2105              		.loc 1 1062 37
 2106 0014 03F00302 		and	r2, r3, #3
 2107              		.loc 1 1062 35
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 57


 2108 0018 7B68     		ldr	r3, [r7, #4]
 2109 001a 5A60     		str	r2, [r3, #4]
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 2110              		.loc 1 1065 52
 2111 001c 0F4B     		ldr	r3, .L136
 2112 001e 9B68     		ldr	r3, [r3, #8]
 2113              		.loc 1 1065 38
 2114 0020 03F0F002 		and	r2, r3, #240
 2115              		.loc 1 1065 36
 2116 0024 7B68     		ldr	r3, [r7, #4]
 2117 0026 9A60     		str	r2, [r3, #8]
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 2118              		.loc 1 1068 53
 2119 0028 0C4B     		ldr	r3, .L136
 2120 002a 9B68     		ldr	r3, [r3, #8]
 2121              		.loc 1 1068 39
 2122 002c 03F4E052 		and	r2, r3, #7168
 2123              		.loc 1 1068 37
 2124 0030 7B68     		ldr	r3, [r7, #4]
 2125 0032 DA60     		str	r2, [r3, #12]
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 2126              		.loc 1 1071 54
 2127 0034 094B     		ldr	r3, .L136
 2128 0036 9B68     		ldr	r3, [r3, #8]
 2129              		.loc 1 1071 39
 2130 0038 DB08     		lsrs	r3, r3, #3
 2131 003a 03F4E052 		and	r2, r3, #7168
 2132              		.loc 1 1071 37
 2133 003e 7B68     		ldr	r3, [r7, #4]
 2134 0040 1A61     		str	r2, [r3, #16]
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 2135              		.loc 1 1074 32
 2136 0042 074B     		ldr	r3, .L136+4
 2137 0044 1B68     		ldr	r3, [r3]
 2138              		.loc 1 1074 16
 2139 0046 03F00702 		and	r2, r3, #7
 2140              		.loc 1 1074 14
 2141 004a 3B68     		ldr	r3, [r7]
 2142 004c 1A60     		str	r2, [r3]
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2143              		.loc 1 1075 1
 2144 004e 00BF     		nop
 2145 0050 0C37     		adds	r7, r7, #12
 2146              	.LCFI49:
 2147              		.cfi_def_cfa_offset 4
 2148 0052 BD46     		mov	sp, r7
 2149              	.LCFI50:
 2150              		.cfi_def_cfa_register 13
 2151              		@ sp needed
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 58


 2152 0054 5DF8047B 		ldr	r7, [sp], #4
 2153              	.LCFI51:
 2154              		.cfi_restore 7
 2155              		.cfi_def_cfa_offset 0
 2156 0058 7047     		bx	lr
 2157              	.L137:
 2158 005a 00BF     		.align	2
 2159              	.L136:
 2160 005c 00380240 		.word	1073887232
 2161 0060 003C0240 		.word	1073888256
 2162              		.cfi_endproc
 2163              	.LFE227:
 2165              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2166              		.align	1
 2167              		.global	HAL_RCC_NMI_IRQHandler
 2168              		.syntax unified
 2169              		.thumb
 2170              		.thumb_func
 2171              		.fpu fpv4-sp-d16
 2173              	HAL_RCC_NMI_IRQHandler:
 2174              	.LFB228:
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2175              		.loc 1 1083 1
 2176              		.cfi_startproc
 2177              		@ args = 0, pretend = 0, frame = 0
 2178              		@ frame_needed = 1, uses_anonymous_args = 0
 2179 0000 80B5     		push	{r7, lr}
 2180              	.LCFI52:
 2181              		.cfi_def_cfa_offset 8
 2182              		.cfi_offset 7, -8
 2183              		.cfi_offset 14, -4
 2184 0002 00AF     		add	r7, sp, #0
 2185              	.LCFI53:
 2186              		.cfi_def_cfa_register 7
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 2187              		.loc 1 1085 6
 2188 0004 064B     		ldr	r3, .L141
 2189 0006 DB68     		ldr	r3, [r3, #12]
 2190 0008 03F08003 		and	r3, r3, #128
 2191              		.loc 1 1085 5
 2192 000c 802B     		cmp	r3, #128
 2193 000e 04D1     		bne	.L140
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 2194              		.loc 1 1088 5
 2195 0010 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 59


1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 2196              		.loc 1 1091 5
 2197 0014 034B     		ldr	r3, .L141+4
 2198 0016 8022     		movs	r2, #128
 2199 0018 1A70     		strb	r2, [r3]
 2200              	.L140:
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2201              		.loc 1 1093 1
 2202 001a 00BF     		nop
 2203 001c 80BD     		pop	{r7, pc}
 2204              	.L142:
 2205 001e 00BF     		.align	2
 2206              	.L141:
 2207 0020 00380240 		.word	1073887232
 2208 0024 0E380240 		.word	1073887246
 2209              		.cfi_endproc
 2210              	.LFE228:
 2212              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2213              		.align	1
 2214              		.weak	HAL_RCC_CSSCallback
 2215              		.syntax unified
 2216              		.thumb
 2217              		.thumb_func
 2218              		.fpu fpv4-sp-d16
 2220              	HAL_RCC_CSSCallback:
 2221              	.LFB229:
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2222              		.loc 1 1100 1
 2223              		.cfi_startproc
 2224              		@ args = 0, pretend = 0, frame = 0
 2225              		@ frame_needed = 1, uses_anonymous_args = 0
 2226              		@ link register save eliminated.
 2227 0000 80B4     		push	{r7}
 2228              	.LCFI54:
 2229              		.cfi_def_cfa_offset 4
 2230              		.cfi_offset 7, -4
 2231 0002 00AF     		add	r7, sp, #0
 2232              	.LCFI55:
 2233              		.cfi_def_cfa_register 7
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2234              		.loc 1 1104 1
 2235 0004 00BF     		nop
 2236 0006 BD46     		mov	sp, r7
 2237              	.LCFI56:
 2238              		.cfi_def_cfa_register 13
 2239              		@ sp needed
 2240 0008 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 60


 2241              	.LCFI57:
 2242              		.cfi_restore 7
 2243              		.cfi_def_cfa_offset 0
 2244 000c 7047     		bx	lr
 2245              		.cfi_endproc
 2246              	.LFE229:
 2248              		.text
 2249              	.Letext0:
 2250              		.file 2 "c:\\arm-gcc\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\machine\\
 2251              		.file 3 "c:\\arm-gcc\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\sys\\_std
 2252              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2253              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2254              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2255              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2256              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2257              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2258              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2259              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccwWoG21.s 			page 61


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_rcc.c
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:18     .text.HAL_RCC_DeInit:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:26     .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:58     .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:65     .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:458    .text.HAL_RCC_OscConfig:00000240 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:463    .text.HAL_RCC_OscConfig:0000024c $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:813    .text.HAL_RCC_OscConfig:00000470 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:818    .text.HAL_RCC_OscConfig:0000047c $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:905    .text.HAL_RCC_OscConfig:000004ec $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:910    .text.HAL_RCC_ClockConfig:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:917    .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1472   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1219   .text.HAL_RCC_ClockConfig:000001b8 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1228   .text.HAL_RCC_MCOConfig:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1235   .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1367   .text.HAL_RCC_MCOConfig:000000c4 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1374   .text.HAL_RCC_EnableCSS:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1381   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1414   .text.HAL_RCC_EnableCSS:00000014 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1419   .text.HAL_RCC_DisableCSS:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1426   .text.HAL_RCC_DisableCSS:00000000 HAL_RCC_DisableCSS
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1459   .text.HAL_RCC_DisableCSS:00000014 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1465   .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1697   .text.HAL_RCC_GetSysClockFreq:00000180 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1704   .text.HAL_RCC_GetHCLKFreq:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1711   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1742   .text.HAL_RCC_GetHCLKFreq:00000014 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1747   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1754   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1788   .text.HAL_RCC_GetPCLK1Freq:00000020 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1794   .text.HAL_RCC_GetPCLK2Freq:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1801   .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1835   .text.HAL_RCC_GetPCLK2Freq:00000020 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1841   .text.HAL_RCC_GetOscConfig:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:1848   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:2067   .text.HAL_RCC_GetOscConfig:00000124 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:2072   .text.HAL_RCC_GetClockConfig:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:2079   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:2160   .text.HAL_RCC_GetClockConfig:0000005c $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:2166   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:2173   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:2220   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:2207   .text.HAL_RCC_NMI_IRQHandler:00000020 $d
C:\Users\EI\AppData\Local\Temp\ccwWoG21.s:2213   .text.HAL_RCC_CSSCallback:00000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
__aeabi_uldivmod
APBPrescTable
