<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3550" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3550{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3550{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3550{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_3550{left:95px;bottom:1088px;}
#t5_3550{left:121px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t6_3550{left:95px;bottom:1063px;}
#t7_3550{left:121px;bottom:1063px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_3550{left:95px;bottom:1040px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#t9_3550{left:95px;bottom:1024px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#ta_3550{left:69px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3550{left:69px;bottom:951px;letter-spacing:-0.09px;}
#tc_3550{left:154px;bottom:951px;letter-spacing:-0.12px;word-spacing:0.02px;}
#td_3550{left:69px;bottom:928px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#te_3550{left:69px;bottom:911px;letter-spacing:-0.14px;word-spacing:-0.28px;}
#tf_3550{left:69px;bottom:637px;letter-spacing:-0.17px;}
#tg_3550{left:69px;bottom:610px;}
#th_3550{left:95px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3550{left:350px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3550{left:95px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tk_3550{left:95px;bottom:580px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tl_3550{left:69px;bottom:554px;}
#tm_3550{left:95px;bottom:557px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tn_3550{left:335px;bottom:557px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#to_3550{left:95px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3550{left:95px;bottom:524px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tq_3550{left:69px;bottom:497px;}
#tr_3550{left:95px;bottom:501px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#ts_3550{left:437px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tt_3550{left:95px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_3550{left:95px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tv_3550{left:95px;bottom:450px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3550{left:95px;bottom:434px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tx_3550{left:69px;bottom:407px;}
#ty_3550{left:95px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_3550{left:525px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_3550{left:95px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t11_3550{left:95px;bottom:377px;letter-spacing:-0.25px;word-spacing:-0.39px;}
#t12_3550{left:69px;bottom:354px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t13_3550{left:69px;bottom:337px;letter-spacing:-0.24px;word-spacing:-0.34px;}
#t14_3550{left:69px;bottom:287px;letter-spacing:-0.09px;}
#t15_3550{left:154px;bottom:287px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t16_3550{left:69px;bottom:265px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_3550{left:69px;bottom:242px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_3550{left:69px;bottom:225px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t19_3550{left:69px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1a_3550{left:69px;bottom:158px;letter-spacing:-0.09px;}
#t1b_3550{left:154px;bottom:158px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1c_3550{left:69px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_3550{left:317px;bottom:690px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1e_3550{left:409px;bottom:690px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1f_3550{left:307px;bottom:744px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1g_3550{left:307px;bottom:759px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1h_3550{left:259px;bottom:851px;letter-spacing:-0.16px;}
#t1i_3550{left:662px;bottom:851px;}
#t1j_3550{left:429px;bottom:823px;letter-spacing:0.13px;}
#t1k_3550{left:648px;bottom:851px;}
#t1l_3550{left:633px;bottom:851px;}
#t1m_3550{left:620px;bottom:851px;}
#t1n_3550{left:648px;bottom:837px;}
#t1o_3550{left:650px;bottom:828px;}
#t1p_3550{left:648px;bottom:819px;}
#t1q_3550{left:648px;bottom:810px;}
#t1r_3550{left:634px;bottom:838px;}
#t1s_3550{left:634px;bottom:829px;}
#t1t_3550{left:636px;bottom:820px;}
#t1u_3550{left:634px;bottom:811px;}
#t1v_3550{left:662px;bottom:838px;}
#t1w_3550{left:664px;bottom:829px;}
#t1x_3550{left:663px;bottom:820px;}
#t1y_3550{left:663px;bottom:811px;}
#t1z_3550{left:307px;bottom:729px;letter-spacing:0.09px;word-spacing:0.02px;}
#t20_3550{left:307px;bottom:774px;letter-spacing:0.11px;word-spacing:0.01px;}

.s1_3550{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3550{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3550{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3550{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3550{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3550{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3550{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3550{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3550{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3550{font-size:9px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3550" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3550Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3550" style="-webkit-user-select: none;"><object width="935" height="1210" data="3550/3550.svg" type="image/svg+xml" id="pdf3550" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3550" class="t s1_3550">16-4 </span><span id="t2_3550" class="t s1_3550">Vol. 3B </span>
<span id="t3_3550" class="t s2_3550">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3550" class="t s3_3550">— </span><span id="t5_3550" class="t s3_3550">an extended state LMCE_S (located in bit 3 of IA32_MCG_STATUS), and </span>
<span id="t6_3550" class="t s3_3550">— </span><span id="t7_3550" class="t s3_3550">the IA32_MCG_EXT_CTL MSR, necessary to support Local Machine Check Exception (LMCE). </span>
<span id="t8_3550" class="t s3_3550">A non-zero MCG_LMCE_P indicates that, when LMCE is enabled as described in Section 16.3.1.5, some machine </span>
<span id="t9_3550" class="t s3_3550">check errors may be delivered to only a single logical processor. </span>
<span id="ta_3550" class="t s3_3550">The effect of writing to the IA32_MCG_CAP MSR is undefined. </span>
<span id="tb_3550" class="t s4_3550">16.3.1.2 </span><span id="tc_3550" class="t s4_3550">IA32_MCG_STATUS MSR </span>
<span id="td_3550" class="t s3_3550">The IA32_MCG_STATUS MSR describes the current state of the processor after a machine-check exception has </span>
<span id="te_3550" class="t s3_3550">occurred (see Figure 16-3). </span>
<span id="tf_3550" class="t s3_3550">Where: </span>
<span id="tg_3550" class="t s5_3550">• </span><span id="th_3550" class="t s6_3550">RIPV (restart IP valid) flag, bit 0 </span><span id="ti_3550" class="t s3_3550">— Indicates (when set) that program execution can be restarted reliably </span>
<span id="tj_3550" class="t s3_3550">at the instruction pointed to by the instruction pointer pushed on the stack when the machine-check exception </span>
<span id="tk_3550" class="t s3_3550">is generated. When clear, the program cannot be reliably restarted at the pushed instruction pointer. </span>
<span id="tl_3550" class="t s5_3550">• </span><span id="tm_3550" class="t s6_3550">EIPV (error IP valid) flag, bit 1 </span><span id="tn_3550" class="t s3_3550">— Indicates (when set) that the instruction pointed to by the instruction </span>
<span id="to_3550" class="t s3_3550">pointer pushed onto the stack when the machine-check exception is generated is directly associated with the </span>
<span id="tp_3550" class="t s3_3550">error. When this flag is cleared, the instruction pointed to may not be associated with the error. </span>
<span id="tq_3550" class="t s5_3550">• </span><span id="tr_3550" class="t s6_3550">MCIP (machine check in progress) flag, bit 2 </span><span id="ts_3550" class="t s3_3550">— Indicates (when set) that a machine-check exception was </span>
<span id="tt_3550" class="t s3_3550">generated. Software can set or clear this flag. The occurrence of a second Machine-Check Event while MCIP is </span>
<span id="tu_3550" class="t s3_3550">set will cause the processor to enter a shutdown state. For information on processor behavior in the shutdown </span>
<span id="tv_3550" class="t s3_3550">state, please refer to the description in Chapter 6, “Interrupt and Exception Handling”: “Interrupt 8—Double </span>
<span id="tw_3550" class="t s3_3550">Fault Exception (#DF)”. </span>
<span id="tx_3550" class="t s5_3550">• </span><span id="ty_3550" class="t s6_3550">LMCE_S (local machine check exception signaled), bit 3 </span><span id="tz_3550" class="t s3_3550">— Indicates (when set) that a local machine- </span>
<span id="t10_3550" class="t s3_3550">check exception was generated. This indicates that the current machine-check event was delivered to only this </span>
<span id="t11_3550" class="t s3_3550">logical processor. </span>
<span id="t12_3550" class="t s3_3550">Bits 63:04 in IA32_MCG_STATUS are reserved. An attempt to write to IA32_MCG_STATUS with any value other </span>
<span id="t13_3550" class="t s3_3550">than 0 would result in #GP. </span>
<span id="t14_3550" class="t s4_3550">16.3.1.3 </span><span id="t15_3550" class="t s4_3550">IA32_MCG_CTL MSR </span>
<span id="t16_3550" class="t s3_3550">The IA32_MCG_CTL MSR is present if the capability flag MCG_CTL_P is set in the IA32_MCG_CAP MSR. </span>
<span id="t17_3550" class="t s3_3550">IA32_MCG_CTL controls the reporting of machine-check exceptions. If present, writing 1s to this register enables </span>
<span id="t18_3550" class="t s3_3550">machine-check features and writing all 0s disables machine-check features. All other values are undefined and/or </span>
<span id="t19_3550" class="t s3_3550">implementation specific. </span>
<span id="t1a_3550" class="t s4_3550">16.3.1.4 </span><span id="t1b_3550" class="t s4_3550">IA32_MCG_EXT_CTL MSR </span>
<span id="t1c_3550" class="t s3_3550">The IA32_MCG_EXT_CTL MSR is present if the capability flag MCG_LMCE_P is set in the IA32_MCG_CAP MSR. </span>
<span id="t1d_3550" class="t s7_3550">Figure 16-3. </span><span id="t1e_3550" class="t s7_3550">IA32_MCG_STATUS Register </span>
<span id="t1f_3550" class="t s8_3550">EIPV—Error IP valid flag </span>
<span id="t1g_3550" class="t s8_3550">MCIP—Machine check in progress flag </span>
<span id="t1h_3550" class="t s9_3550">63 </span><span id="t1i_3550" class="t s9_3550">0 </span>
<span id="t1j_3550" class="t s8_3550">Reserved </span>
<span id="t1k_3550" class="t s9_3550">1 </span><span id="t1l_3550" class="t s9_3550">2 </span><span id="t1m_3550" class="t s9_3550">3 </span>
<span id="t1n_3550" class="t sa_3550">E </span>
<span id="t1o_3550" class="t sa_3550">I </span>
<span id="t1p_3550" class="t sa_3550">P </span>
<span id="t1q_3550" class="t sa_3550">V </span>
<span id="t1r_3550" class="t sa_3550">M </span>
<span id="t1s_3550" class="t sa_3550">C </span>
<span id="t1t_3550" class="t sa_3550">I </span>
<span id="t1u_3550" class="t sa_3550">P </span>
<span id="t1v_3550" class="t sa_3550">R </span>
<span id="t1w_3550" class="t sa_3550">I </span>
<span id="t1x_3550" class="t sa_3550">P </span>
<span id="t1y_3550" class="t sa_3550">V </span>
<span id="t1z_3550" class="t s8_3550">RIPV—Restart IP valid flag </span>
<span id="t20_3550" class="t s8_3550">LMCE_S—Local machine check exception signaled </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
