 Timing Path to radixNoamanMult/resetReg_reg/D 
  
 Path Start Point : radixNoamanMult/resetReg_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : radixNoamanMult/resetReg_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.7070 55.9647  63.1954  119.16            70      75.4018  c    K        | 
|    radixNoamanMult/clk                                 Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                                           | 
|    radixNoamanMult/resetReg_reg/CK             DFF_X1  Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
|    radixNoamanMult/resetReg_reg/Q              DFF_X1  Rise  0.2120 0.1130 0.0110 0.836045 2.36687  3.20292           2       55.4492                | 
|    radixNoamanMult/resetReg_reg_enable_mux_0/A MUX2_X1 Rise  0.2120 0.0000 0.0110          0.94642                                                   | 
|    radixNoamanMult/resetReg_reg_enable_mux_0/Z MUX2_X1 Rise  0.2480 0.0360 0.0090 0.50193  1.06234  1.56427           1       55.4492                | 
|    radixNoamanMult/resetReg_reg/D              DFF_X1  Rise  0.2480 0.0000 0.0090          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to radixNoamanMult/resetReg_reg/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    radixNoamanMult/clk                    Rise  0.0000 0.0000                                                                           | 
|    radixNoamanMult/resetReg_reg/CK DFF_X1 Rise  0.0990 0.0990 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0240 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2480        | 
| data required time                       | -0.1230        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1250        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[4]/D 
  
 Path Start Point : inputB[4] 
 Path End Point   : regB/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]               Rise  0.2000 0.0000 0.7070 0        0.894119 0.894119          1       52.3549  c             | 
|    regB/D[4]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_6/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.170352 1.06234  1.23269           1       52.3549                | 
|    regB/Q_reg[4]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    regB/clk                              Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2480          1.8122                                      AL            | 
|    regB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1090 15.88    30.3889  46.2689           32      51.8025  AL   K        | 
|    regB/Q_reg[4]/CK        DFF_X1        Rise  0.0990 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[5]/D 
  
 Path Start Point : inputB[5] 
 Path End Point   : regB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]               Rise  0.2000 0.0000 0.7070 0        0.894119 0.894119          1       52.3549  c             | 
|    regB/D[5]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_7/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.170352 1.06234  1.23269           1       52.3549                | 
|    regB/Q_reg[5]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    regB/clk                              Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2480          1.8122                                      AL            | 
|    regB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1090 15.88    30.3889  46.2689           32      51.8025  AL   K        | 
|    regB/Q_reg[5]/CK        DFF_X1        Rise  0.0990 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[15]/D 
  
 Path Start Point : inputB[15] 
 Path End Point   : regB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]               Rise  0.2000 0.0000 0.7070 0.482183 0.894119 1.3763            1       52.3549  c             | 
|    regB/D[15]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_17/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_17/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.170352 1.06234  1.23269           1       52.3549                | 
|    regB/Q_reg[15]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    regB/clk                              Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2480          1.8122                                      AL            | 
|    regB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1090 15.88    30.3889  46.2689           32      51.8025  AL   K        | 
|    regB/Q_reg[15]/CK       DFF_X1        Rise  0.0990 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[19]/D 
  
 Path Start Point : inputB[19] 
 Path End Point   : regB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]               Rise  0.2000 0.0000 0.7070 0        0.894119 0.894119          1       52.3549  c             | 
|    regB/D[19]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_21/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_21/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.170352 1.06234  1.23269           1       52.3549                | 
|    regB/Q_reg[19]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    regB/clk                              Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2480          1.8122                                      AL            | 
|    regB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1090 15.88    30.3889  46.2689           32      51.8025  AL   K        | 
|    regB/Q_reg[19]/CK       DFF_X1        Rise  0.0990 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[21]/D 
  
 Path Start Point : inputB[21] 
 Path End Point   : regB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]               Rise  0.2000 0.0000 0.7070 0.485651 0.894119 1.37977           1       52.3549  c             | 
|    regB/D[21]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_23/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_23/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.170352 1.06234  1.23269           1       51.8025                | 
|    regB/Q_reg[21]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    regB/clk                              Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2480          1.8122                                      AL            | 
|    regB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1090 15.88    30.3889  46.2689           32      51.8025  AL   K        | 
|    regB/Q_reg[21]/CK       DFF_X1        Rise  0.0990 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[24]/D 
  
 Path Start Point : inputB[24] 
 Path End Point   : regB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]               Rise  0.2000 0.0000 0.7070 0.485651 0.894119 1.37977           1       52.3549  c             | 
|    regB/D[24]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_26/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_26/ZN   AND2_X1 Rise  0.2660 0.0660 0.0110 0.231192 1.06234  1.29353           1       52.3549                | 
|    regB/Q_reg[24]/D DFF_X1  Rise  0.2660 0.0000 0.0110          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    regB/clk                              Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2480          1.8122                                      AL            | 
|    regB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1090 15.88    30.3889  46.2689           32      51.8025  AL   K        | 
|    regB/Q_reg[24]/CK       DFF_X1        Rise  0.0990 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[26]/D 
  
 Path Start Point : inputB[26] 
 Path End Point   : regB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]               Rise  0.2000 0.0000 0.7070 0        0.894119 0.894119          1       52.3549  c             | 
|    regB/D[26]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_28/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_28/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.170352 1.06234  1.23269           1       52.3549                | 
|    regB/Q_reg[26]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    regB/clk                              Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2480          1.8122                                      AL            | 
|    regB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1090 15.88    30.3889  46.2689           32      51.8025  AL   K        | 
|    regB/Q_reg[26]/CK       DFF_X1        Rise  0.0990 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[3]/D 
  
 Path Start Point : inputA[3] 
 Path End Point   : regA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]               Rise  0.2000 0.0000 0.7070 0.838776 0.894119 1.73289           1       54.8019  c             | 
|    regA/D[3]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regA/i_0_5/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.170352 1.06234  1.23269           1       54.8019                | 
|    regA/Q_reg[3]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    regA/clk                              Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2480          1.8122                                      AL            | 
|    regA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1240 22.5829  30.3889  52.9718           32      51.8025  AL   K        | 
|    regA/Q_reg[3]/CK        DFF_X1        Rise  0.0990 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[24]/D 
  
 Path Start Point : inputA[24] 
 Path End Point   : regA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputA[24]               Rise  0.2000 0.0000 0.7070 0        0.894119 0.894119          1       54.8968  c             | 
|    regA/D[24]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_26/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regA/i_0_26/ZN   AND2_X1 Rise  0.2660 0.0660 0.0100 0.170352 1.06234  1.23269           1       54.8968                | 
|    regA/Q_reg[24]/D DFF_X1  Rise  0.2660 0.0000 0.0100          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.7070 55.9647  69.9259  125.891           70      75.4018  c    K        | 
|    regA/clk                              Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2480          1.8122                                      AL            | 
|    regA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1240 22.5829  30.3889  52.9718           32      51.8025  AL   K        | 
|    regA/Q_reg[24]/CK       DFF_X1        Rise  0.0990 0.0320 0.2480          0.949653                                    L             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0990 0.0990 | 
| library hold check                       |  0.0290 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1849M, PVMEM - 2637M)
