Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 08:26:04 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup/post_route_timing.rpt
| Design       : systolic_data_setup
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
clk_cnt[2]                     a18_data_delayed_18_reg[0]/R   inf           
clk_cnt[2]                     a18_data_delayed_18_reg[1]/R   inf           
clk_cnt[2]                     a19_data_delayed_19_reg[2]/R   inf           
clk_cnt[2]                     a19_data_delayed_19_reg[3]/R   inf           
clk_cnt[2]                     a1_data_delayed_1_reg[2]/R     inf           
clk_cnt[2]                     a1_data_delayed_1_reg[5]/R     inf           
clk_cnt[2]                     a19_data_delayed_19_reg[4]/R   inf           
clk_cnt[2]                     a19_data_delayed_19_reg[5]/R   inf           
clk_cnt[2]                     b20_data_delayed_20_reg[2]/R   inf           
clk_cnt[2]                     b20_data_delayed_20_reg[3]/R   inf           
clk_cnt[2]                     b20_data_delayed_20_reg[6]/R   inf           
clk_cnt[2]                     b20_data_delayed_20_reg[7]/R   inf           
clk_cnt[2]                     a31_data_delayed_20_reg_r/R    inf           
clk_cnt[2]                     b20_data_delayed_20_reg[0]/R   inf           
clk_cnt[2]                     b20_data_delayed_20_reg[1]/R   inf           
clk_cnt[2]                     b21_data_delayed_21_reg[6]/R   inf           
clk_cnt[2]                     b21_data_delayed_21_reg[7]/R   inf           
clk_cnt[2]                     a22_data_delayed_22_reg[2]/R   inf           
clk_cnt[2]                     a22_data_delayed_22_reg[3]/R   inf           
clk_cnt[2]                     a22_data_delayed_22_reg[4]/R   inf           
clk_cnt[2]                     a22_data_delayed_22_reg[5]/R   inf           
clk_cnt[2]                     a21_data_delayed_21_reg[0]/R   inf           
clk_cnt[2]                     a21_data_delayed_21_reg[1]/R   inf           
clk_cnt[2]                     a21_data_delayed_21_reg[6]/R   inf           
clk_cnt[2]                     a21_data_delayed_21_reg[7]/R   inf           
clk_cnt[2]                     b21_data_delayed_21_reg[4]/R   inf           
clk_cnt[2]                     b21_data_delayed_21_reg[5]/R   inf           
clk_cnt[2]                     a20_data_delayed_20_reg[0]/R   inf           
clk_cnt[2]                     a20_data_delayed_20_reg[1]/R   inf           
clk_cnt[2]                     a20_data_delayed_20_reg[6]/R   inf           
clk_cnt[2]                     a20_data_delayed_20_reg[7]/R   inf           
clk_cnt[2]                     a20_data_delayed_20_reg[4]/R   inf           
clk_cnt[2]                     a20_data_delayed_20_reg[5]/R   inf           
clk_cnt[2]                     b22_data_delayed_22_reg[2]/R   inf           
clk_cnt[2]                     b22_data_delayed_22_reg[3]/R   inf           
clk_cnt[2]                     a23_data_delayed_23_reg[2]/R   inf           
clk_cnt[2]                     a23_data_delayed_23_reg[3]/R   inf           
clk_cnt[2]                     a23_data_delayed_23_reg[4]/R   inf           
clk_cnt[2]                     a23_data_delayed_23_reg[5]/R   inf           
clk_cnt[2]                     a22_data_delayed_22_reg[0]/R   inf           
clk_cnt[2]                     a22_data_delayed_22_reg[1]/R   inf           
clk_cnt[2]                     a22_data_delayed_22_reg[6]/R   inf           
clk_cnt[2]                     a22_data_delayed_22_reg[7]/R   inf           
clk_cnt[2]                     a31_data_delayed_21_reg_r/R    inf           
clk_cnt[2]                     b21_data_delayed_21_reg[0]/R   inf           
clk_cnt[2]                     b21_data_delayed_21_reg[1]/R   inf           
clk_cnt[2]                     b22_data_delayed_22_reg[4]/R   inf           
clk_cnt[2]                     b22_data_delayed_22_reg[5]/R   inf           
clk_cnt[2]                     a20_data_delayed_20_reg[2]/R   inf           
clk_cnt[2]                     a20_data_delayed_20_reg[3]/R   inf           
clk_cnt[2]                     a23_data_delayed_23_reg[0]/R   inf           
clk_cnt[2]                     a23_data_delayed_23_reg[1]/R   inf           
clk_cnt[2]                     a23_data_delayed_23_reg[6]/R   inf           
clk_cnt[2]                     a23_data_delayed_23_reg[7]/R   inf           
clk_cnt[2]                     a21_data_delayed_21_reg[2]/R   inf           
clk_cnt[2]                     a21_data_delayed_21_reg[3]/R   inf           
clk_cnt[2]                     a21_data_delayed_21_reg[4]/R   inf           
clk_cnt[2]                     a21_data_delayed_21_reg[5]/R   inf           
clk_cnt[2]                     b21_data_delayed_21_reg[2]/R   inf           
clk_cnt[2]                     b21_data_delayed_21_reg[3]/R   inf           
clk_cnt[2]                     a31_data_delayed_22_reg_r/R    inf           
clk_cnt[2]                     b23_data_delayed_23_reg[2]/R   inf           
clk_cnt[2]                     b23_data_delayed_23_reg[3]/R   inf           
clk_cnt[2]                     b22_data_delayed_22_reg[0]/R   inf           
clk_cnt[2]                     b22_data_delayed_22_reg[1]/R   inf           
clk_cnt[2]                     b22_data_delayed_22_reg[6]/R   inf           
clk_cnt[2]                     b22_data_delayed_22_reg[7]/R   inf           
clk_cnt[2]                     a24_data_delayed_24_reg[7]/R   inf           
clk_cnt[2]                     b24_data_delayed_24_reg[0]/R   inf           
clk_cnt[2]                     b23_data_delayed_23_reg[0]/R   inf           
clk_cnt[2]                     b23_data_delayed_23_reg[1]/R   inf           
clk_cnt[2]                     b23_data_delayed_23_reg[4]/R   inf           
clk_cnt[2]                     b23_data_delayed_23_reg[5]/R   inf           
clk_cnt[2]                     b23_data_delayed_23_reg[6]/R   inf           
clk_cnt[2]                     b23_data_delayed_23_reg[7]/R   inf           
clk_cnt[2]                     b25_data_delayed_25_reg[2]/R   inf           
clk_cnt[2]                     b25_data_delayed_25_reg[3]/R   inf           
clk_cnt[2]                     a31_data_delayed_23_reg_r/R    inf           
clk_cnt[2]                     a24_data_delayed_24_reg[0]/R   inf           
clk_cnt[2]                     a31_data_delayed_24_reg_r/R    inf           
clk_cnt[2]                     b24_data_delayed_24_reg[1]/R   inf           
clk_cnt[2]                     b24_data_delayed_24_reg[2]/R   inf           
clk_cnt[2]                     b24_data_delayed_24_reg[7]/R   inf           
clk_cnt[2]                     a24_data_delayed_24_reg[3]/R   inf           
clk_cnt[2]                     a24_data_delayed_24_reg[4]/R   inf           
clk_cnt[2]                     a24_data_delayed_24_reg[5]/R   inf           
clk_cnt[2]                     a24_data_delayed_24_reg[6]/R   inf           
clk_cnt[2]                     a24_data_delayed_24_reg[1]/R   inf           
clk_cnt[2]                     a24_data_delayed_24_reg[2]/R   inf           
clk_cnt[2]                     b26_data_delayed_26_reg[0]/R   inf           
clk_cnt[2]                     b26_data_delayed_26_reg[1]/R   inf           
clk_cnt[2]                     b26_data_delayed_26_reg[6]/R   inf           
clk_cnt[2]                     b26_data_delayed_26_reg[7]/R   inf           
clk_cnt[2]                     a26_data_delayed_26_reg[0]/R   inf           
clk_cnt[2]                     a26_data_delayed_26_reg[1]/R   inf           
clk_cnt[2]                     a26_data_delayed_26_reg[2]/R   inf           
clk_cnt[2]                     a26_data_delayed_26_reg[3]/R   inf           
clk_cnt[2]                     a26_data_delayed_26_reg[4]/R   inf           
clk_cnt[2]                     a26_data_delayed_26_reg[5]/R   inf           
clk_cnt[2]                     a31_data_delayed_19_reg_r/R    inf           



