#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001723abf4f00 .scope module, "struct_basic_gates_tb" "struct_basic_gates_tb" 2 1;
 .timescale 0 0;
v000001723ad0c260_0 .var "a", 0 0;
v000001723abf3f30_0 .var "b", 0 0;
v000001723abf3fd0_0 .net "y_and", 0 0, L_000001723abf6160;  1 drivers
v000001723abf4070_0 .net "y_not", 0 0, L_000001723abf4240;  1 drivers
v000001723abf4110_0 .net "y_or", 0 0, L_000001723ad0b900;  1 drivers
S_000001723abf5090 .scope module, "op1" "and_gate_struct" 2 6, 3 1 0, S_000001723abf4f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001723abf6160 .functor AND 1, v000001723ad0c260_0, v000001723abf3f30_0, C4<1>, C4<1>;
v000001723ad0bb30_0 .net "a", 0 0, v000001723ad0c260_0;  1 drivers
v000001723ad067b0_0 .net "b", 0 0, v000001723abf3f30_0;  1 drivers
v000001723ad06a10_0 .net "y", 0 0, L_000001723abf6160;  alias, 1 drivers
S_000001723ad0bea0 .scope module, "op2" "or_gate_struct" 2 7, 3 9 0, S_000001723abf4f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001723ad0b900 .functor OR 1, v000001723ad0c260_0, v000001723abf3f30_0, C4<0>, C4<0>;
v000001723ad06c30_0 .net "a", 0 0, v000001723ad0c260_0;  alias, 1 drivers
v000001723ad06e50_0 .net "b", 0 0, v000001723abf3f30_0;  alias, 1 drivers
v000001723abf5220_0 .net "y", 0 0, L_000001723ad0b900;  alias, 1 drivers
S_000001723ad0c030 .scope module, "op3" "not_gate_struct" 2 8, 3 17 0, S_000001723abf4f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_000001723abf4240 .functor NOT 1, v000001723ad0c260_0, C4<0>, C4<0>, C4<0>;
v000001723abf52c0_0 .net "a", 0 0, v000001723ad0c260_0;  alias, 1 drivers
v000001723ad0c1c0_0 .net "y", 0 0, L_000001723abf4240;  alias, 1 drivers
    .scope S_000001723abf4f00;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "struct_basic_gates.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001723abf4f00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001723ad0c260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001723abf3f30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001723ad0c260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001723abf3f30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001723ad0c260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001723abf3f30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001723ad0c260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001723abf3f30_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "struct_basic_gates_tb.v";
    "struct_basic_gates.v";
