Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ee2019758ba549b381349a4db6b4b1ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_sample_tb_behav xil_defaultlib.delay_sample_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/FPGA/delay_sample/delay_sample.srcs/sources_1/new/delay_sample.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA/delay_sample/delay_sample.srcs/sources_1/new/delay_sample.v" Line 5. Module delay_sample(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA/delay_sample/delay_sample.srcs/sources_1/new/ram_2port.v" Line 20. Module ram_2port(AWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram_2port(AWIDTH=4)
Compiling module xil_defaultlib.delay_sample(DATA_WIDTH=32)
Compiling module xil_defaultlib.delay_sample_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot delay_sample_tb_behav
