{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 16 15:43:01 2008 " "Info: Processing started: Sat Feb 16 15:43:01 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off heartbeat_buffer -c heartbeat_buffer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off heartbeat_buffer -c heartbeat_buffer" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dp0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dp0 " "Info: Found entity 1: lpm_ram_dp0" {  } { { "lpm_ram_dp0.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hb_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hb_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 hb_mem " "Info: Found entity 1: hb_mem" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hb_mem hb_mem:inst1 " "Info: Elaborating entity \"hb_mem\" for hierarchy \"hb_mem:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 152 104 320 280 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 hb_mem.v(27) " "Warning (10230): Verilog HDL assignment warning at hb_mem.v(27): truncated value with size 14 to match size of target (13)" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 hb_mem.v(29) " "Warning (10230): Verilog HDL assignment warning at hb_mem.v(29): truncated value with size 14 to match size of target (13)" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 hb_mem.v(35) " "Warning (10230): Verilog HDL assignment warning at hb_mem.v(35): truncated value with size 14 to match size of target (13)" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 hb_mem.v(37) " "Warning (10230): Verilog HDL assignment warning at hb_mem.v(37): truncated value with size 14 to match size of target (13)" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp0 lpm_ram_dp0:inst " "Info: Elaborating entity \"lpm_ram_dp0\" for hierarchy \"lpm_ram_dp0:inst\"" {  } { { "top.bdf" "inst" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 128 440 696 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 426 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dp0:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dp0.v" "altsyncram_component" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 73 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dp0:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dp0.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jtk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jtk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jtk1 " "Info: Found entity 1: altsyncram_jtk1" {  } { { "db/altsyncram_jtk1.tdf" "" { Text "K:/ece480/verilog/heartbeat_buffer/db/altsyncram_jtk1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jtk1 lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_jtk1:auto_generated " "Info: Elaborating entity \"altsyncram_jtk1\" for hierarchy \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_jtk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "456 " "Info: Implemented 456 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "381 " "Info: Implemented 381 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 16 15:43:07 2008 " "Info: Processing ended: Sat Feb 16 15:43:07 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
