<module name="IVA2_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_FCLKEN_IVA2" acronym="CM_FCLKEN_IVA2" offset="0x0" width="32" description="This register controls the IVA2 domain functional clock activity.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_IVA2" width="1" begin="0" end="0" resetval="0x0" description="IVA2 functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_IVA2_0" description="IVA2_CLK is disabled"/>
      <bitenum value="1" token="EN_IVA2_1" description="IVA2_CLK is enabled"/>
    </bitfield>
  </register>
  <register id="CM_CLKEN_PLL_IVA2" acronym="CM_CLKEN_PLL_IVA2" offset="0x4" width="32" description="This register controls the IVA2 DPLL modes.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_IVA2_DPLL_LPMODE" width="1" begin="10" end="10" resetval="0x0" description="This bit allows to enable or disable the LP mode of the IVA2 DPLL. Writting this bit to switch the mode between LP or normal mode will take effect only when the DPLL will have transition into the bypass or stop state, followed by a lock or re-lock of the DPLL." range="" rwaccess="RW">
      <bitenum value="0" token="EN_IVA2_DPLL_LPMODE_0" description="Disables the DPLL LP mode to re-enter the normal mode at the following lock or re-lock sequence."/>
      <bitenum value="1" token="EN_IVA2_DPLL_LPMODE_1" description="Enables the DPLL LP mode to enter the LP mode at the following lock or re-lock sequence."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="EN_IVA2_DPLL_DRIFTGUARD" width="1" begin="3" end="3" resetval="0x0" description="This bit allows to enable or disable the automatic recalibration feature of the IVA2 DPLL. The IVA2 DPLL will automatically start a recalibration process upon assertion of the recal flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" token="EN_IVA2_DPLL_DRIFTGUARD_0" description="Disables the IVA2 DPLL automatic recalibration mode"/>
      <bitenum value="1" token="EN_IVA2_DPLL_DRIFTGUARD_1" description="Enables the IVA2 DPLL automatic recalibration mode"/>
    </bitfield>
    <bitfield id="EN_IVA2_DPLL" width="3" begin="2" end="0" resetval="0x1" description="IVA2 DPLL control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="EN_IVA2_DPLL_1" description="Put the IVA2 DPLL in low power stop mode"/>
      <bitenum value="5" token="EN_IVA2_DPLL_5" description="Put the IVA2 DPLL in low power bypass mode"/>
      <bitenum value="7" token="EN_IVA2_DPLL_7" description="Enables the IVA2 DPLL in lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_IVA2" acronym="CM_IDLEST_IVA2" offset="0x20" width="32" description="IVA2 standby status and access availability monitoring. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_IVA2" width="1" begin="0" end="0" resetval="0x1" description="IVA2 standby status." range="" rwaccess="R">
      <bitenum value="0" token="ST_IVA2_0" description="IVA2 sub-system is active."/>
      <bitenum value="1" token="ST_IVA2_1" description="IVA2 sub-system is in standby mode."/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_PLL_IVA2" acronym="CM_IDLEST_PLL_IVA2" offset="0x24" width="32" description="This register allows monitoring the master clock activity. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_IVA2_CLK" width="1" begin="0" end="0" resetval="0x0" description="IVA2_CLK activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_IVA2_CLK_0" description="IVA2 DPLL is bypassed"/>
      <bitenum value="1" token="ST_IVA2_CLK_1" description="IVA2 DPLL is locked"/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_PLL_IVA2" acronym="CM_AUTOIDLE_PLL_IVA2" offset="0x34" width="32" description="This register provides automatic control over the IVA2 DPLL activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTO_IVA2_DPLL" width="3" begin="2" end="0" resetval="0x0" description="IVA2 DPLL automatic control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_IVA2_DPLL_0" description="Auto control disabled"/>
      <bitenum value="1" token="AUTO_IVA2_DPLL_1" description="IVA2 DPLL is automatically put in low power stop mode when the IVA2 clock is not required anymore. It is also restarted automatically."/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL1_PLL_IVA2" acronym="CM_CLKSEL1_PLL_IVA2" offset="0x40" width="32" description="This register provides controls over the IVA2 DPLL.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="IVA2_CLK_SRC" width="3" begin="21" end="19" resetval="0x1" description="Selects the IVA2 DPLL bypass source clock; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="IVA2_CLK_SRC_1" description="DPLL2_FCLK is CORE_CLK divided by 1"/>
      <bitenum value="2" token="IVA2_CLK_SRC_2" description="DPLL2_FCLK is CORE.CLK divided by 2"/>
      <bitenum value="4" token="IVA2_CLK_SRC_4" description="DPLL2_FCLK is CORE.CLK divided by 4"/>
    </bitfield>
    <bitfield id="IVA2_DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="IVA2 DPLL multiplier factor (0 to 2047)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="IVA2_DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="IVA2 DPLL divider factor (0 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKSEL2_PLL_IVA2" acronym="CM_CLKSEL2_PLL_IVA2" offset="0x44" width="32" description="This register provides controls over the IVA2 DPLL.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="IVA2_DPLL_CLKOUT_DIV" width="5" begin="4" end="0" resetval="0x01" description="IVA2 DPLL output clock divider factor (1 up to 16); Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="IVA2_DPLL_CLKOUT_DIV_1" description="DPLL2 CLKOUTX2 divided by 1"/>
      <bitenum value="2" token="IVA2_DPLL_CLKOUT_DIV_2" description="DPLL2 CLKOUTX2 divided by 2"/>
      <bitenum value="3" token="IVA2_DPLL_CLKOUT_DIV_3" description="DPLL2 CLKOUTX2 divided by 3"/>
      <bitenum value="4" token="IVA2_DPLL_CLKOUT_DIV_4" description="DPLL2 CLKOUTX2 divided by 4"/>
      <bitenum value="5" token="IVA2_DPLL_CLKOUT_DIV_5" description="DPLL2 CLKOUTX2 divided by 5"/>
      <bitenum value="6" token="IVA2_DPLL_CLKOUT_DIV_6" description="DPLL2 CLKOUTX2 divided by 6"/>
      <bitenum value="7" token="IVA2_DPLL_CLKOUT_DIV_7" description="DPLL2 CLKOUTX2 divided by 7"/>
      <bitenum value="8" token="IVA2_DPLL_CLKOUT_DIV_8" description="DPLL2 CLKOUTX2 divided by 8"/>
      <bitenum value="9" token="IVA2_DPLL_CLKOUT_DIV_9" description="DPLL2 CLKOUTX2 divided by 9"/>
      <bitenum value="10" token="IVA2_DPLL_CLKOUT_DIV_10" description="DPLL2 CLKOUTX2 divided by 10"/>
      <bitenum value="11" token="IVA2_DPLL_CLKOUT_DIV_11" description="DPLL2 CLKOUTX2 divided by 11"/>
      <bitenum value="12" token="IVA2_DPLL_CLKOUT_DIV_12" description="DPLL2 CLKOUTX2 divided by 12"/>
      <bitenum value="13" token="IVA2_DPLL_CLKOUT_DIV_13" description="DPLL2 CLKOUTX2 divided by 13"/>
      <bitenum value="14" token="IVA2_DPLL_CLKOUT_DIV_14" description="DPLL2 CLKOUTX2 divided by 14"/>
      <bitenum value="15" token="IVA2_DPLL_CLKOUT_DIV_15" description="DPLL2 CLKOUTX2 divided by 15"/>
      <bitenum value="16" token="IVA2_DPLL_CLKOUT_DIV_16" description="DPLL2 CLKOUTX2 divided by 16"/>
    </bitfield>
  </register>
  <register id="CM_CLKSTCTRL_IVA2" acronym="CM_CLKSTCTRL_IVA2" offset="0x48" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ACTIVE and INACTIVE states.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL_IVA2" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the IVA2 clock domain." range="" rwaccess="RW">
      <bitenum value="0" token="CLKTRCTRL_IVA2_0" description="Automatic transition is disabled"/>
      <bitenum value="1" token="CLKTRCTRL_IVA2_1" description="Start a software supervised sleep transition on the domain"/>
      <bitenum value="2" token="CLKTRCTRL_IVA2_2" description="Start a software supervised wake-up transition on the domain"/>
      <bitenum value="3" token="CLKTRCTRL_IVA2_3" description="Automatic transition is enabled. Transition is supervised by the HardWare."/>
    </bitfield>
  </register>
  <register id="CM_CLKSTST_IVA2" acronym="CM_CLKSTST_IVA2" offset="0x4C" width="32" description="This register provides a status on the clock activity in the domain (IVA2 DPLL output clock).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_IVA2" width="1" begin="0" end="0" resetval="0x0" description="Clock activity status" range="" rwaccess="R">
      <bitenum value="0" token="CLKACTIVITY_IVA2_0" description="No domain clock activity"/>
      <bitenum value="1" token="CLKACTIVITY_IVA2_1" description="Domain clock is active"/>
    </bitfield>
  </register>
</module>
