
*** Running vivado
    with args -log System_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bgardner/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top System_wrapper -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint '/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_blk_mem_gen_0_0/System_blk_mem_gen_0_0.dcp' for cell 'System_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.dcp' for cell 'System_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.dcp' for cell 'System_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_wasm_softcore_0_0/System_wasm_softcore_0_0.dcp' for cell 'System_i/wasm_softcore_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0.dcp' for cell 'System_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Parsing XDC File [/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0_board.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0_board.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/bgardner/workspace/wasm_softcore/wasm_softcore.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.988 ; gain = 0.000 ; free physical = 1681 ; free virtual = 8126
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1851.988 ; gain = 330.160 ; free physical = 1680 ; free virtual = 8126
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.988 ; gain = 0.000 ; free physical = 1687 ; free virtual = 8131

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 133e8d5da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2235.477 ; gain = 383.488 ; free physical = 1326 ; free virtual = 7764

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net System_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: System_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_i_1
WARNING: [Opt 31-155] Driverless net System_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rsta is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: System_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_i_2
WARNING: [Opt 31-155] Driverless net System_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/rsta is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: System_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_i_1
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e4e34c01

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1206 ; free virtual = 7645
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17e6cc1a1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1206 ; free virtual = 7645
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21a53f86e

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7644
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 340 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21a53f86e

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7644
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21a53f86e

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7643
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21a53f86e

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7643
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              0  |
|  Constant propagation         |               0  |              19  |                                              0  |
|  Sweep                        |               0  |             340  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7643
Ending Logic Optimization Task | Checksum: 12240e3ee

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7643

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12240e3ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7642

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12240e3ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7642

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7642
Ending Netlist Obfuscation Task | Checksum: 12240e3ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7642
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2351.414 ; gain = 499.426 ; free physical = 1204 ; free virtual = 7642
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.414 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7642
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2383.430 ; gain = 0.000 ; free physical = 1198 ; free virtual = 7638
INFO: [Common 17-1381] The checkpoint '/home/bgardner/workspace/wasm_softcore/wasm_softcore.runs/impl_1/System_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
Command: report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bgardner/workspace/wasm_softcore/wasm_softcore.runs/impl_1/System_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7642
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cbd8d3d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7642
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7642

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11c5766ef

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1172 ; free virtual = 7640

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18ed39c56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1187 ; free virtual = 7649

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18ed39c56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1189 ; free virtual = 7649
Phase 1 Placer Initialization | Checksum: 18ed39c56

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1190 ; free virtual = 7649

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16c663d1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1188 ; free virtual = 7646

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1197 ; free virtual = 7630

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 15a84dd7a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1207 ; free virtual = 7640
Phase 2.2 Global Placement Core | Checksum: 17343f834

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7639
Phase 2 Global Placement | Checksum: 17343f834

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7639

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1940c7441

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7639

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12236d404

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1200 ; free virtual = 7639

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d388499a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1200 ; free virtual = 7639

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 106bda148

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1200 ; free virtual = 7639

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bd2beb2b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1200 ; free virtual = 7638

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 139cc67ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1200 ; free virtual = 7638

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10e970f6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1200 ; free virtual = 7638
Phase 3 Detail Placement | Checksum: 10e970f6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1200 ; free virtual = 7638

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1568bb3b3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1568bb3b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7629
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.196. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f67782e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7629
Phase 4.1 Post Commit Optimization | Checksum: f67782e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7629

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f67782e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7629

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f67782e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7639

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7639
Phase 4.4 Final Placement Cleanup | Checksum: c4cce499

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7639
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c4cce499

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7639
Ending Placer Task | Checksum: 799a2c54

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7639
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7643
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7643
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1200 ; free virtual = 7638
INFO: [Common 17-1381] The checkpoint '/home/bgardner/workspace/wasm_softcore/wasm_softcore.runs/impl_1/System_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file System_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7627
INFO: [runtcl-4] Executing : report_utilization -file System_wrapper_utilization_placed.rpt -pb System_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2520.066 ; gain = 0.000 ; free physical = 1206 ; free virtual = 7639
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 66cc51dd ConstDB: 0 ShapeSum: 12cdda77 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9f2e7ae0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1142 ; free virtual = 7564
Post Restoration Checksum: NetGraph: 45a2453e NumContArr: 598c35a2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9f2e7ae0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7540

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9f2e7ae0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7507

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9f2e7ae0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7507
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ab7b9462

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1088 ; free virtual = 7510
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.328 | TNS=0.000  | WHS=-0.173 | THS=-14.155|

Phase 2 Router Initialization | Checksum: 1675a2934

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1087 ; free virtual = 7509

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1018
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1018
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c4db1158

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1089 ; free virtual = 7511

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.676 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 268721769

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7503

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.676 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 218f77256

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7500
Phase 4 Rip-up And Reroute | Checksum: 218f77256

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 218f77256

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7500

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 218f77256

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7499
Phase 5 Delay and Skew Optimization | Checksum: 218f77256

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7499

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23109c87f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7499
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.676 | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 191a65486

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7499
Phase 6 Post Hold Fix | Checksum: 191a65486

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7499

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.303491 %
  Global Horizontal Routing Utilization  = 0.384881 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20aea9f0e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7499

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20aea9f0e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7499

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19ae2cf61

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1089 ; free virtual = 7508

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.676 | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19ae2cf61

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1089 ; free virtual = 7508
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1121 ; free virtual = 7541

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.602 ; gain = 4.535 ; free physical = 1121 ; free virtual = 7541
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1121 ; free virtual = 7541
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.602 ; gain = 0.000 ; free physical = 1113 ; free virtual = 7536
INFO: [Common 17-1381] The checkpoint '/home/bgardner/workspace/wasm_softcore/wasm_softcore.runs/impl_1/System_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
Command: report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bgardner/workspace/wasm_softcore/wasm_softcore.runs/impl_1/System_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bgardner/workspace/wasm_softcore/wasm_softcore.runs/impl_1/System_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
Command: report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file System_wrapper_route_status.rpt -pb System_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file System_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file System_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file System_wrapper_bus_skew_routed.rpt -pb System_wrapper_bus_skew_routed.pb -rpx System_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force System_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./System_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/bgardner/workspace/wasm_softcore/wasm_softcore.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jul  2 11:14:46 2019. For additional details about this file, please refer to the WebTalk help file at /home/bgardner/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2840.188 ; gain = 177.352 ; free physical = 1090 ; free virtual = 7508
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 11:14:46 2019...
