# Turning Complete + FPGA

Playing around with FPGA and TC exported Verilog.

## Toolchain

https://github.com/YosysHQ/oss-cad-suite-build


## Building

Make sure the above tool chain is in your path and run `make`

Note that I've only tested this on a Linux machine.
