{COMPONENT T:\ATMEL_WINCUPL_PROJ\ATF1504_JK_N_MUX_110\ATF1504_JK_N_MUX_110.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Mon Jul 11 11:21:20 2016 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P XCLK_A {Pt "INPUT"}{Lq 0}{Ploc 100 620}}
   {P AB8 {Pt "INPUT"}{Lq 0}{Ploc 100 580}}
   {P AB9 {Pt "INPUT"}{Lq 0}{Ploc 100 560}}
   {P AB10 {Pt "INPUT"}{Lq 0}{Ploc 100 540}}
   {P AB11 {Pt "INPUT"}{Lq 0}{Ploc 100 520}}
   {P AB12 {Pt "INPUT"}{Lq 0}{Ploc 100 500}}
   {P AB13 {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P AB14 {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P AB15 {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P AB16 {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P AB17 {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P AB18 {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P RS_232 {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P TX2_BUF_ {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P WP_I2C_E {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P EE_I2C_C {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P FPGA1_RE {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P FPGA2_RE {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P MISO_ENA {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P WP_FLA2 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CS_FLA1 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CS_FLA2 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P WP_FLA1 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P CPLD_L1 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CPLD_L0 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P CXS_AL {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P RE_AL {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P WE_AL {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P RESET_AL {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P F_PRGM_2 {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P CS_FPGA_ {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P CS_FPGA {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P CPLD_T0 {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P CPLD_T1 {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P CPLD_T2 {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P CPLD_T3 {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P CPLD_S0 {Pt "I/O"}{Lq 0}{Ploc 360 140}}
   {P CPLD_S1 {Pt "I/O"}{Lq 0}{Ploc 360 160}}
   {P CPLD_S2 {Pt "I/O"}{Lq 0}{Ploc 360 180}}
   {P CPLD_S3 {Pt "I/O"}{Lq 0}{Ploc 360 200}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 650}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 630}
   [Ts 15][Tj "RC"]
   {Pnl 120 590}
   {Pnl 120 570}
   {Pnl 120 550}
   {Pnl 120 530}
   {Pnl 120 510}
   {Pnl 120 490}
   {Pnl 120 470}
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}
   {Pnl 340 170}
   {Pnl 340 190}
   {Pnl 340 210}

   {Sd A 87 6 8 9 10 12 13 14 16 17 19 20 21 23 29 30 31 32 33 42 44 45 46 64 76 80 83 84 89 92 47 48 52 54 56 57 67 68 69 71}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 640 330 0}
   {L 130 620 100 620}
   {L 130 630 140 620 130 610}
   {L 130 580 100 580}
   {L 130 560 100 560}
   {L 130 540 100 540}
   {L 130 520 100 520}
   {L 130 500 100 500}
   {L 130 480 100 480}
   {L 130 460 100 460}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   {L 330 160 360 160}
   {L 330 180 360 180}
   {L 330 200 360 200}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "XCLK_A" 140 620}
   {T "AB8" 140 580}
   {T "AB9" 140 560}
   {T "AB10" 140 540}
   {T "AB11" 140 520}
   {T "AB12" 140 500}
   {T "AB13" 140 480}
   {T "AB14" 140 460}
   {T "AB15" 140 440}
   {T "AB16" 140 420}
   {T "AB17" 140 400}
   {T "AB18" 140 380}
   {T "RS_232" 140 360}
   {T "TX2_BUF_" 140 340}
   {T "WP_I2C_E" 140 320}
   {T "EE_I2C_C" 140 300}
   {T "FPGA1_RE" 140 280}
   {T "FPGA2_RE" 140 260}
   {T "MISO_ENA" 140 240}
   {T "WP_FLA2" 140 220}
   {T "CS_FLA1" 140 200}
   {T "CS_FLA2" 140 180}
   {T "WP_FLA1" 140 160}
   {T "CPLD_L1" 140 140}
   {T "CPLD_L0" 140 120}
   {T "CXS_AL" 140 100}
   {T "RE_AL" 140 80}
   {T "WE_AL" 140 60}
   {T "RESET_AL" 140 40}
   {T "F_PRGM_2" 140 20}
   [Tj "RC"]
   {T "CS_FPGA_" 320 20}
   {T "CS_FPGA" 320 40}
   {T "CPLD_T0" 320 60}
   {T "CPLD_T1" 320 80}
   {T "CPLD_T2" 320 100}
   {T "CPLD_T3" 320 120}
   {T "CPLD_S0" 320 140}
   {T "CPLD_S1" 320 160}
   {T "CPLD_S2" 320 180}
   {T "CPLD_S3" 320 200}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1504ISPTQFP100" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD T:\ATMEL_WINCUPL_PROJ\ATF1504_JK_N_MUX_110\ATF1504_JK_N_MUX_110 230 640}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N XCLK_A
   }
   {N AB8
   }
   {N AB9
   }
   {N AB10
   }
   {N AB11
   }
   {N AB12
   }
   {N AB13
   }
   {N AB14
   }
   {N AB15
   }
   {N AB16
   }
   {N AB17
   }
   {N AB18
   }
   {N RS_232
   }
   {N TX2_BUF_
   }
   {N WP_I2C_E
   }
   {N EE_I2C_C
   }
   {N FPGA1_RE
   }
   {N FPGA2_RE
   }
   {N MISO_ENA
   }
   {N WP_FLA2
   }
   {N CS_FLA1
   }
   {N CS_FLA2
   }
   {N WP_FLA1
   }
   {N CPLD_L1
   }
   {N CPLD_L0
   }
   {N CXS_AL
   }
   {N RE_AL
   }
   {N WE_AL
   }
   {N RESET_AL
   }
   {N F_PRGM_2
   }
   {N CS_FPGA_
   }
   {N CS_FPGA
   }
   {N CPLD_T0
   }
   {N CPLD_T1
   }
   {N CPLD_T2
   }
   {N CPLD_T3
   }
   {N CPLD_S0
   }
   {N CPLD_S1
   }
   {N CPLD_S2
   }
   {N CPLD_S3
   }
  }

  {SUBCOMP
  }
 }
}
