Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_r4_5g_specv5.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "r4_5g_specv5_cw.ngc"
Output Format                      : NGC
Target Device                      : xc5vsx95t-1ff1136

---- Source Options
Entity Name                        : r4_5g_specv5_cw
Top Module Name                    : r4_5g_specv5_cw
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" in Library work.
Entity <binary_counter_virtex5_10_0_01e34ae12479a5e1> compiled.
Entity <binary_counter_virtex5_10_0_01e34ae12479a5e1> (Architecture <binary_counter_virtex5_10_0_01e34ae12479a5e1_a>) compiled.
Entity <binary_counter_virtex5_10_0_092422ed79c7db12> compiled.
Entity <binary_counter_virtex5_10_0_092422ed79c7db12> (Architecture <binary_counter_virtex5_10_0_092422ed79c7db12_a>) compiled.
Entity <binary_counter_virtex5_10_0_1c25d2b550c5fffc> compiled.
Entity <binary_counter_virtex5_10_0_1c25d2b550c5fffc> (Architecture <binary_counter_virtex5_10_0_1c25d2b550c5fffc_a>) compiled.
Entity <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> compiled.
Entity <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> (Architecture <binary_counter_virtex5_10_0_1ee993c8ed57b9ce_a>) compiled.
Entity <binary_counter_virtex5_10_0_487c95d8131ef26d> compiled.
Entity <binary_counter_virtex5_10_0_487c95d8131ef26d> (Architecture <binary_counter_virtex5_10_0_487c95d8131ef26d_a>) compiled.
Entity <binary_counter_virtex5_10_0_6ddb97ef480a3f10> compiled.
Entity <binary_counter_virtex5_10_0_6ddb97ef480a3f10> (Architecture <binary_counter_virtex5_10_0_6ddb97ef480a3f10_a>) compiled.
Entity <binary_counter_virtex5_10_0_722dc5ef3883365e> compiled.
Entity <binary_counter_virtex5_10_0_722dc5ef3883365e> (Architecture <binary_counter_virtex5_10_0_722dc5ef3883365e_a>) compiled.
Entity <binary_counter_virtex5_10_0_76ea00975735b561> compiled.
Entity <binary_counter_virtex5_10_0_76ea00975735b561> (Architecture <binary_counter_virtex5_10_0_76ea00975735b561_a>) compiled.
Entity <binary_counter_virtex5_10_0_833a35886d0c544c> compiled.
Entity <binary_counter_virtex5_10_0_833a35886d0c544c> (Architecture <binary_counter_virtex5_10_0_833a35886d0c544c_a>) compiled.
Entity <binary_counter_virtex5_10_0_924a7f7132ea4004> compiled.
Entity <binary_counter_virtex5_10_0_924a7f7132ea4004> (Architecture <binary_counter_virtex5_10_0_924a7f7132ea4004_a>) compiled.
Entity <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6> compiled.
Entity <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6> (Architecture <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6_a>) compiled.
Entity <binary_counter_virtex5_10_0_ed17144209261f47> compiled.
Entity <binary_counter_virtex5_10_0_ed17144209261f47> (Architecture <binary_counter_virtex5_10_0_ed17144209261f47_a>) compiled.
Entity <binary_counter_virtex5_10_0_f8c7b661c01eeb1d> compiled.
Entity <binary_counter_virtex5_10_0_f8c7b661c01eeb1d> (Architecture <binary_counter_virtex5_10_0_f8c7b661c01eeb1d_a>) compiled.
Entity <binary_counter_virtex5_10_0_fe346e03af2452eb> compiled.
Entity <binary_counter_virtex5_10_0_fe346e03af2452eb> (Architecture <binary_counter_virtex5_10_0_fe346e03af2452eb_a>) compiled.
Entity <bmg_24_vx5_0206823b131149d8> compiled.
Entity <bmg_24_vx5_0206823b131149d8> (Architecture <bmg_24_vx5_0206823b131149d8_a>) compiled.
Entity <bmg_24_vx5_17f5cef47a567d97> compiled.
Entity <bmg_24_vx5_17f5cef47a567d97> (Architecture <bmg_24_vx5_17f5cef47a567d97_a>) compiled.
Entity <bmg_24_vx5_22468d6827fd0e85> compiled.
Entity <bmg_24_vx5_22468d6827fd0e85> (Architecture <bmg_24_vx5_22468d6827fd0e85_a>) compiled.
Entity <bmg_24_vx5_2c49e6ef11a51d10> compiled.
Entity <bmg_24_vx5_2c49e6ef11a51d10> (Architecture <bmg_24_vx5_2c49e6ef11a51d10_a>) compiled.
Entity <bmg_24_vx5_2c89c45c28fef7b6> compiled.
Entity <bmg_24_vx5_2c89c45c28fef7b6> (Architecture <bmg_24_vx5_2c89c45c28fef7b6_a>) compiled.
Entity <bmg_24_vx5_462f2ec6a7a3f012> compiled.
Entity <bmg_24_vx5_462f2ec6a7a3f012> (Architecture <bmg_24_vx5_462f2ec6a7a3f012_a>) compiled.
Entity <bmg_24_vx5_491b66ad487fb1cf> compiled.
Entity <bmg_24_vx5_491b66ad487fb1cf> (Architecture <bmg_24_vx5_491b66ad487fb1cf_a>) compiled.
Entity <bmg_24_vx5_6f3d016421754f60> compiled.
Entity <bmg_24_vx5_6f3d016421754f60> (Architecture <bmg_24_vx5_6f3d016421754f60_a>) compiled.
Entity <bmg_24_vx5_7bc1e03f2e4955ca> compiled.
Entity <bmg_24_vx5_7bc1e03f2e4955ca> (Architecture <bmg_24_vx5_7bc1e03f2e4955ca_a>) compiled.
Entity <bmg_24_vx5_8259598782c619da> compiled.
Entity <bmg_24_vx5_8259598782c619da> (Architecture <bmg_24_vx5_8259598782c619da_a>) compiled.
Entity <bmg_24_vx5_916edb207080a9d0> compiled.
Entity <bmg_24_vx5_916edb207080a9d0> (Architecture <bmg_24_vx5_916edb207080a9d0_a>) compiled.
Entity <bmg_24_vx5_941504d2ced01311> compiled.
Entity <bmg_24_vx5_941504d2ced01311> (Architecture <bmg_24_vx5_941504d2ced01311_a>) compiled.
Entity <bmg_24_vx5_94232660d90f6688> compiled.
Entity <bmg_24_vx5_94232660d90f6688> (Architecture <bmg_24_vx5_94232660d90f6688_a>) compiled.
Entity <bmg_24_vx5_9d8577c93c4baa0d> compiled.
Entity <bmg_24_vx5_9d8577c93c4baa0d> (Architecture <bmg_24_vx5_9d8577c93c4baa0d_a>) compiled.
Entity <bmg_24_vx5_b3a285035a3712ee> compiled.
Entity <bmg_24_vx5_b3a285035a3712ee> (Architecture <bmg_24_vx5_b3a285035a3712ee_a>) compiled.
Entity <bmg_24_vx5_b56a7cdaabc490ac> compiled.
Entity <bmg_24_vx5_b56a7cdaabc490ac> (Architecture <bmg_24_vx5_b56a7cdaabc490ac_a>) compiled.
Entity <bmg_24_vx5_c5c136a08dd56dbc> compiled.
Entity <bmg_24_vx5_c5c136a08dd56dbc> (Architecture <bmg_24_vx5_c5c136a08dd56dbc_a>) compiled.
Entity <bmg_24_vx5_cd3584ee10cade7e> compiled.
Entity <bmg_24_vx5_cd3584ee10cade7e> (Architecture <bmg_24_vx5_cd3584ee10cade7e_a>) compiled.
Entity <bmg_24_vx5_cee1e5321fc14302> compiled.
Entity <bmg_24_vx5_cee1e5321fc14302> (Architecture <bmg_24_vx5_cee1e5321fc14302_a>) compiled.
Entity <bmg_24_vx5_e356d8b9149f54d5> compiled.
Entity <bmg_24_vx5_e356d8b9149f54d5> (Architecture <bmg_24_vx5_e356d8b9149f54d5_a>) compiled.
Entity <dmg_33_vx5_27954da46fb8f5d8> compiled.
Entity <dmg_33_vx5_27954da46fb8f5d8> (Architecture <dmg_33_vx5_27954da46fb8f5d8_a>) compiled.
Entity <dmg_33_vx5_3b5827b9b9c34c2c> compiled.
Entity <dmg_33_vx5_3b5827b9b9c34c2c> (Architecture <dmg_33_vx5_3b5827b9b9c34c2c_a>) compiled.
Entity <dmg_33_vx5_47bf930170fd8e60> compiled.
Entity <dmg_33_vx5_47bf930170fd8e60> (Architecture <dmg_33_vx5_47bf930170fd8e60_a>) compiled.
Entity <dmg_33_vx5_6ab87bec3a8932d3> compiled.
Entity <dmg_33_vx5_6ab87bec3a8932d3> (Architecture <dmg_33_vx5_6ab87bec3a8932d3_a>) compiled.
Entity <dmg_33_vx5_af86f8a7a0de7d76> compiled.
Entity <dmg_33_vx5_af86f8a7a0de7d76> (Architecture <dmg_33_vx5_af86f8a7a0de7d76_a>) compiled.
Entity <dmg_33_vx5_efe4f2e28a6a56b5> compiled.
Entity <dmg_33_vx5_efe4f2e28a6a56b5> (Architecture <dmg_33_vx5_efe4f2e28a6a56b5_a>) compiled.
Entity <multiplier_virtex5_10_1_2f77ace24e40581e> compiled.
Entity <multiplier_virtex5_10_1_2f77ace24e40581e> (Architecture <multiplier_virtex5_10_1_2f77ace24e40581e_a>) compiled.
Entity <multiplier_virtex5_10_1_34b4d3fe22ca9845> compiled.
Entity <multiplier_virtex5_10_1_34b4d3fe22ca9845> (Architecture <multiplier_virtex5_10_1_34b4d3fe22ca9845_a>) compiled.
Entity <multiplier_virtex5_10_1_35568d5aa6a70475> compiled.
Entity <multiplier_virtex5_10_1_35568d5aa6a70475> (Architecture <multiplier_virtex5_10_1_35568d5aa6a70475_a>) compiled.
Entity <multiplier_virtex5_10_1_36b8f4cb731cc5b3> compiled.
Entity <multiplier_virtex5_10_1_36b8f4cb731cc5b3> (Architecture <multiplier_virtex5_10_1_36b8f4cb731cc5b3_a>) compiled.
Entity <multiplier_virtex5_10_1_845caa9bc89072e0> compiled.
Entity <multiplier_virtex5_10_1_845caa9bc89072e0> (Architecture <multiplier_virtex5_10_1_845caa9bc89072e0_a>) compiled.
Entity <multiplier_virtex5_10_1_9a2572cfdd818f42> compiled.
Entity <multiplier_virtex5_10_1_9a2572cfdd818f42> (Architecture <multiplier_virtex5_10_1_9a2572cfdd818f42_a>) compiled.
Entity <multiplier_virtex5_10_1_b0c844385805a270> compiled.
Entity <multiplier_virtex5_10_1_b0c844385805a270> (Architecture <multiplier_virtex5_10_1_b0c844385805a270_a>) compiled.
Entity <multiplier_virtex5_10_1_c90585d1a7e9d3a6> compiled.
Entity <multiplier_virtex5_10_1_c90585d1a7e9d3a6> (Architecture <multiplier_virtex5_10_1_c90585d1a7e9d3a6_a>) compiled.
Entity <multiplier_virtex5_10_1_db7246963acedc92> compiled.
Entity <multiplier_virtex5_10_1_db7246963acedc92> (Architecture <multiplier_virtex5_10_1_db7246963acedc92_a>) compiled.
Entity <multiplier_virtex5_10_1_e96fd0f2d7a7d0c5> compiled.
Entity <multiplier_virtex5_10_1_e96fd0f2d7a7d0c5> (Architecture <multiplier_virtex5_10_1_e96fd0f2d7a7d0c5_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Package <clock_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <delay_672d2b8d1e> compiled.
Entity <delay_672d2b8d1e> (Architecture <behavior>) compiled.
Entity <logical_aacf6e1b0e> compiled.
Entity <logical_aacf6e1b0e> (Architecture <behavior>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <relational_8782e16b67> compiled.
Entity <relational_8782e16b67> (Architecture <behavior>) compiled.
Entity <shift_657b5342cc> compiled.
Entity <shift_657b5342cc> (Architecture <behavior>) compiled.
Entity <counter_044fafc0c4> compiled.
Entity <counter_044fafc0c4> (Architecture <behavior>) compiled.
Entity <concat_83e473517e> compiled.
Entity <concat_83e473517e> (Architecture <behavior>) compiled.
Entity <inverter_e2b989a05e> compiled.
Entity <inverter_e2b989a05e> (Architecture <behavior>) compiled.
Entity <reinterpret_4389dc89bf> compiled.
Entity <reinterpret_4389dc89bf> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <reinterpret_ea71bb555c> compiled.
Entity <reinterpret_ea71bb555c> (Architecture <behavior>) compiled.
Entity <concat_f2f6490a28> compiled.
Entity <concat_f2f6490a28> (Architecture <behavior>) compiled.
Entity <reinterpret_de38ef9df5> compiled.
Entity <reinterpret_de38ef9df5> (Architecture <behavior>) compiled.
Entity <convert_pipeline> compiled.
Entity <convert_pipeline> (Architecture <behavior>) compiled.
Entity <xlconvert_pipeline> compiled.
Entity <xlconvert_pipeline> (Architecture <behavior>) compiled.
Entity <xlcounter_limit> compiled.
Entity <xlcounter_limit> (Architecture <behavior>) compiled.
Entity <xlsprom> compiled.
Entity <xlsprom> (Architecture <behavior>) compiled.
Entity <xlmult_v9_0> compiled.
Entity <xlmult_v9_0> (Architecture <behavior>) compiled.
Entity <concat_25b7e1d1f5> compiled.
Entity <concat_25b7e1d1f5> (Architecture <behavior>) compiled.
Entity <reinterpret_573890e1c0> compiled.
Entity <reinterpret_573890e1c0> (Architecture <behavior>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <xlspram> compiled.
Entity <xlspram> (Architecture <behavior>) compiled.
Entity <addsub_bfd97cd167> compiled.
Entity <addsub_bfd97cd167> (Architecture <behavior>) compiled.
Entity <constant_2ae71e3b73> compiled.
Entity <constant_2ae71e3b73> (Architecture <behavior>) compiled.
Entity <xlcounter_free> compiled.
Entity <xlcounter_free> (Architecture <behavior>) compiled.
Entity <relational_487ac75be9> compiled.
Entity <relational_487ac75be9> (Architecture <behavior>) compiled.
Entity <concat_7673b9b993> compiled.
Entity <concat_7673b9b993> (Architecture <behavior>) compiled.
Entity <reinterpret_63700884f5> compiled.
Entity <reinterpret_63700884f5> (Architecture <behavior>) compiled.
Entity <concat_5a12f8f9be> compiled.
Entity <concat_5a12f8f9be> (Architecture <behavior>) compiled.
Entity <reinterpret_bc4405cd1e> compiled.
Entity <reinterpret_bc4405cd1e> (Architecture <behavior>) compiled.
Entity <counter_2943023fcf> compiled.
Entity <counter_2943023fcf> (Architecture <behavior>) compiled.
Entity <mux_7f6b7da686> compiled.
Entity <mux_7f6b7da686> (Architecture <behavior>) compiled.
Entity <relational_53c93d0689> compiled.
Entity <relational_53c93d0689> (Architecture <behavior>) compiled.
Entity <mux_79b7e15c26> compiled.
Entity <mux_79b7e15c26> (Architecture <behavior>) compiled.
Entity <mux_181e58d842> compiled.
Entity <mux_181e58d842> (Architecture <behavior>) compiled.
Entity <reinterpret_ceef4fc23d> compiled.
Entity <reinterpret_ceef4fc23d> (Architecture <behavior>) compiled.
Entity <concat_9d608cd669> compiled.
Entity <concat_9d608cd669> (Architecture <behavior>) compiled.
Entity <reinterpret_e2e786e1ed> compiled.
Entity <reinterpret_e2e786e1ed> (Architecture <behavior>) compiled.
Entity <addsub_793ae25d23> compiled.
Entity <addsub_793ae25d23> (Architecture <behavior>) compiled.
Entity <scale_6d627f2811> compiled.
Entity <scale_6d627f2811> (Architecture <behavior>) compiled.
Entity <addsub_3700bc31ba> compiled.
Entity <addsub_3700bc31ba> (Architecture <behavior>) compiled.
Entity <reinterpret_a5a2f0dd62> compiled.
Entity <reinterpret_a5a2f0dd62> (Architecture <behavior>) compiled.
Entity <concat_a9f0cfc482> compiled.
Entity <concat_a9f0cfc482> (Architecture <behavior>) compiled.
Entity <reinterpret_d517af3309> compiled.
Entity <reinterpret_d517af3309> (Architecture <behavior>) compiled.
Entity <addsub_74b65e93f7> compiled.
Entity <addsub_74b65e93f7> (Architecture <behavior>) compiled.
Entity <scale_1a387a5a22> compiled.
Entity <scale_1a387a5a22> (Architecture <behavior>) compiled.
Entity <addsub_89c5949a28> compiled.
Entity <addsub_89c5949a28> (Architecture <behavior>) compiled.
Entity <reinterpret_41416f6188> compiled.
Entity <reinterpret_41416f6188> (Architecture <behavior>) compiled.
Entity <mux_c83be1b493> compiled.
Entity <mux_c83be1b493> (Architecture <behavior>) compiled.
Entity <concat_6188124172> compiled.
Entity <concat_6188124172> (Architecture <behavior>) compiled.
Entity <reinterpret_a106f99236> compiled.
Entity <reinterpret_a106f99236> (Architecture <behavior>) compiled.
Entity <addsub_470ffe01d4> compiled.
Entity <addsub_470ffe01d4> (Architecture <behavior>) compiled.
Entity <scale_38e99696aa> compiled.
Entity <scale_38e99696aa> (Architecture <behavior>) compiled.
Entity <addsub_388a97573b> compiled.
Entity <addsub_388a97573b> (Architecture <behavior>) compiled.
Entity <reinterpret_8f5500aea5> compiled.
Entity <reinterpret_8f5500aea5> (Architecture <behavior>) compiled.
Entity <concat_4720648850> compiled.
Entity <concat_4720648850> (Architecture <behavior>) compiled.
Entity <reinterpret_18554b6b75> compiled.
Entity <reinterpret_18554b6b75> (Architecture <behavior>) compiled.
Entity <addsub_ed74d532a0> compiled.
Entity <addsub_ed74d532a0> (Architecture <behavior>) compiled.
Entity <scale_d11c4b5145> compiled.
Entity <scale_d11c4b5145> (Architecture <behavior>) compiled.
Entity <addsub_f11535f968> compiled.
Entity <addsub_f11535f968> (Architecture <behavior>) compiled.
Entity <addsub_d661929060> compiled.
Entity <addsub_d661929060> (Architecture <behavior>) compiled.
Entity <addsub_c8df442ec4> compiled.
Entity <addsub_c8df442ec4> (Architecture <behavior>) compiled.
Entity <addsub_6dd6aca36b> compiled.
Entity <addsub_6dd6aca36b> (Architecture <behavior>) compiled.
Entity <addsub_21a1218bfe> compiled.
Entity <addsub_21a1218bfe> (Architecture <behavior>) compiled.
Entity <addsub_bd2bd198b1> compiled.
Entity <addsub_bd2bd198b1> (Architecture <behavior>) compiled.
Entity <xlsprom_dist> compiled.
Entity <xlsprom_dist> (Architecture <behavior>) compiled.
Entity <mux_0eccfc7565> compiled.
Entity <mux_0eccfc7565> (Architecture <behavior>) compiled.
Entity <reinterpret_33580846c4> compiled.
Entity <reinterpret_33580846c4> (Architecture <behavior>) compiled.
Entity <concat_e5ffcbc394> compiled.
Entity <concat_e5ffcbc394> (Architecture <behavior>) compiled.
Entity <reinterpret_eb72d4ea08> compiled.
Entity <reinterpret_eb72d4ea08> (Architecture <behavior>) compiled.
Entity <addsub_4a1b074932> compiled.
Entity <addsub_4a1b074932> (Architecture <behavior>) compiled.
Entity <scale_a1339d14c7> compiled.
Entity <scale_a1339d14c7> (Architecture <behavior>) compiled.
Entity <addsub_f3687289ea> compiled.
Entity <addsub_f3687289ea> (Architecture <behavior>) compiled.
Entity <reinterpret_445612bb74> compiled.
Entity <reinterpret_445612bb74> (Architecture <behavior>) compiled.
Entity <concat_22467883b2> compiled.
Entity <concat_22467883b2> (Architecture <behavior>) compiled.
Entity <reinterpret_0d1490be80> compiled.
Entity <reinterpret_0d1490be80> (Architecture <behavior>) compiled.
Entity <addsub_79dc8835bc> compiled.
Entity <addsub_79dc8835bc> (Architecture <behavior>) compiled.
Entity <scale_11a6418200> compiled.
Entity <scale_11a6418200> (Architecture <behavior>) compiled.
Entity <addsub_f4e99698eb> compiled.
Entity <addsub_f4e99698eb> (Architecture <behavior>) compiled.
Entity <addsub_c0d1d84d6b> compiled.
Entity <addsub_c0d1d84d6b> (Architecture <behavior>) compiled.
Entity <addsub_a9cdc93774> compiled.
Entity <addsub_a9cdc93774> (Architecture <behavior>) compiled.
Entity <addsub_370c0f2c47> compiled.
Entity <addsub_370c0f2c47> (Architecture <behavior>) compiled.
Entity <addsub_5777994232> compiled.
Entity <addsub_5777994232> (Architecture <behavior>) compiled.
Entity <mux_458eaa1690> compiled.
Entity <mux_458eaa1690> (Architecture <behavior>) compiled.
Entity <reinterpret_c2430bbd90> compiled.
Entity <reinterpret_c2430bbd90> (Architecture <behavior>) compiled.
Entity <concat_a369e00c6b> compiled.
Entity <concat_a369e00c6b> (Architecture <behavior>) compiled.
Entity <reinterpret_7025463ea8> compiled.
Entity <reinterpret_7025463ea8> (Architecture <behavior>) compiled.
Entity <addsub_e8bb7c4e8b> compiled.
Entity <addsub_e8bb7c4e8b> (Architecture <behavior>) compiled.
Entity <scale_fa7c2ab9f6> compiled.
Entity <scale_fa7c2ab9f6> (Architecture <behavior>) compiled.
Entity <addsub_81ed09e952> compiled.
Entity <addsub_81ed09e952> (Architecture <behavior>) compiled.
Entity <reinterpret_151459306d> compiled.
Entity <reinterpret_151459306d> (Architecture <behavior>) compiled.
Entity <addsub_14b004d38d> compiled.
Entity <addsub_14b004d38d> (Architecture <behavior>) compiled.
Entity <scale_b42effccbc> compiled.
Entity <scale_b42effccbc> (Architecture <behavior>) compiled.
Entity <addsub_5d0bd43700> compiled.
Entity <addsub_5d0bd43700> (Architecture <behavior>) compiled.
Entity <addsub_24b2bc78a0> compiled.
Entity <addsub_24b2bc78a0> (Architecture <behavior>) compiled.
Entity <addsub_c7058621d7> compiled.
Entity <addsub_c7058621d7> (Architecture <behavior>) compiled.
Entity <addsub_977ed7b8a2> compiled.
Entity <addsub_977ed7b8a2> (Architecture <behavior>) compiled.
Entity <addsub_0f2f4c67a4> compiled.
Entity <addsub_0f2f4c67a4> (Architecture <behavior>) compiled.
Entity <counter_9b03e3d644> compiled.
Entity <counter_9b03e3d644> (Architecture <behavior>) compiled.
Entity <mux_22ce705a06> compiled.
Entity <mux_22ce705a06> (Architecture <behavior>) compiled.
Entity <concat_b198bd62b0> compiled.
Entity <concat_b198bd62b0> (Architecture <behavior>) compiled.
Entity <reinterpret_580feec131> compiled.
Entity <reinterpret_580feec131> (Architecture <behavior>) compiled.
Entity <addsub_ed5d62a19c> compiled.
Entity <addsub_ed5d62a19c> (Architecture <behavior>) compiled.
Entity <scale_1768584a8d> compiled.
Entity <scale_1768584a8d> (Architecture <behavior>) compiled.
Entity <addsub_cc9a7f7bbc> compiled.
Entity <addsub_cc9a7f7bbc> (Architecture <behavior>) compiled.
Entity <reinterpret_9a0fa0f632> compiled.
Entity <reinterpret_9a0fa0f632> (Architecture <behavior>) compiled.
Entity <addsub_f10bd79bfe> compiled.
Entity <addsub_f10bd79bfe> (Architecture <behavior>) compiled.
Entity <scale_9f61027ba4> compiled.
Entity <scale_9f61027ba4> (Architecture <behavior>) compiled.
Entity <addsub_f5776ffb7e> compiled.
Entity <addsub_f5776ffb7e> (Architecture <behavior>) compiled.
Entity <addsub_555b5d0c45> compiled.
Entity <addsub_555b5d0c45> (Architecture <behavior>) compiled.
Entity <addsub_a90e22f5f3> compiled.
Entity <addsub_a90e22f5f3> (Architecture <behavior>) compiled.
Entity <addsub_0b3c6c31ef> compiled.
Entity <addsub_0b3c6c31ef> (Architecture <behavior>) compiled.
Entity <addsub_50f49c147d> compiled.
Entity <addsub_50f49c147d> (Architecture <behavior>) compiled.
Entity <addsub_96d2a7e25e> compiled.
Entity <addsub_96d2a7e25e> (Architecture <behavior>) compiled.
Entity <delay_d6fa0633b9> compiled.
Entity <delay_d6fa0633b9> (Architecture <behavior>) compiled.
Entity <delay_bab6621619> compiled.
Entity <delay_bab6621619> (Architecture <behavior>) compiled.
Entity <delay_c53de546ea> compiled.
Entity <delay_c53de546ea> (Architecture <behavior>) compiled.
Entity <mux_d99e59b6d4> compiled.
Entity <mux_d99e59b6d4> (Architecture <behavior>) compiled.
Entity <reinterpret_9a13f6a2a0> compiled.
Entity <reinterpret_9a13f6a2a0> (Architecture <behavior>) compiled.
Entity <reinterpret_3f7e3674f6> compiled.
Entity <reinterpret_3f7e3674f6> (Architecture <behavior>) compiled.
Entity <constant_0604807f72> compiled.
Entity <constant_0604807f72> (Architecture <behavior>) compiled.
Entity <relational_b4b277ae0f> compiled.
Entity <relational_b4b277ae0f> (Architecture <behavior>) compiled.
Entity <addsub_4238e1a78a> compiled.
Entity <addsub_4238e1a78a> (Architecture <behavior>) compiled.
Entity <mux_10eb3a1f2d> compiled.
Entity <mux_10eb3a1f2d> (Architecture <behavior>) compiled.
Entity <constant_37567836aa> compiled.
Entity <constant_37567836aa> (Architecture <behavior>) compiled.
Entity <concat_15d98836ad> compiled.
Entity <concat_15d98836ad> (Architecture <behavior>) compiled.
Entity <delay_23f848c85b> compiled.
Entity <delay_23f848c85b> (Architecture <behavior>) compiled.
Entity <delay_3f5b23b538> compiled.
Entity <delay_3f5b23b538> (Architecture <behavior>) compiled.
Entity <delay_9f02caa990> compiled.
Entity <delay_9f02caa990> (Architecture <behavior>) compiled.
Entity <delay_e18fb31a3d> compiled.
Entity <delay_e18fb31a3d> (Architecture <behavior>) compiled.
Entity <delay_b40a532a7c> compiled.
Entity <delay_b40a532a7c> (Architecture <behavior>) compiled.
Entity <delay_d64b27fc5c> compiled.
Entity <delay_d64b27fc5c> (Architecture <behavior>) compiled.
Entity <delay_23d71a76f2> compiled.
Entity <delay_23d71a76f2> (Architecture <behavior>) compiled.
Entity <delay_29899636e8> compiled.
Entity <delay_29899636e8> (Architecture <behavior>) compiled.
Entity <reinterpret_d51df7ac30> compiled.
Entity <reinterpret_d51df7ac30> (Architecture <behavior>) compiled.
Entity <shift_407d711ee5> compiled.
Entity <shift_407d711ee5> (Architecture <behavior>) compiled.
Entity <acc_cnt_entity_b52af162d4> compiled.
Entity <acc_cnt_entity_b52af162d4> (Architecture <structural>) compiled.
Entity <posedge1_entity_d70b7fecd6> compiled.
Entity <posedge1_entity_d70b7fecd6> (Architecture <structural>) compiled.
Entity <acc_cntrl_entity_1d98c79a3b> compiled.
Entity <acc_cntrl_entity_1d98c79a3b> (Architecture <structural>) compiled.
Entity <conv_entity_47444a6b7b> compiled.
Entity <conv_entity_47444a6b7b> (Architecture <structural>) compiled.
Entity <adc_5g_entity_8d8c5a29fa> compiled.
Entity <adc_5g_entity_8d8c5a29fa> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_fe9d761bb1> compiled.
Entity <c_to_ri_entity_fe9d761bb1> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_e0bf40ff62> compiled.
Entity <ri_to_c_entity_e0bf40ff62> (Architecture <structural>) compiled.
Entity <fir_quantize_entity_159d90c3b8> compiled.
Entity <fir_quantize_entity_159d90c3b8> (Architecture <structural>) compiled.
Entity <c_gen_entity_a4fea711a5> compiled.
Entity <c_gen_entity_a4fea711a5> (Architecture <structural>) compiled.
Entity <fir_coef_entity_8b710ddd57> compiled.
Entity <fir_coef_entity_8b710ddd57> (Architecture <structural>) compiled.
Entity <c_to_ri_d_entity_f9c71271a8> compiled.
Entity <c_to_ri_d_entity_f9c71271a8> (Architecture <structural>) compiled.
Entity <mult_add_im_entity_27fd95e9cc> compiled.
Entity <mult_add_im_entity_27fd95e9cc> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_007b667efe> compiled.
Entity <ri_to_c_entity_007b667efe> (Architecture <structural>) compiled.
Entity <tap_delay_entity_8b0b4ca2e5> compiled.
Entity <tap_delay_entity_8b0b4ca2e5> (Architecture <structural>) compiled.
Entity <fir_core_entity_9dfb5ea5d5> compiled.
Entity <fir_core_entity_9dfb5ea5d5> (Architecture <structural>) compiled.
Entity <fir_tap_1_entity_b409832013> compiled.
Entity <fir_tap_1_entity_b409832013> (Architecture <structural>) compiled.
Entity <c_gen_entity_148c3edefd> compiled.
Entity <c_gen_entity_148c3edefd> (Architecture <structural>) compiled.
Entity <fir_coef_entity_8033da333b> compiled.
Entity <fir_coef_entity_8033da333b> (Architecture <structural>) compiled.
Entity <mult_add_im_entity_5625f0db12> compiled.
Entity <mult_add_im_entity_5625f0db12> (Architecture <structural>) compiled.
Entity <fir_core_entity_3b628b72bc> compiled.
Entity <fir_core_entity_3b628b72bc> (Architecture <structural>) compiled.
Entity <fir_tap_2_entity_de2966bf5b> compiled.
Entity <fir_tap_2_entity_de2966bf5b> (Architecture <structural>) compiled.
Entity <c_gen_entity_6b8ad9a4f8> compiled.
Entity <c_gen_entity_6b8ad9a4f8> (Architecture <structural>) compiled.
Entity <fir_coef_entity_5e5fcf201a> compiled.
Entity <fir_coef_entity_5e5fcf201a> (Architecture <structural>) compiled.
Entity <fir_tap_3_entity_1db532ecda> compiled.
Entity <fir_tap_3_entity_1db532ecda> (Architecture <structural>) compiled.
Entity <c_gen_entity_bfed56ba73> compiled.
Entity <c_gen_entity_bfed56ba73> (Architecture <structural>) compiled.
Entity <fir_coef_entity_cd9df4bc76> compiled.
Entity <fir_coef_entity_cd9df4bc76> (Architecture <structural>) compiled.
Entity <fir_tap_4_entity_7c430193f8> compiled.
Entity <fir_tap_4_entity_7c430193f8> (Architecture <structural>) compiled.
Entity <c_gen_entity_33087564cb> compiled.
Entity <c_gen_entity_33087564cb> (Architecture <structural>) compiled.
Entity <fir_coef_entity_74e36d4821> compiled.
Entity <fir_coef_entity_74e36d4821> (Architecture <structural>) compiled.
Entity <fir_tap_5_entity_32d697476e> compiled.
Entity <fir_tap_5_entity_32d697476e> (Architecture <structural>) compiled.
Entity <c_gen_entity_6a3e648c8e> compiled.
Entity <c_gen_entity_6a3e648c8e> (Architecture <structural>) compiled.
Entity <fir_coef_entity_6398eb6f71> compiled.
Entity <fir_coef_entity_6398eb6f71> (Architecture <structural>) compiled.
Entity <fir_core_entity_eb17f90b1c> compiled.
Entity <fir_core_entity_eb17f90b1c> (Architecture <structural>) compiled.
Entity <fir_tap_6_entity_8984997cb1> compiled.
Entity <fir_tap_6_entity_8984997cb1> (Architecture <structural>) compiled.
Entity <fir_1_entity_d77345f031> compiled.
Entity <fir_1_entity_d77345f031> (Architecture <structural>) compiled.
Entity <fir_quantize_entity_0872b1c19f> compiled.
Entity <fir_quantize_entity_0872b1c19f> (Architecture <structural>) compiled.
Entity <fir_coef_entity_fa8d0a6424> compiled.
Entity <fir_coef_entity_fa8d0a6424> (Architecture <structural>) compiled.
Entity <fir_tap_1_entity_b54d787092> compiled.
Entity <fir_tap_1_entity_b54d787092> (Architecture <structural>) compiled.
Entity <fir_core_entity_eb3608837d> compiled.
Entity <fir_core_entity_eb3608837d> (Architecture <structural>) compiled.
Entity <fir_tap_2_entity_001db5d752> compiled.
Entity <fir_tap_2_entity_001db5d752> (Architecture <structural>) compiled.
Entity <fir_4_entity_9067c135e4> compiled.
Entity <fir_4_entity_9067c135e4> (Architecture <structural>) compiled.
Entity <led0_sync_entity_f85f7d5b7c> compiled.
Entity <led0_sync_entity_f85f7d5b7c> (Architecture <structural>) compiled.
Entity <pulse_ext1_entity_4051a15797> compiled.
Entity <pulse_ext1_entity_4051a15797> (Architecture <structural>) compiled.
Entity <bit_reverse_entity_7a73fb4074> compiled.
Entity <bit_reverse_entity_7a73fb4074> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_77af6c8b3b> compiled.
Entity <c_to_ri_entity_77af6c8b3b> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_b3a6a3c041> compiled.
Entity <ri_to_c_entity_b3a6a3c041> (Architecture <structural>) compiled.
Entity <biplex_bitrev0_entity_30ef78a279> compiled.
Entity <biplex_bitrev0_entity_30ef78a279> (Architecture <structural>) compiled.
Entity <quadplex_bitrev_entity_660273096d> compiled.
Entity <quadplex_bitrev_entity_660273096d> (Architecture <structural>) compiled.
Entity <delay_im_entity_5e0a651975> compiled.
Entity <delay_im_entity_5e0a651975> (Architecture <structural>) compiled.
Entity <delay_b_entity_47aee85e44> compiled.
Entity <delay_b_entity_47aee85e44> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_6a76e43a40> compiled.
Entity <biplex_commutator_01_entity_6a76e43a40> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_50a787a430> compiled.
Entity <biplex_commutator_23_entity_50a787a430> (Architecture <structural>) compiled.
Entity <delay_im_entity_1878a3b82b> compiled.
Entity <delay_im_entity_1878a3b82b> (Architecture <structural>) compiled.
Entity <delay_b_entity_54d4e68371> compiled.
Entity <delay_b_entity_54d4e68371> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_2c3cadb7c6> compiled.
Entity <biplex_commutator_ac_entity_2c3cadb7c6> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_24b23ba26e> compiled.
Entity <quadplex_commutator_entity_24b23ba26e> (Architecture <structural>) compiled.
Entity <delay_b_entity_54fc59f010> compiled.
Entity <delay_b_entity_54fc59f010> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_62d41deb8e> compiled.
Entity <biplex_commutator_01_entity_62d41deb8e> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_f2ff46cb20> compiled.
Entity <biplex_commutator_23_entity_f2ff46cb20> (Architecture <structural>) compiled.
Entity <delay_b_entity_fc95f0b354> compiled.
Entity <delay_b_entity_fc95f0b354> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_2ca5bf992f> compiled.
Entity <biplex_commutator_ac_entity_2ca5bf992f> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_262766872e> compiled.
Entity <quadplex_commutator_entity_262766872e> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_cb1e791740> compiled.
Entity <c_to_ri_entity_cb1e791740> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_18e0c52f45> compiled.
Entity <ri_to_c_entity_18e0c52f45> (Architecture <structural>) compiled.
Entity <butterfly0_entity_6f5feb3631> compiled.
Entity <butterfly0_entity_6f5feb3631> (Architecture <structural>) compiled.
Entity <butterfly1_entity_7fd0666490> compiled.
Entity <butterfly1_entity_7fd0666490> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_b676585c3d> compiled.
Entity <c_to_ri_entity_b676585c3d> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_1aa6ecbd54> compiled.
Entity <ri_to_c_entity_1aa6ecbd54> (Architecture <structural>) compiled.
Entity <butterfly2_entity_3774d12e04> compiled.
Entity <butterfly2_entity_3774d12e04> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_857f216018> compiled.
Entity <butterfly3j_entity_857f216018> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_bb1510c086> compiled.
Entity <r4_butterfly_entity_bb1510c086> (Architecture <structural>) compiled.
Entity <r4_dit_stage_1_entity_36070de08f> compiled.
Entity <r4_dit_stage_1_entity_36070de08f> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_e4c3654c70> compiled.
Entity <c_to_ri_entity_e4c3654c70> (Architecture <structural>) compiled.
Entity <delay_im_entity_cc3d63fda2> compiled.
Entity <delay_im_entity_cc3d63fda2> (Architecture <structural>) compiled.
Entity <delay_b_entity_7978f90115> compiled.
Entity <delay_b_entity_7978f90115> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_ded833414d> compiled.
Entity <biplex_commutator_01_entity_ded833414d> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_4c7f6cebf7> compiled.
Entity <biplex_commutator_23_entity_4c7f6cebf7> (Architecture <structural>) compiled.
Entity <delay_im_entity_4893737a70> compiled.
Entity <delay_im_entity_4893737a70> (Architecture <structural>) compiled.
Entity <delay_b_entity_aa403b4208> compiled.
Entity <delay_b_entity_aa403b4208> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_6da9d0762c> compiled.
Entity <biplex_commutator_ac_entity_6da9d0762c> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_faeb218c71> compiled.
Entity <quadplex_commutator_entity_faeb218c71> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_106d69554f> compiled.
Entity <ri_to_c_entity_106d69554f> (Architecture <structural>) compiled.
Entity <butterfly0_entity_e4ab8e7fb8> compiled.
Entity <butterfly0_entity_e4ab8e7fb8> (Architecture <structural>) compiled.
Entity <butterfly1_entity_10e40369d0> compiled.
Entity <butterfly1_entity_10e40369d0> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_8c773e837f> compiled.
Entity <c_to_ri_entity_8c773e837f> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_b2ea3e0c09> compiled.
Entity <ri_to_c_entity_b2ea3e0c09> (Architecture <structural>) compiled.
Entity <butterfly2_entity_3729a34a52> compiled.
Entity <butterfly2_entity_3729a34a52> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_a66adcb4d9> compiled.
Entity <butterfly3j_entity_a66adcb4d9> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_d98f53dda4> compiled.
Entity <r4_butterfly_entity_d98f53dda4> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_f83de36a99> compiled.
Entity <c_to_ri_entity_f83de36a99> (Architecture <structural>) compiled.
Entity <c_to_ri1_entity_7fe674c156> compiled.
Entity <c_to_ri1_entity_7fe674c156> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_bf9c2f4755> compiled.
Entity <ri_to_c_entity_bf9c2f4755> (Architecture <structural>) compiled.
Entity <cmpy1_entity_c4e84ca371> compiled.
Entity <cmpy1_entity_c4e84ca371> (Architecture <structural>) compiled.
Entity <cmpy2_entity_ec95a7d9de> compiled.
Entity <cmpy2_entity_ec95a7d9de> (Architecture <structural>) compiled.
Entity <twiddle_gen1_entity_4cc7338556> compiled.
Entity <twiddle_gen1_entity_4cc7338556> (Architecture <structural>) compiled.
Entity <twiddle_gen2_entity_6e2acf61e4> compiled.
Entity <twiddle_gen2_entity_6e2acf61e4> (Architecture <structural>) compiled.
Entity <twiddle_gen3_entity_7dbf20bc5c> compiled.
Entity <twiddle_gen3_entity_7dbf20bc5c> (Architecture <structural>) compiled.
Entity <r4_twiddle_entity_509aef3b56> compiled.
Entity <r4_twiddle_entity_509aef3b56> (Architecture <structural>) compiled.
Entity <r4_dit_stage_2_entity_1a9931e6f1> compiled.
Entity <r4_dit_stage_2_entity_1a9931e6f1> (Architecture <structural>) compiled.
Entity <delay_b_entity_29100ef262> compiled.
Entity <delay_b_entity_29100ef262> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_04980bcfcc> compiled.
Entity <biplex_commutator_01_entity_04980bcfcc> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_e42bb62919> compiled.
Entity <biplex_commutator_23_entity_e42bb62919> (Architecture <structural>) compiled.
Entity <delay_b_entity_d2b33b9d3c> compiled.
Entity <delay_b_entity_d2b33b9d3c> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_a42560e7f0> compiled.
Entity <biplex_commutator_ac_entity_a42560e7f0> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_5766cb42d0> compiled.
Entity <quadplex_commutator_entity_5766cb42d0> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_4bcfaa67a7> compiled.
Entity <c_to_ri_entity_4bcfaa67a7> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_cd5a03d1c5> compiled.
Entity <ri_to_c_entity_cd5a03d1c5> (Architecture <structural>) compiled.
Entity <butterfly0_entity_7236742b6e> compiled.
Entity <butterfly0_entity_7236742b6e> (Architecture <structural>) compiled.
Entity <butterfly1_entity_a874a48525> compiled.
Entity <butterfly1_entity_a874a48525> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_3b76d00990> compiled.
Entity <c_to_ri_entity_3b76d00990> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_0ba748958a> compiled.
Entity <ri_to_c_entity_0ba748958a> (Architecture <structural>) compiled.
Entity <butterfly2_entity_558f6ef896> compiled.
Entity <butterfly2_entity_558f6ef896> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_ace26e8d1a> compiled.
Entity <butterfly3j_entity_ace26e8d1a> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_da33117be2> compiled.
Entity <r4_butterfly_entity_da33117be2> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_a14e3a0825> compiled.
Entity <c_to_ri_entity_a14e3a0825> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_ac37194b4a> compiled.
Entity <ri_to_c_entity_ac37194b4a> (Architecture <structural>) compiled.
Entity <cmpy1_entity_807c125e96> compiled.
Entity <cmpy1_entity_807c125e96> (Architecture <structural>) compiled.
Entity <cmpy2_entity_d3cec8edee> compiled.
Entity <cmpy2_entity_d3cec8edee> (Architecture <structural>) compiled.
Entity <twiddle_gen1_entity_d8b97c5223> compiled.
Entity <twiddle_gen1_entity_d8b97c5223> (Architecture <structural>) compiled.
Entity <twiddle_gen2_entity_aab55de34e> compiled.
Entity <twiddle_gen2_entity_aab55de34e> (Architecture <structural>) compiled.
Entity <twiddle_gen3_entity_3562354dc2> compiled.
Entity <twiddle_gen3_entity_3562354dc2> (Architecture <structural>) compiled.
Entity <r4_twiddle_entity_3751d89af1> compiled.
Entity <r4_twiddle_entity_3751d89af1> (Architecture <structural>) compiled.
Entity <r4_dit_stage_3_entity_2e339e97dd> compiled.
Entity <r4_dit_stage_3_entity_2e339e97dd> (Architecture <structural>) compiled.
Entity <delay_b_entity_8bec184937> compiled.
Entity <delay_b_entity_8bec184937> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_eaac85949c> compiled.
Entity <biplex_commutator_01_entity_eaac85949c> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_fff0f794e5> compiled.
Entity <biplex_commutator_23_entity_fff0f794e5> (Architecture <structural>) compiled.
Entity <delay_b_entity_9f9ce9fb0d> compiled.
Entity <delay_b_entity_9f9ce9fb0d> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_be619e3591> compiled.
Entity <biplex_commutator_ac_entity_be619e3591> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_e1467df2f4> compiled.
Entity <quadplex_commutator_entity_e1467df2f4> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_57e270bed1> compiled.
Entity <c_to_ri_entity_57e270bed1> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_25be5da4bb> compiled.
Entity <ri_to_c_entity_25be5da4bb> (Architecture <structural>) compiled.
Entity <butterfly0_entity_bb3478fb88> compiled.
Entity <butterfly0_entity_bb3478fb88> (Architecture <structural>) compiled.
Entity <butterfly1_entity_48108caaa1> compiled.
Entity <butterfly1_entity_48108caaa1> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_9e5ab6b1ae> compiled.
Entity <c_to_ri_entity_9e5ab6b1ae> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_e063d0f593> compiled.
Entity <ri_to_c_entity_e063d0f593> (Architecture <structural>) compiled.
Entity <butterfly2_entity_03175731b5> compiled.
Entity <butterfly2_entity_03175731b5> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_bc72a40e93> compiled.
Entity <butterfly3j_entity_bc72a40e93> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_0ab8bacc2c> compiled.
Entity <r4_butterfly_entity_0ab8bacc2c> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_b773420e76> compiled.
Entity <c_to_ri_entity_b773420e76> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_37144ab30f> compiled.
Entity <ri_to_c_entity_37144ab30f> (Architecture <structural>) compiled.
Entity <cmpy1_entity_f1024babbe> compiled.
Entity <cmpy1_entity_f1024babbe> (Architecture <structural>) compiled.
Entity <cmpy2_entity_0fb3561415> compiled.
Entity <cmpy2_entity_0fb3561415> (Architecture <structural>) compiled.
Entity <twiddle_gen1_entity_3a83a45804> compiled.
Entity <twiddle_gen1_entity_3a83a45804> (Architecture <structural>) compiled.
Entity <twiddle_gen2_entity_25e549652a> compiled.
Entity <twiddle_gen2_entity_25e549652a> (Architecture <structural>) compiled.
Entity <twiddle_gen3_entity_af5898bf4e> compiled.
Entity <twiddle_gen3_entity_af5898bf4e> (Architecture <structural>) compiled.
Entity <r4_twiddle_entity_f1f6e73f6c> compiled.
Entity <r4_twiddle_entity_f1f6e73f6c> (Architecture <structural>) compiled.
Entity <r4_dit_stage_4_entity_fc2110268b> compiled.
Entity <r4_dit_stage_4_entity_fc2110268b> (Architecture <structural>) compiled.
Entity <delay_b_entity_333926c402> compiled.
Entity <delay_b_entity_333926c402> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_aa2e066db0> compiled.
Entity <biplex_commutator_01_entity_aa2e066db0> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_4f62580056> compiled.
Entity <biplex_commutator_23_entity_4f62580056> (Architecture <structural>) compiled.
Entity <delay_b_entity_38482719d8> compiled.
Entity <delay_b_entity_38482719d8> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_378fd9341a> compiled.
Entity <biplex_commutator_ac_entity_378fd9341a> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_d78550bc5d> compiled.
Entity <quadplex_commutator_entity_d78550bc5d> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_1bbe6e78b8> compiled.
Entity <c_to_ri_entity_1bbe6e78b8> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_cedf3c063c> compiled.
Entity <ri_to_c_entity_cedf3c063c> (Architecture <structural>) compiled.
Entity <butterfly0_entity_933d7106fd> compiled.
Entity <butterfly0_entity_933d7106fd> (Architecture <structural>) compiled.
Entity <butterfly1_entity_0243493c71> compiled.
Entity <butterfly1_entity_0243493c71> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_c19f9d131d> compiled.
Entity <c_to_ri_entity_c19f9d131d> (Architecture <structural>) compiled.
Entity <butterfly2_entity_0ba5dcbedc> compiled.
Entity <butterfly2_entity_0ba5dcbedc> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_2af76feb3d> compiled.
Entity <butterfly3j_entity_2af76feb3d> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_26888c8657> compiled.
Entity <r4_butterfly_entity_26888c8657> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_d18766a8ff> compiled.
Entity <c_to_ri_entity_d18766a8ff> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_8c65311040> compiled.
Entity <ri_to_c_entity_8c65311040> (Architecture <structural>) compiled.
Entity <cmpy1_entity_26dbc807fe> compiled.
Entity <cmpy1_entity_26dbc807fe> (Architecture <structural>) compiled.
Entity <cmpy2_entity_723418a7ae> compiled.
Entity <cmpy2_entity_723418a7ae> (Architecture <structural>) compiled.
Entity <twiddle_gen1_entity_2f4e4017fc> compiled.
Entity <twiddle_gen1_entity_2f4e4017fc> (Architecture <structural>) compiled.
Entity <twiddle_gen2_entity_bd86017793> compiled.
Entity <twiddle_gen2_entity_bd86017793> (Architecture <structural>) compiled.
Entity <twiddle_gen3_entity_ff724eec4e> compiled.
Entity <twiddle_gen3_entity_ff724eec4e> (Architecture <structural>) compiled.
Entity <r4_twiddle_entity_a297e404cd> compiled.
Entity <r4_twiddle_entity_a297e404cd> (Architecture <structural>) compiled.
Entity <r4_dit_stage_5_entity_cf41b9127c> compiled.
Entity <r4_dit_stage_5_entity_cf41b9127c> (Architecture <structural>) compiled.
Entity <r4_dit_fft_entity_bb20d3c530> compiled.
Entity <r4_dit_fft_entity_bb20d3c530> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_e2ce2ec87a> compiled.
Entity <c_to_ri_entity_e2ce2ec87a> (Architecture <structural>) compiled.
Entity <r4_power19_1_entity_4d56d1ab0b> compiled.
Entity <r4_power19_1_entity_4d56d1ab0b> (Architecture <structural>) compiled.
Entity <addr_entity_1e1f5ffa13> compiled.
Entity <addr_entity_1e1f5ffa13> (Architecture <structural>) compiled.
Entity <bram_lsb_entity_fbf1ca35c2> compiled.
Entity <bram_lsb_entity_fbf1ca35c2> (Architecture <structural>) compiled.
Entity <freeze_cntr_entity_c486df284c> compiled.
Entity <freeze_cntr_entity_c486df284c> (Architecture <structural>) compiled.
Entity <snap_adc_entity_4bfcd7107d> compiled.
Entity <snap_adc_entity_4bfcd7107d> (Architecture <structural>) compiled.
Entity <addr_entity_32c83c5028> compiled.
Entity <addr_entity_32c83c5028> (Architecture <structural>) compiled.
Entity <bram_entity_ef33986178> compiled.
Entity <bram_entity_ef33986178> (Architecture <structural>) compiled.
Entity <freeze_cntr_entity_b4db19b16d> compiled.
Entity <freeze_cntr_entity_b4db19b16d> (Architecture <structural>) compiled.
Entity <snap_vacc0_entity_f1b6ff57cb> compiled.
Entity <snap_vacc0_entity_f1b6ff57cb> (Architecture <structural>) compiled.
Entity <snap_vacc1_entity_a816baf518> compiled.
Entity <snap_vacc1_entity_a816baf518> (Architecture <structural>) compiled.
Entity <snap_vacc2_entity_c2f47281df> compiled.
Entity <snap_vacc2_entity_c2f47281df> (Architecture <structural>) compiled.
Entity <snap_vacc3_entity_74596c5e24> compiled.
Entity <snap_vacc3_entity_74596c5e24> (Architecture <structural>) compiled.
Entity <delay_bram_entity_a2954a84b5> compiled.
Entity <delay_bram_entity_a2954a84b5> (Architecture <structural>) compiled.
Entity <pulse_ext_entity_0ff64cdd38> compiled.
Entity <pulse_ext_entity_0ff64cdd38> (Architecture <structural>) compiled.
Entity <vacc0_entity_ff1ce515bb> compiled.
Entity <vacc0_entity_ff1ce515bb> (Architecture <structural>) compiled.
Entity <r4_5g_specv5> compiled.
Entity <r4_5g_specv5> (Architecture <structural>) compiled.
Compiling vhdl file "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5_cw.vhd" in Library work.
Entity <xlclkprobe> compiled.
Entity <xlclkprobe> (Architecture <behavior>) compiled.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver> compiled.
Entity <default_clock_driver> (Architecture <structural>) compiled.
Entity <r4_5g_specv5_cw> compiled.
Entity <r4_5g_specv5_cw> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <r4_5g_specv5_cw> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclkprobe> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <default_clock_driver> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_5g_specv5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclockdriver> in library <work> (architecture <behavior>) with generics.
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0

Analyzing hierarchy for entity <acc_cnt_entity_b52af162d4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_487c95d8131ef26d"
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <acc_cntrl_entity_1d98c79a3b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adc_5g_entity_8d8c5a29fa> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_15d98836ad> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_23f848c85b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_3f5b23b538> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_9f02caa990> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_e18fb31a3d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_b40a532a7c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_d64b27fc5c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_23d71a76f2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_29899636e8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <fir_1_entity_d77345f031> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_4_entity_9067c135e4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <led0_sync_entity_f85f7d5b7c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <posedge1_entity_d70b7fecd6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pulse_ext1_entity_4051a15797> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_fft_entity_bb20d3c530> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_power19_1_entity_4d56d1ab0b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_d51df7ac30> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <shift_407d711ee5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 25
	new_msb = 25
	x_width = 27
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <snap_adc_entity_4bfcd7107d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <snap_vacc0_entity_f1b6ff57cb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <snap_vacc1_entity_a816baf518> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <snap_vacc2_entity_c2f47281df> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <snap_vacc3_entity_74596c5e24> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_f8c7b661c01eeb1d"
	op_arith = 1
	op_width = 27

Analyzing hierarchy for entity <vacc0_entity_ff1ce515bb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <counter_044fafc0c4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_672d2b8d1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <relational_8782e16b67> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <shift_657b5342cc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <conv_entity_47444a6b7b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_quantize_entity_159d90c3b8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_1_entity_b409832013> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_2_entity_de2966bf5b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_3_entity_1db532ecda> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_4_entity_7c430193f8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_5_entity_32d697476e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_6_entity_8984997cb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_quantize_entity_0872b1c19f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_1_entity_b54d787092> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_2_entity_001db5d752> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_2ae71e3b73> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_092422ed79c7db12"
	op_arith = 1
	op_width = 25

Analyzing hierarchy for entity <posedge1_entity_d70b7fecd6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <relational_487ac75be9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <quadplex_bitrev_entity_660273096d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_24b23ba26e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_stage_1_entity_36070de08f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_stage_2_entity_1a9931e6f1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_stage_3_entity_2e339e97dd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_stage_4_entity_fc2110268b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_stage_5_entity_cf41b9127c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_e2ce2ec87a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 16
	a_width = 19
	b_arith = 2
	b_bin_pt = 16
	b_width = 19
	c_a_type = 0
	c_a_width = 19
	c_b_type = 0
	c_b_width = 19
	c_baat = 19
	c_output_width = 38
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_36b8f4cb731cc5b3"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 32
	p_width = 38
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <addsub_96d2a7e25e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addr_entity_1e1f5ffa13> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bram_lsb_entity_fbf1ca35c2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_d6fa0633b9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_bab6621619> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_c53de546ea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 63
	x_width = 64
	y_width = 32

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 31
	x_width = 64
	y_width = 32

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <freeze_cntr_entity_c486df284c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_d99e59b6d4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 13
	init_value = "0000000000000"

Analyzing hierarchy for entity <reinterpret_9a13f6a2a0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <addr_entity_32c83c5028> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bram_entity_ef33986178> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <freeze_cntr_entity_b4db19b16d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 10
	init_value = "0000000000"

Analyzing hierarchy for entity <reinterpret_3f7e3674f6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_4238e1a78a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_bram_entity_a2954a84b5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_10eb3a1f2d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pulse_ext_entity_0ff64cdd38> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_37567836aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <concat_83e473517e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e2b989a05e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4389dc89bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 6
	x_width = 8
	y_width = 7

Analyzing hierarchy for entity <c_to_ri_entity_fe9d761bb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 7
	dout_width = 9
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <ri_to_c_entity_e0bf40ff62> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_8b710ddd57> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_core_entity_9dfb5ea5d5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_8033da333b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_core_entity_3b628b72bc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_5e5fcf201a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_cd9df4bc76> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_74e36d4821> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_6398eb6f71> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_core_entity_eb17f90b1c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <fir_coef_entity_fa8d0a6424> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_quantize_entity_0872b1c19f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_core_entity_eb3608837d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <biplex_bitrev0_entity_30ef78a279> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_01_entity_6a76e43a40> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_50a787a430> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_2c3cadb7c6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_262766872e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_bb1510c086> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_faeb218c71> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_d98f53dda4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_twiddle_entity_509aef3b56> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_5766cb42d0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_da33117be2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_twiddle_entity_3751d89af1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_e1467df2f4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_0ab8bacc2c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_twiddle_entity_f1f6e73f6c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_d78550bc5d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_26888c8657> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_twiddle_entity_a297e404cd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_63700884f5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 18
	x_width = 38
	y_width = 19

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 19
	new_msb = 37
	x_width = 38
	y_width = 19

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 13
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 13
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_6ddb97ef480a3f10"
	op_arith = 1
	op_width = 14

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 12
	x_width = 14
	y_width = 13

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 13
	new_msb = 13
	x_width = 14
	y_width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000"
	latency = 1
	width = 13

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_ed17144209261f47"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 11
	y_width = 10

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 10
	x_width = 11
	y_width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000"
	latency = 1
	width = 10

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1019
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 32
	core_name0 = "bmg_24_vx5_6f3d016421754f60"
	latency = 1

Analyzing hierarchy for entity <constant_0604807f72> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <posedge1_entity_d70b7fecd6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <relational_b4b277ae0f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <reinterpret_ea71bb555c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 16
	x_width = 34
	y_width = 17

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 33
	x_width = 34
	y_width = 17

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 7
	new_width = 9
	old_arith = 2
	old_bin_pt = 15
	old_width = 17
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <concat_f2f6490a28> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_de38ef9df5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_gen_entity_a4fea711a5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 8

Analyzing hierarchy for entity <c_to_ri_d_entity_f9c71271a8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 17
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 8

Analyzing hierarchy for entity <mult_add_im_entity_27fd95e9cc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c_entity_007b667efe> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <tap_delay_entity_8b0b4ca2e5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_gen_entity_148c3edefd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 34

Analyzing hierarchy for entity <c_to_ri_entity_fe9d761bb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 17
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 8

Analyzing hierarchy for entity <mult_add_im_entity_5625f0db12> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <c_gen_entity_6b8ad9a4f8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_gen_entity_bfed56ba73> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_gen_entity_33087564cb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_gen_entity_6a3e648c8e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <bit_reverse_entity_7a73fb4074> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_77af6c8b3b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_01e34ae12479a5e1"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <counter_2943023fcf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 38

Analyzing hierarchy for entity <mux_7f6b7da686> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 19
	core_name0 = "bmg_24_vx5_cd3584ee10cade7e"
	latency = 1

Analyzing hierarchy for entity <reinterpret_4389dc89bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_53c93d0689> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c_entity_b3a6a3c041> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_1c25d2b550c5fffc"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <delay_b_entity_47aee85e44> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_79b7e15c26> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 257
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 513
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_54d4e68371> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <biplex_commutator_01_entity_62d41deb8e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_f2ff46cb20> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_2ca5bf992f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_6f5feb3631> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_entity_7fd0666490> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_3774d12e04> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_857f216018> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_01_entity_ded833414d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_4c7f6cebf7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_6da9d0762c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_e4ab8e7fb8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_entity_10e40369d0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_3729a34a52> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_a66adcb4d9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy1_entity_c4e84ca371> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy2_entity_ec95a7d9de> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 22

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <twiddle_gen1_entity_4cc7338556> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen2_entity_6e2acf61e4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen3_entity_7dbf20bc5c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_01_entity_04980bcfcc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_e42bb62919> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_a42560e7f0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_7236742b6e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_entity_a874a48525> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_558f6ef896> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_ace26e8d1a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy1_entity_807c125e96> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy2_entity_d3cec8edee> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 26

Analyzing hierarchy for entity <twiddle_gen1_entity_d8b97c5223> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen2_entity_aab55de34e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen3_entity_3562354dc2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_01_entity_eaac85949c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_fff0f794e5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_be619e3591> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_bb3478fb88> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_entity_48108caaa1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_03175731b5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_bc72a40e93> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy1_entity_f1024babbe> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy2_entity_0fb3561415> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 30

Analyzing hierarchy for entity <twiddle_gen1_entity_3a83a45804> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen2_entity_25e549652a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen3_entity_af5898bf4e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_01_entity_aa2e066db0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_4f62580056> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_378fd9341a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_933d7106fd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_entity_0243493c71> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_0ba5dcbedc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_2af76feb3d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy1_entity_26dbc807fe> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy2_entity_723418a7ae> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen1_entity_2f4e4017fc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen2_entity_bd86017793> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen3_entity_ff724eec4e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 13
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 13
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000"
	width = 13

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000"
	width = 10

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 11

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 9

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 10
	y_width = 10

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1023
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 0
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_916edb207080a9d0"
	latency = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 8
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 8
	y_width = 8

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 15
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 17
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 8

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 7
	a_width = 8
	b_arith = 2
	b_bin_pt = 8
	b_width = 9
	c_a_type = 0
	c_a_width = 8
	c_b_type = 0
	c_b_width = 9
	c_baat = 8
	c_output_width = 17
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_2f77ace24e40581e"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 15
	p_width = 17
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <concat_25b7e1d1f5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_573890e1c0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 8
	core_name0 = "bmg_24_vx5_b3a285035a3712ee"
	latency = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1022
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_17f5cef47a567d97"
	latency = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 34

Analyzing hierarchy for entity <reinterpret_ea71bb555c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 16
	x_width = 34
	y_width = 17

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 33
	x_width = 34
	y_width = 17

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 15
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 17
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 8

Analyzing hierarchy for entity <addsub_bfd97cd167> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 17

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_22468d6827fd0e85"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_2c89c45c28fef7b6"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_7bc1e03f2e4955ca"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_8259598782c619da"
	latency = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <concat_7673b9b993> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_63700884f5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 18
	x_width = 38
	y_width = 19

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 19
	new_msb = 37
	x_width = 38
	y_width = 19

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 38

Analyzing hierarchy for entity <concat_5a12f8f9be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_bc4405cd1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_77af6c8b3b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_im_entity_5e0a651975> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c_entity_b3a6a3c041> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 257
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 513
	width = 1

Analyzing hierarchy for entity <delay_im_entity_1878a3b82b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_1c25d2b550c5fffc"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <delay_b_entity_54fc59f010> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_181e58d842> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 257
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 513
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_fc95f0b354> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <addsub_793ae25d23> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_cb1e791740> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 10
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 10
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_18e0c52f45> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_6d627f2811> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_3700bc31ba> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_74b65e93f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_b676585c3d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 11
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 11
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_1aa6ecbd54> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_1a387a5a22> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_89c5949a28> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_722dc5ef3883365e"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <delay_b_entity_7978f90115> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_c83be1b493> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 65
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_01e34ae12479a5e1"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 129
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_aa403b4208> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_470ffe01d4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_e4c3654c70> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 12
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 12
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_106d69554f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_38e99696aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_388a97573b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_ed74d532a0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_8c773e837f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_b2ea3e0c09> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_d11c4b5145> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f11535f968> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_d661929060> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri1_entity_7fe674c156> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_f83de36a99> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 10
	dout_width = 11
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 22

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 10
	a_width = 11
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 11
	c_b_type = 0
	c_b_width = 9
	c_baat = 11
	c_output_width = 20
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_b0c844385805a270"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <ri_to_c_entity_bf9c2f4755> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_c8df442ec4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_6dd6aca36b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_21a1218bfe> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 10
	a_width = 12
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 12
	c_b_type = 0
	c_b_width = 10
	c_baat = 12
	c_output_width = 22
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_c90585d1a7e9d3a6"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <addsub_bd2bd198b1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 7
	x_width = 8
	y_width = 2

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_3b5827b9b9c34c2c"
	latency = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_6ab87bec3a8932d3"
	latency = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_af86f8a7a0de7d76"
	latency = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <delay_b_entity_29100ef262> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_0eccfc7565> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 17
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_fe346e03af2452eb"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 33
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_d2b33b9d3c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1

Analyzing hierarchy for entity <addsub_4a1b074932> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_4bcfaa67a7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 14
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_cd5a03d1c5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_a1339d14c7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f3687289ea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <addsub_79dc8835bc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_3b76d00990> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 15
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 15
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_0ba748958a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_11a6418200> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f4e99698eb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_c0d1d84d6b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_a14e3a0825> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 20
	dout_arith = 2
	dout_bin_pt = 12
	dout_width = 13
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 26

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 12
	a_width = 13
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 13
	c_b_type = 0
	c_b_width = 9
	c_baat = 13
	c_output_width = 22
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_845caa9bc89072e0"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 19
	p_width = 20
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <ri_to_c_entity_ac37194b4a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_a9cdc93774> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_370c0f2c47> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_5777994232> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 12
	a_width = 14
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 14
	c_b_type = 0
	c_b_width = 10
	c_baat = 14
	c_output_width = 24
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_35568d5aa6a70475"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 19
	p_width = 20
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 26

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 7
	x_width = 8
	y_width = 4

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_efe4f2e28a6a56b5"
	latency = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_47bf930170fd8e60"
	latency = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_27954da46fb8f5d8"
	latency = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_924a7f7132ea4004"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <delay_b_entity_8bec184937> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_458eaa1690> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_833a35886d0c544c"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 9
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_9f9ce9fb0d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <addsub_e8bb7c4e8b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_57e270bed1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 16
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_25be5da4bb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_fa7c2ab9f6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_81ed09e952> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_14b004d38d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_9e5ab6b1ae> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 17
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_e063d0f593> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_b42effccbc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_5d0bd43700> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_24b2bc78a0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_b773420e76> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 21
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 14
	dout_width = 15
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 30

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 14
	a_width = 15
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 15
	c_b_type = 0
	c_b_width = 9
	c_baat = 15
	c_output_width = 24
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_9a2572cfdd818f42"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 21
	p_width = 22
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <ri_to_c_entity_37144ab30f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_c7058621d7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_977ed7b8a2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_0f2f4c67a4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 14
	a_width = 16
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 16
	c_b_type = 0
	c_b_width = 10
	c_baat = 16
	c_output_width = 26
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_e96fd0f2d7a7d0c5"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 21
	p_width = 22
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 30

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 7
	x_width = 8
	y_width = 6

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_e356d8b9149f54d5"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_c5c136a08dd56dbc"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_9d8577c93c4baa0d"
	latency = 1

Analyzing hierarchy for entity <counter_9b03e3d644> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_b_entity_333926c402> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_22ce705a06> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_76ea00975735b561"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_38482719d8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <addsub_ed5d62a19c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_1bbe6e78b8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 18
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_cedf3c063c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_1768584a8d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_cc9a7f7bbc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f10bd79bfe> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_c19f9d131d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 19
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <scale_9f61027ba4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f5776ffb7e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_555b5d0c45> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_d18766a8ff> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 23
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 16
	dout_width = 17
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 34

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 16
	a_width = 17
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 17
	c_b_type = 0
	c_b_width = 9
	c_baat = 17
	c_output_width = 26
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_db7246963acedc92"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 23
	p_width = 24
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <ri_to_c_entity_8c65311040> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_a90e22f5f3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_0b3c6c31ef> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_50f49c147d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 16
	a_width = 18
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 10
	c_baat = 18
	c_output_width = 28
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_34b4d3fe22ca9845"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 23
	p_width = 24
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_462f2ec6a7a3f012"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_cee1e5321fc14302"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_2c49e6ef11a51d10"
	latency = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 11

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 34

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 8

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 17

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 38

Analyzing hierarchy for entity <reinterpret_63700884f5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 18
	x_width = 38
	y_width = 19

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 19
	new_msb = 37
	x_width = 38
	y_width = 19

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 19
	core_name0 = "bmg_24_vx5_cd3584ee10cade7e"
	latency = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 254
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_01e34ae12479a5e1"
	count_limited = 1
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <concat_5a12f8f9be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_bc4405cd1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 17
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 19
	core_name0 = "bmg_24_vx5_941504d2ced01311"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 510
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1c25d2b550c5fffc"
	count_limited = 1
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_b56a7cdaabc490ac"
	latency = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 257
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 513
	width = 1

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_24_vx5_0206823b131149d8"
	latency = 1

Analyzing hierarchy for entity <reinterpret_ceef4fc23d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 8
	x_width = 18
	y_width = 9

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 17
	x_width = 18
	y_width = 9

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 10
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_9d608cd669> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_e2e786e1ed> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_a5a2f0dd62> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 20
	y_width = 10

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 19
	x_width = 20
	y_width = 10

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 11
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_a9f0cfc482> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d517af3309> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_im_entity_cc3d63fda2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c_entity_1aa6ecbd54> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 65
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 129
	width = 1

Analyzing hierarchy for entity <delay_im_entity_4893737a70> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_41416f6188> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 10
	x_width = 22
	y_width = 11

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 11
	new_msb = 21
	x_width = 22
	y_width = 11

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 12
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 12
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_6188124172> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_a106f99236> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_8f5500aea5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 11
	x_width = 24
	y_width = 12

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 12
	new_msb = 23
	x_width = 24
	y_width = 12

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 13
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_4720648850> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_18554b6b75> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 10
	new_width = 11
	old_arith = 2
	old_bin_pt = 17
	old_width = 18
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 16
	reg_retiming = 0
	width = 26

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 17
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 33
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 32
	reg_retiming = 0
	width = 26

Analyzing hierarchy for entity <reinterpret_33580846c4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 12
	x_width = 26
	y_width = 13

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 13
	new_msb = 25
	x_width = 26
	y_width = 13

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 14
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_e5ffcbc394> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_eb72d4ea08> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <reinterpret_445612bb74> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 13
	x_width = 28
	y_width = 14

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 14
	new_msb = 27
	x_width = 28
	y_width = 14

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 15
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 15
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_22467883b2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_0d1490be80> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 12
	new_width = 13
	old_arith = 2
	old_bin_pt = 19
	old_width = 20
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 26

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 30

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 1

Analyzing hierarchy for entity <reinterpret_c2430bbd90> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 14
	x_width = 30
	y_width = 15

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 15
	new_msb = 29
	x_width = 30
	y_width = 15

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_a369e00c6b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_7025463ea8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_151459306d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 32
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 31
	x_width = 32
	y_width = 16

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 17
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_25b7e1d1f5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_573890e1c0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 14
	new_width = 15
	old_arith = 2
	old_bin_pt = 21
	old_width = 22
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 30

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 30

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 34

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 34

Analyzing hierarchy for entity <reinterpret_ea71bb555c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 16
	x_width = 34
	y_width = 17

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 33
	x_width = 34
	y_width = 17

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 18
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 19
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 16
	new_width = 17
	old_arith = 2
	old_bin_pt = 23
	old_width = 24
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 34

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 17

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 17
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 11
	core_name0 = "bmg_24_vx5_94232660d90f6688"
	latency = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 62
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_fe346e03af2452eb"
	count_limited = 1
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <concat_a9f0cfc482> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d517af3309> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 14
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 1

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 11
	core_name0 = "bmg_24_vx5_491b66ad487fb1cf"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 126
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_722dc5ef3883365e"
	count_limited = 1
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 20

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 13

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 11

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 22

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 16
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 16
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 32
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 15

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 26

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 30

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 24

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 17

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 30

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 34

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 34

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 26

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 34

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 20

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 13

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 11

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 16
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 17
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 15
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 15

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 30

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 24

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 17

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 34

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 34

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <r4_5g_specv5_cw> in library <work> (Architecture <structural>).
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x416>.
    Set property "syn_keep = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5_cw.vhd" line 619: Unconnected output port 'fakeOutForXst' of component 'xlclkprobe'.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "optimize_primitives = FALSE" for instance <persistentdff_inst> in unit <r4_5g_specv5_cw>.
    Set property "syn_black_box = TRUE" for instance <persistentdff_inst> in unit <r4_5g_specv5_cw>.
    Set property "syn_noprune = TRUE" for instance <persistentdff_inst> in unit <r4_5g_specv5_cw>.
Entity <r4_5g_specv5_cw> analyzed. Unit <r4_5g_specv5_cw> generated.

Analyzing Entity <xlclkprobe> in library <work> (Architecture <behavior>).
Entity <xlclkprobe> analyzed. Unit <xlclkprobe> generated.

Analyzing Entity <default_clock_driver> in library <work> (Architecture <structural>).
    Set property "syn_noprune = TRUE" for unit <default_clock_driver>.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5_cw.vhd" line 393: Unconnected output port 'clr' of component 'xlclockdriver'.
Entity <default_clock_driver> analyzed. Unit <default_clock_driver> generated.

Analyzing generic Entity <xlclockdriver> in library <work> (Architecture <behavior>).
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing Entity <r4_5g_specv5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 38410: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 38410: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 38410: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 39258: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 39258: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 39258: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 39273: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 39273: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 39273: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <r4_5g_specv5> analyzed. Unit <r4_5g_specv5> generated.

Analyzing Entity <acc_cnt_entity_b52af162d4> in library <work> (Architecture <structural>).
Entity <acc_cnt_entity_b52af162d4> analyzed. Unit <acc_cnt_entity_b52af162d4> generated.

Analyzing generic Entity <xlconvert.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.1> analyzed. Unit <xlconvert.1> generated.

Analyzing generic Entity <convert_func_call.1> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.1> analyzed. Unit <convert_func_call.1> generated.

Analyzing generic Entity <xlcounter_free.1> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_487c95d8131ef26d"
	op_arith = 1
	op_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlcounter_free.1>.
Entity <xlcounter_free.1> analyzed. Unit <xlcounter_free.1> generated.

Analyzing Entity <acc_cntrl_entity_1d98c79a3b> in library <work> (Architecture <structural>).
Entity <acc_cntrl_entity_1d98c79a3b> analyzed. Unit <acc_cntrl_entity_1d98c79a3b> generated.

Analyzing Entity <counter_044fafc0c4> in library <work> (Architecture <behavior>).
Entity <counter_044fafc0c4> analyzed. Unit <counter_044fafc0c4> generated.

Analyzing Entity <delay_672d2b8d1e> in library <work> (Architecture <behavior>).
Entity <delay_672d2b8d1e> analyzed. Unit <delay_672d2b8d1e> generated.

Analyzing Entity <logical_aacf6e1b0e> in library <work> (Architecture <behavior>).
Entity <logical_aacf6e1b0e> analyzed. Unit <logical_aacf6e1b0e> generated.

Analyzing generic Entity <xlregister.1> in library <work> (Architecture <behavior>).
	d_width = 1
	init_value = "0"
Entity <xlregister.1> analyzed. Unit <xlregister.1> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing Entity <relational_8782e16b67> in library <work> (Architecture <behavior>).
Entity <relational_8782e16b67> analyzed. Unit <relational_8782e16b67> generated.

Analyzing Entity <shift_657b5342cc> in library <work> (Architecture <behavior>).
Entity <shift_657b5342cc> analyzed. Unit <shift_657b5342cc> generated.

Analyzing Entity <adc_5g_entity_8d8c5a29fa> in library <work> (Architecture <structural>).
Entity <adc_5g_entity_8d8c5a29fa> analyzed. Unit <adc_5g_entity_8d8c5a29fa> generated.

Analyzing Entity <conv_entity_47444a6b7b> in library <work> (Architecture <structural>).
Entity <conv_entity_47444a6b7b> analyzed. Unit <conv_entity_47444a6b7b> generated.

Analyzing Entity <concat_83e473517e> in library <work> (Architecture <behavior>).
Entity <concat_83e473517e> analyzed. Unit <concat_83e473517e> generated.

Analyzing Entity <inverter_e2b989a05e> in library <work> (Architecture <behavior>).
Entity <inverter_e2b989a05e> analyzed. Unit <inverter_e2b989a05e> generated.

Analyzing Entity <reinterpret_4389dc89bf> in library <work> (Architecture <behavior>).
Entity <reinterpret_4389dc89bf> analyzed. Unit <reinterpret_4389dc89bf> generated.

Analyzing generic Entity <xlslice.7> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1
Entity <xlslice.7> analyzed. Unit <xlslice.7> generated.

Analyzing generic Entity <xlslice.8> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 6
	x_width = 8
	y_width = 7
Entity <xlslice.8> analyzed. Unit <xlslice.8> generated.

Analyzing Entity <concat_15d98836ad> in library <work> (Architecture <behavior>).
Entity <concat_15d98836ad> analyzed. Unit <concat_15d98836ad> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing Entity <delay_23f848c85b> in library <work> (Architecture <behavior>).
Entity <delay_23f848c85b> analyzed. Unit <delay_23f848c85b> generated.

Analyzing Entity <delay_3f5b23b538> in library <work> (Architecture <behavior>).
Entity <delay_3f5b23b538> analyzed. Unit <delay_3f5b23b538> generated.

Analyzing Entity <delay_9f02caa990> in library <work> (Architecture <behavior>).
Entity <delay_9f02caa990> analyzed. Unit <delay_9f02caa990> generated.

Analyzing Entity <delay_e18fb31a3d> in library <work> (Architecture <behavior>).
Entity <delay_e18fb31a3d> analyzed. Unit <delay_e18fb31a3d> generated.

Analyzing Entity <delay_b40a532a7c> in library <work> (Architecture <behavior>).
Entity <delay_b40a532a7c> analyzed. Unit <delay_b40a532a7c> generated.

Analyzing Entity <delay_d64b27fc5c> in library <work> (Architecture <behavior>).
Entity <delay_d64b27fc5c> analyzed. Unit <delay_d64b27fc5c> generated.

Analyzing Entity <delay_23d71a76f2> in library <work> (Architecture <behavior>).
Entity <delay_23d71a76f2> analyzed. Unit <delay_23d71a76f2> generated.

Analyzing Entity <delay_29899636e8> in library <work> (Architecture <behavior>).
Entity <delay_29899636e8> analyzed. Unit <delay_29899636e8> generated.

Analyzing Entity <fir_1_entity_d77345f031> in library <work> (Architecture <structural>).
Entity <fir_1_entity_d77345f031> analyzed. Unit <fir_1_entity_d77345f031> generated.

Analyzing Entity <fir_quantize_entity_159d90c3b8> in library <work> (Architecture <structural>).
Entity <fir_quantize_entity_159d90c3b8> analyzed. Unit <fir_quantize_entity_159d90c3b8> generated.

Analyzing Entity <c_to_ri_entity_fe9d761bb1> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_fe9d761bb1> analyzed. Unit <c_to_ri_entity_fe9d761bb1> generated.

Analyzing Entity <reinterpret_ea71bb555c> in library <work> (Architecture <behavior>).
Entity <reinterpret_ea71bb555c> analyzed. Unit <reinterpret_ea71bb555c> generated.

Analyzing generic Entity <xlslice.15> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 16
	x_width = 34
	y_width = 17
Entity <xlslice.15> analyzed. Unit <xlslice.15> generated.

Analyzing generic Entity <xlslice.16> in library <work> (Architecture <behavior>).
	new_lsb = 17
	new_msb = 33
	x_width = 34
	y_width = 17
Entity <xlslice.16> analyzed. Unit <xlslice.16> generated.

Analyzing generic Entity <xlconvert_pipeline.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 7
	dout_width = 9
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.1> analyzed. Unit <xlconvert_pipeline.1> generated.

Analyzing generic Entity <convert_pipeline.1> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 7
	new_width = 9
	old_arith = 2
	old_bin_pt = 15
	old_width = 17
	overflow = 1
	quantization = 3
Entity <convert_pipeline.1> analyzed. Unit <convert_pipeline.1> generated.

Analyzing generic Entity <synth_reg.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 19
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 19
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing generic Entity <synth_reg.4> in library <work> (Architecture <structural>).
	latency = 1
	width = 11
Entity <synth_reg.4> analyzed. Unit <synth_reg.4> generated.

Analyzing generic Entity <srl17e.4> in library <work> (Architecture <structural>).
	latency = 1
	width = 11
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.4> analyzed. Unit <srl17e.4> generated.

Analyzing generic Entity <synth_reg.5> in library <work> (Architecture <structural>).
	latency = 1
	width = 9
Entity <synth_reg.5> analyzed. Unit <synth_reg.5> generated.

Analyzing generic Entity <srl17e.5> in library <work> (Architecture <structural>).
	latency = 1
	width = 9
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.5> analyzed. Unit <srl17e.5> generated.

Analyzing Entity <ri_to_c_entity_e0bf40ff62> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_e0bf40ff62> analyzed. Unit <ri_to_c_entity_e0bf40ff62> generated.

Analyzing Entity <concat_f2f6490a28> in library <work> (Architecture <behavior>).
Entity <concat_f2f6490a28> analyzed. Unit <concat_f2f6490a28> generated.

Analyzing Entity <reinterpret_de38ef9df5> in library <work> (Architecture <behavior>).
Entity <reinterpret_de38ef9df5> analyzed. Unit <reinterpret_de38ef9df5> generated.

Analyzing Entity <fir_tap_1_entity_b409832013> in library <work> (Architecture <structural>).
Entity <fir_tap_1_entity_b409832013> analyzed. Unit <fir_tap_1_entity_b409832013> generated.

Analyzing Entity <fir_coef_entity_8b710ddd57> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_8b710ddd57> analyzed. Unit <fir_coef_entity_8b710ddd57> generated.

Analyzing Entity <c_gen_entity_a4fea711a5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 16973: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_a4fea711a5> analyzed. Unit <c_gen_entity_a4fea711a5> generated.

Analyzing generic Entity <xlslice.19> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 10
	y_width = 10
Entity <xlslice.19> analyzed. Unit <xlslice.19> generated.

Analyzing generic Entity <xlcounter_limit.2> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1023
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 0
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.2>.
Entity <xlcounter_limit.2> analyzed. Unit <xlcounter_limit.2> generated.

Analyzing generic Entity <xlsprom.1> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_916edb207080a9d0"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom.1>.
Entity <xlsprom.1> analyzed. Unit <xlsprom.1> generated.

Analyzing generic Entity <xldelay.3> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 8
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.6> in library <work> (Architecture <structural>).
	latency = 1
	width = 8
Entity <synth_reg.6> analyzed. Unit <synth_reg.6> generated.

Analyzing generic Entity <srl17e.6> in library <work> (Architecture <structural>).
	latency = 1
	width = 8
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.6> analyzed. Unit <srl17e.6> generated.

Analyzing generic Entity <xldelay.1> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 1
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <fir_core_entity_9dfb5ea5d5> in library <work> (Architecture <structural>).
Entity <fir_core_entity_9dfb5ea5d5> analyzed. Unit <fir_core_entity_9dfb5ea5d5> generated.

Analyzing Entity <c_to_ri_d_entity_f9c71271a8> in library <work> (Architecture <structural>).
Entity <c_to_ri_d_entity_f9c71271a8> analyzed. Unit <c_to_ri_d_entity_f9c71271a8> generated.

Analyzing generic Entity <xlslice.20> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 8
	y_width = 8
Entity <xlslice.20> analyzed. Unit <xlslice.20> generated.

Analyzing generic Entity <xlconvert.8> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 17
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.8> analyzed. Unit <xlconvert.8> generated.

Analyzing generic Entity <convert_func_call.7> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 15
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 17
	overflow = 1
	quantization = 1
Entity <convert_func_call.7> analyzed. Unit <convert_func_call.7> generated.

Analyzing generic Entity <xldelay.4> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 8
Entity <xldelay.4> analyzed. Unit <xldelay.4> generated.

Analyzing generic Entity <synth_reg.7> in library <work> (Architecture <structural>).
	latency = 3
	width = 8
Entity <synth_reg.7> analyzed. Unit <synth_reg.7> generated.

Analyzing generic Entity <srl17e.7> in library <work> (Architecture <structural>).
	latency = 3
	width = 8
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.7> analyzed. Unit <srl17e.7> generated.

Analyzing Entity <mult_add_im_entity_27fd95e9cc> in library <work> (Architecture <structural>).
Entity <mult_add_im_entity_27fd95e9cc> analyzed. Unit <mult_add_im_entity_27fd95e9cc> generated.

Analyzing generic Entity <xlmult_v9_0.2> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 7
	a_width = 8
	b_arith = 2
	b_bin_pt = 8
	b_width = 9
	c_a_type = 0
	c_a_width = 8
	c_b_type = 0
	c_b_width = 9
	c_baat = 8
	c_output_width = 17
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_2f77ace24e40581e"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 15
	p_width = 17
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlmult_v9_0.2>.
Entity <xlmult_v9_0.2> analyzed. Unit <xlmult_v9_0.2> generated.

Analyzing Entity <ri_to_c_entity_007b667efe> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_007b667efe> analyzed. Unit <ri_to_c_entity_007b667efe> generated.

Analyzing Entity <concat_25b7e1d1f5> in library <work> (Architecture <behavior>).
Entity <concat_25b7e1d1f5> analyzed. Unit <concat_25b7e1d1f5> generated.

Analyzing Entity <reinterpret_573890e1c0> in library <work> (Architecture <behavior>).
Entity <reinterpret_573890e1c0> analyzed. Unit <reinterpret_573890e1c0> generated.

Analyzing generic Entity <xldelay.2> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 1
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.2> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.

Analyzing Entity <tap_delay_entity_8b0b4ca2e5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 17331: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <tap_delay_entity_8b0b4ca2e5> analyzed. Unit <tap_delay_entity_8b0b4ca2e5> generated.

Analyzing generic Entity <xlspram.3> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 8
	core_name0 = "bmg_24_vx5_b3a285035a3712ee"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlspram.3>.
Entity <xlspram.3> analyzed. Unit <xlspram.3> generated.

Analyzing generic Entity <xlcounter_limit.3> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1022
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 1
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.3>.
Entity <xlcounter_limit.3> analyzed. Unit <xlcounter_limit.3> generated.

Analyzing Entity <fir_tap_2_entity_de2966bf5b> in library <work> (Architecture <structural>).
Entity <fir_tap_2_entity_de2966bf5b> analyzed. Unit <fir_tap_2_entity_de2966bf5b> generated.

Analyzing Entity <fir_coef_entity_8033da333b> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_8033da333b> analyzed. Unit <fir_coef_entity_8033da333b> generated.

Analyzing Entity <c_gen_entity_148c3edefd> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 17613: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_148c3edefd> analyzed. Unit <c_gen_entity_148c3edefd> generated.

Analyzing generic Entity <xlsprom.2> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_17f5cef47a567d97"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom.2>.
Entity <xlsprom.2> analyzed. Unit <xlsprom.2> generated.

Analyzing generic Entity <xldelay.5> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 34
Entity <xldelay.5> analyzed. Unit <xldelay.5> generated.

Analyzing generic Entity <synth_reg.8> in library <work> (Architecture <structural>).
	latency = 1
	width = 34
Entity <synth_reg.8> analyzed. Unit <synth_reg.8> generated.

Analyzing generic Entity <srl17e.8> in library <work> (Architecture <structural>).
	latency = 1
	width = 34
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.8> analyzed. Unit <srl17e.8> generated.

Analyzing Entity <fir_core_entity_3b628b72bc> in library <work> (Architecture <structural>).
Entity <fir_core_entity_3b628b72bc> analyzed. Unit <fir_core_entity_3b628b72bc> generated.

Analyzing generic Entity <xlconvert.9> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 17
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.9> analyzed. Unit <xlconvert.9> generated.

Analyzing generic Entity <convert_func_call.8> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 15
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 17
	overflow = 1
	quantization = 1
Entity <convert_func_call.8> analyzed. Unit <convert_func_call.8> generated.

Analyzing generic Entity <xldelay.6> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 8
Entity <xldelay.6> analyzed. Unit <xldelay.6> generated.

Analyzing generic Entity <synth_reg.9> in library <work> (Architecture <structural>).
	latency = 4
	width = 8
Entity <synth_reg.9> analyzed. Unit <synth_reg.9> generated.

Analyzing generic Entity <srl17e.9> in library <work> (Architecture <structural>).
	latency = 4
	width = 8
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.9> analyzed. Unit <srl17e.9> generated.

Analyzing Entity <mult_add_im_entity_5625f0db12> in library <work> (Architecture <structural>).
Entity <mult_add_im_entity_5625f0db12> analyzed. Unit <mult_add_im_entity_5625f0db12> generated.

Analyzing Entity <addsub_bfd97cd167> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_bfd97cd167> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_bfd97cd167> analyzed. Unit <addsub_bfd97cd167> generated.

Analyzing generic Entity <synth_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3
Entity <synth_reg_w_init.3> analyzed. Unit <synth_reg_w_init.3> generated.

Analyzing generic Entity <single_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	width = 3
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7133: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.3> analyzed. Unit <single_reg_w_init.3> generated.

Analyzing generic Entity <xldelay.14> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 17
Entity <xldelay.14> analyzed. Unit <xldelay.14> generated.

Analyzing generic Entity <synth_reg.17> in library <work> (Architecture <structural>).
	latency = 3
	width = 17
Entity <synth_reg.17> analyzed. Unit <synth_reg.17> generated.

Analyzing generic Entity <srl17e.17> in library <work> (Architecture <structural>).
	latency = 3
	width = 17
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.17> analyzed. Unit <srl17e.17> generated.

Analyzing generic Entity <xldelay.7> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 1
Entity <xldelay.7> analyzed. Unit <xldelay.7> generated.

Analyzing generic Entity <synth_reg.10> in library <work> (Architecture <structural>).
	latency = 4
	width = 1
Entity <synth_reg.10> analyzed. Unit <synth_reg.10> generated.

Analyzing generic Entity <srl17e.10> in library <work> (Architecture <structural>).
	latency = 4
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.10> analyzed. Unit <srl17e.10> generated.

Analyzing Entity <fir_tap_3_entity_1db532ecda> in library <work> (Architecture <structural>).
Entity <fir_tap_3_entity_1db532ecda> analyzed. Unit <fir_tap_3_entity_1db532ecda> generated.

Analyzing Entity <fir_coef_entity_5e5fcf201a> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_5e5fcf201a> analyzed. Unit <fir_coef_entity_5e5fcf201a> generated.

Analyzing Entity <c_gen_entity_6b8ad9a4f8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 18123: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_6b8ad9a4f8> analyzed. Unit <c_gen_entity_6b8ad9a4f8> generated.

Analyzing generic Entity <xlsprom.3> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_22468d6827fd0e85"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom.3>.
Entity <xlsprom.3> analyzed. Unit <xlsprom.3> generated.

Analyzing Entity <fir_tap_4_entity_7c430193f8> in library <work> (Architecture <structural>).
Entity <fir_tap_4_entity_7c430193f8> analyzed. Unit <fir_tap_4_entity_7c430193f8> generated.

Analyzing Entity <fir_coef_entity_cd9df4bc76> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_cd9df4bc76> analyzed. Unit <fir_coef_entity_cd9df4bc76> generated.

Analyzing Entity <c_gen_entity_bfed56ba73> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 18364: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_bfed56ba73> analyzed. Unit <c_gen_entity_bfed56ba73> generated.

Analyzing generic Entity <xlsprom.4> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_2c89c45c28fef7b6"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom.4>.
Entity <xlsprom.4> analyzed. Unit <xlsprom.4> generated.

Analyzing Entity <fir_tap_5_entity_32d697476e> in library <work> (Architecture <structural>).
Entity <fir_tap_5_entity_32d697476e> analyzed. Unit <fir_tap_5_entity_32d697476e> generated.

Analyzing Entity <fir_coef_entity_74e36d4821> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_74e36d4821> analyzed. Unit <fir_coef_entity_74e36d4821> generated.

Analyzing Entity <c_gen_entity_33087564cb> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 18605: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_33087564cb> analyzed. Unit <c_gen_entity_33087564cb> generated.

Analyzing generic Entity <xlsprom.5> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_7bc1e03f2e4955ca"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom.5>.
Entity <xlsprom.5> analyzed. Unit <xlsprom.5> generated.

Analyzing Entity <fir_tap_6_entity_8984997cb1> in library <work> (Architecture <structural>).
Entity <fir_tap_6_entity_8984997cb1> analyzed. Unit <fir_tap_6_entity_8984997cb1> generated.

Analyzing Entity <fir_coef_entity_6398eb6f71> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_6398eb6f71> analyzed. Unit <fir_coef_entity_6398eb6f71> generated.

Analyzing Entity <c_gen_entity_6a3e648c8e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 18846: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_6a3e648c8e> analyzed. Unit <c_gen_entity_6a3e648c8e> generated.

Analyzing generic Entity <xlsprom.6> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_8259598782c619da"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom.6>.
Entity <xlsprom.6> analyzed. Unit <xlsprom.6> generated.

Analyzing Entity <fir_core_entity_eb17f90b1c> in library <work> (Architecture <structural>).
Entity <fir_core_entity_eb17f90b1c> analyzed. Unit <fir_core_entity_eb17f90b1c> generated.

Analyzing Entity <fir_4_entity_9067c135e4> in library <work> (Architecture <structural>).
Entity <fir_4_entity_9067c135e4> analyzed. Unit <fir_4_entity_9067c135e4> generated.

Analyzing Entity <fir_quantize_entity_0872b1c19f> in library <work> (Architecture <structural>).
Entity <fir_quantize_entity_0872b1c19f> analyzed. Unit <fir_quantize_entity_0872b1c19f> generated.

Analyzing Entity <fir_tap_1_entity_b54d787092> in library <work> (Architecture <structural>).
Entity <fir_tap_1_entity_b54d787092> analyzed. Unit <fir_tap_1_entity_b54d787092> generated.

Analyzing Entity <fir_coef_entity_fa8d0a6424> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_fa8d0a6424> analyzed. Unit <fir_coef_entity_fa8d0a6424> generated.

Analyzing Entity <fir_tap_2_entity_001db5d752> in library <work> (Architecture <structural>).
Entity <fir_tap_2_entity_001db5d752> analyzed. Unit <fir_tap_2_entity_001db5d752> generated.

Analyzing Entity <fir_core_entity_eb3608837d> in library <work> (Architecture <structural>).
Entity <fir_core_entity_eb3608837d> analyzed. Unit <fir_core_entity_eb3608837d> generated.

Analyzing Entity <led0_sync_entity_f85f7d5b7c> in library <work> (Architecture <structural>).
Entity <led0_sync_entity_f85f7d5b7c> analyzed. Unit <led0_sync_entity_f85f7d5b7c> generated.

Analyzing generic Entity <xlconvert.2> in library <work> (Architecture <behavior>).
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.2> analyzed. Unit <xlconvert.2> generated.

Analyzing Entity <posedge1_entity_d70b7fecd6> in library <work> (Architecture <structural>).
Entity <posedge1_entity_d70b7fecd6> analyzed. Unit <posedge1_entity_d70b7fecd6> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <work> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing Entity <logical_80f90b97d0> in library <work> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing Entity <pulse_ext1_entity_4051a15797> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 19654: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 19654: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 19654: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulse_ext1_entity_4051a15797> analyzed. Unit <pulse_ext1_entity_4051a15797> generated.

Analyzing Entity <constant_2ae71e3b73> in library <work> (Architecture <behavior>).
Entity <constant_2ae71e3b73> analyzed. Unit <constant_2ae71e3b73> generated.

Analyzing generic Entity <xlcounter_free.3> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_092422ed79c7db12"
	op_arith = 1
	op_width = 25
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free.3>.
Entity <xlcounter_free.3> analyzed. Unit <xlcounter_free.3> generated.

Analyzing Entity <relational_487ac75be9> in library <work> (Architecture <behavior>).
Entity <relational_487ac75be9> analyzed. Unit <relational_487ac75be9> generated.

Analyzing Entity <r4_dit_fft_entity_bb20d3c530> in library <work> (Architecture <structural>).
Entity <r4_dit_fft_entity_bb20d3c530> analyzed. Unit <r4_dit_fft_entity_bb20d3c530> generated.

Analyzing Entity <quadplex_bitrev_entity_660273096d> in library <work> (Architecture <structural>).
Entity <quadplex_bitrev_entity_660273096d> analyzed. Unit <quadplex_bitrev_entity_660273096d> generated.

Analyzing Entity <biplex_bitrev0_entity_30ef78a279> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20071: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20071: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20071: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_bitrev0_entity_30ef78a279> analyzed. Unit <biplex_bitrev0_entity_30ef78a279> generated.

Analyzing Entity <bit_reverse_entity_7a73fb4074> in library <work> (Architecture <structural>).
Entity <bit_reverse_entity_7a73fb4074> analyzed. Unit <bit_reverse_entity_7a73fb4074> generated.

Analyzing generic Entity <xlslice.21> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 8
	y_width = 1
Entity <xlslice.21> analyzed. Unit <xlslice.21> generated.

Analyzing generic Entity <xlslice.22> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 8
	y_width = 1
Entity <xlslice.22> analyzed. Unit <xlslice.22> generated.

Analyzing generic Entity <xlslice.23> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 8
	y_width = 1
Entity <xlslice.23> analyzed. Unit <xlslice.23> generated.

Analyzing generic Entity <xlslice.24> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 8
	y_width = 1
Entity <xlslice.24> analyzed. Unit <xlslice.24> generated.

Analyzing generic Entity <xlslice.25> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 8
	y_width = 1
Entity <xlslice.25> analyzed. Unit <xlslice.25> generated.

Analyzing generic Entity <xlslice.26> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 8
	y_width = 1
Entity <xlslice.26> analyzed. Unit <xlslice.26> generated.

Analyzing generic Entity <xlslice.27> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 8
	y_width = 1
Entity <xlslice.27> analyzed. Unit <xlslice.27> generated.

Analyzing Entity <concat_7673b9b993> in library <work> (Architecture <behavior>).
Entity <concat_7673b9b993> analyzed. Unit <concat_7673b9b993> generated.

Analyzing Entity <c_to_ri_entity_77af6c8b3b> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_77af6c8b3b> analyzed. Unit <c_to_ri_entity_77af6c8b3b> generated.

Analyzing Entity <reinterpret_63700884f5> in library <work> (Architecture <behavior>).
Entity <reinterpret_63700884f5> analyzed. Unit <reinterpret_63700884f5> generated.

Analyzing generic Entity <xlslice.9> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 18
	x_width = 38
	y_width = 19
Entity <xlslice.9> analyzed. Unit <xlslice.9> generated.

Analyzing generic Entity <xlslice.10> in library <work> (Architecture <behavior>).
	new_lsb = 19
	new_msb = 37
	x_width = 38
	y_width = 19
Entity <xlslice.10> analyzed. Unit <xlslice.10> generated.

Analyzing generic Entity <xlcounter_free.6> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_01e34ae12479a5e1"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free.6>.
Entity <xlcounter_free.6> analyzed. Unit <xlcounter_free.6> generated.

Analyzing Entity <counter_2943023fcf> in library <work> (Architecture <behavior>).
Entity <counter_2943023fcf> analyzed. Unit <counter_2943023fcf> generated.

Analyzing generic Entity <xldelay.8> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 38
Entity <xldelay.8> analyzed. Unit <xldelay.8> generated.

Analyzing generic Entity <synth_reg.11> in library <work> (Architecture <structural>).
	latency = 1
	width = 38
Entity <synth_reg.11> analyzed. Unit <synth_reg.11> generated.

Analyzing generic Entity <srl17e.11> in library <work> (Architecture <structural>).
	latency = 1
	width = 38
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.11> analyzed. Unit <srl17e.11> generated.

Analyzing Entity <mux_7f6b7da686> in library <work> (Architecture <behavior>).
Entity <mux_7f6b7da686> analyzed. Unit <mux_7f6b7da686> generated.

Analyzing generic Entity <xlspram.2> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 19
	core_name0 = "bmg_24_vx5_cd3584ee10cade7e"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlspram.2>.
Entity <xlspram.2> analyzed. Unit <xlspram.2> generated.

Analyzing Entity <relational_53c93d0689> in library <work> (Architecture <behavior>).
Entity <relational_53c93d0689> analyzed. Unit <relational_53c93d0689> generated.

Analyzing Entity <ri_to_c_entity_b3a6a3c041> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_b3a6a3c041> analyzed. Unit <ri_to_c_entity_b3a6a3c041> generated.

Analyzing Entity <concat_5a12f8f9be> in library <work> (Architecture <behavior>).
Entity <concat_5a12f8f9be> analyzed. Unit <concat_5a12f8f9be> generated.

Analyzing Entity <reinterpret_bc4405cd1e> in library <work> (Architecture <behavior>).
Entity <reinterpret_bc4405cd1e> analyzed. Unit <reinterpret_bc4405cd1e> generated.

Analyzing Entity <quadplex_commutator_entity_24b23ba26e> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_24b23ba26e> analyzed. Unit <quadplex_commutator_entity_24b23ba26e> generated.

Analyzing Entity <biplex_commutator_01_entity_6a76e43a40> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20489: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20489: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20489: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_01_entity_6a76e43a40> analyzed. Unit <biplex_commutator_01_entity_6a76e43a40> generated.

Analyzing generic Entity <xlcounter_free.7> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_1c25d2b550c5fffc"
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_free.7>.
Entity <xlcounter_free.7> analyzed. Unit <xlcounter_free.7> generated.

Analyzing Entity <delay_b_entity_47aee85e44> in library <work> (Architecture <structural>).
Entity <delay_b_entity_47aee85e44> analyzed. Unit <delay_b_entity_47aee85e44> generated.

Analyzing Entity <delay_im_entity_5e0a651975> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20366: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_im_entity_5e0a651975> analyzed. Unit <delay_im_entity_5e0a651975> generated.

Analyzing generic Entity <xlcounter_limit.4> in library <work> (Architecture <behavior>).
	cnt_15_0 = 254
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_01e34ae12479a5e1"
	count_limited = 1
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_limit.4>.
Entity <xlcounter_limit.4> analyzed. Unit <xlcounter_limit.4> generated.

Analyzing Entity <mux_79b7e15c26> in library <work> (Architecture <behavior>).
Entity <mux_79b7e15c26> analyzed. Unit <mux_79b7e15c26> generated.

Analyzing generic Entity <xlslice.17> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1
Entity <xlslice.17> analyzed. Unit <xlslice.17> generated.

Analyzing Entity <biplex_commutator_23_entity_50a787a430> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20598: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20598: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20598: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_23_entity_50a787a430> analyzed. Unit <biplex_commutator_23_entity_50a787a430> generated.

Analyzing generic Entity <xldelay.9> in library <work> (Architecture <behavior>).
	latency = 257
	reg_retiming = 0
	width = 1
Entity <xldelay.9> analyzed. Unit <xldelay.9> generated.

Analyzing generic Entity <synth_reg.12> in library <work> (Architecture <structural>).
	latency = 257
	width = 1
Entity <synth_reg.12> analyzed. Unit <synth_reg.12> generated.

Analyzing generic Entity <srl17e.12> in library <work> (Architecture <structural>).
	latency = 17
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.12> analyzed. Unit <srl17e.12> generated.

Analyzing generic Entity <srl17e.13> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.13> analyzed. Unit <srl17e.13> generated.

Analyzing Entity <biplex_commutator_ac_entity_2c3cadb7c6> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20859: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20859: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20859: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_2c3cadb7c6> analyzed. Unit <biplex_commutator_ac_entity_2c3cadb7c6> generated.

Analyzing generic Entity <xlcounter_free.8> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_free.8>.
Entity <xlcounter_free.8> analyzed. Unit <xlcounter_free.8> generated.

Analyzing generic Entity <xldelay.10> in library <work> (Architecture <behavior>).
	latency = 513
	reg_retiming = 0
	width = 1
Entity <xldelay.10> analyzed. Unit <xldelay.10> generated.

Analyzing generic Entity <synth_reg.13> in library <work> (Architecture <structural>).
	latency = 513
	width = 1
Entity <synth_reg.13> analyzed. Unit <synth_reg.13> generated.

Analyzing Entity <delay_b_entity_54d4e68371> in library <work> (Architecture <structural>).
Entity <delay_b_entity_54d4e68371> analyzed. Unit <delay_b_entity_54d4e68371> generated.

Analyzing Entity <delay_im_entity_1878a3b82b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 20733: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_im_entity_1878a3b82b> analyzed. Unit <delay_im_entity_1878a3b82b> generated.

Analyzing generic Entity <xlspram.4> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 19
	core_name0 = "bmg_24_vx5_941504d2ced01311"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlspram.4>.
Entity <xlspram.4> analyzed. Unit <xlspram.4> generated.

Analyzing generic Entity <xlcounter_limit.5> in library <work> (Architecture <behavior>).
	cnt_15_0 = 510
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1c25d2b550c5fffc"
	count_limited = 1
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_limit.5>.
Entity <xlcounter_limit.5> analyzed. Unit <xlcounter_limit.5> generated.

Analyzing generic Entity <xlslice.18> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1
Entity <xlslice.18> analyzed. Unit <xlslice.18> generated.

Analyzing Entity <r4_dit_stage_1_entity_36070de08f> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_1_entity_36070de08f> analyzed. Unit <r4_dit_stage_1_entity_36070de08f> generated.

Analyzing Entity <quadplex_commutator_entity_262766872e> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_262766872e> analyzed. Unit <quadplex_commutator_entity_262766872e> generated.

Analyzing Entity <biplex_commutator_01_entity_62d41deb8e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21160: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21160: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21160: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_01_entity_62d41deb8e> analyzed. Unit <biplex_commutator_01_entity_62d41deb8e> generated.

Analyzing Entity <delay_b_entity_54fc59f010> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21099: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_54fc59f010> analyzed. Unit <delay_b_entity_54fc59f010> generated.

Analyzing generic Entity <xlspram.5> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_b56a7cdaabc490ac"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlspram.5>.
Entity <xlspram.5> analyzed. Unit <xlspram.5> generated.

Analyzing Entity <mux_181e58d842> in library <work> (Architecture <behavior>).
Entity <mux_181e58d842> analyzed. Unit <mux_181e58d842> generated.

Analyzing Entity <biplex_commutator_23_entity_f2ff46cb20> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21269: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21269: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21269: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_23_entity_f2ff46cb20> analyzed. Unit <biplex_commutator_23_entity_f2ff46cb20> generated.

Analyzing Entity <biplex_commutator_ac_entity_2ca5bf992f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21468: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21468: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21468: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_2ca5bf992f> analyzed. Unit <biplex_commutator_ac_entity_2ca5bf992f> generated.

Analyzing Entity <delay_b_entity_fc95f0b354> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 21404: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_fc95f0b354> analyzed. Unit <delay_b_entity_fc95f0b354> generated.

Analyzing generic Entity <xlspram.6> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_24_vx5_0206823b131149d8"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlspram.6>.
Entity <xlspram.6> analyzed. Unit <xlspram.6> generated.

Analyzing Entity <r4_butterfly_entity_bb1510c086> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_bb1510c086> analyzed. Unit <r4_butterfly_entity_bb1510c086> generated.

Analyzing Entity <butterfly0_entity_6f5feb3631> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_6f5feb3631> analyzed. Unit <butterfly0_entity_6f5feb3631> generated.

Analyzing Entity <addsub_793ae25d23> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_793ae25d23> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_793ae25d23> analyzed. Unit <addsub_793ae25d23> generated.

Analyzing Entity <c_to_ri_entity_cb1e791740> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_cb1e791740> analyzed. Unit <c_to_ri_entity_cb1e791740> generated.

Analyzing Entity <reinterpret_ceef4fc23d> in library <work> (Architecture <behavior>).
Entity <reinterpret_ceef4fc23d> analyzed. Unit <reinterpret_ceef4fc23d> generated.

Analyzing generic Entity <xlslice.38> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 8
	x_width = 18
	y_width = 9
Entity <xlslice.38> analyzed. Unit <xlslice.38> generated.

Analyzing generic Entity <xlslice.39> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 17
	x_width = 18
	y_width = 9
Entity <xlslice.39> analyzed. Unit <xlslice.39> generated.

Analyzing generic Entity <xlconvert.10> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 10
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 10
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.10> analyzed. Unit <xlconvert.10> generated.

Analyzing generic Entity <convert_func_call.9> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 10
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1
Entity <convert_func_call.9> analyzed. Unit <convert_func_call.9> generated.

Analyzing Entity <ri_to_c_entity_18e0c52f45> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_18e0c52f45> analyzed. Unit <ri_to_c_entity_18e0c52f45> generated.

Analyzing Entity <concat_9d608cd669> in library <work> (Architecture <behavior>).
Entity <concat_9d608cd669> analyzed. Unit <concat_9d608cd669> generated.

Analyzing Entity <reinterpret_e2e786e1ed> in library <work> (Architecture <behavior>).
Entity <reinterpret_e2e786e1ed> analyzed. Unit <reinterpret_e2e786e1ed> generated.

Analyzing Entity <scale_6d627f2811> in library <work> (Architecture <behavior>).
Entity <scale_6d627f2811> analyzed. Unit <scale_6d627f2811> generated.

Analyzing Entity <addsub_3700bc31ba> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_3700bc31ba> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_3700bc31ba> analyzed. Unit <addsub_3700bc31ba> generated.

Analyzing Entity <butterfly1_entity_7fd0666490> in library <work> (Architecture <structural>).
Entity <butterfly1_entity_7fd0666490> analyzed. Unit <butterfly1_entity_7fd0666490> generated.

Analyzing Entity <butterfly2_entity_3774d12e04> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_3774d12e04> analyzed. Unit <butterfly2_entity_3774d12e04> generated.

Analyzing Entity <addsub_74b65e93f7> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_74b65e93f7> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_74b65e93f7> analyzed. Unit <addsub_74b65e93f7> generated.

Analyzing Entity <c_to_ri_entity_b676585c3d> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_b676585c3d> analyzed. Unit <c_to_ri_entity_b676585c3d> generated.

Analyzing Entity <reinterpret_a5a2f0dd62> in library <work> (Architecture <behavior>).
Entity <reinterpret_a5a2f0dd62> analyzed. Unit <reinterpret_a5a2f0dd62> generated.

Analyzing generic Entity <xlslice.40> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 20
	y_width = 10
Entity <xlslice.40> analyzed. Unit <xlslice.40> generated.

Analyzing generic Entity <xlslice.41> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 19
	x_width = 20
	y_width = 10
Entity <xlslice.41> analyzed. Unit <xlslice.41> generated.

Analyzing generic Entity <xlconvert.11> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 11
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 11
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.11> analyzed. Unit <xlconvert.11> generated.

Analyzing generic Entity <convert_func_call.10> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 11
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1
Entity <convert_func_call.10> analyzed. Unit <convert_func_call.10> generated.

Analyzing Entity <ri_to_c_entity_1aa6ecbd54> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_1aa6ecbd54> analyzed. Unit <ri_to_c_entity_1aa6ecbd54> generated.

Analyzing Entity <concat_a9f0cfc482> in library <work> (Architecture <behavior>).
Entity <concat_a9f0cfc482> analyzed. Unit <concat_a9f0cfc482> generated.

Analyzing Entity <reinterpret_d517af3309> in library <work> (Architecture <behavior>).
Entity <reinterpret_d517af3309> analyzed. Unit <reinterpret_d517af3309> generated.

Analyzing Entity <scale_1a387a5a22> in library <work> (Architecture <behavior>).
Entity <scale_1a387a5a22> analyzed. Unit <scale_1a387a5a22> generated.

Analyzing Entity <addsub_89c5949a28> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_89c5949a28> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_89c5949a28> analyzed. Unit <addsub_89c5949a28> generated.

Analyzing Entity <butterfly3j_entity_857f216018> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_857f216018> analyzed. Unit <butterfly3j_entity_857f216018> generated.

Analyzing Entity <r4_dit_stage_2_entity_1a9931e6f1> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_2_entity_1a9931e6f1> analyzed. Unit <r4_dit_stage_2_entity_1a9931e6f1> generated.

Analyzing Entity <quadplex_commutator_entity_faeb218c71> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_faeb218c71> analyzed. Unit <quadplex_commutator_entity_faeb218c71> generated.

Analyzing Entity <biplex_commutator_01_entity_ded833414d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23330: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23330: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23330: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_01_entity_ded833414d> analyzed. Unit <biplex_commutator_01_entity_ded833414d> generated.

Analyzing generic Entity <xlcounter_free.9> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_722dc5ef3883365e"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_free.9>.
Entity <xlcounter_free.9> analyzed. Unit <xlcounter_free.9> generated.

Analyzing Entity <delay_b_entity_7978f90115> in library <work> (Architecture <structural>).
Entity <delay_b_entity_7978f90115> analyzed. Unit <delay_b_entity_7978f90115> generated.

Analyzing Entity <c_to_ri_entity_e4c3654c70> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_e4c3654c70> analyzed. Unit <c_to_ri_entity_e4c3654c70> generated.

Analyzing Entity <reinterpret_41416f6188> in library <work> (Architecture <behavior>).
Entity <reinterpret_41416f6188> analyzed. Unit <reinterpret_41416f6188> generated.

Analyzing generic Entity <xlslice.42> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 10
	x_width = 22
	y_width = 11
Entity <xlslice.42> analyzed. Unit <xlslice.42> generated.

Analyzing generic Entity <xlslice.43> in library <work> (Architecture <behavior>).
	new_lsb = 11
	new_msb = 21
	x_width = 22
	y_width = 11
Entity <xlslice.43> analyzed. Unit <xlslice.43> generated.

Analyzing Entity <delay_im_entity_cc3d63fda2> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23207: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_im_entity_cc3d63fda2> analyzed. Unit <delay_im_entity_cc3d63fda2> generated.

Analyzing generic Entity <xlspram.7> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 11
	core_name0 = "bmg_24_vx5_94232660d90f6688"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlspram.7>.
Entity <xlspram.7> analyzed. Unit <xlspram.7> generated.

Analyzing generic Entity <xlcounter_limit.6> in library <work> (Architecture <behavior>).
	cnt_15_0 = 62
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_fe346e03af2452eb"
	count_limited = 1
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_limit.6>.
Entity <xlcounter_limit.6> analyzed. Unit <xlcounter_limit.6> generated.

Analyzing Entity <mux_c83be1b493> in library <work> (Architecture <behavior>).
Entity <mux_c83be1b493> analyzed. Unit <mux_c83be1b493> generated.

Analyzing generic Entity <xlslice.28> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1
Entity <xlslice.28> analyzed. Unit <xlslice.28> generated.

Analyzing Entity <biplex_commutator_23_entity_4c7f6cebf7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23439: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23439: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23439: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_23_entity_4c7f6cebf7> analyzed. Unit <biplex_commutator_23_entity_4c7f6cebf7> generated.

Analyzing generic Entity <xldelay.15> in library <work> (Architecture <behavior>).
	latency = 65
	reg_retiming = 0
	width = 1
Entity <xldelay.15> analyzed. Unit <xldelay.15> generated.

Analyzing generic Entity <synth_reg.18> in library <work> (Architecture <structural>).
	latency = 65
	width = 1
Entity <synth_reg.18> analyzed. Unit <synth_reg.18> generated.

Analyzing generic Entity <srl17e.18> in library <work> (Architecture <structural>).
	latency = 14
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.18> analyzed. Unit <srl17e.18> generated.

Analyzing Entity <biplex_commutator_ac_entity_6da9d0762c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23700: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23700: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23700: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_6da9d0762c> analyzed. Unit <biplex_commutator_ac_entity_6da9d0762c> generated.

Analyzing generic Entity <xldelay.16> in library <work> (Architecture <behavior>).
	latency = 129
	reg_retiming = 0
	width = 1
Entity <xldelay.16> analyzed. Unit <xldelay.16> generated.

Analyzing generic Entity <synth_reg.19> in library <work> (Architecture <structural>).
	latency = 129
	width = 1
Entity <synth_reg.19> analyzed. Unit <synth_reg.19> generated.

Analyzing generic Entity <srl17e.19> in library <work> (Architecture <structural>).
	latency = 10
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.19> analyzed. Unit <srl17e.19> generated.

Analyzing Entity <delay_b_entity_aa403b4208> in library <work> (Architecture <structural>).
Entity <delay_b_entity_aa403b4208> analyzed. Unit <delay_b_entity_aa403b4208> generated.

Analyzing Entity <delay_im_entity_4893737a70> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 23574: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_im_entity_4893737a70> analyzed. Unit <delay_im_entity_4893737a70> generated.

Analyzing generic Entity <xlspram.8> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 11
	core_name0 = "bmg_24_vx5_491b66ad487fb1cf"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlspram.8>.
Entity <xlspram.8> analyzed. Unit <xlspram.8> generated.

Analyzing generic Entity <xlcounter_limit.7> in library <work> (Architecture <behavior>).
	cnt_15_0 = 126
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_722dc5ef3883365e"
	count_limited = 1
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_limit.7>.
Entity <xlcounter_limit.7> analyzed. Unit <xlcounter_limit.7> generated.

Analyzing Entity <r4_butterfly_entity_d98f53dda4> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_d98f53dda4> analyzed. Unit <r4_butterfly_entity_d98f53dda4> generated.

Analyzing Entity <butterfly0_entity_e4ab8e7fb8> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_e4ab8e7fb8> analyzed. Unit <butterfly0_entity_e4ab8e7fb8> generated.

Analyzing Entity <addsub_470ffe01d4> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_470ffe01d4> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_470ffe01d4> analyzed. Unit <addsub_470ffe01d4> generated.

Analyzing generic Entity <xlconvert.12> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 12
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 12
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.12> analyzed. Unit <xlconvert.12> generated.

Analyzing generic Entity <convert_func_call.11> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 12
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 12
	overflow = 1
	quantization = 1
Entity <convert_func_call.11> analyzed. Unit <convert_func_call.11> generated.

Analyzing Entity <ri_to_c_entity_106d69554f> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_106d69554f> analyzed. Unit <ri_to_c_entity_106d69554f> generated.

Analyzing Entity <concat_6188124172> in library <work> (Architecture <behavior>).
Entity <concat_6188124172> analyzed. Unit <concat_6188124172> generated.

Analyzing Entity <reinterpret_a106f99236> in library <work> (Architecture <behavior>).
Entity <reinterpret_a106f99236> analyzed. Unit <reinterpret_a106f99236> generated.

Analyzing Entity <scale_38e99696aa> in library <work> (Architecture <behavior>).
Entity <scale_38e99696aa> analyzed. Unit <scale_38e99696aa> generated.

Analyzing Entity <addsub_388a97573b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_388a97573b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_388a97573b> analyzed. Unit <addsub_388a97573b> generated.

Analyzing Entity <butterfly1_entity_10e40369d0> in library <work> (Architecture <structural>).
Entity <butterfly1_entity_10e40369d0> analyzed. Unit <butterfly1_entity_10e40369d0> generated.

Analyzing Entity <butterfly2_entity_3729a34a52> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_3729a34a52> analyzed. Unit <butterfly2_entity_3729a34a52> generated.

Analyzing Entity <addsub_ed74d532a0> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_ed74d532a0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_ed74d532a0> analyzed. Unit <addsub_ed74d532a0> generated.

Analyzing Entity <c_to_ri_entity_8c773e837f> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_8c773e837f> analyzed. Unit <c_to_ri_entity_8c773e837f> generated.

Analyzing Entity <reinterpret_8f5500aea5> in library <work> (Architecture <behavior>).
Entity <reinterpret_8f5500aea5> analyzed. Unit <reinterpret_8f5500aea5> generated.

Analyzing generic Entity <xlslice.44> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 11
	x_width = 24
	y_width = 12
Entity <xlslice.44> analyzed. Unit <xlslice.44> generated.

Analyzing generic Entity <xlslice.45> in library <work> (Architecture <behavior>).
	new_lsb = 12
	new_msb = 23
	x_width = 24
	y_width = 12
Entity <xlslice.45> analyzed. Unit <xlslice.45> generated.

Analyzing generic Entity <xlconvert.13> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.13> analyzed. Unit <xlconvert.13> generated.

Analyzing generic Entity <convert_func_call.12> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 13
	overflow = 1
	quantization = 1
Entity <convert_func_call.12> analyzed. Unit <convert_func_call.12> generated.

Analyzing Entity <ri_to_c_entity_b2ea3e0c09> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_b2ea3e0c09> analyzed. Unit <ri_to_c_entity_b2ea3e0c09> generated.

Analyzing Entity <concat_4720648850> in library <work> (Architecture <behavior>).
Entity <concat_4720648850> analyzed. Unit <concat_4720648850> generated.

Analyzing Entity <reinterpret_18554b6b75> in library <work> (Architecture <behavior>).
Entity <reinterpret_18554b6b75> analyzed. Unit <reinterpret_18554b6b75> generated.

Analyzing Entity <scale_d11c4b5145> in library <work> (Architecture <behavior>).
Entity <scale_d11c4b5145> analyzed. Unit <scale_d11c4b5145> generated.

Analyzing Entity <addsub_f11535f968> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f11535f968> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f11535f968> analyzed. Unit <addsub_f11535f968> generated.

Analyzing Entity <butterfly3j_entity_a66adcb4d9> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_a66adcb4d9> analyzed. Unit <butterfly3j_entity_a66adcb4d9> generated.

Analyzing Entity <r4_twiddle_entity_509aef3b56> in library <work> (Architecture <structural>).
Entity <r4_twiddle_entity_509aef3b56> analyzed. Unit <r4_twiddle_entity_509aef3b56> generated.

Analyzing Entity <cmpy1_entity_c4e84ca371> in library <work> (Architecture <structural>).
Entity <cmpy1_entity_c4e84ca371> analyzed. Unit <cmpy1_entity_c4e84ca371> generated.

Analyzing Entity <addsub_d661929060> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_d661929060> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_d661929060> analyzed. Unit <addsub_d661929060> generated.

Analyzing Entity <c_to_ri1_entity_7fe674c156> in library <work> (Architecture <structural>).
Entity <c_to_ri1_entity_7fe674c156> analyzed. Unit <c_to_ri1_entity_7fe674c156> generated.

Analyzing Entity <c_to_ri_entity_f83de36a99> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_f83de36a99> analyzed. Unit <c_to_ri_entity_f83de36a99> generated.

Analyzing generic Entity <xlconvert_pipeline.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 10
	dout_width = 11
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.2> analyzed. Unit <xlconvert_pipeline.2> generated.

Analyzing generic Entity <convert_pipeline.2> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 10
	new_width = 11
	old_arith = 2
	old_bin_pt = 17
	old_width = 18
	overflow = 1
	quantization = 3
Entity <convert_pipeline.2> analyzed. Unit <convert_pipeline.2> generated.

Analyzing generic Entity <synth_reg.30> in library <work> (Architecture <structural>).
	latency = 1
	width = 20
Entity <synth_reg.30> analyzed. Unit <synth_reg.30> generated.

Analyzing generic Entity <srl17e.28> in library <work> (Architecture <structural>).
	latency = 1
	width = 20
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.28> analyzed. Unit <srl17e.28> generated.

Analyzing generic Entity <synth_reg.31> in library <work> (Architecture <structural>).
	latency = 1
	width = 13
Entity <synth_reg.31> analyzed. Unit <synth_reg.31> generated.

Analyzing generic Entity <srl17e.29> in library <work> (Architecture <structural>).
	latency = 1
	width = 13
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.29> analyzed. Unit <srl17e.29> generated.

Analyzing generic Entity <xldelay.17> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 1
Entity <xldelay.17> analyzed. Unit <xldelay.17> generated.

Analyzing generic Entity <synth_reg.20> in library <work> (Architecture <structural>).
	latency = 8
	width = 1
Entity <synth_reg.20> analyzed. Unit <synth_reg.20> generated.

Analyzing generic Entity <srl17e.20> in library <work> (Architecture <structural>).
	latency = 8
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.20> analyzed. Unit <srl17e.20> generated.

Analyzing generic Entity <xldelay.18> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 22
Entity <xldelay.18> analyzed. Unit <xldelay.18> generated.

Analyzing generic Entity <synth_reg.21> in library <work> (Architecture <structural>).
	latency = 8
	width = 22
Entity <synth_reg.21> analyzed. Unit <synth_reg.21> generated.

Analyzing generic Entity <srl17e.21> in library <work> (Architecture <structural>).
	latency = 8
	width = 22
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.21> analyzed. Unit <srl17e.21> generated.

Analyzing generic Entity <xlmult_v9_0.3> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 10
	a_width = 11
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 11
	c_b_type = 0
	c_b_width = 9
	c_baat = 11
	c_output_width = 20
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_b0c844385805a270"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlmult_v9_0.3>.
Entity <xlmult_v9_0.3> analyzed. Unit <xlmult_v9_0.3> generated.

Analyzing Entity <ri_to_c_entity_bf9c2f4755> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_bf9c2f4755> analyzed. Unit <ri_to_c_entity_bf9c2f4755> generated.

Analyzing Entity <addsub_c8df442ec4> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c8df442ec4> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c8df442ec4> analyzed. Unit <addsub_c8df442ec4> generated.

Analyzing Entity <addsub_6dd6aca36b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_6dd6aca36b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_6dd6aca36b> analyzed. Unit <addsub_6dd6aca36b> generated.

Analyzing Entity <addsub_21a1218bfe> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_21a1218bfe> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_21a1218bfe> analyzed. Unit <addsub_21a1218bfe> generated.

Analyzing generic Entity <xlmult_v9_0.4> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 10
	a_width = 12
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 12
	c_b_type = 0
	c_b_width = 10
	c_baat = 12
	c_output_width = 22
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_c90585d1a7e9d3a6"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlmult_v9_0.4>.
Entity <xlmult_v9_0.4> analyzed. Unit <xlmult_v9_0.4> generated.

Analyzing Entity <addsub_bd2bd198b1> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_bd2bd198b1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_bd2bd198b1> analyzed. Unit <addsub_bd2bd198b1> generated.

Analyzing Entity <cmpy2_entity_ec95a7d9de> in library <work> (Architecture <structural>).
Entity <cmpy2_entity_ec95a7d9de> analyzed. Unit <cmpy2_entity_ec95a7d9de> generated.

Analyzing generic Entity <xldelay.11> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 22
Entity <xldelay.11> analyzed. Unit <xldelay.11> generated.

Analyzing generic Entity <synth_reg.14> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
Entity <synth_reg.14> analyzed. Unit <synth_reg.14> generated.

Analyzing generic Entity <srl17e.14> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.14> analyzed. Unit <srl17e.14> generated.

Analyzing Entity <twiddle_gen1_entity_4cc7338556> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 25975: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 25975: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 25975: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen1_entity_4cc7338556> analyzed. Unit <twiddle_gen1_entity_4cc7338556> generated.

Analyzing generic Entity <xlslice.29> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 7
	x_width = 8
	y_width = 2
Entity <xlslice.29> analyzed. Unit <xlslice.29> generated.

Analyzing generic Entity <xlsprom_dist.1> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_3b5827b9b9c34c2c"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom_dist.1>.
Entity <xlsprom_dist.1> analyzed. Unit <xlsprom_dist.1> generated.

Analyzing Entity <twiddle_gen2_entity_6e2acf61e4> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26048: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26048: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26048: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen2_entity_6e2acf61e4> analyzed. Unit <twiddle_gen2_entity_6e2acf61e4> generated.

Analyzing generic Entity <xlsprom_dist.2> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_6ab87bec3a8932d3"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom_dist.2>.
Entity <xlsprom_dist.2> analyzed. Unit <xlsprom_dist.2> generated.

Analyzing Entity <twiddle_gen3_entity_7dbf20bc5c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26121: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26121: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26121: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen3_entity_7dbf20bc5c> analyzed. Unit <twiddle_gen3_entity_7dbf20bc5c> generated.

Analyzing generic Entity <xlsprom_dist.3> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_af86f8a7a0de7d76"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom_dist.3>.
Entity <xlsprom_dist.3> analyzed. Unit <xlsprom_dist.3> generated.

Analyzing Entity <r4_dit_stage_3_entity_2e339e97dd> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_3_entity_2e339e97dd> analyzed. Unit <r4_dit_stage_3_entity_2e339e97dd> generated.

Analyzing Entity <quadplex_commutator_entity_5766cb42d0> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_5766cb42d0> analyzed. Unit <quadplex_commutator_entity_5766cb42d0> generated.

Analyzing Entity <biplex_commutator_01_entity_04980bcfcc> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26530: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26530: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26530: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_01_entity_04980bcfcc> analyzed. Unit <biplex_commutator_01_entity_04980bcfcc> generated.

Analyzing generic Entity <xlcounter_free.10> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_free.10>.
Entity <xlcounter_free.10> analyzed. Unit <xlcounter_free.10> generated.

Analyzing Entity <delay_b_entity_29100ef262> in library <work> (Architecture <structural>).
Entity <delay_b_entity_29100ef262> analyzed. Unit <delay_b_entity_29100ef262> generated.

Analyzing generic Entity <xldelay.27> in library <work> (Architecture <behavior>).
	latency = 16
	reg_retiming = 0
	width = 26
Entity <xldelay.27> analyzed. Unit <xldelay.27> generated.

Analyzing generic Entity <synth_reg.32> in library <work> (Architecture <structural>).
	latency = 16
	width = 26
Entity <synth_reg.32> analyzed. Unit <synth_reg.32> generated.

Analyzing generic Entity <srl17e.30> in library <work> (Architecture <structural>).
	latency = 16
	width = 26
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.30> analyzed. Unit <srl17e.30> generated.

Analyzing Entity <mux_0eccfc7565> in library <work> (Architecture <behavior>).
Entity <mux_0eccfc7565> analyzed. Unit <mux_0eccfc7565> generated.

Analyzing generic Entity <xlslice.30> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1
Entity <xlslice.30> analyzed. Unit <xlslice.30> generated.

Analyzing Entity <biplex_commutator_23_entity_e42bb62919> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26639: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26639: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26639: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_23_entity_e42bb62919> analyzed. Unit <biplex_commutator_23_entity_e42bb62919> generated.

Analyzing generic Entity <xldelay.19> in library <work> (Architecture <behavior>).
	latency = 17
	reg_retiming = 0
	width = 1
Entity <xldelay.19> analyzed. Unit <xldelay.19> generated.

Analyzing generic Entity <synth_reg.22> in library <work> (Architecture <structural>).
	latency = 17
	width = 1
Entity <synth_reg.22> analyzed. Unit <synth_reg.22> generated.

Analyzing Entity <biplex_commutator_ac_entity_a42560e7f0> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26804: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26804: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 26804: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_a42560e7f0> analyzed. Unit <biplex_commutator_ac_entity_a42560e7f0> generated.

Analyzing generic Entity <xlcounter_free.11> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_fe346e03af2452eb"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_free.11>.
Entity <xlcounter_free.11> analyzed. Unit <xlcounter_free.11> generated.

Analyzing generic Entity <xldelay.20> in library <work> (Architecture <behavior>).
	latency = 33
	reg_retiming = 0
	width = 1
Entity <xldelay.20> analyzed. Unit <xldelay.20> generated.

Analyzing generic Entity <synth_reg.23> in library <work> (Architecture <structural>).
	latency = 33
	width = 1
Entity <synth_reg.23> analyzed. Unit <synth_reg.23> generated.

Analyzing generic Entity <srl17e.22> in library <work> (Architecture <structural>).
	latency = 16
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.22> analyzed. Unit <srl17e.22> generated.

Analyzing Entity <delay_b_entity_d2b33b9d3c> in library <work> (Architecture <structural>).
Entity <delay_b_entity_d2b33b9d3c> analyzed. Unit <delay_b_entity_d2b33b9d3c> generated.

Analyzing generic Entity <xldelay.28> in library <work> (Architecture <behavior>).
	latency = 32
	reg_retiming = 0
	width = 26
Entity <xldelay.28> analyzed. Unit <xldelay.28> generated.

Analyzing generic Entity <synth_reg.33> in library <work> (Architecture <structural>).
	latency = 32
	width = 26
Entity <synth_reg.33> analyzed. Unit <synth_reg.33> generated.

Analyzing generic Entity <srl17e.31> in library <work> (Architecture <structural>).
	latency = 17
	width = 26
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.31> analyzed. Unit <srl17e.31> generated.

Analyzing generic Entity <srl17e.32> in library <work> (Architecture <structural>).
	latency = 15
	width = 26
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.32> analyzed. Unit <srl17e.32> generated.

Analyzing generic Entity <xlslice.31> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1
Entity <xlslice.31> analyzed. Unit <xlslice.31> generated.

Analyzing Entity <r4_butterfly_entity_da33117be2> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_da33117be2> analyzed. Unit <r4_butterfly_entity_da33117be2> generated.

Analyzing Entity <butterfly0_entity_7236742b6e> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_7236742b6e> analyzed. Unit <butterfly0_entity_7236742b6e> generated.

Analyzing Entity <addsub_4a1b074932> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_4a1b074932> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_4a1b074932> analyzed. Unit <addsub_4a1b074932> generated.

Analyzing Entity <c_to_ri_entity_4bcfaa67a7> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_4bcfaa67a7> analyzed. Unit <c_to_ri_entity_4bcfaa67a7> generated.

Analyzing Entity <reinterpret_33580846c4> in library <work> (Architecture <behavior>).
Entity <reinterpret_33580846c4> analyzed. Unit <reinterpret_33580846c4> generated.

Analyzing generic Entity <xlslice.46> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 12
	x_width = 26
	y_width = 13
Entity <xlslice.46> analyzed. Unit <xlslice.46> generated.

Analyzing generic Entity <xlslice.47> in library <work> (Architecture <behavior>).
	new_lsb = 13
	new_msb = 25
	x_width = 26
	y_width = 13
Entity <xlslice.47> analyzed. Unit <xlslice.47> generated.

Analyzing generic Entity <xlconvert.14> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 14
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.14> analyzed. Unit <xlconvert.14> generated.

Analyzing generic Entity <convert_func_call.13> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 14
	overflow = 1
	quantization = 1
Entity <convert_func_call.13> analyzed. Unit <convert_func_call.13> generated.

Analyzing Entity <ri_to_c_entity_cd5a03d1c5> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_cd5a03d1c5> analyzed. Unit <ri_to_c_entity_cd5a03d1c5> generated.

Analyzing Entity <concat_e5ffcbc394> in library <work> (Architecture <behavior>).
Entity <concat_e5ffcbc394> analyzed. Unit <concat_e5ffcbc394> generated.

Analyzing Entity <reinterpret_eb72d4ea08> in library <work> (Architecture <behavior>).
Entity <reinterpret_eb72d4ea08> analyzed. Unit <reinterpret_eb72d4ea08> generated.

Analyzing Entity <scale_a1339d14c7> in library <work> (Architecture <behavior>).
Entity <scale_a1339d14c7> analyzed. Unit <scale_a1339d14c7> generated.

Analyzing Entity <addsub_f3687289ea> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f3687289ea> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f3687289ea> analyzed. Unit <addsub_f3687289ea> generated.

Analyzing Entity <butterfly1_entity_a874a48525> in library <work> (Architecture <structural>).
Entity <butterfly1_entity_a874a48525> analyzed. Unit <butterfly1_entity_a874a48525> generated.

Analyzing Entity <butterfly2_entity_558f6ef896> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_558f6ef896> analyzed. Unit <butterfly2_entity_558f6ef896> generated.

Analyzing Entity <addsub_79dc8835bc> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_79dc8835bc> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_79dc8835bc> analyzed. Unit <addsub_79dc8835bc> generated.

Analyzing Entity <c_to_ri_entity_3b76d00990> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_3b76d00990> analyzed. Unit <c_to_ri_entity_3b76d00990> generated.

Analyzing Entity <reinterpret_445612bb74> in library <work> (Architecture <behavior>).
Entity <reinterpret_445612bb74> analyzed. Unit <reinterpret_445612bb74> generated.

Analyzing generic Entity <xlslice.48> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 13
	x_width = 28
	y_width = 14
Entity <xlslice.48> analyzed. Unit <xlslice.48> generated.

Analyzing generic Entity <xlslice.49> in library <work> (Architecture <behavior>).
	new_lsb = 14
	new_msb = 27
	x_width = 28
	y_width = 14
Entity <xlslice.49> analyzed. Unit <xlslice.49> generated.

Analyzing generic Entity <xlconvert.15> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 15
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 15
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.15> analyzed. Unit <xlconvert.15> generated.

Analyzing generic Entity <convert_func_call.14> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 15
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 15
	overflow = 1
	quantization = 1
Entity <convert_func_call.14> analyzed. Unit <convert_func_call.14> generated.

Analyzing Entity <ri_to_c_entity_0ba748958a> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_0ba748958a> analyzed. Unit <ri_to_c_entity_0ba748958a> generated.

Analyzing Entity <concat_22467883b2> in library <work> (Architecture <behavior>).
Entity <concat_22467883b2> analyzed. Unit <concat_22467883b2> generated.

Analyzing Entity <reinterpret_0d1490be80> in library <work> (Architecture <behavior>).
Entity <reinterpret_0d1490be80> analyzed. Unit <reinterpret_0d1490be80> generated.

Analyzing Entity <scale_11a6418200> in library <work> (Architecture <behavior>).
Entity <scale_11a6418200> analyzed. Unit <scale_11a6418200> generated.

Analyzing Entity <addsub_f4e99698eb> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f4e99698eb> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f4e99698eb> analyzed. Unit <addsub_f4e99698eb> generated.

Analyzing Entity <butterfly3j_entity_ace26e8d1a> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_ace26e8d1a> analyzed. Unit <butterfly3j_entity_ace26e8d1a> generated.

Analyzing Entity <r4_twiddle_entity_3751d89af1> in library <work> (Architecture <structural>).
Entity <r4_twiddle_entity_3751d89af1> analyzed. Unit <r4_twiddle_entity_3751d89af1> generated.

Analyzing Entity <cmpy1_entity_807c125e96> in library <work> (Architecture <structural>).
Entity <cmpy1_entity_807c125e96> analyzed. Unit <cmpy1_entity_807c125e96> generated.

Analyzing Entity <addsub_c0d1d84d6b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c0d1d84d6b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c0d1d84d6b> analyzed. Unit <addsub_c0d1d84d6b> generated.

Analyzing Entity <c_to_ri_entity_a14e3a0825> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_a14e3a0825> analyzed. Unit <c_to_ri_entity_a14e3a0825> generated.

Analyzing generic Entity <xlconvert_pipeline.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 20
	dout_arith = 2
	dout_bin_pt = 12
	dout_width = 13
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.3> analyzed. Unit <xlconvert_pipeline.3> generated.

Analyzing generic Entity <convert_pipeline.3> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 12
	new_width = 13
	old_arith = 2
	old_bin_pt = 19
	old_width = 20
	overflow = 1
	quantization = 3
Entity <convert_pipeline.3> analyzed. Unit <convert_pipeline.3> generated.

Analyzing generic Entity <synth_reg.34> in library <work> (Architecture <structural>).
	latency = 1
	width = 15
Entity <synth_reg.34> analyzed. Unit <synth_reg.34> generated.

Analyzing generic Entity <srl17e.33> in library <work> (Architecture <structural>).
	latency = 1
	width = 15
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.33> analyzed. Unit <srl17e.33> generated.

Analyzing generic Entity <xldelay.21> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 26
Entity <xldelay.21> analyzed. Unit <xldelay.21> generated.

Analyzing generic Entity <synth_reg.24> in library <work> (Architecture <structural>).
	latency = 8
	width = 26
Entity <synth_reg.24> analyzed. Unit <synth_reg.24> generated.

Analyzing generic Entity <srl17e.23> in library <work> (Architecture <structural>).
	latency = 8
	width = 26
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.23> analyzed. Unit <srl17e.23> generated.

Analyzing generic Entity <xlmult_v9_0.5> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 12
	a_width = 13
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 13
	c_b_type = 0
	c_b_width = 9
	c_baat = 13
	c_output_width = 22
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_845caa9bc89072e0"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 19
	p_width = 20
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlmult_v9_0.5>.
Entity <xlmult_v9_0.5> analyzed. Unit <xlmult_v9_0.5> generated.

Analyzing Entity <ri_to_c_entity_ac37194b4a> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_ac37194b4a> analyzed. Unit <ri_to_c_entity_ac37194b4a> generated.

Analyzing Entity <addsub_a9cdc93774> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_a9cdc93774> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_a9cdc93774> analyzed. Unit <addsub_a9cdc93774> generated.

Analyzing Entity <addsub_370c0f2c47> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_370c0f2c47> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_370c0f2c47> analyzed. Unit <addsub_370c0f2c47> generated.

Analyzing Entity <addsub_5777994232> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_5777994232> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_5777994232> analyzed. Unit <addsub_5777994232> generated.

Analyzing generic Entity <xlmult_v9_0.6> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 12
	a_width = 14
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 14
	c_b_type = 0
	c_b_width = 10
	c_baat = 14
	c_output_width = 24
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_35568d5aa6a70475"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 19
	p_width = 20
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlmult_v9_0.6>.
Entity <xlmult_v9_0.6> analyzed. Unit <xlmult_v9_0.6> generated.

Analyzing Entity <cmpy2_entity_d3cec8edee> in library <work> (Architecture <structural>).
Entity <cmpy2_entity_d3cec8edee> analyzed. Unit <cmpy2_entity_d3cec8edee> generated.

Analyzing generic Entity <xldelay.12> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 26
Entity <xldelay.12> analyzed. Unit <xldelay.12> generated.

Analyzing generic Entity <synth_reg.15> in library <work> (Architecture <structural>).
	latency = 1
	width = 26
Entity <synth_reg.15> analyzed. Unit <synth_reg.15> generated.

Analyzing generic Entity <srl17e.15> in library <work> (Architecture <structural>).
	latency = 1
	width = 26
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.15> analyzed. Unit <srl17e.15> generated.

Analyzing Entity <twiddle_gen1_entity_d8b97c5223> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29079: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29079: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29079: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen1_entity_d8b97c5223> analyzed. Unit <twiddle_gen1_entity_d8b97c5223> generated.

Analyzing generic Entity <xlslice.32> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 7
	x_width = 8
	y_width = 4
Entity <xlslice.32> analyzed. Unit <xlslice.32> generated.

Analyzing generic Entity <xlsprom_dist.4> in library <work> (Architecture <behavior>).
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_efe4f2e28a6a56b5"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom_dist.4>.
Entity <xlsprom_dist.4> analyzed. Unit <xlsprom_dist.4> generated.

Analyzing Entity <twiddle_gen2_entity_aab55de34e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29152: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29152: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29152: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen2_entity_aab55de34e> analyzed. Unit <twiddle_gen2_entity_aab55de34e> generated.

Analyzing generic Entity <xlsprom_dist.5> in library <work> (Architecture <behavior>).
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_47bf930170fd8e60"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom_dist.5>.
Entity <xlsprom_dist.5> analyzed. Unit <xlsprom_dist.5> generated.

Analyzing Entity <twiddle_gen3_entity_3562354dc2> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29225: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29225: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29225: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen3_entity_3562354dc2> analyzed. Unit <twiddle_gen3_entity_3562354dc2> generated.

Analyzing generic Entity <xlsprom_dist.6> in library <work> (Architecture <behavior>).
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_27954da46fb8f5d8"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom_dist.6>.
Entity <xlsprom_dist.6> analyzed. Unit <xlsprom_dist.6> generated.

Analyzing Entity <r4_dit_stage_4_entity_fc2110268b> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_4_entity_fc2110268b> analyzed. Unit <r4_dit_stage_4_entity_fc2110268b> generated.

Analyzing Entity <quadplex_commutator_entity_e1467df2f4> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_e1467df2f4> analyzed. Unit <quadplex_commutator_entity_e1467df2f4> generated.

Analyzing Entity <biplex_commutator_01_entity_eaac85949c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29634: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29634: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29634: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_01_entity_eaac85949c> analyzed. Unit <biplex_commutator_01_entity_eaac85949c> generated.

Analyzing generic Entity <xlcounter_free.12> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_924a7f7132ea4004"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_free.12>.
Entity <xlcounter_free.12> analyzed. Unit <xlcounter_free.12> generated.

Analyzing Entity <delay_b_entity_8bec184937> in library <work> (Architecture <structural>).
Entity <delay_b_entity_8bec184937> analyzed. Unit <delay_b_entity_8bec184937> generated.

Analyzing generic Entity <xldelay.29> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 30
Entity <xldelay.29> analyzed. Unit <xldelay.29> generated.

Analyzing generic Entity <synth_reg.35> in library <work> (Architecture <structural>).
	latency = 4
	width = 30
Entity <synth_reg.35> analyzed. Unit <synth_reg.35> generated.

Analyzing generic Entity <srl17e.34> in library <work> (Architecture <structural>).
	latency = 4
	width = 30
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.34> analyzed. Unit <srl17e.34> generated.

Analyzing Entity <mux_458eaa1690> in library <work> (Architecture <behavior>).
Entity <mux_458eaa1690> analyzed. Unit <mux_458eaa1690> generated.

Analyzing generic Entity <xlslice.33> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1
Entity <xlslice.33> analyzed. Unit <xlslice.33> generated.

Analyzing Entity <biplex_commutator_23_entity_fff0f794e5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29743: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29743: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29743: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_23_entity_fff0f794e5> analyzed. Unit <biplex_commutator_23_entity_fff0f794e5> generated.

Analyzing generic Entity <xldelay.22> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	width = 1
Entity <xldelay.22> analyzed. Unit <xldelay.22> generated.

Analyzing generic Entity <synth_reg.25> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
Entity <synth_reg.25> analyzed. Unit <synth_reg.25> generated.

Analyzing generic Entity <srl17e.24> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.24> analyzed. Unit <srl17e.24> generated.

Analyzing Entity <biplex_commutator_ac_entity_be619e3591> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29908: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29908: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 29908: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_be619e3591> analyzed. Unit <biplex_commutator_ac_entity_be619e3591> generated.

Analyzing generic Entity <xlcounter_free.13> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_833a35886d0c544c"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlcounter_free.13>.
Entity <xlcounter_free.13> analyzed. Unit <xlcounter_free.13> generated.

Analyzing generic Entity <xldelay.23> in library <work> (Architecture <behavior>).
	latency = 9
	reg_retiming = 0
	width = 1
Entity <xldelay.23> analyzed. Unit <xldelay.23> generated.

Analyzing generic Entity <synth_reg.26> in library <work> (Architecture <structural>).
	latency = 9
	width = 1
Entity <synth_reg.26> analyzed. Unit <synth_reg.26> generated.

Analyzing generic Entity <srl17e.25> in library <work> (Architecture <structural>).
	latency = 9
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.25> analyzed. Unit <srl17e.25> generated.

Analyzing Entity <delay_b_entity_9f9ce9fb0d> in library <work> (Architecture <structural>).
Entity <delay_b_entity_9f9ce9fb0d> analyzed. Unit <delay_b_entity_9f9ce9fb0d> generated.

Analyzing generic Entity <xldelay.24> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 30
Entity <xldelay.24> analyzed. Unit <xldelay.24> generated.

Analyzing generic Entity <synth_reg.27> in library <work> (Architecture <structural>).
	latency = 8
	width = 30
Entity <synth_reg.27> analyzed. Unit <synth_reg.27> generated.

Analyzing generic Entity <srl17e.26> in library <work> (Architecture <structural>).
	latency = 8
	width = 30
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.26> analyzed. Unit <srl17e.26> generated.

Analyzing generic Entity <xlslice.34> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1
Entity <xlslice.34> analyzed. Unit <xlslice.34> generated.

Analyzing Entity <r4_butterfly_entity_0ab8bacc2c> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_0ab8bacc2c> analyzed. Unit <r4_butterfly_entity_0ab8bacc2c> generated.

Analyzing Entity <butterfly0_entity_bb3478fb88> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_bb3478fb88> analyzed. Unit <butterfly0_entity_bb3478fb88> generated.

Analyzing Entity <addsub_e8bb7c4e8b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_e8bb7c4e8b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_e8bb7c4e8b> analyzed. Unit <addsub_e8bb7c4e8b> generated.

Analyzing Entity <c_to_ri_entity_57e270bed1> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_57e270bed1> analyzed. Unit <c_to_ri_entity_57e270bed1> generated.

Analyzing Entity <reinterpret_c2430bbd90> in library <work> (Architecture <behavior>).
Entity <reinterpret_c2430bbd90> analyzed. Unit <reinterpret_c2430bbd90> generated.

Analyzing generic Entity <xlslice.50> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 14
	x_width = 30
	y_width = 15
Entity <xlslice.50> analyzed. Unit <xlslice.50> generated.

Analyzing generic Entity <xlslice.51> in library <work> (Architecture <behavior>).
	new_lsb = 15
	new_msb = 29
	x_width = 30
	y_width = 15
Entity <xlslice.51> analyzed. Unit <xlslice.51> generated.

Analyzing generic Entity <xlconvert.16> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 16
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.16> analyzed. Unit <xlconvert.16> generated.

Analyzing generic Entity <convert_func_call.15> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1
Entity <convert_func_call.15> analyzed. Unit <convert_func_call.15> generated.

Analyzing Entity <ri_to_c_entity_25be5da4bb> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_25be5da4bb> analyzed. Unit <ri_to_c_entity_25be5da4bb> generated.

Analyzing Entity <concat_a369e00c6b> in library <work> (Architecture <behavior>).
Entity <concat_a369e00c6b> analyzed. Unit <concat_a369e00c6b> generated.

Analyzing Entity <reinterpret_7025463ea8> in library <work> (Architecture <behavior>).
Entity <reinterpret_7025463ea8> analyzed. Unit <reinterpret_7025463ea8> generated.

Analyzing Entity <scale_fa7c2ab9f6> in library <work> (Architecture <behavior>).
Entity <scale_fa7c2ab9f6> analyzed. Unit <scale_fa7c2ab9f6> generated.

Analyzing Entity <addsub_81ed09e952> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_81ed09e952> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_81ed09e952> analyzed. Unit <addsub_81ed09e952> generated.

Analyzing Entity <butterfly1_entity_48108caaa1> in library <work> (Architecture <structural>).
Entity <butterfly1_entity_48108caaa1> analyzed. Unit <butterfly1_entity_48108caaa1> generated.

Analyzing Entity <butterfly2_entity_03175731b5> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_03175731b5> analyzed. Unit <butterfly2_entity_03175731b5> generated.

Analyzing Entity <addsub_14b004d38d> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_14b004d38d> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_14b004d38d> analyzed. Unit <addsub_14b004d38d> generated.

Analyzing Entity <c_to_ri_entity_9e5ab6b1ae> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_9e5ab6b1ae> analyzed. Unit <c_to_ri_entity_9e5ab6b1ae> generated.

Analyzing Entity <reinterpret_151459306d> in library <work> (Architecture <behavior>).
Entity <reinterpret_151459306d> analyzed. Unit <reinterpret_151459306d> generated.

Analyzing generic Entity <xlslice.52> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 15
	x_width = 32
	y_width = 16
Entity <xlslice.52> analyzed. Unit <xlslice.52> generated.

Analyzing generic Entity <xlslice.53> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 31
	x_width = 32
	y_width = 16
Entity <xlslice.53> analyzed. Unit <xlslice.53> generated.

Analyzing generic Entity <xlconvert.17> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 17
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.17> analyzed. Unit <xlconvert.17> generated.

Analyzing generic Entity <convert_func_call.16> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 17
	overflow = 1
	quantization = 1
Entity <convert_func_call.16> analyzed. Unit <convert_func_call.16> generated.

Analyzing Entity <ri_to_c_entity_e063d0f593> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_e063d0f593> analyzed. Unit <ri_to_c_entity_e063d0f593> generated.

Analyzing Entity <scale_b42effccbc> in library <work> (Architecture <behavior>).
Entity <scale_b42effccbc> analyzed. Unit <scale_b42effccbc> generated.

Analyzing Entity <addsub_5d0bd43700> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_5d0bd43700> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_5d0bd43700> analyzed. Unit <addsub_5d0bd43700> generated.

Analyzing Entity <butterfly3j_entity_bc72a40e93> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_bc72a40e93> analyzed. Unit <butterfly3j_entity_bc72a40e93> generated.

Analyzing Entity <r4_twiddle_entity_f1f6e73f6c> in library <work> (Architecture <structural>).
Entity <r4_twiddle_entity_f1f6e73f6c> analyzed. Unit <r4_twiddle_entity_f1f6e73f6c> generated.

Analyzing Entity <cmpy1_entity_f1024babbe> in library <work> (Architecture <structural>).
Entity <cmpy1_entity_f1024babbe> analyzed. Unit <cmpy1_entity_f1024babbe> generated.

Analyzing Entity <addsub_24b2bc78a0> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_24b2bc78a0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_24b2bc78a0> analyzed. Unit <addsub_24b2bc78a0> generated.

Analyzing Entity <c_to_ri_entity_b773420e76> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_b773420e76> analyzed. Unit <c_to_ri_entity_b773420e76> generated.

Analyzing generic Entity <xlconvert_pipeline.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 21
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 14
	dout_width = 15
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.4> analyzed. Unit <xlconvert_pipeline.4> generated.

Analyzing generic Entity <convert_pipeline.4> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 14
	new_width = 15
	old_arith = 2
	old_bin_pt = 21
	old_width = 22
	overflow = 1
	quantization = 3
Entity <convert_pipeline.4> analyzed. Unit <convert_pipeline.4> generated.

Analyzing generic Entity <synth_reg.36> in library <work> (Architecture <structural>).
	latency = 1
	width = 24
Entity <synth_reg.36> analyzed. Unit <synth_reg.36> generated.

Analyzing generic Entity <srl17e.35> in library <work> (Architecture <structural>).
	latency = 1
	width = 24
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.35> analyzed. Unit <srl17e.35> generated.

Analyzing generic Entity <synth_reg.37> in library <work> (Architecture <structural>).
	latency = 1
	width = 17
Entity <synth_reg.37> analyzed. Unit <synth_reg.37> generated.

Analyzing generic Entity <srl17e.36> in library <work> (Architecture <structural>).
	latency = 1
	width = 17
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.36> analyzed. Unit <srl17e.36> generated.

Analyzing generic Entity <xlmult_v9_0.7> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 14
	a_width = 15
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 15
	c_b_type = 0
	c_b_width = 9
	c_baat = 15
	c_output_width = 24
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_9a2572cfdd818f42"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 21
	p_width = 22
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlmult_v9_0.7>.
Entity <xlmult_v9_0.7> analyzed. Unit <xlmult_v9_0.7> generated.

Analyzing Entity <ri_to_c_entity_37144ab30f> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_37144ab30f> analyzed. Unit <ri_to_c_entity_37144ab30f> generated.

Analyzing Entity <addsub_c7058621d7> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c7058621d7> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c7058621d7> analyzed. Unit <addsub_c7058621d7> generated.

Analyzing Entity <addsub_977ed7b8a2> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_977ed7b8a2> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_977ed7b8a2> analyzed. Unit <addsub_977ed7b8a2> generated.

Analyzing Entity <addsub_0f2f4c67a4> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_0f2f4c67a4> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_0f2f4c67a4> analyzed. Unit <addsub_0f2f4c67a4> generated.

Analyzing generic Entity <xlmult_v9_0.8> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 14
	a_width = 16
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 16
	c_b_type = 0
	c_b_width = 10
	c_baat = 16
	c_output_width = 26
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_e96fd0f2d7a7d0c5"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 21
	p_width = 22
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlmult_v9_0.8>.
Entity <xlmult_v9_0.8> analyzed. Unit <xlmult_v9_0.8> generated.

Analyzing Entity <cmpy2_entity_0fb3561415> in library <work> (Architecture <structural>).
Entity <cmpy2_entity_0fb3561415> analyzed. Unit <cmpy2_entity_0fb3561415> generated.

Analyzing generic Entity <xldelay.13> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 30
Entity <xldelay.13> analyzed. Unit <xldelay.13> generated.

Analyzing generic Entity <synth_reg.16> in library <work> (Architecture <structural>).
	latency = 1
	width = 30
Entity <synth_reg.16> analyzed. Unit <synth_reg.16> generated.

Analyzing generic Entity <srl17e.16> in library <work> (Architecture <structural>).
	latency = 1
	width = 30
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.16> analyzed. Unit <srl17e.16> generated.

Analyzing Entity <twiddle_gen1_entity_3a83a45804> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 32183: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 32183: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 32183: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen1_entity_3a83a45804> analyzed. Unit <twiddle_gen1_entity_3a83a45804> generated.

Analyzing generic Entity <xlslice.35> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 7
	x_width = 8
	y_width = 6
Entity <xlslice.35> analyzed. Unit <xlslice.35> generated.

Analyzing generic Entity <xlsprom.7> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_e356d8b9149f54d5"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlsprom.7>.
Entity <xlsprom.7> analyzed. Unit <xlsprom.7> generated.

Analyzing Entity <twiddle_gen2_entity_25e549652a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 32256: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 32256: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 32256: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen2_entity_25e549652a> analyzed. Unit <twiddle_gen2_entity_25e549652a> generated.

Analyzing generic Entity <xlsprom.8> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_c5c136a08dd56dbc"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlsprom.8>.
Entity <xlsprom.8> analyzed. Unit <xlsprom.8> generated.

Analyzing Entity <twiddle_gen3_entity_af5898bf4e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 32329: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 32329: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 32329: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen3_entity_af5898bf4e> analyzed. Unit <twiddle_gen3_entity_af5898bf4e> generated.

Analyzing generic Entity <xlsprom.9> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_9d8577c93c4baa0d"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlsprom.9>.
Entity <xlsprom.9> analyzed. Unit <xlsprom.9> generated.

Analyzing Entity <r4_dit_stage_5_entity_cf41b9127c> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_5_entity_cf41b9127c> analyzed. Unit <r4_dit_stage_5_entity_cf41b9127c> generated.

Analyzing Entity <quadplex_commutator_entity_d78550bc5d> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_d78550bc5d> analyzed. Unit <quadplex_commutator_entity_d78550bc5d> generated.

Analyzing Entity <biplex_commutator_01_entity_aa2e066db0> in library <work> (Architecture <structural>).
Entity <biplex_commutator_01_entity_aa2e066db0> analyzed. Unit <biplex_commutator_01_entity_aa2e066db0> generated.

Analyzing Entity <counter_9b03e3d644> in library <work> (Architecture <behavior>).
Entity <counter_9b03e3d644> analyzed. Unit <counter_9b03e3d644> generated.

Analyzing Entity <delay_b_entity_333926c402> in library <work> (Architecture <structural>).
Entity <delay_b_entity_333926c402> analyzed. Unit <delay_b_entity_333926c402> generated.

Analyzing Entity <mux_22ce705a06> in library <work> (Architecture <behavior>).
Entity <mux_22ce705a06> analyzed. Unit <mux_22ce705a06> generated.

Analyzing generic Entity <xlslice.36> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1
Entity <xlslice.36> analyzed. Unit <xlslice.36> generated.

Analyzing Entity <biplex_commutator_23_entity_4f62580056> in library <work> (Architecture <structural>).
Entity <biplex_commutator_23_entity_4f62580056> analyzed. Unit <biplex_commutator_23_entity_4f62580056> generated.

Analyzing generic Entity <xldelay.25> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 1
Entity <xldelay.25> analyzed. Unit <xldelay.25> generated.

Analyzing generic Entity <synth_reg.28> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
Entity <synth_reg.28> analyzed. Unit <synth_reg.28> generated.

Analyzing Entity <biplex_commutator_ac_entity_378fd9341a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 33000: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 33000: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 33000: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_378fd9341a> analyzed. Unit <biplex_commutator_ac_entity_378fd9341a> generated.

Analyzing generic Entity <xlcounter_free.14> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_76ea00975735b561"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlcounter_free.14>.
Entity <xlcounter_free.14> analyzed. Unit <xlcounter_free.14> generated.

Analyzing Entity <delay_b_entity_38482719d8> in library <work> (Architecture <structural>).
Entity <delay_b_entity_38482719d8> analyzed. Unit <delay_b_entity_38482719d8> generated.

Analyzing generic Entity <xldelay.30> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 34
Entity <xldelay.30> analyzed. Unit <xldelay.30> generated.

Analyzing generic Entity <synth_reg.38> in library <work> (Architecture <structural>).
	latency = 2
	width = 34
Entity <synth_reg.38> analyzed. Unit <synth_reg.38> generated.

Analyzing generic Entity <srl17e.37> in library <work> (Architecture <structural>).
	latency = 2
	width = 34
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.37> analyzed. Unit <srl17e.37> generated.

Analyzing generic Entity <xlslice.37> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1
Entity <xlslice.37> analyzed. Unit <xlslice.37> generated.

Analyzing Entity <r4_butterfly_entity_26888c8657> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_26888c8657> analyzed. Unit <r4_butterfly_entity_26888c8657> generated.

Analyzing Entity <butterfly0_entity_933d7106fd> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_933d7106fd> analyzed. Unit <butterfly0_entity_933d7106fd> generated.

Analyzing Entity <addsub_ed5d62a19c> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_ed5d62a19c> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_ed5d62a19c> analyzed. Unit <addsub_ed5d62a19c> generated.

Analyzing Entity <c_to_ri_entity_1bbe6e78b8> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_1bbe6e78b8> analyzed. Unit <c_to_ri_entity_1bbe6e78b8> generated.

Analyzing generic Entity <xlconvert.18> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 18
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.18> analyzed. Unit <xlconvert.18> generated.

Analyzing generic Entity <convert_func_call.17> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 18
	overflow = 1
	quantization = 1
Entity <convert_func_call.17> analyzed. Unit <convert_func_call.17> generated.

Analyzing Entity <ri_to_c_entity_cedf3c063c> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_cedf3c063c> analyzed. Unit <ri_to_c_entity_cedf3c063c> generated.

Analyzing Entity <concat_b198bd62b0> in library <work> (Architecture <behavior>).
Entity <concat_b198bd62b0> analyzed. Unit <concat_b198bd62b0> generated.

Analyzing Entity <reinterpret_580feec131> in library <work> (Architecture <behavior>).
Entity <reinterpret_580feec131> analyzed. Unit <reinterpret_580feec131> generated.

Analyzing Entity <scale_1768584a8d> in library <work> (Architecture <behavior>).
Entity <scale_1768584a8d> analyzed. Unit <scale_1768584a8d> generated.

Analyzing Entity <addsub_cc9a7f7bbc> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_cc9a7f7bbc> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_cc9a7f7bbc> analyzed. Unit <addsub_cc9a7f7bbc> generated.

Analyzing Entity <butterfly1_entity_0243493c71> in library <work> (Architecture <structural>).
Entity <butterfly1_entity_0243493c71> analyzed. Unit <butterfly1_entity_0243493c71> generated.

Analyzing Entity <butterfly2_entity_0ba5dcbedc> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_0ba5dcbedc> analyzed. Unit <butterfly2_entity_0ba5dcbedc> generated.

Analyzing Entity <addsub_f10bd79bfe> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f10bd79bfe> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f10bd79bfe> analyzed. Unit <addsub_f10bd79bfe> generated.

Analyzing Entity <c_to_ri_entity_c19f9d131d> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_c19f9d131d> analyzed. Unit <c_to_ri_entity_c19f9d131d> generated.

Analyzing Entity <reinterpret_9a0fa0f632> in library <work> (Architecture <behavior>).
Entity <reinterpret_9a0fa0f632> analyzed. Unit <reinterpret_9a0fa0f632> generated.

Analyzing generic Entity <xlslice.54> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18
Entity <xlslice.54> analyzed. Unit <xlslice.54> generated.

Analyzing generic Entity <xlslice.55> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18
Entity <xlslice.55> analyzed. Unit <xlslice.55> generated.

Analyzing generic Entity <xlconvert.19> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 19
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.19> analyzed. Unit <xlconvert.19> generated.

Analyzing generic Entity <convert_func_call.18> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 19
	overflow = 1
	quantization = 1
Entity <convert_func_call.18> analyzed. Unit <convert_func_call.18> generated.

Analyzing Entity <scale_9f61027ba4> in library <work> (Architecture <behavior>).
Entity <scale_9f61027ba4> analyzed. Unit <scale_9f61027ba4> generated.

Analyzing Entity <addsub_f5776ffb7e> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f5776ffb7e> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f5776ffb7e> analyzed. Unit <addsub_f5776ffb7e> generated.

Analyzing Entity <butterfly3j_entity_2af76feb3d> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_2af76feb3d> analyzed. Unit <butterfly3j_entity_2af76feb3d> generated.

Analyzing Entity <r4_twiddle_entity_a297e404cd> in library <work> (Architecture <structural>).
Entity <r4_twiddle_entity_a297e404cd> analyzed. Unit <r4_twiddle_entity_a297e404cd> generated.

Analyzing Entity <cmpy1_entity_26dbc807fe> in library <work> (Architecture <structural>).
Entity <cmpy1_entity_26dbc807fe> analyzed. Unit <cmpy1_entity_26dbc807fe> generated.

Analyzing Entity <addsub_555b5d0c45> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_555b5d0c45> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_555b5d0c45> analyzed. Unit <addsub_555b5d0c45> generated.

Analyzing Entity <c_to_ri_entity_d18766a8ff> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_d18766a8ff> analyzed. Unit <c_to_ri_entity_d18766a8ff> generated.

Analyzing generic Entity <xlconvert_pipeline.5> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 23
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 16
	dout_width = 17
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.5> analyzed. Unit <xlconvert_pipeline.5> generated.

Analyzing generic Entity <convert_pipeline.5> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 16
	new_width = 17
	old_arith = 2
	old_bin_pt = 23
	old_width = 24
	overflow = 1
	quantization = 3
Entity <convert_pipeline.5> analyzed. Unit <convert_pipeline.5> generated.

Analyzing generic Entity <xldelay.26> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 34
Entity <xldelay.26> analyzed. Unit <xldelay.26> generated.

Analyzing generic Entity <synth_reg.29> in library <work> (Architecture <structural>).
	latency = 8
	width = 34
Entity <synth_reg.29> analyzed. Unit <synth_reg.29> generated.

Analyzing generic Entity <srl17e.27> in library <work> (Architecture <structural>).
	latency = 8
	width = 34
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6890: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 6903: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.27> analyzed. Unit <srl17e.27> generated.

Analyzing generic Entity <xlmult_v9_0.9> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 16
	a_width = 17
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 17
	c_b_type = 0
	c_b_width = 9
	c_baat = 17
	c_output_width = 26
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_db7246963acedc92"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 23
	p_width = 24
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlmult_v9_0.9>.
Entity <xlmult_v9_0.9> analyzed. Unit <xlmult_v9_0.9> generated.

Analyzing Entity <ri_to_c_entity_8c65311040> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_8c65311040> analyzed. Unit <ri_to_c_entity_8c65311040> generated.

Analyzing Entity <addsub_a90e22f5f3> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_a90e22f5f3> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_a90e22f5f3> analyzed. Unit <addsub_a90e22f5f3> generated.

Analyzing Entity <addsub_0b3c6c31ef> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_0b3c6c31ef> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_0b3c6c31ef> analyzed. Unit <addsub_0b3c6c31ef> generated.

Analyzing Entity <addsub_50f49c147d> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_50f49c147d> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_50f49c147d> analyzed. Unit <addsub_50f49c147d> generated.

Analyzing generic Entity <xlmult_v9_0.10> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 16
	a_width = 18
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 10
	c_baat = 18
	c_output_width = 28
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_34b4d3fe22ca9845"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 23
	p_width = 24
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlmult_v9_0.10>.
Entity <xlmult_v9_0.10> analyzed. Unit <xlmult_v9_0.10> generated.

Analyzing Entity <cmpy2_entity_723418a7ae> in library <work> (Architecture <structural>).
Entity <cmpy2_entity_723418a7ae> analyzed. Unit <cmpy2_entity_723418a7ae> generated.

Analyzing Entity <twiddle_gen1_entity_2f4e4017fc> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 35220: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 35220: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 35220: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen1_entity_2f4e4017fc> analyzed. Unit <twiddle_gen1_entity_2f4e4017fc> generated.

Analyzing generic Entity <xlsprom.10> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_462f2ec6a7a3f012"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlsprom.10>.
Entity <xlsprom.10> analyzed. Unit <xlsprom.10> generated.

Analyzing Entity <twiddle_gen2_entity_bd86017793> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 35293: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 35293: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 35293: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen2_entity_bd86017793> analyzed. Unit <twiddle_gen2_entity_bd86017793> generated.

Analyzing generic Entity <xlsprom.11> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_cee1e5321fc14302"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlsprom.11>.
Entity <xlsprom.11> analyzed. Unit <xlsprom.11> generated.

Analyzing Entity <twiddle_gen3_entity_ff724eec4e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 35366: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 35366: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 35366: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen3_entity_ff724eec4e> analyzed. Unit <twiddle_gen3_entity_ff724eec4e> generated.

Analyzing generic Entity <xlsprom.12> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_2c49e6ef11a51d10"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlsprom.12>.
Entity <xlsprom.12> analyzed. Unit <xlsprom.12> generated.

Analyzing Entity <r4_power19_1_entity_4d56d1ab0b> in library <work> (Architecture <structural>).
Entity <r4_power19_1_entity_4d56d1ab0b> analyzed. Unit <r4_power19_1_entity_4d56d1ab0b> generated.

Analyzing Entity <c_to_ri_entity_e2ce2ec87a> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_e2ce2ec87a> analyzed. Unit <c_to_ri_entity_e2ce2ec87a> generated.

Analyzing generic Entity <xlmult_v9_0.1> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 16
	a_width = 19
	b_arith = 2
	b_bin_pt = 16
	b_width = 19
	c_a_type = 0
	c_a_width = 19
	c_b_type = 0
	c_b_width = 19
	c_baat = 19
	c_output_width = 38
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_36b8f4cb731cc5b3"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 32
	p_width = 38
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlmult_v9_0.1>.
Entity <xlmult_v9_0.1> analyzed. Unit <xlmult_v9_0.1> generated.

Analyzing Entity <addsub_96d2a7e25e> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_96d2a7e25e> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_96d2a7e25e> analyzed. Unit <addsub_96d2a7e25e> generated.

Analyzing Entity <reinterpret_d51df7ac30> in library <work> (Architecture <behavior>).
Entity <reinterpret_d51df7ac30> analyzed. Unit <reinterpret_d51df7ac30> generated.

Analyzing Entity <shift_407d711ee5> in library <work> (Architecture <behavior>).
Entity <shift_407d711ee5> analyzed. Unit <shift_407d711ee5> generated.

Analyzing generic Entity <xlslice.1> in library <work> (Architecture <behavior>).
	new_lsb = 25
	new_msb = 25
	x_width = 27
	y_width = 1
Entity <xlslice.1> analyzed. Unit <xlslice.1> generated.

Analyzing generic Entity <xlslice.2> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1
Entity <xlslice.2> analyzed. Unit <xlslice.2> generated.

Analyzing Entity <snap_adc_entity_4bfcd7107d> in library <work> (Architecture <structural>).
Entity <snap_adc_entity_4bfcd7107d> analyzed. Unit <snap_adc_entity_4bfcd7107d> generated.

Analyzing Entity <addr_entity_1e1f5ffa13> in library <work> (Architecture <structural>).
Entity <addr_entity_1e1f5ffa13> analyzed. Unit <addr_entity_1e1f5ffa13> generated.

Analyzing generic Entity <xlconvert.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 13
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.3> analyzed. Unit <xlconvert.3> generated.

Analyzing generic Entity <convert_func_call.2> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 13
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.2> analyzed. Unit <convert_func_call.2> generated.

Analyzing Entity <bram_lsb_entity_fbf1ca35c2> in library <work> (Architecture <structural>).
Entity <bram_lsb_entity_fbf1ca35c2> analyzed. Unit <bram_lsb_entity_fbf1ca35c2> generated.

Analyzing generic Entity <xlconvert.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 13
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.4> analyzed. Unit <xlconvert.4> generated.

Analyzing generic Entity <convert_func_call.3> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 13
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	overflow = 1
	quantization = 1
Entity <convert_func_call.3> analyzed. Unit <convert_func_call.3> generated.

Analyzing generic Entity <xlconvert.5> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.5> analyzed. Unit <xlconvert.5> generated.

Analyzing generic Entity <convert_func_call.4> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1
Entity <convert_func_call.4> analyzed. Unit <convert_func_call.4> generated.

Analyzing Entity <delay_d6fa0633b9> in library <work> (Architecture <behavior>).
Entity <delay_d6fa0633b9> analyzed. Unit <delay_d6fa0633b9> generated.

Analyzing Entity <delay_bab6621619> in library <work> (Architecture <behavior>).
Entity <delay_bab6621619> analyzed. Unit <delay_bab6621619> generated.

Analyzing Entity <delay_c53de546ea> in library <work> (Architecture <behavior>).
Entity <delay_c53de546ea> analyzed. Unit <delay_c53de546ea> generated.

Analyzing generic Entity <xlslice.3> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 63
	x_width = 64
	y_width = 32
Entity <xlslice.3> analyzed. Unit <xlslice.3> generated.

Analyzing generic Entity <xlslice.4> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 31
	x_width = 64
	y_width = 32
Entity <xlslice.4> analyzed. Unit <xlslice.4> generated.

Analyzing Entity <freeze_cntr_entity_c486df284c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 36255: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 36255: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 36255: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <freeze_cntr_entity_c486df284c> analyzed. Unit <freeze_cntr_entity_c486df284c> generated.

Analyzing generic Entity <xlcounter_free.4> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_6ddb97ef480a3f10"
	op_arith = 1
	op_width = 14
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlcounter_free.4>.
Entity <xlcounter_free.4> analyzed. Unit <xlcounter_free.4> generated.

Analyzing generic Entity <xlslice.11> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 12
	x_width = 14
	y_width = 13
Entity <xlslice.11> analyzed. Unit <xlslice.11> generated.

Analyzing generic Entity <xlslice.12> in library <work> (Architecture <behavior>).
	new_lsb = 13
	new_msb = 13
	x_width = 14
	y_width = 1
Entity <xlslice.12> analyzed. Unit <xlslice.12> generated.

Analyzing Entity <mux_d99e59b6d4> in library <work> (Architecture <behavior>).
Entity <mux_d99e59b6d4> analyzed. Unit <mux_d99e59b6d4> generated.

Analyzing generic Entity <xlregister.2> in library <work> (Architecture <behavior>).
	d_width = 13
	init_value = "0000000000000"
Entity <xlregister.2> analyzed. Unit <xlregister.2> generated.

Analyzing generic Entity <synth_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000"
	latency = 1
	width = 13
Entity <synth_reg_w_init.4> analyzed. Unit <synth_reg_w_init.4> generated.

Analyzing generic Entity <single_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000"
	width = 13
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.4> analyzed. Unit <single_reg_w_init.4> generated.

Analyzing Entity <reinterpret_9a13f6a2a0> in library <work> (Architecture <behavior>).
Entity <reinterpret_9a13f6a2a0> analyzed. Unit <reinterpret_9a13f6a2a0> generated.

Analyzing generic Entity <xlslice.5> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 32
	y_width = 1
Entity <xlslice.5> analyzed. Unit <xlslice.5> generated.

Analyzing generic Entity <xlslice.6> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 32
	y_width = 1
Entity <xlslice.6> analyzed. Unit <xlslice.6> generated.

Analyzing Entity <snap_vacc0_entity_f1b6ff57cb> in library <work> (Architecture <structural>).
Entity <snap_vacc0_entity_f1b6ff57cb> analyzed. Unit <snap_vacc0_entity_f1b6ff57cb> generated.

Analyzing Entity <addr_entity_32c83c5028> in library <work> (Architecture <structural>).
Entity <addr_entity_32c83c5028> analyzed. Unit <addr_entity_32c83c5028> generated.

Analyzing generic Entity <xlconvert.6> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.6> analyzed. Unit <xlconvert.6> generated.

Analyzing generic Entity <convert_func_call.5> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.5> analyzed. Unit <convert_func_call.5> generated.

Analyzing Entity <bram_entity_ef33986178> in library <work> (Architecture <structural>).
Entity <bram_entity_ef33986178> analyzed. Unit <bram_entity_ef33986178> generated.

Analyzing generic Entity <xlconvert.7> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.7> analyzed. Unit <xlconvert.7> generated.

Analyzing generic Entity <convert_func_call.6> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1
Entity <convert_func_call.6> analyzed. Unit <convert_func_call.6> generated.

Analyzing Entity <freeze_cntr_entity_b4db19b16d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 36870: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 36870: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 36870: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <freeze_cntr_entity_b4db19b16d> analyzed. Unit <freeze_cntr_entity_b4db19b16d> generated.

Analyzing generic Entity <xlcounter_free.5> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_ed17144209261f47"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlcounter_free.5>.
Entity <xlcounter_free.5> analyzed. Unit <xlcounter_free.5> generated.

Analyzing generic Entity <xlslice.13> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 11
	y_width = 10
Entity <xlslice.13> analyzed. Unit <xlslice.13> generated.

Analyzing generic Entity <xlslice.14> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 10
	x_width = 11
	y_width = 1
Entity <xlslice.14> analyzed. Unit <xlslice.14> generated.

Analyzing generic Entity <xlregister.3> in library <work> (Architecture <behavior>).
	d_width = 10
	init_value = "0000000000"
Entity <xlregister.3> analyzed. Unit <xlregister.3> generated.

Analyzing generic Entity <synth_reg_w_init.5> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000"
	latency = 1
	width = 10
Entity <synth_reg_w_init.5> analyzed. Unit <synth_reg_w_init.5> generated.

Analyzing generic Entity <single_reg_w_init.5> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000"
	width = 10
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 7123: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.5> analyzed. Unit <single_reg_w_init.5> generated.

Analyzing Entity <reinterpret_3f7e3674f6> in library <work> (Architecture <behavior>).
Entity <reinterpret_3f7e3674f6> analyzed. Unit <reinterpret_3f7e3674f6> generated.

Analyzing Entity <snap_vacc1_entity_a816baf518> in library <work> (Architecture <structural>).
Entity <snap_vacc1_entity_a816baf518> analyzed. Unit <snap_vacc1_entity_a816baf518> generated.

Analyzing Entity <snap_vacc2_entity_c2f47281df> in library <work> (Architecture <structural>).
Entity <snap_vacc2_entity_c2f47281df> analyzed. Unit <snap_vacc2_entity_c2f47281df> generated.

Analyzing Entity <snap_vacc3_entity_74596c5e24> in library <work> (Architecture <structural>).
Entity <snap_vacc3_entity_74596c5e24> analyzed. Unit <snap_vacc3_entity_74596c5e24> generated.

Analyzing generic Entity <xlcounter_free.2> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_f8c7b661c01eeb1d"
	op_arith = 1
	op_width = 27
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlcounter_free.2>.
Entity <xlcounter_free.2> analyzed. Unit <xlcounter_free.2> generated.

Analyzing Entity <vacc0_entity_ff1ce515bb> in library <work> (Architecture <structural>).
Entity <vacc0_entity_ff1ce515bb> analyzed. Unit <vacc0_entity_ff1ce515bb> generated.

Analyzing Entity <addsub_4238e1a78a> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_4238e1a78a> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_4238e1a78a> analyzed. Unit <addsub_4238e1a78a> generated.

Analyzing Entity <delay_bram_entity_a2954a84b5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 37921: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_bram_entity_a2954a84b5> analyzed. Unit <delay_bram_entity_a2954a84b5> generated.

Analyzing generic Entity <xlcounter_limit.1> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1019
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 1
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.1>.
Entity <xlcounter_limit.1> analyzed. Unit <xlcounter_limit.1> generated.

Analyzing generic Entity <xlspram.1> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 32
	core_name0 = "bmg_24_vx5_6f3d016421754f60"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlspram.1>.
Entity <xlspram.1> analyzed. Unit <xlspram.1> generated.

Analyzing Entity <mux_10eb3a1f2d> in library <work> (Architecture <behavior>).
Entity <mux_10eb3a1f2d> analyzed. Unit <mux_10eb3a1f2d> generated.

Analyzing Entity <pulse_ext_entity_0ff64cdd38> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 37998: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 37998: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd" line 37998: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulse_ext_entity_0ff64cdd38> analyzed. Unit <pulse_ext_entity_0ff64cdd38> generated.

Analyzing Entity <constant_0604807f72> in library <work> (Architecture <behavior>).
Entity <constant_0604807f72> analyzed. Unit <constant_0604807f72> generated.

Analyzing Entity <relational_b4b277ae0f> in library <work> (Architecture <behavior>).
Entity <relational_b4b277ae0f> analyzed. Unit <relational_b4b277ae0f> generated.

Analyzing Entity <constant_37567836aa> in library <work> (Architecture <behavior>).
Entity <constant_37567836aa> analyzed. Unit <constant_37567836aa> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_657b5342cc> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e2b989a05e> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_6dd6aca36b> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_370c0f2c47> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_977ed7b8a2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_0b3c6c31ef> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_96d2a7e25e> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_4238e1a78a> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <xlclkprobe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5_cw.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlclkprobe> synthesized.


Synthesizing Unit <concat_15d98836ad>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_15d98836ad> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <delay_23f848c85b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <delay_23f848c85b> synthesized.


Synthesizing Unit <delay_3f5b23b538>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <delay_3f5b23b538> synthesized.


Synthesizing Unit <delay_9f02caa990>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_9f02caa990> synthesized.


Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.


Synthesizing Unit <delay_b40a532a7c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 76-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  76 D-type flip-flop(s).
Unit <delay_b40a532a7c> synthesized.


Synthesizing Unit <delay_d64b27fc5c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 38-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <delay_d64b27fc5c> synthesized.


Synthesizing Unit <delay_23d71a76f2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delay_23d71a76f2> synthesized.


Synthesizing Unit <delay_29899636e8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 114-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 114 D-type flip-flop(s).
Unit <delay_29899636e8> synthesized.


Synthesizing Unit <reinterpret_d51df7ac30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d51df7ac30> synthesized.


Synthesizing Unit <shift_407d711ee5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ip_1_23<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 36-bit register for signal <op_mem_46_20>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <shift_407d711ee5> synthesized.


Synthesizing Unit <xlslice_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<24:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_1> synthesized.


Synthesizing Unit <xlslice_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_2> synthesized.


Synthesizing Unit <convert_func_call_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_1> synthesized.


Synthesizing Unit <counter_044fafc0c4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_044fafc0c4> synthesized.


Synthesizing Unit <delay_672d2b8d1e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delay_672d2b8d1e> synthesized.


Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_aacf6e1b0e> synthesized.


Synthesizing Unit <relational_8782e16b67>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit comparator greatequal for signal <result_22_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8782e16b67> synthesized.


Synthesizing Unit <shift_657b5342cc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cast_internal_ip_25_3_lsh<42:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_657b5342cc> synthesized.


Synthesizing Unit <concat_83e473517e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_83e473517e> synthesized.


Synthesizing Unit <inverter_e2b989a05e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e2b989a05e> synthesized.


Synthesizing Unit <reinterpret_4389dc89bf>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4389dc89bf> synthesized.


Synthesizing Unit <xlslice_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_7> synthesized.


Synthesizing Unit <xlslice_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_8> synthesized.


Synthesizing Unit <reinterpret_ea71bb555c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_ea71bb555c> synthesized.


Synthesizing Unit <xlslice_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<33:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_15> synthesized.


Synthesizing Unit <xlslice_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_16> synthesized.


Synthesizing Unit <concat_f2f6490a28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_f2f6490a28> synthesized.


Synthesizing Unit <reinterpret_de38ef9df5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_de38ef9df5> synthesized.


Synthesizing Unit <xlslice_19>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlslice_19> synthesized.


Synthesizing Unit <xlslice_20>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlslice_20> synthesized.


Synthesizing Unit <convert_func_call_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_7> synthesized.


Synthesizing Unit <concat_25b7e1d1f5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_25b7e1d1f5> synthesized.


Synthesizing Unit <reinterpret_573890e1c0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_573890e1c0> synthesized.


Synthesizing Unit <convert_func_call_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din<17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_8> synthesized.


Synthesizing Unit <xlconvert_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_2> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <constant_2ae71e3b73>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_2ae71e3b73> synthesized.


Synthesizing Unit <relational_487ac75be9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_487ac75be9> synthesized.


Synthesizing Unit <counter_2943023fcf>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_2943023fcf> synthesized.


Synthesizing Unit <mux_7f6b7da686>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <mux_7f6b7da686> synthesized.


Synthesizing Unit <relational_53c93d0689>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 8-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_53c93d0689> synthesized.


Synthesizing Unit <xlslice_21>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_21> synthesized.


Synthesizing Unit <xlslice_22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_22> synthesized.


Synthesizing Unit <xlslice_23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_23> synthesized.


Synthesizing Unit <xlslice_24>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_24> synthesized.


Synthesizing Unit <xlslice_25>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_25> synthesized.


Synthesizing Unit <xlslice_26>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_26> synthesized.


Synthesizing Unit <xlslice_27>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_27> synthesized.


Synthesizing Unit <concat_7673b9b993>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_7673b9b993> synthesized.


Synthesizing Unit <reinterpret_63700884f5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_63700884f5> synthesized.


Synthesizing Unit <xlslice_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<37:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_9> synthesized.


Synthesizing Unit <xlslice_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_10> synthesized.


Synthesizing Unit <concat_5a12f8f9be>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_5a12f8f9be> synthesized.


Synthesizing Unit <reinterpret_bc4405cd1e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_bc4405cd1e> synthesized.


Synthesizing Unit <mux_79b7e15c26>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 38-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <mux_79b7e15c26> synthesized.


Synthesizing Unit <xlslice_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_17> synthesized.


Synthesizing Unit <xlslice_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_18> synthesized.


Synthesizing Unit <mux_181e58d842>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <mux_181e58d842> synthesized.


Synthesizing Unit <scale_6d627f2811>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_6d627f2811> synthesized.


Synthesizing Unit <reinterpret_ceef4fc23d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_ceef4fc23d> synthesized.


Synthesizing Unit <xlslice_38>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<17:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_38> synthesized.


Synthesizing Unit <xlslice_39>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_39> synthesized.


Synthesizing Unit <convert_func_call_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_9> synthesized.


Synthesizing Unit <concat_9d608cd669>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_9d608cd669> synthesized.


Synthesizing Unit <reinterpret_e2e786e1ed>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_e2e786e1ed> synthesized.


Synthesizing Unit <scale_1a387a5a22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_1a387a5a22> synthesized.


Synthesizing Unit <reinterpret_a5a2f0dd62>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_a5a2f0dd62> synthesized.


Synthesizing Unit <xlslice_40>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<19:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_40> synthesized.


Synthesizing Unit <xlslice_41>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_41> synthesized.


Synthesizing Unit <convert_func_call_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_10> synthesized.


Synthesizing Unit <concat_a9f0cfc482>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a9f0cfc482> synthesized.


Synthesizing Unit <reinterpret_d517af3309>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d517af3309> synthesized.


Synthesizing Unit <mux_c83be1b493>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 22-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <mux_c83be1b493> synthesized.


Synthesizing Unit <xlslice_28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_28> synthesized.


Synthesizing Unit <reinterpret_41416f6188>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_41416f6188> synthesized.


Synthesizing Unit <xlslice_42>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<21:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_42> synthesized.


Synthesizing Unit <xlslice_43>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_43> synthesized.


Synthesizing Unit <scale_38e99696aa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_38e99696aa> synthesized.


Synthesizing Unit <convert_func_call_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_11> synthesized.


Synthesizing Unit <concat_6188124172>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_6188124172> synthesized.


Synthesizing Unit <reinterpret_a106f99236>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_a106f99236> synthesized.


Synthesizing Unit <scale_d11c4b5145>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_d11c4b5145> synthesized.


Synthesizing Unit <reinterpret_8f5500aea5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_8f5500aea5> synthesized.


Synthesizing Unit <xlslice_44>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_44> synthesized.


Synthesizing Unit <xlslice_45>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_45> synthesized.


Synthesizing Unit <convert_func_call_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_12> synthesized.


Synthesizing Unit <concat_4720648850>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_4720648850> synthesized.


Synthesizing Unit <reinterpret_18554b6b75>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_18554b6b75> synthesized.


Synthesizing Unit <xlslice_29>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_29> synthesized.


Synthesizing Unit <mux_0eccfc7565>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <mux_0eccfc7565> synthesized.


Synthesizing Unit <xlslice_30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_30> synthesized.


Synthesizing Unit <xlslice_31>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_31> synthesized.


Synthesizing Unit <scale_a1339d14c7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_a1339d14c7> synthesized.


Synthesizing Unit <reinterpret_33580846c4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_33580846c4> synthesized.


Synthesizing Unit <xlslice_46>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<25:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_46> synthesized.


Synthesizing Unit <xlslice_47>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_47> synthesized.


Synthesizing Unit <convert_func_call_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_13> synthesized.


Synthesizing Unit <concat_e5ffcbc394>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_e5ffcbc394> synthesized.


Synthesizing Unit <reinterpret_eb72d4ea08>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_eb72d4ea08> synthesized.


Synthesizing Unit <scale_11a6418200>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_11a6418200> synthesized.


Synthesizing Unit <reinterpret_445612bb74>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_445612bb74> synthesized.


Synthesizing Unit <xlslice_48>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<27:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_48> synthesized.


Synthesizing Unit <xlslice_49>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_49> synthesized.


Synthesizing Unit <convert_func_call_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_14> synthesized.


Synthesizing Unit <concat_22467883b2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_22467883b2> synthesized.


Synthesizing Unit <reinterpret_0d1490be80>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_0d1490be80> synthesized.


Synthesizing Unit <xlslice_32>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_32> synthesized.


Synthesizing Unit <mux_458eaa1690>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <mux_458eaa1690> synthesized.


Synthesizing Unit <xlslice_33>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_33> synthesized.


Synthesizing Unit <xlslice_34>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_34> synthesized.


Synthesizing Unit <scale_fa7c2ab9f6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_fa7c2ab9f6> synthesized.


Synthesizing Unit <reinterpret_c2430bbd90>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_c2430bbd90> synthesized.


Synthesizing Unit <xlslice_50>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<29:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_50> synthesized.


Synthesizing Unit <xlslice_51>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_51> synthesized.


Synthesizing Unit <convert_func_call_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_15> synthesized.


Synthesizing Unit <concat_a369e00c6b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a369e00c6b> synthesized.


Synthesizing Unit <reinterpret_7025463ea8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_7025463ea8> synthesized.


Synthesizing Unit <scale_b42effccbc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_b42effccbc> synthesized.


Synthesizing Unit <reinterpret_151459306d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_151459306d> synthesized.


Synthesizing Unit <xlslice_52>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_52> synthesized.


Synthesizing Unit <xlslice_53>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_53> synthesized.


Synthesizing Unit <convert_func_call_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_16> synthesized.


Synthesizing Unit <xlslice_35>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_35> synthesized.


Synthesizing Unit <counter_9b03e3d644>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_9b03e3d644> synthesized.


Synthesizing Unit <mux_22ce705a06>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 34-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <mux_22ce705a06> synthesized.


Synthesizing Unit <xlslice_36>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlslice_36> synthesized.


Synthesizing Unit <xlslice_37>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_37> synthesized.


Synthesizing Unit <scale_1768584a8d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_1768584a8d> synthesized.


Synthesizing Unit <convert_func_call_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_17> synthesized.


Synthesizing Unit <concat_b198bd62b0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b198bd62b0> synthesized.


Synthesizing Unit <reinterpret_580feec131>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_580feec131> synthesized.


Synthesizing Unit <scale_9f61027ba4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_9f61027ba4> synthesized.


Synthesizing Unit <reinterpret_9a0fa0f632>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9a0fa0f632> synthesized.


Synthesizing Unit <xlslice_54>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<35:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_54> synthesized.


Synthesizing Unit <xlslice_55>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_55> synthesized.


Synthesizing Unit <convert_func_call_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_18> synthesized.


Synthesizing Unit <delay_d6fa0633b9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <delay_d6fa0633b9> synthesized.


Synthesizing Unit <delay_bab6621619>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 52-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <delay_bab6621619> synthesized.


Synthesizing Unit <delay_c53de546ea>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delay_c53de546ea> synthesized.


Synthesizing Unit <xlslice_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_3> synthesized.


Synthesizing Unit <xlslice_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_4> synthesized.


Synthesizing Unit <mux_d99e59b6d4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_d99e59b6d4> synthesized.


Synthesizing Unit <reinterpret_9a13f6a2a0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9a13f6a2a0> synthesized.


Synthesizing Unit <xlslice_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_5> synthesized.


Synthesizing Unit <xlslice_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_6> synthesized.


Synthesizing Unit <convert_func_call_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_2> synthesized.


Synthesizing Unit <convert_func_call_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_3> synthesized.


Synthesizing Unit <convert_func_call_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_4> synthesized.


Synthesizing Unit <xlslice_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_11> synthesized.


Synthesizing Unit <xlslice_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_12> synthesized.


Synthesizing Unit <reinterpret_3f7e3674f6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_3f7e3674f6> synthesized.


Synthesizing Unit <convert_func_call_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_5> synthesized.


Synthesizing Unit <convert_func_call_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <convert_func_call_6> synthesized.


Synthesizing Unit <xlslice_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_13> synthesized.


Synthesizing Unit <xlslice_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_14> synthesized.


Synthesizing Unit <mux_10eb3a1f2d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_10eb3a1f2d> synthesized.


Synthesizing Unit <constant_37567836aa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_37567836aa> synthesized.


Synthesizing Unit <constant_0604807f72>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_0604807f72> synthesized.


Synthesizing Unit <relational_b4b277ae0f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_b4b277ae0f> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <xlcounter_free_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_1> synthesized.


Synthesizing Unit <led0_sync_entity_f85f7d5b7c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <led0_sync_entity_f85f7d5b7c> synthesized.


Synthesizing Unit <xlcounter_free_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_2> synthesized.


Synthesizing Unit <xlconvert_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_1> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <conv_entity_47444a6b7b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <conv_entity_47444a6b7b> synthesized.


Synthesizing Unit <c_to_ri_entity_fe9d761bb1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_fe9d761bb1> synthesized.


Synthesizing Unit <ri_to_c_entity_e0bf40ff62>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_e0bf40ff62> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <srl17e_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_4> synthesized.


Synthesizing Unit <srl17e_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_5> synthesized.


Synthesizing Unit <xlcounter_limit_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_thresh0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcounter_limit_2> synthesized.


Synthesizing Unit <xlsprom_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_1> synthesized.


Synthesizing Unit <srl17e_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_6> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <c_to_ri_d_entity_f9c71271a8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_d_entity_f9c71271a8> synthesized.


Synthesizing Unit <xlconvert_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_8> synthesized.


Synthesizing Unit <ri_to_c_entity_007b667efe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_007b667efe> synthesized.


Synthesizing Unit <srl17e_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_7> synthesized.


Synthesizing Unit <xlmult_v9_0_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_2> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <xlspram_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_3> synthesized.


Synthesizing Unit <xlcounter_limit_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8352.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_3> synthesized.


Synthesizing Unit <xlsprom_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_2> synthesized.


Synthesizing Unit <srl17e_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_8> synthesized.


Synthesizing Unit <xlconvert_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_9> synthesized.


Synthesizing Unit <srl17e_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_9> synthesized.


Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <single_reg_w_init_3> synthesized.


Synthesizing Unit <srl17e_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_17> synthesized.


Synthesizing Unit <srl17e_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_10> synthesized.


Synthesizing Unit <xlsprom_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_3> synthesized.


Synthesizing Unit <xlsprom_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_4> synthesized.


Synthesizing Unit <xlsprom_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_5> synthesized.


Synthesizing Unit <xlsprom_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_6> synthesized.


Synthesizing Unit <xlcounter_free_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_3> synthesized.


Synthesizing Unit <bit_reverse_entity_7a73fb4074>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <bit_reverse_entity_7a73fb4074> synthesized.


Synthesizing Unit <c_to_ri_entity_77af6c8b3b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_77af6c8b3b> synthesized.


Synthesizing Unit <xlcounter_free_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_6> synthesized.


Synthesizing Unit <xlspram_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_2> synthesized.


Synthesizing Unit <ri_to_c_entity_b3a6a3c041>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_b3a6a3c041> synthesized.


Synthesizing Unit <srl17e_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_11> synthesized.


Synthesizing Unit <xlcounter_free_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_7> synthesized.


Synthesizing Unit <xlcounter_limit_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8352.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_4> synthesized.


Synthesizing Unit <srl17e_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_12> synthesized.


Synthesizing Unit <srl17e_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_13> synthesized.


Synthesizing Unit <xlcounter_free_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_8> synthesized.


Synthesizing Unit <xlspram_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_4> synthesized.


Synthesizing Unit <xlcounter_limit_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8352.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_5> synthesized.


Synthesizing Unit <xlspram_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_5> synthesized.


Synthesizing Unit <xlspram_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_6> synthesized.


Synthesizing Unit <c_to_ri_entity_cb1e791740>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_cb1e791740> synthesized.


Synthesizing Unit <xlconvert_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_10> synthesized.


Synthesizing Unit <ri_to_c_entity_18e0c52f45>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_18e0c52f45> synthesized.


Synthesizing Unit <c_to_ri_entity_b676585c3d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_b676585c3d> synthesized.


Synthesizing Unit <xlconvert_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_11> synthesized.


Synthesizing Unit <ri_to_c_entity_1aa6ecbd54>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_1aa6ecbd54> synthesized.


Synthesizing Unit <xlcounter_free_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_9> synthesized.


Synthesizing Unit <c_to_ri_entity_e4c3654c70>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_e4c3654c70> synthesized.


Synthesizing Unit <xlspram_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_7> synthesized.


Synthesizing Unit <xlcounter_limit_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8352.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_6> synthesized.


Synthesizing Unit <srl17e_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_18> synthesized.


Synthesizing Unit <srl17e_19>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_19> synthesized.


Synthesizing Unit <xlspram_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_8> synthesized.


Synthesizing Unit <xlcounter_limit_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8352.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_7> synthesized.


Synthesizing Unit <xlconvert_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_12> synthesized.


Synthesizing Unit <ri_to_c_entity_106d69554f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_106d69554f> synthesized.


Synthesizing Unit <c_to_ri_entity_8c773e837f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_8c773e837f> synthesized.


Synthesizing Unit <xlconvert_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_13> synthesized.


Synthesizing Unit <ri_to_c_entity_b2ea3e0c09>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_b2ea3e0c09> synthesized.


Synthesizing Unit <c_to_ri1_entity_7fe674c156>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri1_entity_7fe674c156> synthesized.


Synthesizing Unit <c_to_ri_entity_f83de36a99>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_f83de36a99> synthesized.


Synthesizing Unit <xlmult_v9_0_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_3> synthesized.


Synthesizing Unit <ri_to_c_entity_bf9c2f4755>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_bf9c2f4755> synthesized.


Synthesizing Unit <xlmult_v9_0_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<21:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_4> synthesized.


Synthesizing Unit <srl17e_28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_28> synthesized.


Synthesizing Unit <srl17e_29>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_29> synthesized.


Synthesizing Unit <srl17e_20>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_20> synthesized.


Synthesizing Unit <srl17e_21>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_21> synthesized.


Synthesizing Unit <srl17e_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_14> synthesized.


Synthesizing Unit <xlsprom_dist_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlsprom_dist_1> synthesized.


Synthesizing Unit <xlsprom_dist_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlsprom_dist_2> synthesized.


Synthesizing Unit <xlsprom_dist_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlsprom_dist_3> synthesized.


Synthesizing Unit <xlcounter_free_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_10> synthesized.


Synthesizing Unit <srl17e_30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_30> synthesized.


Synthesizing Unit <xlcounter_free_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_11> synthesized.


Synthesizing Unit <srl17e_22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_22> synthesized.


Synthesizing Unit <srl17e_31>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_31> synthesized.


Synthesizing Unit <srl17e_32>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_32> synthesized.


Synthesizing Unit <c_to_ri_entity_4bcfaa67a7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_4bcfaa67a7> synthesized.


Synthesizing Unit <xlconvert_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_14> synthesized.


Synthesizing Unit <ri_to_c_entity_cd5a03d1c5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_cd5a03d1c5> synthesized.


Synthesizing Unit <c_to_ri_entity_3b76d00990>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_3b76d00990> synthesized.


Synthesizing Unit <xlconvert_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_15> synthesized.


Synthesizing Unit <ri_to_c_entity_0ba748958a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_0ba748958a> synthesized.


Synthesizing Unit <c_to_ri_entity_a14e3a0825>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_a14e3a0825> synthesized.


Synthesizing Unit <xlmult_v9_0_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<21:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_5> synthesized.


Synthesizing Unit <ri_to_c_entity_ac37194b4a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_ac37194b4a> synthesized.


Synthesizing Unit <xlmult_v9_0_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<23:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_6> synthesized.


Synthesizing Unit <srl17e_33>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_33> synthesized.


Synthesizing Unit <srl17e_23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_23> synthesized.


Synthesizing Unit <srl17e_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_15> synthesized.


Synthesizing Unit <xlsprom_dist_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlsprom_dist_4> synthesized.


Synthesizing Unit <xlsprom_dist_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlsprom_dist_5> synthesized.


Synthesizing Unit <xlsprom_dist_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlsprom_dist_6> synthesized.


Synthesizing Unit <xlcounter_free_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_12> synthesized.


Synthesizing Unit <srl17e_34>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_34> synthesized.


Synthesizing Unit <srl17e_24>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_24> synthesized.


Synthesizing Unit <xlcounter_free_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_13> synthesized.


Synthesizing Unit <srl17e_25>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_25> synthesized.


Synthesizing Unit <srl17e_26>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_26> synthesized.


Synthesizing Unit <c_to_ri_entity_57e270bed1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_57e270bed1> synthesized.


Synthesizing Unit <xlconvert_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_16> synthesized.


Synthesizing Unit <ri_to_c_entity_25be5da4bb>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_25be5da4bb> synthesized.


Synthesizing Unit <c_to_ri_entity_9e5ab6b1ae>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_9e5ab6b1ae> synthesized.


Synthesizing Unit <xlconvert_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_17> synthesized.


Synthesizing Unit <ri_to_c_entity_e063d0f593>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_e063d0f593> synthesized.


Synthesizing Unit <c_to_ri_entity_b773420e76>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_b773420e76> synthesized.


Synthesizing Unit <xlmult_v9_0_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<23:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_7> synthesized.


Synthesizing Unit <ri_to_c_entity_37144ab30f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_37144ab30f> synthesized.


Synthesizing Unit <xlmult_v9_0_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<25:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_8> synthesized.


Synthesizing Unit <srl17e_35>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_35> synthesized.


Synthesizing Unit <srl17e_36>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_36> synthesized.


Synthesizing Unit <srl17e_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_16> synthesized.


Synthesizing Unit <xlsprom_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_7> synthesized.


Synthesizing Unit <xlsprom_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_8> synthesized.


Synthesizing Unit <xlsprom_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_9> synthesized.


Synthesizing Unit <xlcounter_free_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_14> synthesized.


Synthesizing Unit <srl17e_37>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_37> synthesized.


Synthesizing Unit <c_to_ri_entity_1bbe6e78b8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_1bbe6e78b8> synthesized.


Synthesizing Unit <xlconvert_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_18> synthesized.


Synthesizing Unit <ri_to_c_entity_cedf3c063c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_cedf3c063c> synthesized.


Synthesizing Unit <c_to_ri_entity_c19f9d131d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_c19f9d131d> synthesized.


Synthesizing Unit <xlconvert_19>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_19> synthesized.


Synthesizing Unit <c_to_ri_entity_d18766a8ff>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_d18766a8ff> synthesized.


Synthesizing Unit <xlmult_v9_0_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<25:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_9> synthesized.


Synthesizing Unit <ri_to_c_entity_8c65311040>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <ri_to_c_entity_8c65311040> synthesized.


Synthesizing Unit <xlmult_v9_0_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<27:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_10> synthesized.


Synthesizing Unit <srl17e_27>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <srl17e_27> synthesized.


Synthesizing Unit <xlsprom_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_10> synthesized.


Synthesizing Unit <xlsprom_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_11> synthesized.


Synthesizing Unit <xlsprom_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_12> synthesized.


Synthesizing Unit <c_to_ri_entity_e2ce2ec87a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_to_ri_entity_e2ce2ec87a> synthesized.


Synthesizing Unit <xlmult_v9_0_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_1> synthesized.


Synthesizing Unit <xlconvert_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_3> synthesized.


Synthesizing Unit <xlconvert_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_4> synthesized.


Synthesizing Unit <xlconvert_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_5> synthesized.


Synthesizing Unit <xlcounter_free_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_4> synthesized.


Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <single_reg_w_init_4> synthesized.


Synthesizing Unit <xlconvert_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_6> synthesized.


Synthesizing Unit <xlconvert_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_7> synthesized.


Synthesizing Unit <xlcounter_free_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_5> synthesized.


Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <single_reg_w_init_5> synthesized.


Synthesizing Unit <xlcounter_limit_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8352.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_1> synthesized.


Synthesizing Unit <xlspram_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_1> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <acc_cnt_entity_b52af162d4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <acc_cnt_entity_b52af162d4> synthesized.


Synthesizing Unit <adc_5g_entity_8d8c5a29fa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <adc_5g_entity_8d8c5a29fa> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <synth_reg_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_4> synthesized.


Synthesizing Unit <synth_reg_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_5> synthesized.


Synthesizing Unit <c_gen_entity_a4fea711a5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_gen_entity_a4fea711a5> synthesized.


Synthesizing Unit <synth_reg_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_6> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <mult_add_im_entity_27fd95e9cc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <mult_add_im_entity_27fd95e9cc> synthesized.


Synthesizing Unit <tap_delay_entity_8b0b4ca2e5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <tap_delay_entity_8b0b4ca2e5> synthesized.


Synthesizing Unit <synth_reg_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_7> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <c_gen_entity_148c3edefd>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_gen_entity_148c3edefd> synthesized.


Synthesizing Unit <synth_reg_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_8> synthesized.


Synthesizing Unit <synth_reg_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_9> synthesized.


Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <synth_reg_w_init_3> synthesized.


Synthesizing Unit <synth_reg_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_17> synthesized.


Synthesizing Unit <synth_reg_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_10> synthesized.


Synthesizing Unit <c_gen_entity_6b8ad9a4f8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_gen_entity_6b8ad9a4f8> synthesized.


Synthesizing Unit <c_gen_entity_bfed56ba73>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_gen_entity_bfed56ba73> synthesized.


Synthesizing Unit <c_gen_entity_33087564cb>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_gen_entity_33087564cb> synthesized.


Synthesizing Unit <c_gen_entity_6a3e648c8e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <c_gen_entity_6a3e648c8e> synthesized.


Synthesizing Unit <synth_reg_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_11> synthesized.


Synthesizing Unit <delay_im_entity_5e0a651975>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_im_entity_5e0a651975> synthesized.


Synthesizing Unit <synth_reg_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_12> synthesized.


Synthesizing Unit <synth_reg_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_13> synthesized.


Synthesizing Unit <delay_im_entity_1878a3b82b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_im_entity_1878a3b82b> synthesized.


Synthesizing Unit <delay_b_entity_54fc59f010>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_54fc59f010> synthesized.


Synthesizing Unit <delay_b_entity_fc95f0b354>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_fc95f0b354> synthesized.


Synthesizing Unit <delay_im_entity_cc3d63fda2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_im_entity_cc3d63fda2> synthesized.


Synthesizing Unit <synth_reg_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_18> synthesized.


Synthesizing Unit <synth_reg_19>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_19> synthesized.


Synthesizing Unit <delay_im_entity_4893737a70>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_im_entity_4893737a70> synthesized.


Synthesizing Unit <twiddle_gen1_entity_4cc7338556>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen1_entity_4cc7338556> synthesized.


Synthesizing Unit <twiddle_gen2_entity_6e2acf61e4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen2_entity_6e2acf61e4> synthesized.


Synthesizing Unit <twiddle_gen3_entity_7dbf20bc5c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen3_entity_7dbf20bc5c> synthesized.


Synthesizing Unit <synth_reg_30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_30> synthesized.


Synthesizing Unit <synth_reg_31>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_31> synthesized.


Synthesizing Unit <synth_reg_20>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_20> synthesized.


Synthesizing Unit <synth_reg_21>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_21> synthesized.


Synthesizing Unit <synth_reg_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_14> synthesized.


Synthesizing Unit <synth_reg_32>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_32> synthesized.


Synthesizing Unit <synth_reg_22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_22> synthesized.


Synthesizing Unit <synth_reg_23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_23> synthesized.


Synthesizing Unit <synth_reg_33>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_33> synthesized.


Synthesizing Unit <twiddle_gen1_entity_d8b97c5223>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen1_entity_d8b97c5223> synthesized.


Synthesizing Unit <twiddle_gen2_entity_aab55de34e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen2_entity_aab55de34e> synthesized.


Synthesizing Unit <twiddle_gen3_entity_3562354dc2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen3_entity_3562354dc2> synthesized.


Synthesizing Unit <synth_reg_34>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_34> synthesized.


Synthesizing Unit <synth_reg_24>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_24> synthesized.


Synthesizing Unit <synth_reg_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_15> synthesized.


Synthesizing Unit <synth_reg_35>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_35> synthesized.


Synthesizing Unit <synth_reg_25>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_25> synthesized.


Synthesizing Unit <synth_reg_26>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_26> synthesized.


Synthesizing Unit <synth_reg_27>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_27> synthesized.


Synthesizing Unit <twiddle_gen1_entity_3a83a45804>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen1_entity_3a83a45804> synthesized.


Synthesizing Unit <twiddle_gen2_entity_25e549652a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen2_entity_25e549652a> synthesized.


Synthesizing Unit <twiddle_gen3_entity_af5898bf4e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen3_entity_af5898bf4e> synthesized.


Synthesizing Unit <synth_reg_36>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_36> synthesized.


Synthesizing Unit <synth_reg_37>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_37> synthesized.


Synthesizing Unit <synth_reg_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_16> synthesized.


Synthesizing Unit <synth_reg_28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_28> synthesized.


Synthesizing Unit <synth_reg_38>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_38> synthesized.


Synthesizing Unit <twiddle_gen1_entity_2f4e4017fc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen1_entity_2f4e4017fc> synthesized.


Synthesizing Unit <twiddle_gen2_entity_bd86017793>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen2_entity_bd86017793> synthesized.


Synthesizing Unit <twiddle_gen3_entity_ff724eec4e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <twiddle_gen3_entity_ff724eec4e> synthesized.


Synthesizing Unit <synth_reg_29>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_29> synthesized.


Synthesizing Unit <addr_entity_1e1f5ffa13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <addr_entity_1e1f5ffa13> synthesized.


Synthesizing Unit <bram_lsb_entity_fbf1ca35c2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <bram_lsb_entity_fbf1ca35c2> synthesized.


Synthesizing Unit <freeze_cntr_entity_c486df284c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <freeze_cntr_entity_c486df284c> synthesized.


Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <synth_reg_w_init_4> synthesized.


Synthesizing Unit <addr_entity_32c83c5028>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <addr_entity_32c83c5028> synthesized.


Synthesizing Unit <bram_entity_ef33986178>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <bram_entity_ef33986178> synthesized.


Synthesizing Unit <freeze_cntr_entity_b4db19b16d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <freeze_cntr_entity_b4db19b16d> synthesized.


Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <synth_reg_w_init_5> synthesized.


Synthesizing Unit <delay_bram_entity_a2954a84b5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_bram_entity_a2954a84b5> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5_cw.vhd".
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <xlregister_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlregister_1> synthesized.


Synthesizing Unit <convert_pipeline_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<10:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_1> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_1> synthesized.


Synthesizing Unit <xldelay_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_4> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_2> synthesized.


Synthesizing Unit <xldelay_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_5> synthesized.


Synthesizing Unit <xldelay_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_6> synthesized.


Synthesizing Unit <xldelay_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_7> synthesized.


Synthesizing Unit <addsub_bfd97cd167>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit adder for signal <internal_s_69_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_bfd97cd167> synthesized.


Synthesizing Unit <xldelay_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_14> synthesized.


Synthesizing Unit <xldelay_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_8> synthesized.


Synthesizing Unit <delay_b_entity_47aee85e44>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_47aee85e44> synthesized.


Synthesizing Unit <xldelay_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_9> synthesized.


Synthesizing Unit <xldelay_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_10> synthesized.


Synthesizing Unit <delay_b_entity_54d4e68371>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_54d4e68371> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_62d41deb8e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_01_entity_62d41deb8e> synthesized.


Synthesizing Unit <addsub_793ae25d23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <internal_s_69_5_addsub>.
    Found 10-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_793ae25d23> synthesized.


Synthesizing Unit <addsub_3700bc31ba>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 10-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_3700bc31ba> synthesized.


Synthesizing Unit <addsub_74b65e93f7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit adder for signal <internal_s_69_5_addsub>.
    Found 11-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_74b65e93f7> synthesized.


Synthesizing Unit <addsub_89c5949a28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 11-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_89c5949a28> synthesized.


Synthesizing Unit <delay_b_entity_7978f90115>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_7978f90115> synthesized.


Synthesizing Unit <xldelay_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_15> synthesized.


Synthesizing Unit <xldelay_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_16> synthesized.


Synthesizing Unit <delay_b_entity_aa403b4208>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_aa403b4208> synthesized.


Synthesizing Unit <addsub_470ffe01d4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit adder for signal <internal_s_69_5_addsub>.
    Found 12-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_470ffe01d4> synthesized.


Synthesizing Unit <addsub_388a97573b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 12-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_388a97573b> synthesized.


Synthesizing Unit <addsub_ed74d532a0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit adder for signal <internal_s_69_5_addsub>.
    Found 13-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_ed74d532a0> synthesized.


Synthesizing Unit <addsub_f11535f968>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 13-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f11535f968> synthesized.


Synthesizing Unit <xldelay_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_11> synthesized.


Synthesizing Unit <addsub_d661929060>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit adder for signal <internal_s_69_5_addsub>.
    Found 12-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_d661929060> synthesized.


Synthesizing Unit <xldelay_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_17> synthesized.


Synthesizing Unit <xldelay_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_18> synthesized.


Synthesizing Unit <addsub_c8df442ec4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <internal_s_69_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c8df442ec4> synthesized.


Synthesizing Unit <addsub_6dd6aca36b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 36-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_6dd6aca36b> synthesized.


Synthesizing Unit <addsub_21a1218bfe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_21a1218bfe> synthesized.


Synthesizing Unit <addsub_bd2bd198b1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <internal_s_69_5_addsub>.
    Found 10-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_bd2bd198b1> synthesized.


Synthesizing Unit <convert_pipeline_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<12:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_2> synthesized.


Synthesizing Unit <xldelay_27>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_27> synthesized.


Synthesizing Unit <xldelay_19>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_19> synthesized.


Synthesizing Unit <xldelay_20>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_20> synthesized.


Synthesizing Unit <xldelay_28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_28> synthesized.


Synthesizing Unit <addsub_4a1b074932>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit adder for signal <internal_s_69_5_addsub>.
    Found 14-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_4a1b074932> synthesized.


Synthesizing Unit <addsub_f3687289ea>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 14-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f3687289ea> synthesized.


Synthesizing Unit <addsub_79dc8835bc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit adder for signal <internal_s_69_5_addsub>.
    Found 15-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_79dc8835bc> synthesized.


Synthesizing Unit <addsub_f4e99698eb>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 15-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f4e99698eb> synthesized.


Synthesizing Unit <xldelay_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_12> synthesized.


Synthesizing Unit <addsub_c0d1d84d6b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit adder for signal <internal_s_69_5_addsub>.
    Found 14-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c0d1d84d6b> synthesized.


Synthesizing Unit <xldelay_21>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_21> synthesized.


Synthesizing Unit <addsub_a9cdc93774>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 21-bit adder for signal <internal_s_69_5_addsub>.
    Found 20-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_a9cdc93774> synthesized.


Synthesizing Unit <addsub_370c0f2c47>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 21-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 40-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_370c0f2c47> synthesized.


Synthesizing Unit <addsub_5777994232>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 21-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 20-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_5777994232> synthesized.


Synthesizing Unit <convert_pipeline_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<14:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_3> synthesized.


Synthesizing Unit <xldelay_29>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_29> synthesized.


Synthesizing Unit <xldelay_22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_22> synthesized.


Synthesizing Unit <xldelay_23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_23> synthesized.


Synthesizing Unit <xldelay_24>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_24> synthesized.


Synthesizing Unit <addsub_e8bb7c4e8b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit adder for signal <internal_s_69_5_addsub>.
    Found 16-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_e8bb7c4e8b> synthesized.


Synthesizing Unit <addsub_81ed09e952>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 16-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_81ed09e952> synthesized.


Synthesizing Unit <addsub_14b004d38d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit adder for signal <internal_s_69_5_addsub>.
    Found 17-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_14b004d38d> synthesized.


Synthesizing Unit <addsub_5d0bd43700>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 17-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_5d0bd43700> synthesized.


Synthesizing Unit <xldelay_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_13> synthesized.


Synthesizing Unit <addsub_24b2bc78a0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit adder for signal <internal_s_69_5_addsub>.
    Found 16-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_24b2bc78a0> synthesized.


Synthesizing Unit <addsub_c7058621d7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit adder for signal <internal_s_69_5_addsub>.
    Found 22-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c7058621d7> synthesized.


Synthesizing Unit <addsub_977ed7b8a2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 44-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_977ed7b8a2> synthesized.


Synthesizing Unit <addsub_0f2f4c67a4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 22-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_0f2f4c67a4> synthesized.


Synthesizing Unit <convert_pipeline_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<16:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_4> synthesized.


Synthesizing Unit <xldelay_25>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_25> synthesized.


Synthesizing Unit <xldelay_30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_30> synthesized.


Synthesizing Unit <addsub_ed5d62a19c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit adder for signal <internal_s_69_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_ed5d62a19c> synthesized.


Synthesizing Unit <addsub_cc9a7f7bbc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_cc9a7f7bbc> synthesized.


Synthesizing Unit <addsub_f10bd79bfe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <internal_s_69_5_addsub>.
    Found 19-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f10bd79bfe> synthesized.


Synthesizing Unit <addsub_f5776ffb7e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 19-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f5776ffb7e> synthesized.


Synthesizing Unit <addsub_555b5d0c45>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit adder for signal <internal_s_69_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_555b5d0c45> synthesized.


Synthesizing Unit <xldelay_26>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xldelay_26> synthesized.


Synthesizing Unit <addsub_a90e22f5f3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit adder for signal <internal_s_69_5_addsub>.
    Found 24-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_a90e22f5f3> synthesized.


Synthesizing Unit <addsub_0b3c6c31ef>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 48-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_0b3c6c31ef> synthesized.


Synthesizing Unit <addsub_50f49c147d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 24-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_50f49c147d> synthesized.


Synthesizing Unit <convert_pipeline_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<18:17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_5> synthesized.


Synthesizing Unit <addsub_96d2a7e25e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<38:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 39-bit adder for signal <internal_s_69_5_addsub>.
    Found 76-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_96d2a7e25e> synthesized.


Synthesizing Unit <xlregister_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlregister_2> synthesized.


Synthesizing Unit <xlregister_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlregister_3> synthesized.


Synthesizing Unit <addsub_4238e1a78a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<62:53>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<20:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 63-bit adder for signal <internal_s_69_5_addsub>.
    Found 64-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_4238e1a78a> synthesized.


Synthesizing Unit <default_clock_driver>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5_cw.vhd".
Unit <default_clock_driver> synthesized.


Synthesizing Unit <posedge1_entity_d70b7fecd6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <posedge1_entity_d70b7fecd6> synthesized.


Synthesizing Unit <r4_power19_1_entity_4d56d1ab0b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_power19_1_entity_4d56d1ab0b> synthesized.


Synthesizing Unit <xlconvert_pipeline_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlconvert_pipeline_1> synthesized.


Synthesizing Unit <fir_coef_entity_8b710ddd57>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_coef_entity_8b710ddd57> synthesized.


Synthesizing Unit <fir_core_entity_9dfb5ea5d5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_core_entity_9dfb5ea5d5> synthesized.


Synthesizing Unit <fir_coef_entity_8033da333b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_coef_entity_8033da333b> synthesized.


Synthesizing Unit <mult_add_im_entity_5625f0db12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <mult_add_im_entity_5625f0db12> synthesized.


Synthesizing Unit <fir_coef_entity_5e5fcf201a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_coef_entity_5e5fcf201a> synthesized.


Synthesizing Unit <fir_coef_entity_cd9df4bc76>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_coef_entity_cd9df4bc76> synthesized.


Synthesizing Unit <fir_coef_entity_74e36d4821>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_coef_entity_74e36d4821> synthesized.


Synthesizing Unit <fir_coef_entity_6398eb6f71>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_coef_entity_6398eb6f71> synthesized.


Synthesizing Unit <fir_quantize_entity_0872b1c19f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_quantize_entity_0872b1c19f> synthesized.


Synthesizing Unit <fir_coef_entity_fa8d0a6424>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_coef_entity_fa8d0a6424> synthesized.


Synthesizing Unit <fir_core_entity_eb3608837d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_core_entity_eb3608837d> synthesized.


Synthesizing Unit <biplex_bitrev0_entity_30ef78a279>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_bitrev0_entity_30ef78a279> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_6a76e43a40>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_01_entity_6a76e43a40> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_50a787a430>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_23_entity_50a787a430> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_2c3cadb7c6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_ac_entity_2c3cadb7c6> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_f2ff46cb20>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_23_entity_f2ff46cb20> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_2ca5bf992f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_ac_entity_2ca5bf992f> synthesized.


Synthesizing Unit <butterfly0_entity_6f5feb3631>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly0_entity_6f5feb3631> synthesized.


Synthesizing Unit <butterfly1_entity_7fd0666490>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly1_entity_7fd0666490> synthesized.


Synthesizing Unit <butterfly2_entity_3774d12e04>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly2_entity_3774d12e04> synthesized.


Synthesizing Unit <butterfly3j_entity_857f216018>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly3j_entity_857f216018> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_ded833414d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_01_entity_ded833414d> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_4c7f6cebf7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_23_entity_4c7f6cebf7> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_6da9d0762c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_ac_entity_6da9d0762c> synthesized.


Synthesizing Unit <butterfly0_entity_e4ab8e7fb8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly0_entity_e4ab8e7fb8> synthesized.


Synthesizing Unit <butterfly1_entity_10e40369d0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly1_entity_10e40369d0> synthesized.


Synthesizing Unit <butterfly2_entity_3729a34a52>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly2_entity_3729a34a52> synthesized.


Synthesizing Unit <butterfly3j_entity_a66adcb4d9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly3j_entity_a66adcb4d9> synthesized.


Synthesizing Unit <xlconvert_pipeline_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlconvert_pipeline_2> synthesized.


Synthesizing Unit <delay_b_entity_29100ef262>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_29100ef262> synthesized.


Synthesizing Unit <delay_b_entity_d2b33b9d3c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_d2b33b9d3c> synthesized.


Synthesizing Unit <butterfly0_entity_7236742b6e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly0_entity_7236742b6e> synthesized.


Synthesizing Unit <butterfly1_entity_a874a48525>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly1_entity_a874a48525> synthesized.


Synthesizing Unit <butterfly2_entity_558f6ef896>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly2_entity_558f6ef896> synthesized.


Synthesizing Unit <butterfly3j_entity_ace26e8d1a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly3j_entity_ace26e8d1a> synthesized.


Synthesizing Unit <xlconvert_pipeline_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlconvert_pipeline_3> synthesized.


Synthesizing Unit <delay_b_entity_8bec184937>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_8bec184937> synthesized.


Synthesizing Unit <delay_b_entity_9f9ce9fb0d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_9f9ce9fb0d> synthesized.


Synthesizing Unit <butterfly0_entity_bb3478fb88>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly0_entity_bb3478fb88> synthesized.


Synthesizing Unit <butterfly1_entity_48108caaa1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly1_entity_48108caaa1> synthesized.


Synthesizing Unit <butterfly2_entity_03175731b5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly2_entity_03175731b5> synthesized.


Synthesizing Unit <butterfly3j_entity_bc72a40e93>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly3j_entity_bc72a40e93> synthesized.


Synthesizing Unit <xlconvert_pipeline_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlconvert_pipeline_4> synthesized.


Synthesizing Unit <delay_b_entity_333926c402>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_333926c402> synthesized.


Synthesizing Unit <delay_b_entity_38482719d8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <delay_b_entity_38482719d8> synthesized.


Synthesizing Unit <butterfly0_entity_933d7106fd>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly0_entity_933d7106fd> synthesized.


Synthesizing Unit <butterfly1_entity_0243493c71>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly1_entity_0243493c71> synthesized.


Synthesizing Unit <butterfly2_entity_0ba5dcbedc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly2_entity_0ba5dcbedc> synthesized.


Synthesizing Unit <butterfly3j_entity_2af76feb3d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <butterfly3j_entity_2af76feb3d> synthesized.


Synthesizing Unit <xlconvert_pipeline_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <xlconvert_pipeline_5> synthesized.


Synthesizing Unit <acc_cntrl_entity_1d98c79a3b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <acc_cntrl_entity_1d98c79a3b> synthesized.


Synthesizing Unit <pulse_ext1_entity_4051a15797>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <pulse_ext1_entity_4051a15797> synthesized.


Synthesizing Unit <snap_adc_entity_4bfcd7107d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <snap_adc_entity_4bfcd7107d> synthesized.


Synthesizing Unit <snap_vacc0_entity_f1b6ff57cb>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <snap_vacc0_entity_f1b6ff57cb> synthesized.


Synthesizing Unit <snap_vacc1_entity_a816baf518>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <snap_vacc1_entity_a816baf518> synthesized.


Synthesizing Unit <snap_vacc2_entity_c2f47281df>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <snap_vacc2_entity_c2f47281df> synthesized.


Synthesizing Unit <snap_vacc3_entity_74596c5e24>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <snap_vacc3_entity_74596c5e24> synthesized.


Synthesizing Unit <fir_quantize_entity_159d90c3b8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_quantize_entity_159d90c3b8> synthesized.


Synthesizing Unit <fir_tap_1_entity_b409832013>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_tap_1_entity_b409832013> synthesized.


Synthesizing Unit <fir_core_entity_3b628b72bc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_core_entity_3b628b72bc> synthesized.


Synthesizing Unit <fir_core_entity_eb17f90b1c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_core_entity_eb17f90b1c> synthesized.


Synthesizing Unit <fir_tap_1_entity_b54d787092>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_tap_1_entity_b54d787092> synthesized.


Synthesizing Unit <fir_tap_2_entity_001db5d752>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_tap_2_entity_001db5d752> synthesized.


Synthesizing Unit <quadplex_bitrev_entity_660273096d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <quadplex_bitrev_entity_660273096d> synthesized.


Synthesizing Unit <quadplex_commutator_entity_24b23ba26e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <quadplex_commutator_entity_24b23ba26e> synthesized.


Synthesizing Unit <quadplex_commutator_entity_262766872e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <quadplex_commutator_entity_262766872e> synthesized.


Synthesizing Unit <r4_butterfly_entity_bb1510c086>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_butterfly_entity_bb1510c086> synthesized.


Synthesizing Unit <quadplex_commutator_entity_faeb218c71>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <quadplex_commutator_entity_faeb218c71> synthesized.


Synthesizing Unit <r4_butterfly_entity_d98f53dda4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_butterfly_entity_d98f53dda4> synthesized.


Synthesizing Unit <cmpy1_entity_c4e84ca371>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <cmpy1_entity_c4e84ca371> synthesized.


Synthesizing Unit <cmpy2_entity_ec95a7d9de>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <cmpy2_entity_ec95a7d9de> synthesized.


Synthesizing Unit <r4_butterfly_entity_da33117be2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_butterfly_entity_da33117be2> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_04980bcfcc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_01_entity_04980bcfcc> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_e42bb62919>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_23_entity_e42bb62919> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_a42560e7f0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_ac_entity_a42560e7f0> synthesized.


Synthesizing Unit <cmpy1_entity_807c125e96>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <cmpy1_entity_807c125e96> synthesized.


Synthesizing Unit <cmpy2_entity_d3cec8edee>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <cmpy2_entity_d3cec8edee> synthesized.


Synthesizing Unit <r4_butterfly_entity_0ab8bacc2c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_butterfly_entity_0ab8bacc2c> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_eaac85949c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_01_entity_eaac85949c> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_fff0f794e5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_23_entity_fff0f794e5> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_be619e3591>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_ac_entity_be619e3591> synthesized.


Synthesizing Unit <cmpy1_entity_f1024babbe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <cmpy1_entity_f1024babbe> synthesized.


Synthesizing Unit <cmpy2_entity_0fb3561415>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <cmpy2_entity_0fb3561415> synthesized.


Synthesizing Unit <r4_butterfly_entity_26888c8657>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_butterfly_entity_26888c8657> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_aa2e066db0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_01_entity_aa2e066db0> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_4f62580056>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_23_entity_4f62580056> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_378fd9341a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <biplex_commutator_ac_entity_378fd9341a> synthesized.


Synthesizing Unit <cmpy1_entity_26dbc807fe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <cmpy1_entity_26dbc807fe> synthesized.


Synthesizing Unit <cmpy2_entity_723418a7ae>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <cmpy2_entity_723418a7ae> synthesized.


Synthesizing Unit <pulse_ext_entity_0ff64cdd38>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <pulse_ext_entity_0ff64cdd38> synthesized.


Synthesizing Unit <fir_4_entity_9067c135e4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_4_entity_9067c135e4> synthesized.


Synthesizing Unit <vacc0_entity_ff1ce515bb>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <vacc0_entity_ff1ce515bb> synthesized.


Synthesizing Unit <fir_tap_2_entity_de2966bf5b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_tap_2_entity_de2966bf5b> synthesized.


Synthesizing Unit <fir_tap_3_entity_1db532ecda>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_tap_3_entity_1db532ecda> synthesized.


Synthesizing Unit <fir_tap_4_entity_7c430193f8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_tap_4_entity_7c430193f8> synthesized.


Synthesizing Unit <fir_tap_5_entity_32d697476e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_tap_5_entity_32d697476e> synthesized.


Synthesizing Unit <fir_tap_6_entity_8984997cb1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_tap_6_entity_8984997cb1> synthesized.


Synthesizing Unit <r4_dit_stage_1_entity_36070de08f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_dit_stage_1_entity_36070de08f> synthesized.


Synthesizing Unit <r4_twiddle_entity_509aef3b56>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_twiddle_entity_509aef3b56> synthesized.


Synthesizing Unit <quadplex_commutator_entity_5766cb42d0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <quadplex_commutator_entity_5766cb42d0> synthesized.


Synthesizing Unit <r4_twiddle_entity_3751d89af1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_twiddle_entity_3751d89af1> synthesized.


Synthesizing Unit <quadplex_commutator_entity_e1467df2f4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <quadplex_commutator_entity_e1467df2f4> synthesized.


Synthesizing Unit <r4_twiddle_entity_f1f6e73f6c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_twiddle_entity_f1f6e73f6c> synthesized.


Synthesizing Unit <quadplex_commutator_entity_d78550bc5d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <quadplex_commutator_entity_d78550bc5d> synthesized.


Synthesizing Unit <r4_twiddle_entity_a297e404cd>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_twiddle_entity_a297e404cd> synthesized.


Synthesizing Unit <fir_1_entity_d77345f031>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <fir_1_entity_d77345f031> synthesized.


Synthesizing Unit <r4_dit_stage_2_entity_1a9931e6f1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_dit_stage_2_entity_1a9931e6f1> synthesized.


Synthesizing Unit <r4_dit_stage_3_entity_2e339e97dd>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_dit_stage_3_entity_2e339e97dd> synthesized.


Synthesizing Unit <r4_dit_stage_4_entity_fc2110268b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_dit_stage_4_entity_fc2110268b> synthesized.


Synthesizing Unit <r4_dit_stage_5_entity_cf41b9127c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_dit_stage_5_entity_cf41b9127c> synthesized.


Synthesizing Unit <r4_dit_fft_entity_bb20d3c530>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
Unit <r4_dit_fft_entity_bb20d3c530> synthesized.


Synthesizing Unit <r4_5g_specv5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5.vhd".
WARNING:Xst:646 - Signal <r4_5g_specv5_snap_vacc3_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_snap_vacc2_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_snap_vacc1_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_snap_vacc0_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_snap_adc_bram_msb_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_snap_adc_bram_lsb_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_adc_5g_user_sync3_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_adc_5g_user_sync2_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_adc_5g_user_sync1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_adc_5g_user_sync0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_adc_5g_user_outofrange1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_adc_5g_user_outofrange0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specv5_adc_5g_user_data_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <r4_5g_specv5> synthesized.


Synthesizing Unit <r4_5g_specv5_cw>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specV5/sysgen/synth_model/r4_5g_specv5_cw.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <r4_5g_specv5_cw> synthesized.

WARNING:Xst:524 - All outputs of the instance <clk_probe> of the block <xlclkprobe> are unconnected in block <r4_5g_specv5_cw>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 220
 10-bit adder                                          : 16
 10-bit subtractor                                     : 4
 11-bit adder                                          : 12
 11-bit subtractor                                     : 4
 12-bit adder                                          : 7
 12-bit subtractor                                     : 4
 13-bit adder                                          : 10
 13-bit subtractor                                     : 4
 14-bit adder                                          : 7
 14-bit subtractor                                     : 4
 15-bit adder                                          : 10
 15-bit subtractor                                     : 4
 16-bit adder                                          : 7
 16-bit subtractor                                     : 4
 17-bit adder                                          : 10
 17-bit subtractor                                     : 4
 18-bit adder                                          : 47
 18-bit subtractor                                     : 4
 19-bit adder                                          : 13
 19-bit subtractor                                     : 10
 21-bit adder                                          : 3
 21-bit subtractor                                     : 6
 23-bit adder                                          : 3
 23-bit subtractor                                     : 6
 25-bit adder                                          : 3
 25-bit subtractor                                     : 6
 39-bit adder                                          : 4
 63-bit adder                                          : 4
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 388
 1-bit register                                        : 39
 10-bit register                                       : 20
 11-bit register                                       : 8
 12-bit register                                       : 11
 13-bit register                                       : 20
 14-bit register                                       : 11
 15-bit register                                       : 8
 16-bit register                                       : 11
 17-bit register                                       : 8
 18-bit register                                       : 79
 19-bit register                                       : 8
 20-bit register                                       : 12
 22-bit register                                       : 20
 24-bit register                                       : 12
 26-bit register                                       : 8
 30-bit register                                       : 8
 32-bit register                                       : 37
 34-bit register                                       : 8
 38-bit register                                       : 42
 8-bit register                                        : 18
# Toggle Registers                                     : 4
 T flip-flop                                           : 4
# Comparators                                          : 73
 10-bit comparator equal                               : 24
 11-bit comparator not equal                           : 4
 25-bit comparator not equal                           : 2
 32-bit comparator greatequal                          : 1
 6-bit comparator equal                                : 8
 7-bit comparator equal                                : 8
 8-bit comparator equal                                : 14
 9-bit comparator equal                                : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xlpersistentdff.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_487c95d8131ef26d.edn" "binary_counter_virtex5_10_0_487c95d8131ef26d.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_487c95d8131ef26d.ngo"...
Reading core <binary_counter_virtex5_10_0_487c95d8131ef26d_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_f8c7b661c01eeb1d.edn" "binary_counter_virtex5_10_0_f8c7b661c01eeb1d.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_f8c7b661c01eeb1d.ngo"...
Reading core <binary_counter_virtex5_10_0_f8c7b661c01eeb1d_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_1ee993c8ed57b9ce.edn" "binary_counter_virtex5_10_0_1ee993c8ed57b9ce.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_1ee993c8ed57b9ce.ngo"...
Reading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_916edb207080a9d0.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_2f77ace24e40581e.edn" "multiplier_virtex5_10_1_2f77ace24e40581e.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_2f77ace24e40581e.ngo"...
Reading core <multiplier_virtex5_10_1_2f77ace24e40581e_mult_gen_v10_1_xst_1.ngc>.
Reading core <bmg_24_vx5_b3a285035a3712ee.ngc>.
Reading core <bmg_24_vx5_17f5cef47a567d97.ngc>.
Reading core <bmg_24_vx5_22468d6827fd0e85.ngc>.
Reading core <bmg_24_vx5_2c89c45c28fef7b6.ngc>.
Reading core <bmg_24_vx5_7bc1e03f2e4955ca.ngc>.
Reading core <bmg_24_vx5_8259598782c619da.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_092422ed79c7db12.edn" "binary_counter_virtex5_10_0_092422ed79c7db12.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_092422ed79c7db12.ngo"...
Reading core <binary_counter_virtex5_10_0_092422ed79c7db12_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_01e34ae12479a5e1.edn" "binary_counter_virtex5_10_0_01e34ae12479a5e1.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_01e34ae12479a5e1.ngo"...
Reading core <binary_counter_virtex5_10_0_01e34ae12479a5e1_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_cd3584ee10cade7e.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_1c25d2b550c5fffc.edn" "binary_counter_virtex5_10_0_1c25d2b550c5fffc.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_1c25d2b550c5fffc.ngo"...
Reading core <binary_counter_virtex5_10_0_1c25d2b550c5fffc_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_941504d2ced01311.ngc>.
Reading core <bmg_24_vx5_b56a7cdaabc490ac.ngc>.
Reading core <bmg_24_vx5_0206823b131149d8.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_722dc5ef3883365e.edn" "binary_counter_virtex5_10_0_722dc5ef3883365e.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_722dc5ef3883365e.ngo"...
Reading core <binary_counter_virtex5_10_0_722dc5ef3883365e_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_94232660d90f6688.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_fe346e03af2452eb.edn" "binary_counter_virtex5_10_0_fe346e03af2452eb.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_fe346e03af2452eb.ngo"...
Reading core <binary_counter_virtex5_10_0_fe346e03af2452eb_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_491b66ad487fb1cf.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_b0c844385805a270.edn" "multiplier_virtex5_10_1_b0c844385805a270.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_b0c844385805a270.ngo"...
Reading core <multiplier_virtex5_10_1_b0c844385805a270_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_c90585d1a7e9d3a6.edn" "multiplier_virtex5_10_1_c90585d1a7e9d3a6.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_c90585d1a7e9d3a6.ngo"...
Reading core <multiplier_virtex5_10_1_c90585d1a7e9d3a6_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_3b5827b9b9c34c2c.edn" "dmg_33_vx5_3b5827b9b9c34c2c.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_3b5827b9b9c34c2c.ngo"...
Reading core <dmg_33_vx5_3b5827b9b9c34c2c_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_6ab87bec3a8932d3.edn" "dmg_33_vx5_6ab87bec3a8932d3.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_6ab87bec3a8932d3.ngo"...
Reading core <dmg_33_vx5_6ab87bec3a8932d3_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_af86f8a7a0de7d76.edn" "dmg_33_vx5_af86f8a7a0de7d76.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_af86f8a7a0de7d76.ngo"...
Reading core <dmg_33_vx5_af86f8a7a0de7d76_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6.edn" "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6.ngo"...
Reading core <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_845caa9bc89072e0.edn" "multiplier_virtex5_10_1_845caa9bc89072e0.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_845caa9bc89072e0.ngo"...
Reading core <multiplier_virtex5_10_1_845caa9bc89072e0_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_35568d5aa6a70475.edn" "multiplier_virtex5_10_1_35568d5aa6a70475.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_35568d5aa6a70475.ngo"...
Reading core <multiplier_virtex5_10_1_35568d5aa6a70475_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_efe4f2e28a6a56b5.edn" "dmg_33_vx5_efe4f2e28a6a56b5.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_efe4f2e28a6a56b5.ngo"...
Reading core <dmg_33_vx5_efe4f2e28a6a56b5_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_47bf930170fd8e60.edn" "dmg_33_vx5_47bf930170fd8e60.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_47bf930170fd8e60.ngo"...
Reading core <dmg_33_vx5_47bf930170fd8e60_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_27954da46fb8f5d8.edn" "dmg_33_vx5_27954da46fb8f5d8.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_27954da46fb8f5d8.ngo"...
Reading core <dmg_33_vx5_27954da46fb8f5d8_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_924a7f7132ea4004.edn" "binary_counter_virtex5_10_0_924a7f7132ea4004.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_924a7f7132ea4004.ngo"...
Reading core <binary_counter_virtex5_10_0_924a7f7132ea4004_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_833a35886d0c544c.edn" "binary_counter_virtex5_10_0_833a35886d0c544c.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_833a35886d0c544c.ngo"...
Reading core <binary_counter_virtex5_10_0_833a35886d0c544c_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_9a2572cfdd818f42.edn" "multiplier_virtex5_10_1_9a2572cfdd818f42.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_9a2572cfdd818f42.ngo"...
Reading core <multiplier_virtex5_10_1_9a2572cfdd818f42_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_e96fd0f2d7a7d0c5.edn" "multiplier_virtex5_10_1_e96fd0f2d7a7d0c5.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_e96fd0f2d7a7d0c5.ngo"...
Reading core <multiplier_virtex5_10_1_e96fd0f2d7a7d0c5_mult_gen_v10_1_xst_1.ngc>.
Reading core <bmg_24_vx5_e356d8b9149f54d5.ngc>.
Reading core <bmg_24_vx5_c5c136a08dd56dbc.ngc>.
Reading core <bmg_24_vx5_9d8577c93c4baa0d.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_76ea00975735b561.edn" "binary_counter_virtex5_10_0_76ea00975735b561.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_76ea00975735b561.ngo"...
Reading core <binary_counter_virtex5_10_0_76ea00975735b561_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_db7246963acedc92.edn" "multiplier_virtex5_10_1_db7246963acedc92.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_db7246963acedc92.ngo"...
Reading core <multiplier_virtex5_10_1_db7246963acedc92_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_34b4d3fe22ca9845.edn" "multiplier_virtex5_10_1_34b4d3fe22ca9845.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_34b4d3fe22ca9845.ngo"...
Reading core <multiplier_virtex5_10_1_34b4d3fe22ca9845_mult_gen_v10_1_xst_1.ngc>.
Reading core <bmg_24_vx5_462f2ec6a7a3f012.ngc>.
Reading core <bmg_24_vx5_cee1e5321fc14302.ngc>.
Reading core <bmg_24_vx5_2c49e6ef11a51d10.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_36b8f4cb731cc5b3.edn" "multiplier_virtex5_10_1_36b8f4cb731cc5b3.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_36b8f4cb731cc5b3.ngo"...
Reading core <multiplier_virtex5_10_1_36b8f4cb731cc5b3_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_6ddb97ef480a3f10.edn" "binary_counter_virtex5_10_0_6ddb97ef480a3f10.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_6ddb97ef480a3f10.ngo"...
Reading core <binary_counter_virtex5_10_0_6ddb97ef480a3f10_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_ed17144209261f47.edn" "binary_counter_virtex5_10_0_ed17144209261f47.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_ed17144209261f47.ngo"...
Reading core <binary_counter_virtex5_10_0_ed17144209261f47_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_6f3d016421754f60.ngc>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <binary_counter_virtex5_10_0_487c95d8131ef26d_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_487c95d8131ef26d> for timing and area information for instance <comp12.core_instance12>.
Loading core <binary_counter_virtex5_10_0_f8c7b661c01eeb1d_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_f8c7b661c01eeb1d> for timing and area information for instance <comp13.core_instance13>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_24_vx5_916edb207080a9d0> for timing and area information for instance <comp0.core_instance0>.
Loading core <multiplier_virtex5_10_1_2f77ace24e40581e_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_2f77ace24e40581e> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_24_vx5_b3a285035a3712ee> for timing and area information for instance <comp0.core_instance0>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_24_vx5_17f5cef47a567d97> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_24_vx5_22468d6827fd0e85> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_24_vx5_2c89c45c28fef7b6> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_24_vx5_7bc1e03f2e4955ca> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_24_vx5_8259598782c619da> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex5_10_0_092422ed79c7db12_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_092422ed79c7db12> for timing and area information for instance <comp0.core_instance0>.
Loading core <binary_counter_virtex5_10_0_01e34ae12479a5e1_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_01e34ae12479a5e1> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_24_vx5_cd3584ee10cade7e> for timing and area information for instance <comp1.core_instance1>.
Loading core <binary_counter_virtex5_10_0_1c25d2b550c5fffc_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_1c25d2b550c5fffc> for timing and area information for instance <comp2.core_instance2>.
Loading core <binary_counter_virtex5_10_0_01e34ae12479a5e1> for timing and area information for instance <comp2.core_instance2>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_24_vx5_941504d2ced01311> for timing and area information for instance <comp2.core_instance2>.
Loading core <binary_counter_virtex5_10_0_1c25d2b550c5fffc> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_24_vx5_b56a7cdaabc490ac> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_24_vx5_0206823b131149d8> for timing and area information for instance <comp4.core_instance4>.
Loading core <binary_counter_virtex5_10_0_722dc5ef3883365e_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_722dc5ef3883365e> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_24_vx5_94232660d90f6688> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex5_10_0_fe346e03af2452eb_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_fe346e03af2452eb> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_24_vx5_491b66ad487fb1cf> for timing and area information for instance <comp6.core_instance6>.
Loading core <binary_counter_virtex5_10_0_722dc5ef3883365e> for timing and area information for instance <comp5.core_instance5>.
Loading core <multiplier_virtex5_10_1_b0c844385805a270_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_b0c844385805a270> for timing and area information for instance <comp1.core_instance1>.
Loading core <multiplier_virtex5_10_1_c90585d1a7e9d3a6_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_c90585d1a7e9d3a6> for timing and area information for instance <comp2.core_instance2>.
Loading core <dmg_33_vx5_3b5827b9b9c34c2c_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_3b5827b9b9c34c2c> for timing and area information for instance <comp0.core_instance0>.
Loading core <dmg_33_vx5_6ab87bec3a8932d3_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_6ab87bec3a8932d3> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_33_vx5_af86f8a7a0de7d76_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_af86f8a7a0de7d76> for timing and area information for instance <comp2.core_instance2>.
Loading core <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex5_10_0_fe346e03af2452eb> for timing and area information for instance <comp6.core_instance6>.
Loading core <multiplier_virtex5_10_1_845caa9bc89072e0_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_845caa9bc89072e0> for timing and area information for instance <comp3.core_instance3>.
Loading core <multiplier_virtex5_10_1_35568d5aa6a70475_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_35568d5aa6a70475> for timing and area information for instance <comp4.core_instance4>.
Loading core <dmg_33_vx5_efe4f2e28a6a56b5_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_efe4f2e28a6a56b5> for timing and area information for instance <comp3.core_instance3>.
Loading core <dmg_33_vx5_47bf930170fd8e60_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_47bf930170fd8e60> for timing and area information for instance <comp4.core_instance4>.
Loading core <dmg_33_vx5_27954da46fb8f5d8_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_27954da46fb8f5d8> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex5_10_0_924a7f7132ea4004_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_924a7f7132ea4004> for timing and area information for instance <comp7.core_instance7>.
Loading core <binary_counter_virtex5_10_0_833a35886d0c544c_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_833a35886d0c544c> for timing and area information for instance <comp8.core_instance8>.
Loading core <multiplier_virtex5_10_1_9a2572cfdd818f42_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_9a2572cfdd818f42> for timing and area information for instance <comp5.core_instance5>.
Loading core <multiplier_virtex5_10_1_e96fd0f2d7a7d0c5_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_e96fd0f2d7a7d0c5> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_24_vx5_e356d8b9149f54d5> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_24_vx5_c5c136a08dd56dbc> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_24_vx5_9d8577c93c4baa0d> for timing and area information for instance <comp8.core_instance8>.
Loading core <binary_counter_virtex5_10_0_76ea00975735b561_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_76ea00975735b561> for timing and area information for instance <comp9.core_instance9>.
Loading core <multiplier_virtex5_10_1_db7246963acedc92_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_db7246963acedc92> for timing and area information for instance <comp7.core_instance7>.
Loading core <multiplier_virtex5_10_1_34b4d3fe22ca9845_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_34b4d3fe22ca9845> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_24_vx5_462f2ec6a7a3f012> for timing and area information for instance <comp9.core_instance9>.
Loading core <bmg_24_vx5_cee1e5321fc14302> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_24_vx5_2c49e6ef11a51d10> for timing and area information for instance <comp11.core_instance11>.
Loading core <multiplier_virtex5_10_1_36b8f4cb731cc5b3_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_36b8f4cb731cc5b3> for timing and area information for instance <comp9.core_instance9>.
Loading core <binary_counter_virtex5_10_0_6ddb97ef480a3f10_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_6ddb97ef480a3f10> for timing and area information for instance <comp10.core_instance10>.
Loading core <binary_counter_virtex5_10_0_ed17144209261f47_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_ed17144209261f47> for timing and area information for instance <comp11.core_instance11>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_24_vx5_6f3d016421754f60> for timing and area information for instance <comp7.core_instance7>.
Loading device for application Rf_Device from file '5vsx95t.nph' in environment c:\xilinx\10.1\ise.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 220
 10-bit adder                                          : 16
 10-bit subtractor                                     : 4
 11-bit adder                                          : 12
 11-bit subtractor                                     : 4
 12-bit adder                                          : 7
 12-bit subtractor                                     : 4
 13-bit adder                                          : 10
 13-bit subtractor                                     : 4
 14-bit adder                                          : 7
 14-bit subtractor                                     : 4
 15-bit adder                                          : 10
 15-bit subtractor                                     : 4
 16-bit adder                                          : 7
 16-bit subtractor                                     : 4
 17-bit adder                                          : 10
 17-bit subtractor                                     : 4
 18-bit adder                                          : 50
 18-bit subtractor                                     : 10
 19-bit adder                                          : 10
 19-bit subtractor                                     : 4
 20-bit adder                                          : 3
 20-bit subtractor                                     : 6
 22-bit adder                                          : 3
 22-bit subtractor                                     : 6
 24-bit adder                                          : 3
 24-bit subtractor                                     : 6
 34-bit adder                                          : 4
 53-bit adder                                          : 4
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 13223
 Flip-Flops                                            : 13223
# Comparators                                          : 73
 10-bit comparator equal                               : 24
 11-bit comparator not equal                           : 4
 25-bit comparator not equal                           : 2
 32-bit comparator greatequal                          : 1
 6-bit comparator equal                                : 8
 7-bit comparator equal                                : 8
 8-bit comparator equal                                : 14
 9-bit comparator equal                                : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <c_to_ri_d_entity_f9c71271a8>: instances <slice_im>, <slice_re> of unit <xlslice_20> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <biplex_bitrev0_entity_30ef78a279>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <biplex_bitrev0_entity_30ef78a279>: instances <constant1>, <constant4> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <biplex_bitrev0_entity_30ef78a279>: instances <constant1>, <constant6> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <biplex_bitrev0_entity_30ef78a279>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_adc_entity_4bfcd7107d>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_adc_entity_4bfcd7107d>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_adc_entity_4bfcd7107d>: instances <delay3>, <delay5> of unit <delay_bab6621619> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_adc_entity_4bfcd7107d>: instances <delay4>, <delay7> of unit <delay_c53de546ea> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc0_entity_f1b6ff57cb>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc0_entity_f1b6ff57cb>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc1_entity_a816baf518>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc1_entity_a816baf518>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc2_entity_c2f47281df>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc2_entity_c2f47281df>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc3_entity_74596c5e24>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc3_entity_74596c5e24>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specv5>: instances <constant12>, <constant3> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specv5>: instances <delay14>, <delay7> of unit <delay_e18fb31a3d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specv5>: instances <delay24>, <delay41> of unit <delay_e18fb31a3d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specv5>: instances <delay26>, <delay43> of unit <delay_23d71a76f2> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specv5>: instances <delay28>, <delay29> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specv5>: instances <delay28>, <delay31> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specv5>: instances <delay28>, <delay45> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <op_mem_46_20_0_16> has a constant value of 0 in block <shift_407d711ee5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_17> has a constant value of 0 in block <shift_407d711ee5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_1_16> has a constant value of 0 in block <shift_407d711ee5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_1_17> has a constant value of 0 in block <shift_407d711ee5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_91_20_0_0> has a constant value of 0 in block <addsub_96d2a7e25e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_0_1> has a constant value of 0 in block <addsub_96d2a7e25e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_0_2> has a constant value of 0 in block <addsub_96d2a7e25e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_0_3> has a constant value of 0 in block <addsub_96d2a7e25e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_1_0> has a constant value of 0 in block <addsub_96d2a7e25e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_1_1> has a constant value of 0 in block <addsub_96d2a7e25e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_1_2> has a constant value of 0 in block <addsub_96d2a7e25e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_1_3> has a constant value of 0 in block <addsub_96d2a7e25e>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <op_mem_20_24_0_0> in Unit <delay_672d2b8d1e> is equivalent to the following 10 FFs/Latches, which will be removed : <op_mem_20_24_0_1> <op_mem_20_24_0_2> <op_mem_20_24_0_3> <op_mem_20_24_0_4> <op_mem_20_24_0_5> <op_mem_20_24_0_6> <op_mem_20_24_0_7> <op_mem_20_24_0_8> <op_mem_20_24_0_9> <op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <delay28/op_mem_20_24_0> in Unit <r4_5g_specv5> is equivalent to the following 2 FFs/Latches, which will be removed : <delay24/op_mem_20_24_0> <delay26/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <delay24/op_mem_20_24_1> in Unit <r4_5g_specv5> is equivalent to the following FF/Latch, which will be removed : <delay26/op_mem_20_24_1> 
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_0> has a constant value of 0 in block <delay_672d2b8d1e>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <r4_5g_specv5_cw> ...

Optimizing unit <delay_3f5b23b538> ...

Optimizing unit <delay_b40a532a7c> ...

Optimizing unit <delay_d64b27fc5c> ...

Optimizing unit <delay_29899636e8> ...

Optimizing unit <shift_407d711ee5> ...

Optimizing unit <delay_672d2b8d1e> ...

Optimizing unit <delay_d6fa0633b9> ...

Optimizing unit <delay_bab6621619> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_17> ...

Optimizing unit <srl17e_11> ...

Optimizing unit <srl17e_28> ...

Optimizing unit <srl17e_21> ...

Optimizing unit <srl17e_14> ...

Optimizing unit <srl17e_30> ...

Optimizing unit <srl17e_31> ...

Optimizing unit <srl17e_32> ...

Optimizing unit <srl17e_23> ...

Optimizing unit <srl17e_15> ...

Optimizing unit <srl17e_34> ...

Optimizing unit <srl17e_26> ...

Optimizing unit <srl17e_35> ...

Optimizing unit <srl17e_16> ...

Optimizing unit <srl17e_37> ...

Optimizing unit <srl17e_27> ...

Optimizing unit <synth_reg_13> ...

Optimizing unit <addsub_bfd97cd167> ...

Optimizing unit <addsub_96d2a7e25e> ...

Optimizing unit <addsub_4238e1a78a> ...

Optimizing unit <snap_adc_entity_4bfcd7107d> ...

Optimizing unit <r4_5g_specv5> ...
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_31> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_30> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_29> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_28> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_27> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_26> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_25> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_24> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_23> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_22> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_21> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_31> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_30> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_29> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_28> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_27> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_26> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_25> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_24> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_23> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_22> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_21> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_2_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_31> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_30> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_29> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_28> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_27> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_26> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_25> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_24> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_23> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_22> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_21> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_31> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_30> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_29> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_28> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_27> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_26> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_25> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_24> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_23> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_22> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_21> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder/op_mem_91_20_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder/op_mem_91_20_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder/op_mem_91_20_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder/op_mem_91_20_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/op_mem_91_20_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay27/op_mem_20_24_2_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay44/op_mem_20_24_2_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay18/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay19/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay39/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay40/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay25/op_mem_20_24_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_0> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay42/op_mem_20_24_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_21> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_22> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_23> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_24> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_25> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_26> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_27> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_28> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_29> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_30> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_0_31> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_13> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_14> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_15> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_16> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_17> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_18> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_19> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_20> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_21> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_22> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_23> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_24> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_25> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_26> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_27> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_28> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_29> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_30> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay20/op_mem_20_24_1_31> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_21> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_22> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_23> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_24> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_25> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_26> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_27> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_28> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_29> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_30> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_0_31> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_21> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_22> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_23> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_24> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_25> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_26> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_27> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_28> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_29> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_30> of sequential type is unconnected in block <r4_5g_specv5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specv5_x0/delay23/op_mem_20_24_1_31> of sequential type is unconnected in block <r4_5g_specv5_cw>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> <r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> <r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/delay26/op_mem_20_24_2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> <r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/delay24/op_mem_20_24_1> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/posedge_aed9b95747/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/delay10/op_mem_20_24_0> in Unit <r4_5g_specv5_cw> is equivalent to the following 5 FFs/Latches : <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092/fir_coef_fa8d0a6424/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_16> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_17> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_18> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_19> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_20> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_21> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_22> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_23> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_24> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_25> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_26> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_27> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_28> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_29> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_30> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay6/op_mem_20_24_0_31> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> <r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_16> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_17> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_18> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_19> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_20> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_21> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_22> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_23> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_24> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_25> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_26> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_27> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_28> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_29> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_30> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay2/op_mem_20_24_0_31> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> <r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> <r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> <r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/delay14/op_mem_20_24_0> in Unit <r4_5g_specv5_cw> is equivalent to the following FF/Latch : <r4_5g_specv5_x0/pulse_ext1_4051a15797/posedge_aed9b95747/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <r4_5g_specv5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> <r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> 

Final Macro Processing ...

Processing Unit <r4_5g_specv5_cw> :
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_we>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(31)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(30)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(29)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(28)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(27)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(26)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(25)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(24)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(23)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(22)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(21)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(20)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(19)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(18)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(17)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(16)>.
	Found 5-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(15)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(14)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(13)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(12)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(11)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(10)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(9)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(8)>.
	Found 5-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(7)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(6)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(5)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(4)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(3)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(2)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(1)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_data_in(0)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(31)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(30)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(29)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(28)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(27)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(26)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(25)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(24)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(23)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(22)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(21)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(20)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(19)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(18)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(17)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(16)>.
	Found 5-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(15)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(14)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(13)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(12)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(11)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(10)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(9)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(8)>.
	Found 5-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(7)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(6)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(5)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(4)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(3)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(2)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(1)>.
	Found 6-bit shift register for signal <r4_5g_specv5_snap_adc_bram_msb_data_in(0)>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1/op_mem_20_24_3_0>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(12)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(11)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(10)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(9)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(8)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(7)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(6)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(5)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(4)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(3)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(2)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(1)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_addr_user_data_in(0)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(12)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(11)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(10)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(9)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(8)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(7)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(6)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(5)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(4)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(3)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(2)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(1)>.
	Found 4-bit shift register for signal <r4_5g_specv5_snap_adc_bram_lsb_addr(0)>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_0>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_2>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_3>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_4>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_5>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_6>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_7>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_8>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_9>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_10>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_11>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_12>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_13>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_14>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift/op_mem_46_20_1_15>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_0>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_2>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_3>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_4>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_5>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_6>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_7>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_8>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_9>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_10>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_11>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_12>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_13>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_14>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift1/op_mem_46_20_1_15>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_0>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_2>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_3>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_4>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_5>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_6>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_7>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_8>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_9>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_10>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_11>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_12>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_13>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_14>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift4/op_mem_46_20_1_15>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_0>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_2>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_3>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_4>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_5>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_6>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_7>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_8>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_9>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_10>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_11>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_12>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_13>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_14>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/shift5/op_mem_46_20_1_15>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_21>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_22>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_23>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_24>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_25>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_26>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_27>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_28>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_29>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_30>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_31>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_32>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_33>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_34>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_35>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_36>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay27/op_mem_20_24_2_37>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_21>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_22>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_23>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_24>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_25>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_26>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_27>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_28>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_29>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_30>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_31>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_32>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_33>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_34>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_35>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_36>.
	Found 5-bit shift register for signal <r4_5g_specv5_x0/delay44/op_mem_20_24_2_37>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_32>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_33>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_34>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_35>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_36>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay17/op_mem_20_24_0_37>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_32>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_33>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_34>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_35>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_36>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay38/op_mem_20_24_0_37>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_32>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_33>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_34>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_35>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_36>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay46/op_mem_20_24_0_37>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_32>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_33>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_34>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_35>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_36>.
	Found 3-bit shift register for signal <r4_5g_specv5_x0/delay5/op_mem_20_24_0_37>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_21>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_22>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_23>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_24>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_25>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_26>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_27>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_28>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_29>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_30>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_31>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_32>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_33>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_34>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_35>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_36>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay25/op_mem_20_24_1_37>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_21>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_22>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_23>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_24>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_25>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_26>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_27>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_28>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_29>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_30>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_31>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_32>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_33>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_34>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_35>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_36>.
	Found 4-bit shift register for signal <r4_5g_specv5_x0/delay42/op_mem_20_24_1_37>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specv5_acc_cnt_user_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc0_bram_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc1_bram_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay20/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specv5_sync_cnt_user_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc2_bram_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specv5_snap_vacc3_bram_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay12/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay14/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay36/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay47/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay8/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_led1_new_acc_gateway>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay2/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay2/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay2/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay2/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay2/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay2/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay2/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay22/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay22/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay22/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay22/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay22/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay22/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay22/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay30/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay30/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay30/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay30/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay30/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay30/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <r4_5g_specv5_x0/delay30/op_mem_20_24_1_6>.
Unit <r4_5g_specv5_cw> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10614
 Flip-Flops                                            : 10614
# Shift Registers                                      : 624
 2-bit shift register                                  : 291
 3-bit shift register                                  : 173
 4-bit shift register                                  : 94
 5-bit shift register                                  : 38
 6-bit shift register                                  : 28

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : r4_5g_specv5_cw.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 979

Cell Usage :
# BELS                             : 16870
#      GND                         : 345
#      INV                         : 152
#      LUT1                        : 1592
#      LUT2                        : 3178
#      LUT3                        : 1406
#      LUT4                        : 151
#      LUT5                        : 24
#      LUT6                        : 226
#      MUXCY                       : 4620
#      VCC                         : 291
#      XORCY                       : 4885
# FlipFlops/Latches                : 12732
#      FD                          : 30
#      FDE                         : 10648
#      FDRE                        : 1866
#      FDSE                        : 188
# RAMS                             : 102
#      RAMB18                      : 98
#      RAMB36_EXP                  : 4
# Shift Registers                  : 2482
#      SRL16E                      : 1858
#      SRLC16E                     : 624
# DSPs                             : 100
#      DSP48E                      : 100
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           12732  out of  58880    21%  
 Number of Slice LUTs:                 9211  out of  58880    15%  
    Number used as Logic:              6729  out of  58880    11%  
    Number used as Memory:             2482  out of  24320    10%  
       Number used as SRL:             2482

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  13111
   Number with an unused Flip Flop:     379  out of  13111     2%  
   Number with an unused LUT:          3900  out of  13111    29%  
   Number of fully used LUT-FF pairs:  8832  out of  13111    67%  
   Number of unique control sets:       172

IO Utilization: 
 Number of IOs:                         979
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               53  out of    244    21%  
    Number using Block RAM only:         53
 Number of DSP48Es:                     100  out of    640    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                        | Clock buffer(FF name)                                                                                                                                                                                         | Load  |
------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                                                                 | NONE(persistentdff_inst/q)                                                                                                                                                                                    | 15416 |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/dbiterr     | NONE(r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/dbiterr                             | NONE(r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)                             | 1     |
r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/dbiterr                             | NONE(r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)                             | 1     |
r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/dbiterr                             | NONE(r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)                             | 1     |
r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/dbiterr                             | NONE(r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)                             | 1     |
------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                  | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/dbiterr(r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/XST_GND:G)| NONE(r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)| 8     |
r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/dbiterr(r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/XST_GND:G)| NONE(r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)| 8     |
r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/dbiterr(r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/XST_GND:G)| NONE(r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)| 8     |
r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/dbiterr(r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/XST_GND:G)| NONE(r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)| 8     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.870ns (Maximum Frequency: 258.378MHz)
   Minimum input arrival time before clock: 1.456ns
   Maximum output required time after clock: 2.237ns
   Maximum combinational path delay: 0.238ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.870ns (frequency: 258.378MHz)
  Total number of paths / destination ports: 156037 / 23252
-------------------------------------------------------------------------
Delay:               3.870ns (Levels of Logic = 18)
  Source:            r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/cntr/count_reg_20_23_0 (FF)
  Destination:       r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/cntr/count_reg_20_23_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/cntr/count_reg_20_23_0 to r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/cntr/count_reg_20_23_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.471   0.800  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/cntr/count_reg_20_23_0 (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/cntr/count_reg_20_23_0)
     LUT4:I0->O            1   0.094   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_lut(0) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_lut(0))
     MUXCY:S->O            1   0.372   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(0) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(0))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(1) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(1))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(2) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(2))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(3) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(3))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(4) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(4))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(5) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(5))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(6) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(6))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(7) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(7))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(8) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(8))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(9) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(9))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(10) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(10))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(11) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(11))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(12) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(12))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(13) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(13))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(14) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(14))
     MUXCY:CI->O          32   0.148   0.607  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5/Mcompar_result_22_3_rel(0)_cy(15) (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5_op_net_x0)
     LUT3:I2->O            3   0.094   0.347  r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/logical/fully_2_1_bit1 (r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/cntr/count_reg_20_23_and0000)
     FDRE:R                    0.573          r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/cntr/count_reg_20_23_29
    ----------------------------------------
    Total                      3.870ns (2.116ns logic, 1.754ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 227 / 223
-------------------------------------------------------------------------
Offset:              1.456ns (Levels of Logic = 1)
  Source:            r4_5g_specv5_snap_vacc3_ctrl_user_data_out(0) (PAD)
  Destination:       r4_5g_specv5_x0/snap_vacc3_74596c5e24/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination Clock: clk rising

  Data Path: r4_5g_specv5_snap_vacc3_ctrl_user_data_out(0) to r4_5g_specv5_x0/snap_vacc3_74596c5e24/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.336  r4_5g_specv5_x0/snap_vacc3_74596c5e24/logical1/fully_2_1_bit1 (r4_5g_specv5_x0/snap_vacc3_74596c5e24/logical1_y_net)
     FDRE:R                    0.573          r4_5g_specv5_x0/snap_vacc3_74596c5e24/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      1.456ns (1.120ns logic, 0.336ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 415 / 383
-------------------------------------------------------------------------
Offset:              2.237ns (Levels of Logic = 7)
  Source:            r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:       r4_5g_specv5_led0_sync_gateway (PAD)
  Source Clock:      clk rising

  Data Path: r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to r4_5g_specv5_led0_sync_gateway
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (q(0))
     end scope: 'BU2'
     end scope: 'r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0'
     LUT6:I0->O            1   0.094   0.000  r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_lut(0) (r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_lut(0))
     MUXCY:S->O            1   0.372   0.000  r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_cy(0) (r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_cy(0))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_cy(1) (r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_cy(1))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_cy(2) (r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_cy(2))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_cy(3) (r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_cy(3))
     MUXCY:CI->O          25   0.148   0.000  r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5/Mcompar_result_14_3_rel(0)_cy(4) (r4_5g_specv5_led0_sync_gateway)
    ----------------------------------------
    Total                      2.237ns (1.163ns logic, 1.074ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.238ns (Levels of Logic = 1)
  Source:            r4_5g_specv5_snap_vacc3_ctrl_user_data_out(2) (PAD)
  Destination:       r4_5g_specv5_snap_vacc3_bram_we (PAD)

  Data Path: r4_5g_specv5_snap_vacc3_ctrl_user_data_out(2) to r4_5g_specv5_snap_vacc3_bram_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I3->O           10   0.094   0.000  r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/logical1/fully_2_1_bit1 (r4_5g_specv5_snap_vacc3_bram_we)
    ----------------------------------------
    Total                      0.238ns (0.238ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 585.00 secs
Total CPU time to Xst completion: 585.19 secs
 
--> 

Total memory usage is 733860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 3400 (   0 filtered)
Number of infos    :  122 (   0 filtered)

