vendor_name = ModelSim
source_file = 1, D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd
source_file = 1, D:/FinalProject/FinalProject/VHDL/uart/uart.vhd
source_file = 1, D:/FinalProject/FinalProject/VHDL/uart/LOOPBACK.vhd
source_file = 1, D:/FinalProject/FinalProject/VHDL/uart/output_files/Chain1.cdf
source_file = 1, D:/FinalProject/FinalProject/VHDL/uart/output_files/Chain2.cdf
source_file = 1, D:/FinalProject/FinalProject/VHDL/uart/timer_50Mhz.vhd
source_file = 1, D:/FinalProject/FinalProject/VHDL/uart/lcd_display.vhd
source_file = 1, D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/FinalProject/FinalProject/VHDL/uart/db/uart_test.cbx.xml
design_name = uart_test
instance = comp, \tx~output\, tx~output, uart_test, 1
instance = comp, \rcv_data[0]~output\, rcv_data[0]~output, uart_test, 1
instance = comp, \rcv_data[1]~output\, rcv_data[1]~output, uart_test, 1
instance = comp, \rcv_data[2]~output\, rcv_data[2]~output, uart_test, 1
instance = comp, \rcv_data[3]~output\, rcv_data[3]~output, uart_test, 1
instance = comp, \rcv_data[4]~output\, rcv_data[4]~output, uart_test, 1
instance = comp, \rcv_data[5]~output\, rcv_data[5]~output, uart_test, 1
instance = comp, \rcv_data[6]~output\, rcv_data[6]~output, uart_test, 1
instance = comp, \rcv_data[7]~output\, rcv_data[7]~output, uart_test, 1
instance = comp, \clk_50m~input\, clk_50m~input, uart_test, 1
instance = comp, \clk_50m~inputclkctrl\, clk_50m~inputclkctrl, uart_test, 1
instance = comp, \send_req~input\, send_req~input, uart_test, 1
instance = comp, \pre_send_req~feeder\, pre_send_req~feeder, uart_test, 1
instance = comp, \resetn~input\, resetn~input, uart_test, 1
instance = comp, \UART_inst|Add2~0\, UART_inst|Add2~0, uart_test, 1
instance = comp, \UART_inst|Add2~2\, UART_inst|Add2~2, uart_test, 1
instance = comp, \UART_inst|Add2~4\, UART_inst|Add2~4, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[2]~8\, UART_inst|oversample_baud_counter[2]~8, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[2]\, UART_inst|oversample_baud_counter[2], uart_test, 1
instance = comp, \UART_inst|Add2~6\, UART_inst|Add2~6, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter~3\, UART_inst|oversample_baud_counter~3, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[3]\, UART_inst|oversample_baud_counter[3], uart_test, 1
instance = comp, \UART_inst|Add2~8\, UART_inst|Add2~8, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter~2\, UART_inst|oversample_baud_counter~2, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[4]\, UART_inst|oversample_baud_counter[4], uart_test, 1
instance = comp, \UART_inst|Add2~10\, UART_inst|Add2~10, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter~1\, UART_inst|oversample_baud_counter~1, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[5]\, UART_inst|oversample_baud_counter[5], uart_test, 1
instance = comp, \UART_inst|Add2~12\, UART_inst|Add2~12, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[6]~7\, UART_inst|oversample_baud_counter[6]~7, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[6]\, UART_inst|oversample_baud_counter[6], uart_test, 1
instance = comp, \UART_inst|Add2~14\, UART_inst|Add2~14, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter~0\, UART_inst|oversample_baud_counter~0, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[7]\, UART_inst|oversample_baud_counter[7], uart_test, 1
instance = comp, \UART_inst|Add2~16\, UART_inst|Add2~16, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[8]~6\, UART_inst|oversample_baud_counter[8]~6, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[8]\, UART_inst|oversample_baud_counter[8], uart_test, 1
instance = comp, \UART_inst|Equal2~0\, UART_inst|Equal2~0, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter~4\, UART_inst|oversample_baud_counter~4, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[1]\, UART_inst|oversample_baud_counter[1], uart_test, 1
instance = comp, \UART_inst|Equal2~1\, UART_inst|Equal2~1, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter~5\, UART_inst|oversample_baud_counter~5, uart_test, 1
instance = comp, \UART_inst|oversample_baud_counter[0]\, UART_inst|oversample_baud_counter[0], uart_test, 1
instance = comp, \UART_inst|Equal2~2\, UART_inst|Equal2~2, uart_test, 1
instance = comp, \UART_inst|oversample_baud_tick\, UART_inst|oversample_baud_tick, uart_test, 1
instance = comp, \UART_inst|baud_counter[0]~0\, UART_inst|baud_counter[0]~0, uart_test, 1
instance = comp, \UART_inst|baud_counter[0]\, UART_inst|baud_counter[0], uart_test, 1
instance = comp, \UART_inst|Add0~1\, UART_inst|Add0~1, uart_test, 1
instance = comp, \UART_inst|baud_counter[1]\, UART_inst|baud_counter[1], uart_test, 1
instance = comp, \UART_inst|Add0~0\, UART_inst|Add0~0, uart_test, 1
instance = comp, \UART_inst|baud_counter[2]\, UART_inst|baud_counter[2], uart_test, 1
instance = comp, \UART_inst|Add0~2\, UART_inst|Add0~2, uart_test, 1
instance = comp, \UART_inst|baud_counter[3]\, UART_inst|baud_counter[3], uart_test, 1
instance = comp, \UART_inst|baud_tick~0\, UART_inst|baud_tick~0, uart_test, 1
instance = comp, \UART_inst|baud_tick~1\, UART_inst|baud_tick~1, uart_test, 1
instance = comp, \UART_inst|baud_tick~2\, UART_inst|baud_tick~2, uart_test, 1
instance = comp, \UART_inst|uart_tx_state.send_start_bit~0\, UART_inst|uart_tx_state.send_start_bit~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_state.send_start_bit\, UART_inst|uart_tx_state.send_start_bit, uart_test, 1
instance = comp, \UART_inst|uart_tx_count[0]~2\, UART_inst|uart_tx_count[0]~2, uart_test, 1
instance = comp, \UART_inst|uart_tx_count[0]\, UART_inst|uart_tx_count[0], uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[2]~5\, UART_inst|uart_tx_data_block[2]~5, uart_test, 1
instance = comp, \UART_inst|uart_tx_count[1]~1\, UART_inst|uart_tx_count[1]~1, uart_test, 1
instance = comp, \UART_inst|uart_tx_count[1]\, UART_inst|uart_tx_count[1], uart_test, 1
instance = comp, \UART_inst|uart_tx_count[2]~0\, UART_inst|uart_tx_count[2]~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_count[2]\, UART_inst|uart_tx_count[2], uart_test, 1
instance = comp, \UART_inst|Selector11~2\, UART_inst|Selector11~2, uart_test, 1
instance = comp, \UART_inst|Selector11~4\, UART_inst|Selector11~4, uart_test, 1
instance = comp, \UART_inst|Selector10~0\, UART_inst|Selector10~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_state.transmit_data\, UART_inst|uart_tx_state.transmit_data, uart_test, 1
instance = comp, \UART_inst|Selector11~3\, UART_inst|Selector11~3, uart_test, 1
instance = comp, \UART_inst|uart_tx_state.send_stop_bit\, UART_inst|uart_tx_state.send_stop_bit, uart_test, 1
instance = comp, \UART_inst|Selector7~0\, UART_inst|Selector7~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_state.idle\, UART_inst|uart_tx_state.idle, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[2]~2\, UART_inst|uart_tx_data_block[2]~2, uart_test, 1
instance = comp, \UART_inst|uart_rx_data_in_ack\, UART_inst|uart_rx_data_in_ack, uart_test, 1
instance = comp, \uart_data_in_stb~0\, uart_data_in_stb~0, uart_test, 1
instance = comp, \UART_inst|Selector8~2\, UART_inst|Selector8~2, uart_test, 1
instance = comp, \UART_inst|uart_tx_state.wait_for_tick\, UART_inst|uart_tx_state.wait_for_tick, uart_test, 1
instance = comp, \UART_inst|Selector12~0\, UART_inst|Selector12~0, uart_test, 1
instance = comp, \send_req~inputclkctrl\, send_req~inputclkctrl, uart_test, 1
instance = comp, \send_char[0]~8\, send_char[0]~8, uart_test, 1
instance = comp, \send_char[4]~16\, send_char[4]~16, uart_test, 1
instance = comp, \send_char[5]~18\, send_char[5]~18, uart_test, 1
instance = comp, \~GND\, ~GND, uart_test, 1
instance = comp, \send_char[5]\, send_char[5], uart_test, 1
instance = comp, \send_char[6]~20\, send_char[6]~20, uart_test, 1
instance = comp, \send_char[6]\, send_char[6], uart_test, 1
instance = comp, \send_char[7]~22\, send_char[7]~22, uart_test, 1
instance = comp, \send_char[7]\, send_char[7], uart_test, 1
instance = comp, \LessThan0~0\, LessThan0~0, uart_test, 1
instance = comp, \LessThan0~1\, LessThan0~1, uart_test, 1
instance = comp, \send_char[0]\, send_char[0], uart_test, 1
instance = comp, \send_char[1]~10\, send_char[1]~10, uart_test, 1
instance = comp, \send_char[1]\, send_char[1], uart_test, 1
instance = comp, \send_char[2]~12\, send_char[2]~12, uart_test, 1
instance = comp, \send_char[2]\, send_char[2], uart_test, 1
instance = comp, \send_char[3]~14\, send_char[3]~14, uart_test, 1
instance = comp, \send_char[3]\, send_char[3], uart_test, 1
instance = comp, \send_char[4]\, send_char[4], uart_test, 1
instance = comp, \uart_data_in[4]~feeder\, uart_data_in[4]~feeder, uart_test, 1
instance = comp, \P_TRANS~0\, P_TRANS~0, uart_test, 1
instance = comp, \uart_data_in[4]\, uart_data_in[4], uart_test, 1
instance = comp, \uart_data_in[7]~feeder\, uart_data_in[7]~feeder, uart_test, 1
instance = comp, \uart_data_in[7]\, uart_data_in[7], uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[7]~4\, UART_inst|uart_tx_data_block[7]~4, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[7]\, UART_inst|uart_tx_data_block[7], uart_test, 1
instance = comp, \uart_data_in[6]~0\, uart_data_in[6]~0, uart_test, 1
instance = comp, \uart_data_in[6]\, uart_data_in[6], uart_test, 1
instance = comp, \UART_inst|Selector0~0\, UART_inst|Selector0~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[2]~3\, UART_inst|uart_tx_data_block[2]~3, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[6]\, UART_inst|uart_tx_data_block[6], uart_test, 1
instance = comp, \uart_data_in[5]~feeder\, uart_data_in[5]~feeder, uart_test, 1
instance = comp, \uart_data_in[5]\, uart_data_in[5], uart_test, 1
instance = comp, \UART_inst|Selector1~0\, UART_inst|Selector1~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[5]\, UART_inst|uart_tx_data_block[5], uart_test, 1
instance = comp, \UART_inst|Selector2~0\, UART_inst|Selector2~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[4]\, UART_inst|uart_tx_data_block[4], uart_test, 1
instance = comp, \uart_data_in[3]~feeder\, uart_data_in[3]~feeder, uart_test, 1
instance = comp, \uart_data_in[3]\, uart_data_in[3], uart_test, 1
instance = comp, \UART_inst|Selector3~0\, UART_inst|Selector3~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[3]\, UART_inst|uart_tx_data_block[3], uart_test, 1
instance = comp, \uart_data_in[2]~feeder\, uart_data_in[2]~feeder, uart_test, 1
instance = comp, \uart_data_in[2]\, uart_data_in[2], uart_test, 1
instance = comp, \UART_inst|Selector4~0\, UART_inst|Selector4~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[2]\, UART_inst|uart_tx_data_block[2], uart_test, 1
instance = comp, \uart_data_in[1]\, uart_data_in[1], uart_test, 1
instance = comp, \UART_inst|Selector5~0\, UART_inst|Selector5~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[1]\, UART_inst|uart_tx_data_block[1], uart_test, 1
instance = comp, \uart_data_in[0]~feeder\, uart_data_in[0]~feeder, uart_test, 1
instance = comp, \uart_data_in[0]\, uart_data_in[0], uart_test, 1
instance = comp, \UART_inst|Selector6~0\, UART_inst|Selector6~0, uart_test, 1
instance = comp, \UART_inst|uart_tx_data_block[0]\, UART_inst|uart_tx_data_block[0], uart_test, 1
instance = comp, \UART_inst|Selector12~1\, UART_inst|Selector12~1, uart_test, 1
instance = comp, \UART_inst|Selector12~2\, UART_inst|Selector12~2, uart_test, 1
instance = comp, \UART_inst|uart_tx_data\, UART_inst|uart_tx_data, uart_test, 1
instance = comp, \rx~input\, rx~input, uart_test, 1
