# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../vivado.srcs/sources_1/bd/test_mnist/ipshared/ec67/hdl" --include "../../../../vivado.srcs/sources_1/bd/test_mnist/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../vivado.srcs/sources_1/imports/verilog/nn_axis.v" \

sv xil_defaultlib  --include "../../../../vivado.srcs/sources_1/bd/test_mnist/ipshared/ec67/hdl" --include "../../../../vivado.srcs/sources_1/bd/test_mnist/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../vivado.srcs/sources_1/imports/verilog/argmax.sv" \
"../../../../vivado.srcs/sources_1/imports/verilog/dense.sv" \
"../../../../vivado.srcs/sources_1/imports/verilog/dly.sv" \
"../../../../vivado.srcs/sources_1/imports/verilog/dlyen.sv" \
"../../../../vivado.srcs/sources_1/imports/verilog/layer.sv" \
"../../../../vivado.srcs/sources_1/imports/verilog/nn.sv" \
"../../../../vivado.srcs/sources_1/imports/verilog/rom.sv" \
"../../../../vivado.srcs/sources_1/imports/verilog/sigmoid.sv" \
"../../../../vivado.srcs/sim_3/imports/test_mnist/verilog/tb_nn_axis.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
