*~
*.lxt
*.pyc
*.vvp
*.kate-swp
rev/
vivado*
project_synth/

xsim.dir/
xvlog*

tb_demo.v
*.bit
*.xml
hbs/
ip_user_files/
*.log
*.jou
xgui/
data/
ip_proj/
project_sim/
project_pktgen/

export_sim/
*.pb

*.axi
*.bk

onNetFPGA/TProj.src/input_files/

seed
