tst r0, #31 
addeq r1, r2, #31 
mov r2, r1 
sub r3, r2, r0, lsl #31 
