module and_gate( 
input a, 
input b, 
output out );
out <= a & b;
endmodule