/*******************************************************************************
 *
 *                Copyright (C), NXP Semiconductors
 *
 *                   (C) NXP Semiconductors
 *     All rights are reserved. Reproduction in whole or in part is
 *    prohibited without the written consent of the copyright owner.
 * NXP reserves the right to make changes without notice at any time.
 * NXP makes no warranty, expressed, implied or statutory, including but
 * not limited to any implied warranty of merchantability or fitness for any
 * particular purpose, or that the use will not infringe any third party patent,
 * copyright or trademark. NXP must not be liable for any loss or damage
 *                        arising from its use.
 *
 * *//** \file
 *
 * $Author: Purnank H G (ing05193) $
 * $Revision: 13872 $ (v04.13.00)
 * $Date: 2015-07-16 14:29:05 +0530 (Thu, 16 Jul 2015) $
 *
 *******************************************************************************/
#ifndef PN7462AU_IP_CLKGEN_H_INCLUDED_RORW
#define PN7462AU_IP_CLKGEN_H_INCLUDED_RORW

#define CLKGEN_STATUS_REG_R (0UL)
#define CLKGEN_HFO_XTAL_REG_R (0UL)
#define CLKGEN_HFO_XTAL_REG_W (0UL)
#define CLKGEN_HFO_TRIMM_REG_R (0UL)
#define CLKGEN_HFO_TRIMM_REG_W (0UL)
#define CLKGEN_USB_PLL_CONTROL_REG_R (0UL)
#define CLKGEN_USB_PLL_CONTROL_REG_W (0UL)
#define CLKGEN_USB_PLL_MDEC_WO_SOFTDEC_REG_R (0UL)
#define CLKGEN_USB_PLL_MDEC_WO_SOFTDEC_REG_W (0UL)
#define CLKGEN_USB_PLL_NDEC_PDEC_WO_SOFTDEC_REG_R (0UL)
#define CLKGEN_USB_PLL_NDEC_PDEC_WO_SOFTDEC_REG_W (0UL)
#define CLKGEN_CLIF_PLL1_CONTROL_REG_R (0UL)
#define CLKGEN_CLIF_PLL1_CONTROL_REG_W (0UL)
#define CLKGEN_CLIF_PLL2_CONTROL_REG_R (0UL)
#define CLKGEN_CLIF_PLL2_CONTROL_REG_W (0UL)
#define CLKGEN_CLIF_PLL_GLOBAL_CONTROL_REG_R (0UL)
#define CLKGEN_CLIF_PLL_GLOBAL_CONTROL_REG_W (0UL)
#define CLKGEN_INPUT_CLOCK_DETECTOR_CONTROL_REG_R (0UL)
#define CLKGEN_INPUT_CLOCK_DETECTOR_CONTROL_REG_W (0UL)
#define CLKGEN_DIG_TESTBUS_CONTROL_REG_R (0UL)
#define CLKGEN_DIG_TESTBUS_CONTROL_REG_W (0UL)
#define CLKGEN_CLOCK_PRESENCE_BYPASS_REG_R (0UL)
#define CLKGEN_CLOCK_PRESENCE_BYPASS_REG_W (0UL)

#endif /* PN7462AU_IP_CLKGEN_H_INCLUDED_RORW */
