read_verilog ../../rtl/core/dblfetch.v
synth_ice40
