
stm32h747-gameboy_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a180  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011d68  0800a418  0800a418  0001a418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c180  0801c180  0003107c  2**0
                  CONTENTS
  4 .ARM          00000000  0801c180  0801c180  0003107c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801c180  0801c180  0003107c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c180  0801c180  0002c180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c184  0801c184  0002c184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000107c  24000000  0801c188  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010990  24001080  0801d204  00031080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  24011a10  0801d204  00031a10  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0003107c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000c3e78  00000000  00000000  000310aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000073cd  00000000  00000000  000f4f22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001b5a9  00000000  00000000  000fc2ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000025e8  00000000  00000000  00117898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000048d8  00000000  00000000  00119e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00048a33  00000000  00000000  0011e758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003225a  00000000  00000000  0016718b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001c8bed  00000000  00000000  001993e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00361fd2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006fd8  00000000  00000000  00362028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24001080 	.word	0x24001080
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800a400 	.word	0x0800a400

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24001084 	.word	0x24001084
 80002d4:	0800a400 	.word	0x0800a400

080002d8 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002d8:	4b2d      	ldr	r3, [pc, #180]	; (8000390 <SystemInit+0xb8>)
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002da:	492e      	ldr	r1, [pc, #184]	; (8000394 <SystemInit+0xbc>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80002e0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 80002e4:	b430      	push	{r4, r5}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ea:	691a      	ldr	r2, [r3, #16]
 80002ec:	f042 0210 	orr.w	r2, r2, #16
 80002f0:	611a      	str	r2, [r3, #16]
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f2:	680b      	ldr	r3, [r1, #0]
 80002f4:	f003 030f 	and.w	r3, r3, #15
 80002f8:	2b06      	cmp	r3, #6
 80002fa:	d805      	bhi.n	8000308 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80002fc:	680b      	ldr	r3, [r1, #0]
 80002fe:	f023 030f 	bic.w	r3, r3, #15
 8000302:	f043 0307 	orr.w	r3, r3, #7
 8000306:	600b      	str	r3, [r1, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000308:	4b23      	ldr	r3, [pc, #140]	; (8000398 <SystemInit+0xc0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800030a:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800030c:	4a23      	ldr	r2, [pc, #140]	; (800039c <SystemInit+0xc4>)
  RCC->CR |= RCC_CR_HSION;
 800030e:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000310:	4820      	ldr	r0, [pc, #128]	; (8000394 <SystemInit+0xbc>)
  RCC->CR |= RCC_CR_HSION;
 8000312:	f041 0101 	orr.w	r1, r1, #1
 8000316:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8000318:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800031a:	6819      	ldr	r1, [r3, #0]
 800031c:	400a      	ands	r2, r1
 800031e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000320:	6803      	ldr	r3, [r0, #0]
 8000322:	071b      	lsls	r3, r3, #28
 8000324:	d505      	bpl.n	8000332 <SystemInit+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000326:	6803      	ldr	r3, [r0, #0]
 8000328:	f023 030f 	bic.w	r3, r3, #15
 800032c:	f043 0307 	orr.w	r3, r3, #7
 8000330:	6003      	str	r3, [r0, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000332:	4b19      	ldr	r3, [pc, #100]	; (8000398 <SystemInit+0xc0>)
 8000334:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000336:	491a      	ldr	r1, [pc, #104]	; (80003a0 <SystemInit+0xc8>)
  RCC->PLLCKSELR = 0x02020200;
 8000338:	4c1a      	ldr	r4, [pc, #104]	; (80003a4 <SystemInit+0xcc>)
  RCC->PLLCFGR = 0x01FF0000;
 800033a:	481b      	ldr	r0, [pc, #108]	; (80003a8 <SystemInit+0xd0>)
  RCC->D1CFGR = 0x00000000;
 800033c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800033e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8000340:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8000342:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8000344:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8000346:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000348:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800034a:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800034c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800034e:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000350:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000352:	6818      	ldr	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000354:	4c15      	ldr	r4, [pc, #84]	; (80003ac <SystemInit+0xd4>)
  RCC->CR &= 0xFFFBFFFFU;
 8000356:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800035a:	4d15      	ldr	r5, [pc, #84]	; (80003b0 <SystemInit+0xd8>)
 800035c:	4915      	ldr	r1, [pc, #84]	; (80003b4 <SystemInit+0xdc>)
  RCC->CR &= 0xFFFBFFFFU;
 800035e:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8000360:	661a      	str	r2, [r3, #96]	; 0x60
  EXTI_D2->EMR3 |= 0x4000UL;
 8000362:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000364:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000368:	6263      	str	r3, [r4, #36]	; 0x24
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800036a:	682b      	ldr	r3, [r5, #0]
 800036c:	4019      	ands	r1, r3
 800036e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8000372:	d202      	bcs.n	800037a <SystemInit+0xa2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000374:	4b10      	ldr	r3, [pc, #64]	; (80003b8 <SystemInit+0xe0>)
 8000376:	2201      	movs	r2, #1
 8000378:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800037a:	4910      	ldr	r1, [pc, #64]	; (80003bc <SystemInit+0xe4>)
 800037c:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000380:	4b03      	ldr	r3, [pc, #12]	; (8000390 <SystemInit+0xb8>)
 8000382:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000386:	6008      	str	r0, [r1, #0]
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000388:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800038a:	bc30      	pop	{r4, r5}
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	e000ed00 	.word	0xe000ed00
 8000394:	52002000 	.word	0x52002000
 8000398:	58024400 	.word	0x58024400
 800039c:	eaf6ed7f 	.word	0xeaf6ed7f
 80003a0:	01010280 	.word	0x01010280
 80003a4:	02020200 	.word	0x02020200
 80003a8:	01ff0000 	.word	0x01ff0000
 80003ac:	580000c0 	.word	0x580000c0
 80003b0:	5c001000 	.word	0x5c001000
 80003b4:	ffff0000 	.word	0xffff0000
 80003b8:	51008108 	.word	0x51008108
 80003bc:	52004000 	.word	0x52004000

080003c0 <gbMBCsetControllerType>:
uint8_t ucgbMBCbankMode = 0x0;

extern const unsigned char* rom;

void gbMBCsetControllerType(uint8_t code){
	ucgbMBCcontrollerCode = code;
 80003c0:	4b01      	ldr	r3, [pc, #4]	; (80003c8 <gbMBCsetControllerType+0x8>)
 80003c2:	7018      	strb	r0, [r3, #0]
}
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	2400109d 	.word	0x2400109d

080003cc <gbMBCreadBankX>:

uint8_t gbMBCreadBankX(uint16_t address){
	if(address < CARTROM_BANKX){
 80003cc:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 80003d0:	d302      	bcc.n	80003d8 <gbMBCreadBankX+0xc>
		return (uint8_t) rom[address];
	}else if(ucgbMBCcontrollerCode == 0){
 80003d2:	4b09      	ldr	r3, [pc, #36]	; (80003f8 <gbMBCreadBankX+0x2c>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	b91b      	cbnz	r3, 80003e0 <gbMBCreadBankX+0x14>
		return (uint8_t) rom[address];
 80003d8:	4b08      	ldr	r3, [pc, #32]	; (80003fc <gbMBCreadBankX+0x30>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	5c18      	ldrb	r0, [r3, r0]
 80003de:	4770      	bx	lr
	}else{
		return (uint8_t) rom[((ucgbMBCoffsetHigh + ucgbMBCoffsetLow - 1) * 0x4000) + (address)];
 80003e0:	4a07      	ldr	r2, [pc, #28]	; (8000400 <gbMBCreadBankX+0x34>)
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <gbMBCreadBankX+0x38>)
 80003e4:	7811      	ldrb	r1, [r2, #0]
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	4a04      	ldr	r2, [pc, #16]	; (80003fc <gbMBCreadBankX+0x30>)
 80003ea:	440b      	add	r3, r1
 80003ec:	6812      	ldr	r2, [r2, #0]
 80003ee:	3b01      	subs	r3, #1
 80003f0:	eb02 3383 	add.w	r3, r2, r3, lsl #14
 80003f4:	5c18      	ldrb	r0, [r3, r0]
	}
}
 80003f6:	4770      	bx	lr
 80003f8:	2400109d 	.word	0x2400109d
 80003fc:	24001018 	.word	0x24001018
 8000400:	24000008 	.word	0x24000008
 8000404:	2400109e 	.word	0x2400109e

08000408 <gbMBCwrite>:

void gbMBCwrite(uint16_t address, uint8_t data){
	if(ucgbMBCcontrollerCode > 0){
 8000408:	4b14      	ldr	r3, [pc, #80]	; (800045c <gbMBCwrite+0x54>)
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	b173      	cbz	r3, 800042c <gbMBCwrite+0x24>
		if(address < 0x2000){
 800040e:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8000412:	d20c      	bcs.n	800042e <gbMBCwrite+0x26>
			if((data & 0x0A) == 0x0A){
 8000414:	f001 010a 	and.w	r1, r1, #10
				ucgbMBCramEN = 1;
 8000418:	4b11      	ldr	r3, [pc, #68]	; (8000460 <gbMBCwrite+0x58>)
			if((data & 0x0A) == 0x0A){
 800041a:	290a      	cmp	r1, #10
 800041c:	d01b      	beq.n	8000456 <gbMBCwrite+0x4e>
			}else{
				ucgbMBCramEN = 0;
 800041e:	2200      	movs	r2, #0
 8000420:	701a      	strb	r2, [r3, #0]
 8000422:	4770      	bx	lr
				ucgbMBCoffsetHigh = ((data & 0x03) << 5);
			}else{

			}
		}else{
			ucgbMBCbankMode = (data & 0x01);
 8000424:	f001 0101 	and.w	r1, r1, #1
 8000428:	4b0e      	ldr	r3, [pc, #56]	; (8000464 <gbMBCwrite+0x5c>)
 800042a:	7019      	strb	r1, [r3, #0]
		}
	}
}
 800042c:	4770      	bx	lr
		}else if(address < 0x4000){
 800042e:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8000432:	d30c      	bcc.n	800044e <gbMBCwrite+0x46>
		}else if(address < 0x6000){
 8000434:	f5b0 4fc0 	cmp.w	r0, #24576	; 0x6000
 8000438:	d2f4      	bcs.n	8000424 <gbMBCwrite+0x1c>
			if(ucgbMBCbankMode == 0){
 800043a:	4b0a      	ldr	r3, [pc, #40]	; (8000464 <gbMBCwrite+0x5c>)
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	2b00      	cmp	r3, #0
 8000440:	d1f4      	bne.n	800042c <gbMBCwrite+0x24>
				ucgbMBCoffsetHigh = ((data & 0x03) << 5);
 8000442:	0149      	lsls	r1, r1, #5
 8000444:	4b08      	ldr	r3, [pc, #32]	; (8000468 <gbMBCwrite+0x60>)
 8000446:	f001 0160 	and.w	r1, r1, #96	; 0x60
 800044a:	7019      	strb	r1, [r3, #0]
 800044c:	4770      	bx	lr
			if(ucgbMBCoffsetLow == 0){
 800044e:	f011 011f 	ands.w	r1, r1, #31
				ucgbMBCoffsetLow = 1;
 8000452:	4b06      	ldr	r3, [pc, #24]	; (800046c <gbMBCwrite+0x64>)
			if(ucgbMBCoffsetLow == 0){
 8000454:	d1e9      	bne.n	800042a <gbMBCwrite+0x22>
				ucgbMBCoffsetLow = 1;
 8000456:	2201      	movs	r2, #1
 8000458:	701a      	strb	r2, [r3, #0]
 800045a:	4770      	bx	lr
 800045c:	2400109d 	.word	0x2400109d
 8000460:	2400109f 	.word	0x2400109f
 8000464:	2400109c 	.word	0x2400109c
 8000468:	2400109e 	.word	0x2400109e
 800046c:	24000008 	.word	0x24000008

08000470 <vNOP>:
};

/* Implementation*/

/*********************0x0X*/
void vNOP(){          }
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <vINCs_BC>:
void vLDs_BC_d16(){   reg.BC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_BC_A(){      vGBMemoryWrite(reg.BC, reg.A);}
void vINCs_BC(){      reg.BC++;}
 8000474:	4a02      	ldr	r2, [pc, #8]	; (8000480 <vINCs_BC+0xc>)
 8000476:	8853      	ldrh	r3, [r2, #2]
 8000478:	3301      	adds	r3, #1
 800047a:	8053      	strh	r3, [r2, #2]
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	2400166c 	.word	0x2400166c

08000484 <vDECs_BC>:
void vLD_B_d8(){      reg.B = ucGBMemoryRead(reg.PC - 1);}
void vRLCA(){         vGBFunctionRLCA(&reg.A, &reg.F);}
void vLDs_a16_SP(){   vGBMemoryWriteShort(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC -2), ucGBMemoryRead(reg.PC - 1)), reg.SP);}
void vADDs_HL_BC(){   vGBFunction16bitADD(&reg.HL, reg.BC, &reg.F);}
void vLD_A_BC(){      reg.A = ucGBMemoryRead(reg.BC);}
void vDECs_BC(){      reg.BC--;}
 8000484:	4a02      	ldr	r2, [pc, #8]	; (8000490 <vDECs_BC+0xc>)
 8000486:	8853      	ldrh	r3, [r2, #2]
 8000488:	3b01      	subs	r3, #1
 800048a:	8053      	strh	r3, [r2, #2]
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	2400166c 	.word	0x2400166c

08000494 <vSTOP>:
void vDEC_C(){        v8bitRegisterDEC(&reg.C, &reg.F);}
void vLD_C_d8(){      reg.C = ucGBMemoryRead(reg.PC - 1);}
void vRRCA(){         vGBFunctionRRCA(&reg.A, &reg.F);}

/*********************0x1X*/
void vSTOP(){         ucSTOPPED = 1;}                                    // MORE NEEDED TO IMPLEMENT LATER
 8000494:	4b01      	ldr	r3, [pc, #4]	; (800049c <vSTOP+0x8>)
 8000496:	2201      	movs	r2, #1
 8000498:	701a      	strb	r2, [r3, #0]
 800049a:	4770      	bx	lr
 800049c:	240010ad 	.word	0x240010ad

080004a0 <vINCs_DE>:
void vLDs_DE_d16(){   reg.DE = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_DE_A(){      vGBMemoryWrite(reg.DE, reg.A);}
void vINCs_DE(){      reg.DE++;}
 80004a0:	4a02      	ldr	r2, [pc, #8]	; (80004ac <vINCs_DE+0xc>)
 80004a2:	8893      	ldrh	r3, [r2, #4]
 80004a4:	3301      	adds	r3, #1
 80004a6:	8093      	strh	r3, [r2, #4]
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	2400166c 	.word	0x2400166c

080004b0 <vDECs_DE>:
void vLD_D_d8(){      reg.D = ucGBMemoryRead(reg.PC - 1);}
void vRLA(){          vGBFunctionRLA(&reg.A, &reg.F);}
void vJR_r8(){        reg.PC += (int8_t) ucGBMemoryRead(reg.PC - 1);}
void vADDs_HL_DE(){   vGBFunction16bitADD(&reg.HL, reg.DE, &reg.F);}
void vLD_A_DE(){      reg.A = ucGBMemoryRead(reg.DE);}
void vDECs_DE(){      reg.DE--;}
 80004b0:	4a02      	ldr	r2, [pc, #8]	; (80004bc <vDECs_DE+0xc>)
 80004b2:	8893      	ldrh	r3, [r2, #4]
 80004b4:	3b01      	subs	r3, #1
 80004b6:	8093      	strh	r3, [r2, #4]
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	2400166c 	.word	0x2400166c

080004c0 <vINCs_HL>:

/*********************0x2X*/
void vJR_NZ_r8(){     customDuration = vGBFunctionJR_NZ(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vLDs_HL_d16(){   reg.HL = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_HLI_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL++;}
void vINCs_HL(){      reg.HL++;}
 80004c0:	4a02      	ldr	r2, [pc, #8]	; (80004cc <vINCs_HL+0xc>)
 80004c2:	88d3      	ldrh	r3, [r2, #6]
 80004c4:	3301      	adds	r3, #1
 80004c6:	80d3      	strh	r3, [r2, #6]
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	2400166c 	.word	0x2400166c

080004d0 <vDECs_HL>:
void vLD_H_d8(){      reg.H = ucGBMemoryRead(reg.PC - 1);}
void vDAA(){          vGBFunctionDAA(&reg.A, &reg.F);}
void vJR_Z_r8(){      customDuration = vGBFunctionJR_Z(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vADDs_HL_HL(){   vGBFunction16bitADD(&reg.HL, reg.HL, &reg.F);}
void vLD_A_HLI(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL++;}
void vDECs_HL(){      reg.HL--;}
 80004d0:	4a02      	ldr	r2, [pc, #8]	; (80004dc <vDECs_HL+0xc>)
 80004d2:	88d3      	ldrh	r3, [r2, #6]
 80004d4:	3b01      	subs	r3, #1
 80004d6:	80d3      	strh	r3, [r2, #6]
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	2400166c 	.word	0x2400166c

080004e0 <vINCs_SP>:

/*********************0x3X*/
void vJR_NC_r8(){     customDuration = vGBFunctionJR_NC(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vLDs_SP_d16(){   reg.SP = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_HLD_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL--;}
void vINCs_SP(){      reg.SP++;}
 80004e0:	4a02      	ldr	r2, [pc, #8]	; (80004ec <vINCs_SP+0xc>)
 80004e2:	8913      	ldrh	r3, [r2, #8]
 80004e4:	3301      	adds	r3, #1
 80004e6:	8113      	strh	r3, [r2, #8]
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	2400166c 	.word	0x2400166c

080004f0 <vDECs_SP>:
void vLD_HL_d8(){     vGBMemoryWrite(reg.HL, ucGBMemoryRead(reg.PC - 1));}
void vSCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); setbit(&reg.F, C_FLAG);}
void vJR_C_r8(){      customDuration = vGBFunctionJR_C(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vADDs_HL_SP(){   vGBFunction16bitADD(&reg.HL, reg.SP, &reg.F);}
void vLD_A_HLD(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL--;}
void vDECs_SP(){      reg.SP--;}
 80004f0:	4a02      	ldr	r2, [pc, #8]	; (80004fc <vDECs_SP+0xc>)
 80004f2:	8913      	ldrh	r3, [r2, #8]
 80004f4:	3b01      	subs	r3, #1
 80004f6:	8113      	strh	r3, [r2, #8]
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	2400166c 	.word	0x2400166c

08000500 <vLD_B_C>:
void vLD_A_d8(){      reg.A = ucGBMemoryRead(reg.PC - 1);}
void vCCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); (checkbit(reg.F, C_FLAG)) ? resetbit(&reg.F, C_FLAG) : setbit(&reg.F, C_FLAG);}

/*********************0x4X*/
void vLD_B_B(){       reg.B = reg.B;}
void vLD_B_C(){       reg.B = reg.C;}
 8000500:	4b01      	ldr	r3, [pc, #4]	; (8000508 <vLD_B_C+0x8>)
 8000502:	789a      	ldrb	r2, [r3, #2]
 8000504:	70da      	strb	r2, [r3, #3]
 8000506:	4770      	bx	lr
 8000508:	2400166c 	.word	0x2400166c

0800050c <vLD_B_D>:
void vLD_B_D(){       reg.B = reg.D;}
 800050c:	4b01      	ldr	r3, [pc, #4]	; (8000514 <vLD_B_D+0x8>)
 800050e:	795a      	ldrb	r2, [r3, #5]
 8000510:	70da      	strb	r2, [r3, #3]
 8000512:	4770      	bx	lr
 8000514:	2400166c 	.word	0x2400166c

08000518 <vLD_B_E>:
void vLD_B_E(){       reg.B = reg.E;}
 8000518:	4b01      	ldr	r3, [pc, #4]	; (8000520 <vLD_B_E+0x8>)
 800051a:	791a      	ldrb	r2, [r3, #4]
 800051c:	70da      	strb	r2, [r3, #3]
 800051e:	4770      	bx	lr
 8000520:	2400166c 	.word	0x2400166c

08000524 <vLD_B_H>:
void vLD_B_H(){       reg.B = reg.H;}
 8000524:	4b01      	ldr	r3, [pc, #4]	; (800052c <vLD_B_H+0x8>)
 8000526:	79da      	ldrb	r2, [r3, #7]
 8000528:	70da      	strb	r2, [r3, #3]
 800052a:	4770      	bx	lr
 800052c:	2400166c 	.word	0x2400166c

08000530 <vLD_B_L>:
void vLD_B_L(){       reg.B = reg.L;}
 8000530:	4b01      	ldr	r3, [pc, #4]	; (8000538 <vLD_B_L+0x8>)
 8000532:	799a      	ldrb	r2, [r3, #6]
 8000534:	70da      	strb	r2, [r3, #3]
 8000536:	4770      	bx	lr
 8000538:	2400166c 	.word	0x2400166c

0800053c <vLD_B_A>:
void vLD_B_HL(){      reg.B = ucGBMemoryRead(reg.HL);}
void vLD_B_A(){       reg.B = reg.A;}
 800053c:	4b01      	ldr	r3, [pc, #4]	; (8000544 <vLD_B_A+0x8>)
 800053e:	785a      	ldrb	r2, [r3, #1]
 8000540:	70da      	strb	r2, [r3, #3]
 8000542:	4770      	bx	lr
 8000544:	2400166c 	.word	0x2400166c

08000548 <vLD_C_B>:
void vLD_C_B(){       reg.C = reg.B;}
 8000548:	4b01      	ldr	r3, [pc, #4]	; (8000550 <vLD_C_B+0x8>)
 800054a:	78da      	ldrb	r2, [r3, #3]
 800054c:	709a      	strb	r2, [r3, #2]
 800054e:	4770      	bx	lr
 8000550:	2400166c 	.word	0x2400166c

08000554 <vLD_C_D>:
void vLD_C_C(){       reg.C = reg.C;}
void vLD_C_D(){       reg.C = reg.D;}
 8000554:	4b01      	ldr	r3, [pc, #4]	; (800055c <vLD_C_D+0x8>)
 8000556:	795a      	ldrb	r2, [r3, #5]
 8000558:	709a      	strb	r2, [r3, #2]
 800055a:	4770      	bx	lr
 800055c:	2400166c 	.word	0x2400166c

08000560 <vLD_C_E>:
void vLD_C_E(){       reg.C = reg.E;}
 8000560:	4b01      	ldr	r3, [pc, #4]	; (8000568 <vLD_C_E+0x8>)
 8000562:	791a      	ldrb	r2, [r3, #4]
 8000564:	709a      	strb	r2, [r3, #2]
 8000566:	4770      	bx	lr
 8000568:	2400166c 	.word	0x2400166c

0800056c <vLD_C_H>:
void vLD_C_H(){       reg.C = reg.H;}
 800056c:	4b01      	ldr	r3, [pc, #4]	; (8000574 <vLD_C_H+0x8>)
 800056e:	79da      	ldrb	r2, [r3, #7]
 8000570:	709a      	strb	r2, [r3, #2]
 8000572:	4770      	bx	lr
 8000574:	2400166c 	.word	0x2400166c

08000578 <vLD_C_L>:
void vLD_C_L(){       reg.C = reg.L;}
 8000578:	4b01      	ldr	r3, [pc, #4]	; (8000580 <vLD_C_L+0x8>)
 800057a:	799a      	ldrb	r2, [r3, #6]
 800057c:	709a      	strb	r2, [r3, #2]
 800057e:	4770      	bx	lr
 8000580:	2400166c 	.word	0x2400166c

08000584 <vLD_C_A>:
void vLD_C_HL(){      reg.C = ucGBMemoryRead(reg.HL);}
void vLD_C_A(){       reg.C = reg.A;}
 8000584:	4b01      	ldr	r3, [pc, #4]	; (800058c <vLD_C_A+0x8>)
 8000586:	785a      	ldrb	r2, [r3, #1]
 8000588:	709a      	strb	r2, [r3, #2]
 800058a:	4770      	bx	lr
 800058c:	2400166c 	.word	0x2400166c

08000590 <vLD_D_B>:

/*********************0x5X*/
void vLD_D_B(){       reg.D = reg.B;}
 8000590:	4b01      	ldr	r3, [pc, #4]	; (8000598 <vLD_D_B+0x8>)
 8000592:	78da      	ldrb	r2, [r3, #3]
 8000594:	715a      	strb	r2, [r3, #5]
 8000596:	4770      	bx	lr
 8000598:	2400166c 	.word	0x2400166c

0800059c <vLD_D_C>:
void vLD_D_C(){       reg.D = reg.C;}
 800059c:	4b01      	ldr	r3, [pc, #4]	; (80005a4 <vLD_D_C+0x8>)
 800059e:	789a      	ldrb	r2, [r3, #2]
 80005a0:	715a      	strb	r2, [r3, #5]
 80005a2:	4770      	bx	lr
 80005a4:	2400166c 	.word	0x2400166c

080005a8 <vLD_D_E>:
void vLD_D_D(){       reg.D = reg.D;}
void vLD_D_E(){       reg.D = reg.E;}
 80005a8:	4b01      	ldr	r3, [pc, #4]	; (80005b0 <vLD_D_E+0x8>)
 80005aa:	791a      	ldrb	r2, [r3, #4]
 80005ac:	715a      	strb	r2, [r3, #5]
 80005ae:	4770      	bx	lr
 80005b0:	2400166c 	.word	0x2400166c

080005b4 <vLD_D_H>:
void vLD_D_H(){       reg.D = reg.H;}
 80005b4:	4b01      	ldr	r3, [pc, #4]	; (80005bc <vLD_D_H+0x8>)
 80005b6:	79da      	ldrb	r2, [r3, #7]
 80005b8:	715a      	strb	r2, [r3, #5]
 80005ba:	4770      	bx	lr
 80005bc:	2400166c 	.word	0x2400166c

080005c0 <vLD_D_L>:
void vLD_D_L(){       reg.D = reg.L;}
 80005c0:	4b01      	ldr	r3, [pc, #4]	; (80005c8 <vLD_D_L+0x8>)
 80005c2:	799a      	ldrb	r2, [r3, #6]
 80005c4:	715a      	strb	r2, [r3, #5]
 80005c6:	4770      	bx	lr
 80005c8:	2400166c 	.word	0x2400166c

080005cc <vLD_D_A>:
void vLD_D_HL(){      reg.D = ucGBMemoryRead(reg.HL);}
void vLD_D_A(){       reg.D = reg.A;}
 80005cc:	4b01      	ldr	r3, [pc, #4]	; (80005d4 <vLD_D_A+0x8>)
 80005ce:	785a      	ldrb	r2, [r3, #1]
 80005d0:	715a      	strb	r2, [r3, #5]
 80005d2:	4770      	bx	lr
 80005d4:	2400166c 	.word	0x2400166c

080005d8 <vLD_E_B>:
void vLD_E_B(){       reg.E = reg.B;}
 80005d8:	4b01      	ldr	r3, [pc, #4]	; (80005e0 <vLD_E_B+0x8>)
 80005da:	78da      	ldrb	r2, [r3, #3]
 80005dc:	711a      	strb	r2, [r3, #4]
 80005de:	4770      	bx	lr
 80005e0:	2400166c 	.word	0x2400166c

080005e4 <vLD_E_C>:
void vLD_E_C(){       reg.E = reg.C;}
 80005e4:	4b01      	ldr	r3, [pc, #4]	; (80005ec <vLD_E_C+0x8>)
 80005e6:	789a      	ldrb	r2, [r3, #2]
 80005e8:	711a      	strb	r2, [r3, #4]
 80005ea:	4770      	bx	lr
 80005ec:	2400166c 	.word	0x2400166c

080005f0 <vLD_E_D>:
void vLD_E_D(){       reg.E = reg.D;}
 80005f0:	4b01      	ldr	r3, [pc, #4]	; (80005f8 <vLD_E_D+0x8>)
 80005f2:	795a      	ldrb	r2, [r3, #5]
 80005f4:	711a      	strb	r2, [r3, #4]
 80005f6:	4770      	bx	lr
 80005f8:	2400166c 	.word	0x2400166c

080005fc <vLD_E_H>:
void vLD_E_E(){       reg.E = reg.E;}
void vLD_E_H(){       reg.E = reg.H;}
 80005fc:	4b01      	ldr	r3, [pc, #4]	; (8000604 <vLD_E_H+0x8>)
 80005fe:	79da      	ldrb	r2, [r3, #7]
 8000600:	711a      	strb	r2, [r3, #4]
 8000602:	4770      	bx	lr
 8000604:	2400166c 	.word	0x2400166c

08000608 <vLD_E_L>:
void vLD_E_L(){       reg.E = reg.L;}
 8000608:	4b01      	ldr	r3, [pc, #4]	; (8000610 <vLD_E_L+0x8>)
 800060a:	799a      	ldrb	r2, [r3, #6]
 800060c:	711a      	strb	r2, [r3, #4]
 800060e:	4770      	bx	lr
 8000610:	2400166c 	.word	0x2400166c

08000614 <vLD_E_A>:
void vLD_E_HL(){      reg.E = ucGBMemoryRead(reg.HL);}
void vLD_E_A(){       reg.E = reg.A;}
 8000614:	4b01      	ldr	r3, [pc, #4]	; (800061c <vLD_E_A+0x8>)
 8000616:	785a      	ldrb	r2, [r3, #1]
 8000618:	711a      	strb	r2, [r3, #4]
 800061a:	4770      	bx	lr
 800061c:	2400166c 	.word	0x2400166c

08000620 <vLD_H_B>:

/*********************0x6X*/
void vLD_H_B(){       reg.H = reg.B;}
 8000620:	4b01      	ldr	r3, [pc, #4]	; (8000628 <vLD_H_B+0x8>)
 8000622:	78da      	ldrb	r2, [r3, #3]
 8000624:	71da      	strb	r2, [r3, #7]
 8000626:	4770      	bx	lr
 8000628:	2400166c 	.word	0x2400166c

0800062c <vLD_H_C>:
void vLD_H_C(){       reg.H = reg.C;}
 800062c:	4b01      	ldr	r3, [pc, #4]	; (8000634 <vLD_H_C+0x8>)
 800062e:	789a      	ldrb	r2, [r3, #2]
 8000630:	71da      	strb	r2, [r3, #7]
 8000632:	4770      	bx	lr
 8000634:	2400166c 	.word	0x2400166c

08000638 <vLD_H_D>:
void vLD_H_D(){       reg.H = reg.D;}
 8000638:	4b01      	ldr	r3, [pc, #4]	; (8000640 <vLD_H_D+0x8>)
 800063a:	795a      	ldrb	r2, [r3, #5]
 800063c:	71da      	strb	r2, [r3, #7]
 800063e:	4770      	bx	lr
 8000640:	2400166c 	.word	0x2400166c

08000644 <vLD_H_E>:
void vLD_H_E(){       reg.H = reg.E;}
 8000644:	4b01      	ldr	r3, [pc, #4]	; (800064c <vLD_H_E+0x8>)
 8000646:	791a      	ldrb	r2, [r3, #4]
 8000648:	71da      	strb	r2, [r3, #7]
 800064a:	4770      	bx	lr
 800064c:	2400166c 	.word	0x2400166c

08000650 <vLD_H_L>:
void vLD_H_H(){       reg.H = reg.H;}
void vLD_H_L(){       reg.H = reg.L;}
 8000650:	4b01      	ldr	r3, [pc, #4]	; (8000658 <vLD_H_L+0x8>)
 8000652:	799a      	ldrb	r2, [r3, #6]
 8000654:	71da      	strb	r2, [r3, #7]
 8000656:	4770      	bx	lr
 8000658:	2400166c 	.word	0x2400166c

0800065c <vLD_H_A>:
void vLD_H_HL(){      reg.H = ucGBMemoryRead(reg.HL);}
void vLD_H_A(){       reg.H = reg.A;}
 800065c:	4b01      	ldr	r3, [pc, #4]	; (8000664 <vLD_H_A+0x8>)
 800065e:	785a      	ldrb	r2, [r3, #1]
 8000660:	71da      	strb	r2, [r3, #7]
 8000662:	4770      	bx	lr
 8000664:	2400166c 	.word	0x2400166c

08000668 <vLD_L_B>:
void vLD_L_B(){       reg.L = reg.B;}
 8000668:	4b01      	ldr	r3, [pc, #4]	; (8000670 <vLD_L_B+0x8>)
 800066a:	78da      	ldrb	r2, [r3, #3]
 800066c:	719a      	strb	r2, [r3, #6]
 800066e:	4770      	bx	lr
 8000670:	2400166c 	.word	0x2400166c

08000674 <vLD_L_C>:
void vLD_L_C(){       reg.L = reg.C;}
 8000674:	4b01      	ldr	r3, [pc, #4]	; (800067c <vLD_L_C+0x8>)
 8000676:	789a      	ldrb	r2, [r3, #2]
 8000678:	719a      	strb	r2, [r3, #6]
 800067a:	4770      	bx	lr
 800067c:	2400166c 	.word	0x2400166c

08000680 <vLD_L_D>:
void vLD_L_D(){       reg.L = reg.D;}
 8000680:	4b01      	ldr	r3, [pc, #4]	; (8000688 <vLD_L_D+0x8>)
 8000682:	795a      	ldrb	r2, [r3, #5]
 8000684:	719a      	strb	r2, [r3, #6]
 8000686:	4770      	bx	lr
 8000688:	2400166c 	.word	0x2400166c

0800068c <vLD_L_E>:
void vLD_L_E(){       reg.L = reg.E;}
 800068c:	4b01      	ldr	r3, [pc, #4]	; (8000694 <vLD_L_E+0x8>)
 800068e:	791a      	ldrb	r2, [r3, #4]
 8000690:	719a      	strb	r2, [r3, #6]
 8000692:	4770      	bx	lr
 8000694:	2400166c 	.word	0x2400166c

08000698 <vLD_L_H>:
void vLD_L_H(){       reg.L = reg.H;}
 8000698:	4b01      	ldr	r3, [pc, #4]	; (80006a0 <vLD_L_H+0x8>)
 800069a:	79da      	ldrb	r2, [r3, #7]
 800069c:	719a      	strb	r2, [r3, #6]
 800069e:	4770      	bx	lr
 80006a0:	2400166c 	.word	0x2400166c

080006a4 <vLD_L_A>:
void vLD_L_L(){       reg.L = reg.L;}
void vLD_L_HL(){      reg.L = ucGBMemoryRead(reg.HL);}
void vLD_L_A(){       reg.L = reg.A;}
 80006a4:	4b01      	ldr	r3, [pc, #4]	; (80006ac <vLD_L_A+0x8>)
 80006a6:	785a      	ldrb	r2, [r3, #1]
 80006a8:	719a      	strb	r2, [r3, #6]
 80006aa:	4770      	bx	lr
 80006ac:	2400166c 	.word	0x2400166c

080006b0 <vHALT>:
void vLD_HL_C(){      vGBMemoryWrite(reg.HL, reg.C);}
void vLD_HL_D(){      vGBMemoryWrite(reg.HL, reg.D);}
void vLD_HL_E(){      vGBMemoryWrite(reg.HL, reg.E);}
void vLD_HL_H(){      vGBMemoryWrite(reg.HL, reg.H);}
void vLD_HL_L(){      vGBMemoryWrite(reg.HL, reg.L);}
void vHALT(){         ucHALTED = 1;}
 80006b0:	4b01      	ldr	r3, [pc, #4]	; (80006b8 <vHALT+0x8>)
 80006b2:	2201      	movs	r2, #1
 80006b4:	701a      	strb	r2, [r3, #0]
 80006b6:	4770      	bx	lr
 80006b8:	240010aa 	.word	0x240010aa

080006bc <vLD_A_B>:
void vLD_HL_A(){      vGBMemoryWrite(reg.HL, reg.A);}
void vLD_A_B(){       reg.A = reg.B;}
 80006bc:	4b01      	ldr	r3, [pc, #4]	; (80006c4 <vLD_A_B+0x8>)
 80006be:	78da      	ldrb	r2, [r3, #3]
 80006c0:	705a      	strb	r2, [r3, #1]
 80006c2:	4770      	bx	lr
 80006c4:	2400166c 	.word	0x2400166c

080006c8 <vLD_A_C>:
void vLD_A_C(){       reg.A = reg.C;}
 80006c8:	4b01      	ldr	r3, [pc, #4]	; (80006d0 <vLD_A_C+0x8>)
 80006ca:	789a      	ldrb	r2, [r3, #2]
 80006cc:	705a      	strb	r2, [r3, #1]
 80006ce:	4770      	bx	lr
 80006d0:	2400166c 	.word	0x2400166c

080006d4 <vLD_A_D>:
void vLD_A_D(){       reg.A = reg.D;}
 80006d4:	4b01      	ldr	r3, [pc, #4]	; (80006dc <vLD_A_D+0x8>)
 80006d6:	795a      	ldrb	r2, [r3, #5]
 80006d8:	705a      	strb	r2, [r3, #1]
 80006da:	4770      	bx	lr
 80006dc:	2400166c 	.word	0x2400166c

080006e0 <vLD_A_E>:
void vLD_A_E(){       reg.A = reg.E;}
 80006e0:	4b01      	ldr	r3, [pc, #4]	; (80006e8 <vLD_A_E+0x8>)
 80006e2:	791a      	ldrb	r2, [r3, #4]
 80006e4:	705a      	strb	r2, [r3, #1]
 80006e6:	4770      	bx	lr
 80006e8:	2400166c 	.word	0x2400166c

080006ec <vLD_A_H>:
void vLD_A_H(){       reg.A = reg.H;}
 80006ec:	4b01      	ldr	r3, [pc, #4]	; (80006f4 <vLD_A_H+0x8>)
 80006ee:	79da      	ldrb	r2, [r3, #7]
 80006f0:	705a      	strb	r2, [r3, #1]
 80006f2:	4770      	bx	lr
 80006f4:	2400166c 	.word	0x2400166c

080006f8 <vLD_A_L>:
void vLD_A_L(){       reg.A = reg.L;}
 80006f8:	4b01      	ldr	r3, [pc, #4]	; (8000700 <vLD_A_L+0x8>)
 80006fa:	799a      	ldrb	r2, [r3, #6]
 80006fc:	705a      	strb	r2, [r3, #1]
 80006fe:	4770      	bx	lr
 8000700:	2400166c 	.word	0x2400166c

08000704 <vAND_B>:
void vSBC_A_L(){      vGBFunctionSBC(&reg.A, &reg.F, reg.L);}
void vSBC_A_HL(){     vGBFunctionSBC(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
void vSBC_A_A(){      vGBFunctionSBC(&reg.A, &reg.F, reg.A);}

/*********************0xAX*/
void vAND_B(){        reg.A &= reg.B; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000704:	4b05      	ldr	r3, [pc, #20]	; (800071c <vAND_B+0x18>)
 8000706:	785a      	ldrb	r2, [r3, #1]
 8000708:	78d9      	ldrb	r1, [r3, #3]
 800070a:	400a      	ands	r2, r1
 800070c:	2a00      	cmp	r2, #0
 800070e:	705a      	strb	r2, [r3, #1]
 8000710:	bf0c      	ite	eq
 8000712:	22a0      	moveq	r2, #160	; 0xa0
 8000714:	2220      	movne	r2, #32
 8000716:	701a      	strb	r2, [r3, #0]
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	2400166c 	.word	0x2400166c

08000720 <vAND_C>:
void vAND_C(){        reg.A &= reg.C; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000720:	4b05      	ldr	r3, [pc, #20]	; (8000738 <vAND_C+0x18>)
 8000722:	785a      	ldrb	r2, [r3, #1]
 8000724:	7899      	ldrb	r1, [r3, #2]
 8000726:	400a      	ands	r2, r1
 8000728:	2a00      	cmp	r2, #0
 800072a:	705a      	strb	r2, [r3, #1]
 800072c:	bf0c      	ite	eq
 800072e:	22a0      	moveq	r2, #160	; 0xa0
 8000730:	2220      	movne	r2, #32
 8000732:	701a      	strb	r2, [r3, #0]
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	2400166c 	.word	0x2400166c

0800073c <vAND_D>:
void vAND_D(){        reg.A &= reg.D; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 800073c:	4b05      	ldr	r3, [pc, #20]	; (8000754 <vAND_D+0x18>)
 800073e:	785a      	ldrb	r2, [r3, #1]
 8000740:	7959      	ldrb	r1, [r3, #5]
 8000742:	400a      	ands	r2, r1
 8000744:	2a00      	cmp	r2, #0
 8000746:	705a      	strb	r2, [r3, #1]
 8000748:	bf0c      	ite	eq
 800074a:	22a0      	moveq	r2, #160	; 0xa0
 800074c:	2220      	movne	r2, #32
 800074e:	701a      	strb	r2, [r3, #0]
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	2400166c 	.word	0x2400166c

08000758 <vAND_E>:
void vAND_E(){        reg.A &= reg.E; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000758:	4b05      	ldr	r3, [pc, #20]	; (8000770 <vAND_E+0x18>)
 800075a:	785a      	ldrb	r2, [r3, #1]
 800075c:	7919      	ldrb	r1, [r3, #4]
 800075e:	400a      	ands	r2, r1
 8000760:	2a00      	cmp	r2, #0
 8000762:	705a      	strb	r2, [r3, #1]
 8000764:	bf0c      	ite	eq
 8000766:	22a0      	moveq	r2, #160	; 0xa0
 8000768:	2220      	movne	r2, #32
 800076a:	701a      	strb	r2, [r3, #0]
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	2400166c 	.word	0x2400166c

08000774 <vAND_H>:
void vAND_H(){        reg.A &= reg.H; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <vAND_H+0x18>)
 8000776:	785a      	ldrb	r2, [r3, #1]
 8000778:	79d9      	ldrb	r1, [r3, #7]
 800077a:	400a      	ands	r2, r1
 800077c:	2a00      	cmp	r2, #0
 800077e:	705a      	strb	r2, [r3, #1]
 8000780:	bf0c      	ite	eq
 8000782:	22a0      	moveq	r2, #160	; 0xa0
 8000784:	2220      	movne	r2, #32
 8000786:	701a      	strb	r2, [r3, #0]
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	2400166c 	.word	0x2400166c

08000790 <vAND_L>:
void vAND_L(){        reg.A &= reg.L; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000790:	4b05      	ldr	r3, [pc, #20]	; (80007a8 <vAND_L+0x18>)
 8000792:	785a      	ldrb	r2, [r3, #1]
 8000794:	7999      	ldrb	r1, [r3, #6]
 8000796:	400a      	ands	r2, r1
 8000798:	2a00      	cmp	r2, #0
 800079a:	705a      	strb	r2, [r3, #1]
 800079c:	bf0c      	ite	eq
 800079e:	22a0      	moveq	r2, #160	; 0xa0
 80007a0:	2220      	movne	r2, #32
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	2400166c 	.word	0x2400166c

080007ac <vAND_A>:
void vAND_HL(){       reg.A &= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
void vAND_A(){        reg.A &= reg.A; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 80007ac:	4b03      	ldr	r3, [pc, #12]	; (80007bc <vAND_A+0x10>)
 80007ae:	785a      	ldrb	r2, [r3, #1]
 80007b0:	2a00      	cmp	r2, #0
 80007b2:	bf0c      	ite	eq
 80007b4:	22a0      	moveq	r2, #160	; 0xa0
 80007b6:	2220      	movne	r2, #32
 80007b8:	701a      	strb	r2, [r3, #0]
 80007ba:	4770      	bx	lr
 80007bc:	2400166c 	.word	0x2400166c

080007c0 <vXOR_B>:
void vXOR_B(){        reg.A ^= reg.B; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007c0:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <vXOR_B+0x18>)
 80007c2:	785a      	ldrb	r2, [r3, #1]
 80007c4:	78d9      	ldrb	r1, [r3, #3]
 80007c6:	ea82 0001 	eor.w	r0, r2, r1
 80007ca:	428a      	cmp	r2, r1
 80007cc:	bf0c      	ite	eq
 80007ce:	2280      	moveq	r2, #128	; 0x80
 80007d0:	2200      	movne	r2, #0
 80007d2:	7058      	strb	r0, [r3, #1]
 80007d4:	701a      	strb	r2, [r3, #0]
 80007d6:	4770      	bx	lr
 80007d8:	2400166c 	.word	0x2400166c

080007dc <vXOR_C>:
void vXOR_C(){        reg.A ^= reg.C; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <vXOR_C+0x18>)
 80007de:	785a      	ldrb	r2, [r3, #1]
 80007e0:	7899      	ldrb	r1, [r3, #2]
 80007e2:	ea82 0001 	eor.w	r0, r2, r1
 80007e6:	428a      	cmp	r2, r1
 80007e8:	bf0c      	ite	eq
 80007ea:	2280      	moveq	r2, #128	; 0x80
 80007ec:	2200      	movne	r2, #0
 80007ee:	7058      	strb	r0, [r3, #1]
 80007f0:	701a      	strb	r2, [r3, #0]
 80007f2:	4770      	bx	lr
 80007f4:	2400166c 	.word	0x2400166c

080007f8 <vXOR_D>:
void vXOR_D(){        reg.A ^= reg.D; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007f8:	4b05      	ldr	r3, [pc, #20]	; (8000810 <vXOR_D+0x18>)
 80007fa:	785a      	ldrb	r2, [r3, #1]
 80007fc:	7959      	ldrb	r1, [r3, #5]
 80007fe:	ea82 0001 	eor.w	r0, r2, r1
 8000802:	428a      	cmp	r2, r1
 8000804:	bf0c      	ite	eq
 8000806:	2280      	moveq	r2, #128	; 0x80
 8000808:	2200      	movne	r2, #0
 800080a:	7058      	strb	r0, [r3, #1]
 800080c:	701a      	strb	r2, [r3, #0]
 800080e:	4770      	bx	lr
 8000810:	2400166c 	.word	0x2400166c

08000814 <vXOR_E>:
void vXOR_E(){        reg.A ^= reg.E; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000814:	4b05      	ldr	r3, [pc, #20]	; (800082c <vXOR_E+0x18>)
 8000816:	785a      	ldrb	r2, [r3, #1]
 8000818:	7919      	ldrb	r1, [r3, #4]
 800081a:	ea82 0001 	eor.w	r0, r2, r1
 800081e:	428a      	cmp	r2, r1
 8000820:	bf0c      	ite	eq
 8000822:	2280      	moveq	r2, #128	; 0x80
 8000824:	2200      	movne	r2, #0
 8000826:	7058      	strb	r0, [r3, #1]
 8000828:	701a      	strb	r2, [r3, #0]
 800082a:	4770      	bx	lr
 800082c:	2400166c 	.word	0x2400166c

08000830 <vXOR_H>:
void vXOR_H(){        reg.A ^= reg.H; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000830:	4b05      	ldr	r3, [pc, #20]	; (8000848 <vXOR_H+0x18>)
 8000832:	785a      	ldrb	r2, [r3, #1]
 8000834:	79d9      	ldrb	r1, [r3, #7]
 8000836:	ea82 0001 	eor.w	r0, r2, r1
 800083a:	428a      	cmp	r2, r1
 800083c:	bf0c      	ite	eq
 800083e:	2280      	moveq	r2, #128	; 0x80
 8000840:	2200      	movne	r2, #0
 8000842:	7058      	strb	r0, [r3, #1]
 8000844:	701a      	strb	r2, [r3, #0]
 8000846:	4770      	bx	lr
 8000848:	2400166c 	.word	0x2400166c

0800084c <vXOR_L>:
void vXOR_L(){        reg.A ^= reg.L; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 800084c:	4b05      	ldr	r3, [pc, #20]	; (8000864 <vXOR_L+0x18>)
 800084e:	785a      	ldrb	r2, [r3, #1]
 8000850:	7999      	ldrb	r1, [r3, #6]
 8000852:	ea82 0001 	eor.w	r0, r2, r1
 8000856:	428a      	cmp	r2, r1
 8000858:	bf0c      	ite	eq
 800085a:	2280      	moveq	r2, #128	; 0x80
 800085c:	2200      	movne	r2, #0
 800085e:	7058      	strb	r0, [r3, #1]
 8000860:	701a      	strb	r2, [r3, #0]
 8000862:	4770      	bx	lr
 8000864:	2400166c 	.word	0x2400166c

08000868 <vXOR_A>:
void vXOR_HL(){       reg.A ^= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
void vXOR_A(){        reg.A ^= reg.A; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000868:	4b01      	ldr	r3, [pc, #4]	; (8000870 <vXOR_A+0x8>)
 800086a:	2280      	movs	r2, #128	; 0x80
 800086c:	801a      	strh	r2, [r3, #0]
 800086e:	4770      	bx	lr
 8000870:	2400166c 	.word	0x2400166c

08000874 <vOR_B>:

/*********************0xBX*/
void vOR_B(){         reg.A |= reg.B; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000874:	4b05      	ldr	r3, [pc, #20]	; (800088c <vOR_B+0x18>)
 8000876:	785a      	ldrb	r2, [r3, #1]
 8000878:	78d9      	ldrb	r1, [r3, #3]
 800087a:	430a      	orrs	r2, r1
 800087c:	2a00      	cmp	r2, #0
 800087e:	705a      	strb	r2, [r3, #1]
 8000880:	bf0c      	ite	eq
 8000882:	2280      	moveq	r2, #128	; 0x80
 8000884:	2200      	movne	r2, #0
 8000886:	701a      	strb	r2, [r3, #0]
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	2400166c 	.word	0x2400166c

08000890 <vOR_C>:
void vOR_C(){         reg.A |= reg.C; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000890:	4b05      	ldr	r3, [pc, #20]	; (80008a8 <vOR_C+0x18>)
 8000892:	785a      	ldrb	r2, [r3, #1]
 8000894:	7899      	ldrb	r1, [r3, #2]
 8000896:	430a      	orrs	r2, r1
 8000898:	2a00      	cmp	r2, #0
 800089a:	705a      	strb	r2, [r3, #1]
 800089c:	bf0c      	ite	eq
 800089e:	2280      	moveq	r2, #128	; 0x80
 80008a0:	2200      	movne	r2, #0
 80008a2:	701a      	strb	r2, [r3, #0]
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	2400166c 	.word	0x2400166c

080008ac <vOR_D>:
void vOR_D(){         reg.A |= reg.D; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80008ac:	4b05      	ldr	r3, [pc, #20]	; (80008c4 <vOR_D+0x18>)
 80008ae:	785a      	ldrb	r2, [r3, #1]
 80008b0:	7959      	ldrb	r1, [r3, #5]
 80008b2:	430a      	orrs	r2, r1
 80008b4:	2a00      	cmp	r2, #0
 80008b6:	705a      	strb	r2, [r3, #1]
 80008b8:	bf0c      	ite	eq
 80008ba:	2280      	moveq	r2, #128	; 0x80
 80008bc:	2200      	movne	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	2400166c 	.word	0x2400166c

080008c8 <vOR_E>:
void vOR_E(){         reg.A |= reg.E; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80008c8:	4b05      	ldr	r3, [pc, #20]	; (80008e0 <vOR_E+0x18>)
 80008ca:	785a      	ldrb	r2, [r3, #1]
 80008cc:	7919      	ldrb	r1, [r3, #4]
 80008ce:	430a      	orrs	r2, r1
 80008d0:	2a00      	cmp	r2, #0
 80008d2:	705a      	strb	r2, [r3, #1]
 80008d4:	bf0c      	ite	eq
 80008d6:	2280      	moveq	r2, #128	; 0x80
 80008d8:	2200      	movne	r2, #0
 80008da:	701a      	strb	r2, [r3, #0]
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	2400166c 	.word	0x2400166c

080008e4 <vOR_H>:
void vOR_H(){         reg.A |= reg.H; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80008e4:	4b05      	ldr	r3, [pc, #20]	; (80008fc <vOR_H+0x18>)
 80008e6:	785a      	ldrb	r2, [r3, #1]
 80008e8:	79d9      	ldrb	r1, [r3, #7]
 80008ea:	430a      	orrs	r2, r1
 80008ec:	2a00      	cmp	r2, #0
 80008ee:	705a      	strb	r2, [r3, #1]
 80008f0:	bf0c      	ite	eq
 80008f2:	2280      	moveq	r2, #128	; 0x80
 80008f4:	2200      	movne	r2, #0
 80008f6:	701a      	strb	r2, [r3, #0]
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	2400166c 	.word	0x2400166c

08000900 <vOR_L>:
void vOR_L(){         reg.A |= reg.L; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000900:	4b05      	ldr	r3, [pc, #20]	; (8000918 <vOR_L+0x18>)
 8000902:	785a      	ldrb	r2, [r3, #1]
 8000904:	7999      	ldrb	r1, [r3, #6]
 8000906:	430a      	orrs	r2, r1
 8000908:	2a00      	cmp	r2, #0
 800090a:	705a      	strb	r2, [r3, #1]
 800090c:	bf0c      	ite	eq
 800090e:	2280      	moveq	r2, #128	; 0x80
 8000910:	2200      	movne	r2, #0
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	2400166c 	.word	0x2400166c

0800091c <vOR_A>:
void vOR_HL(){        reg.A |= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
void vOR_A(){         reg.A |= reg.A; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 800091c:	4b03      	ldr	r3, [pc, #12]	; (800092c <vOR_A+0x10>)
 800091e:	785a      	ldrb	r2, [r3, #1]
 8000920:	2a00      	cmp	r2, #0
 8000922:	bf0c      	ite	eq
 8000924:	2280      	moveq	r2, #128	; 0x80
 8000926:	2200      	movne	r2, #0
 8000928:	701a      	strb	r2, [r3, #0]
 800092a:	4770      	bx	lr
 800092c:	2400166c 	.word	0x2400166c

08000930 <vJP_HL>:
// -----------
void vPUSH_HL(){      vGBFunctionPUSH(&reg.SP, &reg.HL);}
void vAND_d8(){       reg.A &= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
void vRST20H(){       vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0020;}
void vADDs_SP_r8(){   vGBFunctionADD_SP_r8(&reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vJP_HL(){        reg.PC = reg.HL;}
 8000930:	4b01      	ldr	r3, [pc, #4]	; (8000938 <vJP_HL+0x8>)
 8000932:	88da      	ldrh	r2, [r3, #6]
 8000934:	815a      	strh	r2, [r3, #10]
 8000936:	4770      	bx	lr
 8000938:	2400166c 	.word	0x2400166c

0800093c <vDI>:

/*********************0xFX*/
void vLDH_A_a8(){     reg.A = ucGBMemoryRead(0xFF00 + ucGBMemoryRead(reg.PC - 1));}
void vPOP_AF(){       vGBFunctionPOP(&reg.SP, &reg.AF); reg.AF &= 0xFFF0;}
void vLD_A_fC(){      reg.A = ucGBMemoryRead(0xFF00 + reg.C);}
void vDI(){           ucInterruptMasterEnable = 0;}
 800093c:	4b01      	ldr	r3, [pc, #4]	; (8000944 <vDI+0x8>)
 800093e:	2200      	movs	r2, #0
 8000940:	701a      	strb	r2, [r3, #0]
 8000942:	4770      	bx	lr
 8000944:	240010ab 	.word	0x240010ab

08000948 <vLDs_SP_HL>:
// -----------
void vPUSH_AF(){      vGBFunctionPUSH(&reg.SP, &reg.AF);}
void vOR_d8(){        reg.A |= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
void vRST_30H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0030;}
void vLDs_HL_SP_r8(){ vGBFunctionLD_HL_SP_r8(&reg.HL, &reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vLDs_SP_HL(){    reg.SP = reg.HL;}
 8000948:	4b01      	ldr	r3, [pc, #4]	; (8000950 <vLDs_SP_HL+0x8>)
 800094a:	88da      	ldrh	r2, [r3, #6]
 800094c:	811a      	strh	r2, [r3, #8]
 800094e:	4770      	bx	lr
 8000950:	2400166c 	.word	0x2400166c

08000954 <vEI>:
void vLD_A_a16(){     reg.A = ucGBMemoryRead(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
void vEI(){           ucInterruptMasterEnable = 1;}
 8000954:	4b01      	ldr	r3, [pc, #4]	; (800095c <vEI+0x8>)
 8000956:	2201      	movs	r2, #1
 8000958:	701a      	strb	r2, [r3, #0]
 800095a:	4770      	bx	lr
 800095c:	240010ab 	.word	0x240010ab

08000960 <vLD_B_d8>:
void vLD_B_d8(){      reg.B = ucGBMemoryRead(reg.PC - 1);}
 8000960:	b510      	push	{r4, lr}
 8000962:	4c04      	ldr	r4, [pc, #16]	; (8000974 <vLD_B_d8+0x14>)
 8000964:	8960      	ldrh	r0, [r4, #10]
 8000966:	3801      	subs	r0, #1
 8000968:	b280      	uxth	r0, r0
 800096a:	f002 fea5 	bl	80036b8 <ucGBMemoryRead>
 800096e:	70e0      	strb	r0, [r4, #3]
 8000970:	bd10      	pop	{r4, pc}
 8000972:	bf00      	nop
 8000974:	2400166c 	.word	0x2400166c

08000978 <vLD_A_BC>:
void vLD_A_BC(){      reg.A = ucGBMemoryRead(reg.BC);}
 8000978:	b510      	push	{r4, lr}
 800097a:	4c03      	ldr	r4, [pc, #12]	; (8000988 <vLD_A_BC+0x10>)
 800097c:	8860      	ldrh	r0, [r4, #2]
 800097e:	f002 fe9b 	bl	80036b8 <ucGBMemoryRead>
 8000982:	7060      	strb	r0, [r4, #1]
 8000984:	bd10      	pop	{r4, pc}
 8000986:	bf00      	nop
 8000988:	2400166c 	.word	0x2400166c

0800098c <vLD_C_d8>:
void vLD_C_d8(){      reg.C = ucGBMemoryRead(reg.PC - 1);}
 800098c:	b510      	push	{r4, lr}
 800098e:	4c04      	ldr	r4, [pc, #16]	; (80009a0 <vLD_C_d8+0x14>)
 8000990:	8960      	ldrh	r0, [r4, #10]
 8000992:	3801      	subs	r0, #1
 8000994:	b280      	uxth	r0, r0
 8000996:	f002 fe8f 	bl	80036b8 <ucGBMemoryRead>
 800099a:	70a0      	strb	r0, [r4, #2]
 800099c:	bd10      	pop	{r4, pc}
 800099e:	bf00      	nop
 80009a0:	2400166c 	.word	0x2400166c

080009a4 <vLD_D_d8>:
void vLD_D_d8(){      reg.D = ucGBMemoryRead(reg.PC - 1);}
 80009a4:	b510      	push	{r4, lr}
 80009a6:	4c04      	ldr	r4, [pc, #16]	; (80009b8 <vLD_D_d8+0x14>)
 80009a8:	8960      	ldrh	r0, [r4, #10]
 80009aa:	3801      	subs	r0, #1
 80009ac:	b280      	uxth	r0, r0
 80009ae:	f002 fe83 	bl	80036b8 <ucGBMemoryRead>
 80009b2:	7160      	strb	r0, [r4, #5]
 80009b4:	bd10      	pop	{r4, pc}
 80009b6:	bf00      	nop
 80009b8:	2400166c 	.word	0x2400166c

080009bc <vJR_r8>:
void vJR_r8(){        reg.PC += (int8_t) ucGBMemoryRead(reg.PC - 1);}
 80009bc:	b510      	push	{r4, lr}
 80009be:	4c05      	ldr	r4, [pc, #20]	; (80009d4 <vJR_r8+0x18>)
 80009c0:	8960      	ldrh	r0, [r4, #10]
 80009c2:	3801      	subs	r0, #1
 80009c4:	b280      	uxth	r0, r0
 80009c6:	f002 fe77 	bl	80036b8 <ucGBMemoryRead>
 80009ca:	8963      	ldrh	r3, [r4, #10]
 80009cc:	fa43 f080 	sxtab	r0, r3, r0
 80009d0:	8160      	strh	r0, [r4, #10]
 80009d2:	bd10      	pop	{r4, pc}
 80009d4:	2400166c 	.word	0x2400166c

080009d8 <vLD_A_DE>:
void vLD_A_DE(){      reg.A = ucGBMemoryRead(reg.DE);}
 80009d8:	b510      	push	{r4, lr}
 80009da:	4c03      	ldr	r4, [pc, #12]	; (80009e8 <vLD_A_DE+0x10>)
 80009dc:	88a0      	ldrh	r0, [r4, #4]
 80009de:	f002 fe6b 	bl	80036b8 <ucGBMemoryRead>
 80009e2:	7060      	strb	r0, [r4, #1]
 80009e4:	bd10      	pop	{r4, pc}
 80009e6:	bf00      	nop
 80009e8:	2400166c 	.word	0x2400166c

080009ec <vLD_E_d8>:
void vLD_E_d8(){      reg.E = ucGBMemoryRead(reg.PC - 1);}
 80009ec:	b510      	push	{r4, lr}
 80009ee:	4c04      	ldr	r4, [pc, #16]	; (8000a00 <vLD_E_d8+0x14>)
 80009f0:	8960      	ldrh	r0, [r4, #10]
 80009f2:	3801      	subs	r0, #1
 80009f4:	b280      	uxth	r0, r0
 80009f6:	f002 fe5f 	bl	80036b8 <ucGBMemoryRead>
 80009fa:	7120      	strb	r0, [r4, #4]
 80009fc:	bd10      	pop	{r4, pc}
 80009fe:	bf00      	nop
 8000a00:	2400166c 	.word	0x2400166c

08000a04 <vLD_H_d8>:
void vLD_H_d8(){      reg.H = ucGBMemoryRead(reg.PC - 1);}
 8000a04:	b510      	push	{r4, lr}
 8000a06:	4c04      	ldr	r4, [pc, #16]	; (8000a18 <vLD_H_d8+0x14>)
 8000a08:	8960      	ldrh	r0, [r4, #10]
 8000a0a:	3801      	subs	r0, #1
 8000a0c:	b280      	uxth	r0, r0
 8000a0e:	f002 fe53 	bl	80036b8 <ucGBMemoryRead>
 8000a12:	71e0      	strb	r0, [r4, #7]
 8000a14:	bd10      	pop	{r4, pc}
 8000a16:	bf00      	nop
 8000a18:	2400166c 	.word	0x2400166c

08000a1c <vLD_A_HLI>:
void vLD_A_HLI(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL++;}
 8000a1c:	b510      	push	{r4, lr}
 8000a1e:	4c04      	ldr	r4, [pc, #16]	; (8000a30 <vLD_A_HLI+0x14>)
 8000a20:	88e0      	ldrh	r0, [r4, #6]
 8000a22:	f002 fe49 	bl	80036b8 <ucGBMemoryRead>
 8000a26:	88e3      	ldrh	r3, [r4, #6]
 8000a28:	7060      	strb	r0, [r4, #1]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	80e3      	strh	r3, [r4, #6]
 8000a2e:	bd10      	pop	{r4, pc}
 8000a30:	2400166c 	.word	0x2400166c

08000a34 <vLD_L_d8>:
void vLD_L_d8(){      reg.L = ucGBMemoryRead(reg.PC - 1);}
 8000a34:	b510      	push	{r4, lr}
 8000a36:	4c04      	ldr	r4, [pc, #16]	; (8000a48 <vLD_L_d8+0x14>)
 8000a38:	8960      	ldrh	r0, [r4, #10]
 8000a3a:	3801      	subs	r0, #1
 8000a3c:	b280      	uxth	r0, r0
 8000a3e:	f002 fe3b 	bl	80036b8 <ucGBMemoryRead>
 8000a42:	71a0      	strb	r0, [r4, #6]
 8000a44:	bd10      	pop	{r4, pc}
 8000a46:	bf00      	nop
 8000a48:	2400166c 	.word	0x2400166c

08000a4c <vLD_A_HLD>:
void vLD_A_HLD(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL--;}
 8000a4c:	b510      	push	{r4, lr}
 8000a4e:	4c04      	ldr	r4, [pc, #16]	; (8000a60 <vLD_A_HLD+0x14>)
 8000a50:	88e0      	ldrh	r0, [r4, #6]
 8000a52:	f002 fe31 	bl	80036b8 <ucGBMemoryRead>
 8000a56:	88e3      	ldrh	r3, [r4, #6]
 8000a58:	7060      	strb	r0, [r4, #1]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	80e3      	strh	r3, [r4, #6]
 8000a5e:	bd10      	pop	{r4, pc}
 8000a60:	2400166c 	.word	0x2400166c

08000a64 <vLD_A_d8>:
void vLD_A_d8(){      reg.A = ucGBMemoryRead(reg.PC - 1);}
 8000a64:	b510      	push	{r4, lr}
 8000a66:	4c04      	ldr	r4, [pc, #16]	; (8000a78 <vLD_A_d8+0x14>)
 8000a68:	8960      	ldrh	r0, [r4, #10]
 8000a6a:	3801      	subs	r0, #1
 8000a6c:	b280      	uxth	r0, r0
 8000a6e:	f002 fe23 	bl	80036b8 <ucGBMemoryRead>
 8000a72:	7060      	strb	r0, [r4, #1]
 8000a74:	bd10      	pop	{r4, pc}
 8000a76:	bf00      	nop
 8000a78:	2400166c 	.word	0x2400166c

08000a7c <vLD_B_HL>:
void vLD_B_HL(){      reg.B = ucGBMemoryRead(reg.HL);}
 8000a7c:	b510      	push	{r4, lr}
 8000a7e:	4c03      	ldr	r4, [pc, #12]	; (8000a8c <vLD_B_HL+0x10>)
 8000a80:	88e0      	ldrh	r0, [r4, #6]
 8000a82:	f002 fe19 	bl	80036b8 <ucGBMemoryRead>
 8000a86:	70e0      	strb	r0, [r4, #3]
 8000a88:	bd10      	pop	{r4, pc}
 8000a8a:	bf00      	nop
 8000a8c:	2400166c 	.word	0x2400166c

08000a90 <vLD_C_HL>:
void vLD_C_HL(){      reg.C = ucGBMemoryRead(reg.HL);}
 8000a90:	b510      	push	{r4, lr}
 8000a92:	4c03      	ldr	r4, [pc, #12]	; (8000aa0 <vLD_C_HL+0x10>)
 8000a94:	88e0      	ldrh	r0, [r4, #6]
 8000a96:	f002 fe0f 	bl	80036b8 <ucGBMemoryRead>
 8000a9a:	70a0      	strb	r0, [r4, #2]
 8000a9c:	bd10      	pop	{r4, pc}
 8000a9e:	bf00      	nop
 8000aa0:	2400166c 	.word	0x2400166c

08000aa4 <vLD_D_HL>:
void vLD_D_HL(){      reg.D = ucGBMemoryRead(reg.HL);}
 8000aa4:	b510      	push	{r4, lr}
 8000aa6:	4c03      	ldr	r4, [pc, #12]	; (8000ab4 <vLD_D_HL+0x10>)
 8000aa8:	88e0      	ldrh	r0, [r4, #6]
 8000aaa:	f002 fe05 	bl	80036b8 <ucGBMemoryRead>
 8000aae:	7160      	strb	r0, [r4, #5]
 8000ab0:	bd10      	pop	{r4, pc}
 8000ab2:	bf00      	nop
 8000ab4:	2400166c 	.word	0x2400166c

08000ab8 <vLD_E_HL>:
void vLD_E_HL(){      reg.E = ucGBMemoryRead(reg.HL);}
 8000ab8:	b510      	push	{r4, lr}
 8000aba:	4c03      	ldr	r4, [pc, #12]	; (8000ac8 <vLD_E_HL+0x10>)
 8000abc:	88e0      	ldrh	r0, [r4, #6]
 8000abe:	f002 fdfb 	bl	80036b8 <ucGBMemoryRead>
 8000ac2:	7120      	strb	r0, [r4, #4]
 8000ac4:	bd10      	pop	{r4, pc}
 8000ac6:	bf00      	nop
 8000ac8:	2400166c 	.word	0x2400166c

08000acc <vLD_H_HL>:
void vLD_H_HL(){      reg.H = ucGBMemoryRead(reg.HL);}
 8000acc:	b510      	push	{r4, lr}
 8000ace:	4c03      	ldr	r4, [pc, #12]	; (8000adc <vLD_H_HL+0x10>)
 8000ad0:	88e0      	ldrh	r0, [r4, #6]
 8000ad2:	f002 fdf1 	bl	80036b8 <ucGBMemoryRead>
 8000ad6:	71e0      	strb	r0, [r4, #7]
 8000ad8:	bd10      	pop	{r4, pc}
 8000ada:	bf00      	nop
 8000adc:	2400166c 	.word	0x2400166c

08000ae0 <vLD_L_HL>:
void vLD_L_HL(){      reg.L = ucGBMemoryRead(reg.HL);}
 8000ae0:	b510      	push	{r4, lr}
 8000ae2:	4c03      	ldr	r4, [pc, #12]	; (8000af0 <vLD_L_HL+0x10>)
 8000ae4:	88e0      	ldrh	r0, [r4, #6]
 8000ae6:	f002 fde7 	bl	80036b8 <ucGBMemoryRead>
 8000aea:	71a0      	strb	r0, [r4, #6]
 8000aec:	bd10      	pop	{r4, pc}
 8000aee:	bf00      	nop
 8000af0:	2400166c 	.word	0x2400166c

08000af4 <vLD_A_HL>:
void vLD_A_HL(){      reg.A = ucGBMemoryRead(reg.HL);}
 8000af4:	b510      	push	{r4, lr}
 8000af6:	4c03      	ldr	r4, [pc, #12]	; (8000b04 <vLD_A_HL+0x10>)
 8000af8:	88e0      	ldrh	r0, [r4, #6]
 8000afa:	f002 fddd 	bl	80036b8 <ucGBMemoryRead>
 8000afe:	7060      	strb	r0, [r4, #1]
 8000b00:	bd10      	pop	{r4, pc}
 8000b02:	bf00      	nop
 8000b04:	2400166c 	.word	0x2400166c

08000b08 <vAND_HL>:
void vAND_HL(){       reg.A &= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000b08:	b510      	push	{r4, lr}
 8000b0a:	4c06      	ldr	r4, [pc, #24]	; (8000b24 <vAND_HL+0x1c>)
 8000b0c:	88e0      	ldrh	r0, [r4, #6]
 8000b0e:	f002 fdd3 	bl	80036b8 <ucGBMemoryRead>
 8000b12:	7863      	ldrb	r3, [r4, #1]
 8000b14:	4018      	ands	r0, r3
 8000b16:	2800      	cmp	r0, #0
 8000b18:	7060      	strb	r0, [r4, #1]
 8000b1a:	bf0c      	ite	eq
 8000b1c:	23a0      	moveq	r3, #160	; 0xa0
 8000b1e:	2320      	movne	r3, #32
 8000b20:	7023      	strb	r3, [r4, #0]
 8000b22:	bd10      	pop	{r4, pc}
 8000b24:	2400166c 	.word	0x2400166c

08000b28 <vXOR_HL>:
void vXOR_HL(){       reg.A ^= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000b28:	b510      	push	{r4, lr}
 8000b2a:	4c07      	ldr	r4, [pc, #28]	; (8000b48 <vXOR_HL+0x20>)
 8000b2c:	88e0      	ldrh	r0, [r4, #6]
 8000b2e:	f002 fdc3 	bl	80036b8 <ucGBMemoryRead>
 8000b32:	7863      	ldrb	r3, [r4, #1]
 8000b34:	ea83 0200 	eor.w	r2, r3, r0
 8000b38:	4283      	cmp	r3, r0
 8000b3a:	bf0c      	ite	eq
 8000b3c:	2080      	moveq	r0, #128	; 0x80
 8000b3e:	2000      	movne	r0, #0
 8000b40:	7062      	strb	r2, [r4, #1]
 8000b42:	7020      	strb	r0, [r4, #0]
 8000b44:	bd10      	pop	{r4, pc}
 8000b46:	bf00      	nop
 8000b48:	2400166c 	.word	0x2400166c

08000b4c <vOR_HL>:
void vOR_HL(){        reg.A |= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000b4c:	b510      	push	{r4, lr}
 8000b4e:	4c07      	ldr	r4, [pc, #28]	; (8000b6c <vOR_HL+0x20>)
 8000b50:	88e0      	ldrh	r0, [r4, #6]
 8000b52:	f002 fdb1 	bl	80036b8 <ucGBMemoryRead>
 8000b56:	7863      	ldrb	r3, [r4, #1]
 8000b58:	4318      	orrs	r0, r3
 8000b5a:	b2c0      	uxtb	r0, r0
 8000b5c:	2800      	cmp	r0, #0
 8000b5e:	7060      	strb	r0, [r4, #1]
 8000b60:	bf0c      	ite	eq
 8000b62:	2380      	moveq	r3, #128	; 0x80
 8000b64:	2300      	movne	r3, #0
 8000b66:	7023      	strb	r3, [r4, #0]
 8000b68:	bd10      	pop	{r4, pc}
 8000b6a:	bf00      	nop
 8000b6c:	2400166c 	.word	0x2400166c

08000b70 <vPREFIX>:
void vPREFIX(){       ((void (*)(void))prefix_instructions[ucGBMemoryRead(reg.PC - 1)].instr)();}
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <vPREFIX+0x1c>)
 8000b72:	8958      	ldrh	r0, [r3, #10]
 8000b74:	3801      	subs	r0, #1
 8000b76:	b510      	push	{r4, lr}
 8000b78:	b280      	uxth	r0, r0
 8000b7a:	f002 fd9d 	bl	80036b8 <ucGBMemoryRead>
 8000b7e:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <vPREFIX+0x20>)
 8000b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000b84:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 8000b88:	4718      	bx	r3
 8000b8a:	bf00      	nop
 8000b8c:	2400166c 	.word	0x2400166c
 8000b90:	24000810 	.word	0x24000810

08000b94 <vAND_d8>:
void vAND_d8(){       reg.A &= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000b94:	b510      	push	{r4, lr}
 8000b96:	4c07      	ldr	r4, [pc, #28]	; (8000bb4 <vAND_d8+0x20>)
 8000b98:	8960      	ldrh	r0, [r4, #10]
 8000b9a:	3801      	subs	r0, #1
 8000b9c:	b280      	uxth	r0, r0
 8000b9e:	f002 fd8b 	bl	80036b8 <ucGBMemoryRead>
 8000ba2:	7863      	ldrb	r3, [r4, #1]
 8000ba4:	4018      	ands	r0, r3
 8000ba6:	2800      	cmp	r0, #0
 8000ba8:	7060      	strb	r0, [r4, #1]
 8000baa:	bf0c      	ite	eq
 8000bac:	23a0      	moveq	r3, #160	; 0xa0
 8000bae:	2320      	movne	r3, #32
 8000bb0:	7023      	strb	r3, [r4, #0]
 8000bb2:	bd10      	pop	{r4, pc}
 8000bb4:	2400166c 	.word	0x2400166c

08000bb8 <vXOR_d8>:
void vXOR_d8(){       reg.A ^= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000bb8:	b510      	push	{r4, lr}
 8000bba:	4c08      	ldr	r4, [pc, #32]	; (8000bdc <vXOR_d8+0x24>)
 8000bbc:	8960      	ldrh	r0, [r4, #10]
 8000bbe:	3801      	subs	r0, #1
 8000bc0:	b280      	uxth	r0, r0
 8000bc2:	f002 fd79 	bl	80036b8 <ucGBMemoryRead>
 8000bc6:	7863      	ldrb	r3, [r4, #1]
 8000bc8:	ea83 0200 	eor.w	r2, r3, r0
 8000bcc:	4283      	cmp	r3, r0
 8000bce:	bf0c      	ite	eq
 8000bd0:	2080      	moveq	r0, #128	; 0x80
 8000bd2:	2000      	movne	r0, #0
 8000bd4:	7062      	strb	r2, [r4, #1]
 8000bd6:	7020      	strb	r0, [r4, #0]
 8000bd8:	bd10      	pop	{r4, pc}
 8000bda:	bf00      	nop
 8000bdc:	2400166c 	.word	0x2400166c

08000be0 <vLDH_A_a8>:
void vLDH_A_a8(){     reg.A = ucGBMemoryRead(0xFF00 + ucGBMemoryRead(reg.PC - 1));}
 8000be0:	b510      	push	{r4, lr}
 8000be2:	4c06      	ldr	r4, [pc, #24]	; (8000bfc <vLDH_A_a8+0x1c>)
 8000be4:	8960      	ldrh	r0, [r4, #10]
 8000be6:	3801      	subs	r0, #1
 8000be8:	b280      	uxth	r0, r0
 8000bea:	f002 fd65 	bl	80036b8 <ucGBMemoryRead>
 8000bee:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000bf2:	b280      	uxth	r0, r0
 8000bf4:	f002 fd60 	bl	80036b8 <ucGBMemoryRead>
 8000bf8:	7060      	strb	r0, [r4, #1]
 8000bfa:	bd10      	pop	{r4, pc}
 8000bfc:	2400166c 	.word	0x2400166c

08000c00 <vLD_A_fC>:
void vLD_A_fC(){      reg.A = ucGBMemoryRead(0xFF00 + reg.C);}
 8000c00:	b510      	push	{r4, lr}
 8000c02:	4c04      	ldr	r4, [pc, #16]	; (8000c14 <vLD_A_fC+0x14>)
 8000c04:	78a0      	ldrb	r0, [r4, #2]
 8000c06:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000c0a:	b280      	uxth	r0, r0
 8000c0c:	f002 fd54 	bl	80036b8 <ucGBMemoryRead>
 8000c10:	7060      	strb	r0, [r4, #1]
 8000c12:	bd10      	pop	{r4, pc}
 8000c14:	2400166c 	.word	0x2400166c

08000c18 <vOR_d8>:
void vOR_d8(){        reg.A |= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000c18:	b510      	push	{r4, lr}
 8000c1a:	4c08      	ldr	r4, [pc, #32]	; (8000c3c <vOR_d8+0x24>)
 8000c1c:	8960      	ldrh	r0, [r4, #10]
 8000c1e:	3801      	subs	r0, #1
 8000c20:	b280      	uxth	r0, r0
 8000c22:	f002 fd49 	bl	80036b8 <ucGBMemoryRead>
 8000c26:	7863      	ldrb	r3, [r4, #1]
 8000c28:	4318      	orrs	r0, r3
 8000c2a:	b2c0      	uxtb	r0, r0
 8000c2c:	2800      	cmp	r0, #0
 8000c2e:	7060      	strb	r0, [r4, #1]
 8000c30:	bf0c      	ite	eq
 8000c32:	2380      	moveq	r3, #128	; 0x80
 8000c34:	2300      	movne	r3, #0
 8000c36:	7023      	strb	r3, [r4, #0]
 8000c38:	bd10      	pop	{r4, pc}
 8000c3a:	bf00      	nop
 8000c3c:	2400166c 	.word	0x2400166c

08000c40 <vLDs_BC_d16>:
void vLDs_BC_d16(){   reg.BC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000c40:	b538      	push	{r3, r4, r5, lr}
 8000c42:	4c09      	ldr	r4, [pc, #36]	; (8000c68 <vLDs_BC_d16+0x28>)
 8000c44:	8960      	ldrh	r0, [r4, #10]
 8000c46:	3802      	subs	r0, #2
 8000c48:	b280      	uxth	r0, r0
 8000c4a:	f002 fd35 	bl	80036b8 <ucGBMemoryRead>
 8000c4e:	8963      	ldrh	r3, [r4, #10]
 8000c50:	4605      	mov	r5, r0
 8000c52:	1e58      	subs	r0, r3, #1
 8000c54:	b280      	uxth	r0, r0
 8000c56:	f002 fd2f 	bl	80036b8 <ucGBMemoryRead>
 8000c5a:	4601      	mov	r1, r0
 8000c5c:	4628      	mov	r0, r5
 8000c5e:	f002 f81b 	bl	8002c98 <concat_16bit_bigEndian>
 8000c62:	8060      	strh	r0, [r4, #2]
 8000c64:	bd38      	pop	{r3, r4, r5, pc}
 8000c66:	bf00      	nop
 8000c68:	2400166c 	.word	0x2400166c

08000c6c <vLDs_DE_d16>:
void vLDs_DE_d16(){   reg.DE = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000c6c:	b538      	push	{r3, r4, r5, lr}
 8000c6e:	4c09      	ldr	r4, [pc, #36]	; (8000c94 <vLDs_DE_d16+0x28>)
 8000c70:	8960      	ldrh	r0, [r4, #10]
 8000c72:	3802      	subs	r0, #2
 8000c74:	b280      	uxth	r0, r0
 8000c76:	f002 fd1f 	bl	80036b8 <ucGBMemoryRead>
 8000c7a:	8963      	ldrh	r3, [r4, #10]
 8000c7c:	4605      	mov	r5, r0
 8000c7e:	1e58      	subs	r0, r3, #1
 8000c80:	b280      	uxth	r0, r0
 8000c82:	f002 fd19 	bl	80036b8 <ucGBMemoryRead>
 8000c86:	4601      	mov	r1, r0
 8000c88:	4628      	mov	r0, r5
 8000c8a:	f002 f805 	bl	8002c98 <concat_16bit_bigEndian>
 8000c8e:	80a0      	strh	r0, [r4, #4]
 8000c90:	bd38      	pop	{r3, r4, r5, pc}
 8000c92:	bf00      	nop
 8000c94:	2400166c 	.word	0x2400166c

08000c98 <vLDs_HL_d16>:
void vLDs_HL_d16(){   reg.HL = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	4c09      	ldr	r4, [pc, #36]	; (8000cc0 <vLDs_HL_d16+0x28>)
 8000c9c:	8960      	ldrh	r0, [r4, #10]
 8000c9e:	3802      	subs	r0, #2
 8000ca0:	b280      	uxth	r0, r0
 8000ca2:	f002 fd09 	bl	80036b8 <ucGBMemoryRead>
 8000ca6:	8963      	ldrh	r3, [r4, #10]
 8000ca8:	4605      	mov	r5, r0
 8000caa:	1e58      	subs	r0, r3, #1
 8000cac:	b280      	uxth	r0, r0
 8000cae:	f002 fd03 	bl	80036b8 <ucGBMemoryRead>
 8000cb2:	4601      	mov	r1, r0
 8000cb4:	4628      	mov	r0, r5
 8000cb6:	f001 ffef 	bl	8002c98 <concat_16bit_bigEndian>
 8000cba:	80e0      	strh	r0, [r4, #6]
 8000cbc:	bd38      	pop	{r3, r4, r5, pc}
 8000cbe:	bf00      	nop
 8000cc0:	2400166c 	.word	0x2400166c

08000cc4 <vLDs_SP_d16>:
void vLDs_SP_d16(){   reg.SP = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000cc4:	b538      	push	{r3, r4, r5, lr}
 8000cc6:	4c09      	ldr	r4, [pc, #36]	; (8000cec <vLDs_SP_d16+0x28>)
 8000cc8:	8960      	ldrh	r0, [r4, #10]
 8000cca:	3802      	subs	r0, #2
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	f002 fcf3 	bl	80036b8 <ucGBMemoryRead>
 8000cd2:	8963      	ldrh	r3, [r4, #10]
 8000cd4:	4605      	mov	r5, r0
 8000cd6:	1e58      	subs	r0, r3, #1
 8000cd8:	b280      	uxth	r0, r0
 8000cda:	f002 fced 	bl	80036b8 <ucGBMemoryRead>
 8000cde:	4601      	mov	r1, r0
 8000ce0:	4628      	mov	r0, r5
 8000ce2:	f001 ffd9 	bl	8002c98 <concat_16bit_bigEndian>
 8000ce6:	8120      	strh	r0, [r4, #8]
 8000ce8:	bd38      	pop	{r3, r4, r5, pc}
 8000cea:	bf00      	nop
 8000cec:	2400166c 	.word	0x2400166c

08000cf0 <vJP_a16>:
void vJP_a16(){       reg.PC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000cf0:	b538      	push	{r3, r4, r5, lr}
 8000cf2:	4c09      	ldr	r4, [pc, #36]	; (8000d18 <vJP_a16+0x28>)
 8000cf4:	8960      	ldrh	r0, [r4, #10]
 8000cf6:	3802      	subs	r0, #2
 8000cf8:	b280      	uxth	r0, r0
 8000cfa:	f002 fcdd 	bl	80036b8 <ucGBMemoryRead>
 8000cfe:	8963      	ldrh	r3, [r4, #10]
 8000d00:	4605      	mov	r5, r0
 8000d02:	1e58      	subs	r0, r3, #1
 8000d04:	b280      	uxth	r0, r0
 8000d06:	f002 fcd7 	bl	80036b8 <ucGBMemoryRead>
 8000d0a:	4601      	mov	r1, r0
 8000d0c:	4628      	mov	r0, r5
 8000d0e:	f001 ffc3 	bl	8002c98 <concat_16bit_bigEndian>
 8000d12:	8160      	strh	r0, [r4, #10]
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop
 8000d18:	2400166c 	.word	0x2400166c

08000d1c <vLD_A_a16>:
void vLD_A_a16(){     reg.A = ucGBMemoryRead(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8000d1c:	b538      	push	{r3, r4, r5, lr}
 8000d1e:	4c0a      	ldr	r4, [pc, #40]	; (8000d48 <vLD_A_a16+0x2c>)
 8000d20:	8960      	ldrh	r0, [r4, #10]
 8000d22:	3802      	subs	r0, #2
 8000d24:	b280      	uxth	r0, r0
 8000d26:	f002 fcc7 	bl	80036b8 <ucGBMemoryRead>
 8000d2a:	8963      	ldrh	r3, [r4, #10]
 8000d2c:	4605      	mov	r5, r0
 8000d2e:	1e58      	subs	r0, r3, #1
 8000d30:	b280      	uxth	r0, r0
 8000d32:	f002 fcc1 	bl	80036b8 <ucGBMemoryRead>
 8000d36:	4601      	mov	r1, r0
 8000d38:	4628      	mov	r0, r5
 8000d3a:	f001 ffad 	bl	8002c98 <concat_16bit_bigEndian>
 8000d3e:	f002 fcbb 	bl	80036b8 <ucGBMemoryRead>
 8000d42:	7060      	strb	r0, [r4, #1]
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop
 8000d48:	2400166c 	.word	0x2400166c

08000d4c <vLD_BC_A>:
void vLD_BC_A(){      vGBMemoryWrite(reg.BC, reg.A);}
 8000d4c:	4b02      	ldr	r3, [pc, #8]	; (8000d58 <vLD_BC_A+0xc>)
 8000d4e:	7859      	ldrb	r1, [r3, #1]
 8000d50:	8858      	ldrh	r0, [r3, #2]
 8000d52:	f002 bcd3 	b.w	80036fc <vGBMemoryWrite>
 8000d56:	bf00      	nop
 8000d58:	2400166c 	.word	0x2400166c

08000d5c <vLD_DE_A>:
void vLD_DE_A(){      vGBMemoryWrite(reg.DE, reg.A);}
 8000d5c:	4b02      	ldr	r3, [pc, #8]	; (8000d68 <vLD_DE_A+0xc>)
 8000d5e:	7859      	ldrb	r1, [r3, #1]
 8000d60:	8898      	ldrh	r0, [r3, #4]
 8000d62:	f002 bccb 	b.w	80036fc <vGBMemoryWrite>
 8000d66:	bf00      	nop
 8000d68:	2400166c 	.word	0x2400166c

08000d6c <vLD_HLI_A>:
void vLD_HLI_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL++;}
 8000d6c:	b510      	push	{r4, lr}
 8000d6e:	4c04      	ldr	r4, [pc, #16]	; (8000d80 <vLD_HLI_A+0x14>)
 8000d70:	7861      	ldrb	r1, [r4, #1]
 8000d72:	88e0      	ldrh	r0, [r4, #6]
 8000d74:	f002 fcc2 	bl	80036fc <vGBMemoryWrite>
 8000d78:	88e3      	ldrh	r3, [r4, #6]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	80e3      	strh	r3, [r4, #6]
 8000d7e:	bd10      	pop	{r4, pc}
 8000d80:	2400166c 	.word	0x2400166c

08000d84 <vLD_HLD_A>:
void vLD_HLD_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL--;}
 8000d84:	b510      	push	{r4, lr}
 8000d86:	4c04      	ldr	r4, [pc, #16]	; (8000d98 <vLD_HLD_A+0x14>)
 8000d88:	7861      	ldrb	r1, [r4, #1]
 8000d8a:	88e0      	ldrh	r0, [r4, #6]
 8000d8c:	f002 fcb6 	bl	80036fc <vGBMemoryWrite>
 8000d90:	88e3      	ldrh	r3, [r4, #6]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	80e3      	strh	r3, [r4, #6]
 8000d96:	bd10      	pop	{r4, pc}
 8000d98:	2400166c 	.word	0x2400166c

08000d9c <vLD_HL_d8>:
void vLD_HL_d8(){     vGBMemoryWrite(reg.HL, ucGBMemoryRead(reg.PC - 1));}
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <vLD_HL_d8+0x1c>)
 8000d9e:	8958      	ldrh	r0, [r3, #10]
 8000da0:	3801      	subs	r0, #1
 8000da2:	b510      	push	{r4, lr}
 8000da4:	88dc      	ldrh	r4, [r3, #6]
 8000da6:	b280      	uxth	r0, r0
 8000da8:	f002 fc86 	bl	80036b8 <ucGBMemoryRead>
 8000dac:	4601      	mov	r1, r0
 8000dae:	4620      	mov	r0, r4
 8000db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000db4:	f002 bca2 	b.w	80036fc <vGBMemoryWrite>
 8000db8:	2400166c 	.word	0x2400166c

08000dbc <vLD_HL_B>:
void vLD_HL_B(){      vGBMemoryWrite(reg.HL, reg.B);}
 8000dbc:	4b02      	ldr	r3, [pc, #8]	; (8000dc8 <vLD_HL_B+0xc>)
 8000dbe:	78d9      	ldrb	r1, [r3, #3]
 8000dc0:	88d8      	ldrh	r0, [r3, #6]
 8000dc2:	f002 bc9b 	b.w	80036fc <vGBMemoryWrite>
 8000dc6:	bf00      	nop
 8000dc8:	2400166c 	.word	0x2400166c

08000dcc <vLD_HL_C>:
void vLD_HL_C(){      vGBMemoryWrite(reg.HL, reg.C);}
 8000dcc:	4b02      	ldr	r3, [pc, #8]	; (8000dd8 <vLD_HL_C+0xc>)
 8000dce:	7899      	ldrb	r1, [r3, #2]
 8000dd0:	88d8      	ldrh	r0, [r3, #6]
 8000dd2:	f002 bc93 	b.w	80036fc <vGBMemoryWrite>
 8000dd6:	bf00      	nop
 8000dd8:	2400166c 	.word	0x2400166c

08000ddc <vLD_HL_D>:
void vLD_HL_D(){      vGBMemoryWrite(reg.HL, reg.D);}
 8000ddc:	4b02      	ldr	r3, [pc, #8]	; (8000de8 <vLD_HL_D+0xc>)
 8000dde:	7959      	ldrb	r1, [r3, #5]
 8000de0:	88d8      	ldrh	r0, [r3, #6]
 8000de2:	f002 bc8b 	b.w	80036fc <vGBMemoryWrite>
 8000de6:	bf00      	nop
 8000de8:	2400166c 	.word	0x2400166c

08000dec <vLD_HL_E>:
void vLD_HL_E(){      vGBMemoryWrite(reg.HL, reg.E);}
 8000dec:	4b02      	ldr	r3, [pc, #8]	; (8000df8 <vLD_HL_E+0xc>)
 8000dee:	7919      	ldrb	r1, [r3, #4]
 8000df0:	88d8      	ldrh	r0, [r3, #6]
 8000df2:	f002 bc83 	b.w	80036fc <vGBMemoryWrite>
 8000df6:	bf00      	nop
 8000df8:	2400166c 	.word	0x2400166c

08000dfc <vLD_HL_H>:
void vLD_HL_H(){      vGBMemoryWrite(reg.HL, reg.H);}
 8000dfc:	4b02      	ldr	r3, [pc, #8]	; (8000e08 <vLD_HL_H+0xc>)
 8000dfe:	79d9      	ldrb	r1, [r3, #7]
 8000e00:	88d8      	ldrh	r0, [r3, #6]
 8000e02:	f002 bc7b 	b.w	80036fc <vGBMemoryWrite>
 8000e06:	bf00      	nop
 8000e08:	2400166c 	.word	0x2400166c

08000e0c <vLD_HL_L>:
void vLD_HL_L(){      vGBMemoryWrite(reg.HL, reg.L);}
 8000e0c:	4b02      	ldr	r3, [pc, #8]	; (8000e18 <vLD_HL_L+0xc>)
 8000e0e:	7999      	ldrb	r1, [r3, #6]
 8000e10:	88d8      	ldrh	r0, [r3, #6]
 8000e12:	f002 bc73 	b.w	80036fc <vGBMemoryWrite>
 8000e16:	bf00      	nop
 8000e18:	2400166c 	.word	0x2400166c

08000e1c <vLD_HL_A>:
void vLD_HL_A(){      vGBMemoryWrite(reg.HL, reg.A);}
 8000e1c:	4b02      	ldr	r3, [pc, #8]	; (8000e28 <vLD_HL_A+0xc>)
 8000e1e:	7859      	ldrb	r1, [r3, #1]
 8000e20:	88d8      	ldrh	r0, [r3, #6]
 8000e22:	f002 bc6b 	b.w	80036fc <vGBMemoryWrite>
 8000e26:	bf00      	nop
 8000e28:	2400166c 	.word	0x2400166c

08000e2c <vLDH_a8_A>:
void vLDH_a8_A(){     vGBMemoryWrite(0xFF00 + ucGBMemoryRead(reg.PC - 1), reg.A);}
 8000e2c:	b510      	push	{r4, lr}
 8000e2e:	4c07      	ldr	r4, [pc, #28]	; (8000e4c <vLDH_a8_A+0x20>)
 8000e30:	8960      	ldrh	r0, [r4, #10]
 8000e32:	3801      	subs	r0, #1
 8000e34:	b280      	uxth	r0, r0
 8000e36:	f002 fc3f 	bl	80036b8 <ucGBMemoryRead>
 8000e3a:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000e3e:	7861      	ldrb	r1, [r4, #1]
 8000e40:	b280      	uxth	r0, r0
 8000e42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000e46:	f002 bc59 	b.w	80036fc <vGBMemoryWrite>
 8000e4a:	bf00      	nop
 8000e4c:	2400166c 	.word	0x2400166c

08000e50 <vLD_fC_A>:
void vLD_fC_A(){      vGBMemoryWrite(0xFF00 + reg.C, reg.A);}
 8000e50:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <vLD_fC_A+0x10>)
 8000e52:	7898      	ldrb	r0, [r3, #2]
 8000e54:	7859      	ldrb	r1, [r3, #1]
 8000e56:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000e5a:	b280      	uxth	r0, r0
 8000e5c:	f002 bc4e 	b.w	80036fc <vGBMemoryWrite>
 8000e60:	2400166c 	.word	0x2400166c

08000e64 <vLD_a16_A>:
void vLD_a16_A(){     vGBMemoryWrite(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)), reg.A);}
 8000e64:	b538      	push	{r3, r4, r5, lr}
 8000e66:	4c0a      	ldr	r4, [pc, #40]	; (8000e90 <vLD_a16_A+0x2c>)
 8000e68:	8960      	ldrh	r0, [r4, #10]
 8000e6a:	3802      	subs	r0, #2
 8000e6c:	b280      	uxth	r0, r0
 8000e6e:	f002 fc23 	bl	80036b8 <ucGBMemoryRead>
 8000e72:	8963      	ldrh	r3, [r4, #10]
 8000e74:	4605      	mov	r5, r0
 8000e76:	1e58      	subs	r0, r3, #1
 8000e78:	b280      	uxth	r0, r0
 8000e7a:	f002 fc1d 	bl	80036b8 <ucGBMemoryRead>
 8000e7e:	4601      	mov	r1, r0
 8000e80:	4628      	mov	r0, r5
 8000e82:	f001 ff09 	bl	8002c98 <concat_16bit_bigEndian>
 8000e86:	7861      	ldrb	r1, [r4, #1]
 8000e88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000e8c:	f002 bc36 	b.w	80036fc <vGBMemoryWrite>
 8000e90:	2400166c 	.word	0x2400166c

08000e94 <vINC_B>:
void vINC_B(){        v8bitRegisterINC(&reg.B, &reg.F);}
 8000e94:	4901      	ldr	r1, [pc, #4]	; (8000e9c <vINC_B+0x8>)
 8000e96:	1cc8      	adds	r0, r1, #3
 8000e98:	f001 bf16 	b.w	8002cc8 <v8bitRegisterINC>
 8000e9c:	2400166c 	.word	0x2400166c

08000ea0 <vINC_C>:
void vINC_C(){        v8bitRegisterINC(&reg.C, &reg.F);}
 8000ea0:	4901      	ldr	r1, [pc, #4]	; (8000ea8 <vINC_C+0x8>)
 8000ea2:	1c88      	adds	r0, r1, #2
 8000ea4:	f001 bf10 	b.w	8002cc8 <v8bitRegisterINC>
 8000ea8:	2400166c 	.word	0x2400166c

08000eac <vINC_D>:
void vINC_D(){        v8bitRegisterINC(&reg.D, &reg.F);}
 8000eac:	4901      	ldr	r1, [pc, #4]	; (8000eb4 <vINC_D+0x8>)
 8000eae:	1d48      	adds	r0, r1, #5
 8000eb0:	f001 bf0a 	b.w	8002cc8 <v8bitRegisterINC>
 8000eb4:	2400166c 	.word	0x2400166c

08000eb8 <vINC_E>:
void vINC_E(){        v8bitRegisterINC(&reg.E, &reg.F);}
 8000eb8:	4901      	ldr	r1, [pc, #4]	; (8000ec0 <vINC_E+0x8>)
 8000eba:	1d08      	adds	r0, r1, #4
 8000ebc:	f001 bf04 	b.w	8002cc8 <v8bitRegisterINC>
 8000ec0:	2400166c 	.word	0x2400166c

08000ec4 <vINC_H>:
void vINC_H(){        v8bitRegisterINC(&reg.H, &reg.F);}
 8000ec4:	4901      	ldr	r1, [pc, #4]	; (8000ecc <vINC_H+0x8>)
 8000ec6:	1dc8      	adds	r0, r1, #7
 8000ec8:	f001 befe 	b.w	8002cc8 <v8bitRegisterINC>
 8000ecc:	2400166c 	.word	0x2400166c

08000ed0 <vINC_L>:
void vINC_L(){        v8bitRegisterINC(&reg.L, &reg.F);}
 8000ed0:	4901      	ldr	r1, [pc, #4]	; (8000ed8 <vINC_L+0x8>)
 8000ed2:	1d88      	adds	r0, r1, #6
 8000ed4:	f001 bef8 	b.w	8002cc8 <v8bitRegisterINC>
 8000ed8:	2400166c 	.word	0x2400166c

08000edc <vINC_A>:
void vINC_A(){        v8bitRegisterINC(&reg.A, &reg.F);}
 8000edc:	4901      	ldr	r1, [pc, #4]	; (8000ee4 <vINC_A+0x8>)
 8000ede:	1c48      	adds	r0, r1, #1
 8000ee0:	f001 bef2 	b.w	8002cc8 <v8bitRegisterINC>
 8000ee4:	2400166c 	.word	0x2400166c

08000ee8 <vDEC_B>:
void vDEC_B(){        v8bitRegisterDEC(&reg.B, &reg.F);}
 8000ee8:	4901      	ldr	r1, [pc, #4]	; (8000ef0 <vDEC_B+0x8>)
 8000eea:	1cc8      	adds	r0, r1, #3
 8000eec:	f001 bf0a 	b.w	8002d04 <v8bitRegisterDEC>
 8000ef0:	2400166c 	.word	0x2400166c

08000ef4 <vDEC_C>:
void vDEC_C(){        v8bitRegisterDEC(&reg.C, &reg.F);}
 8000ef4:	4901      	ldr	r1, [pc, #4]	; (8000efc <vDEC_C+0x8>)
 8000ef6:	1c88      	adds	r0, r1, #2
 8000ef8:	f001 bf04 	b.w	8002d04 <v8bitRegisterDEC>
 8000efc:	2400166c 	.word	0x2400166c

08000f00 <vDEC_D>:
void vDEC_D(){        v8bitRegisterDEC(&reg.D, &reg.F);}
 8000f00:	4901      	ldr	r1, [pc, #4]	; (8000f08 <vDEC_D+0x8>)
 8000f02:	1d48      	adds	r0, r1, #5
 8000f04:	f001 befe 	b.w	8002d04 <v8bitRegisterDEC>
 8000f08:	2400166c 	.word	0x2400166c

08000f0c <vDEC_E>:
void vDEC_E(){        v8bitRegisterDEC(&reg.E, &reg.F);}
 8000f0c:	4901      	ldr	r1, [pc, #4]	; (8000f14 <vDEC_E+0x8>)
 8000f0e:	1d08      	adds	r0, r1, #4
 8000f10:	f001 bef8 	b.w	8002d04 <v8bitRegisterDEC>
 8000f14:	2400166c 	.word	0x2400166c

08000f18 <vDEC_H>:
void vDEC_H(){        v8bitRegisterDEC(&reg.H, &reg.F);}
 8000f18:	4901      	ldr	r1, [pc, #4]	; (8000f20 <vDEC_H+0x8>)
 8000f1a:	1dc8      	adds	r0, r1, #7
 8000f1c:	f001 bef2 	b.w	8002d04 <v8bitRegisterDEC>
 8000f20:	2400166c 	.word	0x2400166c

08000f24 <vDEC_L>:
void vDEC_L(){        v8bitRegisterDEC(&reg.L, &reg.F);}
 8000f24:	4901      	ldr	r1, [pc, #4]	; (8000f2c <vDEC_L+0x8>)
 8000f26:	1d88      	adds	r0, r1, #6
 8000f28:	f001 beec 	b.w	8002d04 <v8bitRegisterDEC>
 8000f2c:	2400166c 	.word	0x2400166c

08000f30 <vDEC_A>:
void vDEC_A(){        v8bitRegisterDEC(&reg.A, &reg.F);}
 8000f30:	4901      	ldr	r1, [pc, #4]	; (8000f38 <vDEC_A+0x8>)
 8000f32:	1c48      	adds	r0, r1, #1
 8000f34:	f001 bee6 	b.w	8002d04 <v8bitRegisterDEC>
 8000f38:	2400166c 	.word	0x2400166c

08000f3c <vRLCA>:
void vRLCA(){         vGBFunctionRLCA(&reg.A, &reg.F);}
 8000f3c:	4901      	ldr	r1, [pc, #4]	; (8000f44 <vRLCA+0x8>)
 8000f3e:	1c48      	adds	r0, r1, #1
 8000f40:	f001 bf00 	b.w	8002d44 <vGBFunctionRLCA>
 8000f44:	2400166c 	.word	0x2400166c

08000f48 <vLDs_a16_SP>:
void vLDs_a16_SP(){   vGBMemoryWriteShort(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC -2), ucGBMemoryRead(reg.PC - 1)), reg.SP);}
 8000f48:	b538      	push	{r3, r4, r5, lr}
 8000f4a:	4c0a      	ldr	r4, [pc, #40]	; (8000f74 <vLDs_a16_SP+0x2c>)
 8000f4c:	8960      	ldrh	r0, [r4, #10]
 8000f4e:	3802      	subs	r0, #2
 8000f50:	b280      	uxth	r0, r0
 8000f52:	f002 fbb1 	bl	80036b8 <ucGBMemoryRead>
 8000f56:	8963      	ldrh	r3, [r4, #10]
 8000f58:	4605      	mov	r5, r0
 8000f5a:	1e58      	subs	r0, r3, #1
 8000f5c:	b280      	uxth	r0, r0
 8000f5e:	f002 fbab 	bl	80036b8 <ucGBMemoryRead>
 8000f62:	4601      	mov	r1, r0
 8000f64:	4628      	mov	r0, r5
 8000f66:	f001 fe97 	bl	8002c98 <concat_16bit_bigEndian>
 8000f6a:	8921      	ldrh	r1, [r4, #8]
 8000f6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f70:	f002 bc2e 	b.w	80037d0 <vGBMemoryWriteShort>
 8000f74:	2400166c 	.word	0x2400166c

08000f78 <vADDs_HL_BC>:
void vADDs_HL_BC(){   vGBFunction16bitADD(&reg.HL, reg.BC, &reg.F);}
 8000f78:	4a02      	ldr	r2, [pc, #8]	; (8000f84 <vADDs_HL_BC+0xc>)
 8000f7a:	8851      	ldrh	r1, [r2, #2]
 8000f7c:	1d90      	adds	r0, r2, #6
 8000f7e:	f001 beff 	b.w	8002d80 <vGBFunction16bitADD>
 8000f82:	bf00      	nop
 8000f84:	2400166c 	.word	0x2400166c

08000f88 <vADDs_HL_DE>:
void vADDs_HL_DE(){   vGBFunction16bitADD(&reg.HL, reg.DE, &reg.F);}
 8000f88:	4a02      	ldr	r2, [pc, #8]	; (8000f94 <vADDs_HL_DE+0xc>)
 8000f8a:	8891      	ldrh	r1, [r2, #4]
 8000f8c:	1d90      	adds	r0, r2, #6
 8000f8e:	f001 bef7 	b.w	8002d80 <vGBFunction16bitADD>
 8000f92:	bf00      	nop
 8000f94:	2400166c 	.word	0x2400166c

08000f98 <vADDs_HL_HL>:
void vADDs_HL_HL(){   vGBFunction16bitADD(&reg.HL, reg.HL, &reg.F);}
 8000f98:	4802      	ldr	r0, [pc, #8]	; (8000fa4 <vADDs_HL_HL+0xc>)
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	f830 1f06 	ldrh.w	r1, [r0, #6]!
 8000fa0:	f001 beee 	b.w	8002d80 <vGBFunction16bitADD>
 8000fa4:	2400166c 	.word	0x2400166c

08000fa8 <vADDs_HL_SP>:
void vADDs_HL_SP(){   vGBFunction16bitADD(&reg.HL, reg.SP, &reg.F);}
 8000fa8:	4a02      	ldr	r2, [pc, #8]	; (8000fb4 <vADDs_HL_SP+0xc>)
 8000faa:	8911      	ldrh	r1, [r2, #8]
 8000fac:	1d90      	adds	r0, r2, #6
 8000fae:	f001 bee7 	b.w	8002d80 <vGBFunction16bitADD>
 8000fb2:	bf00      	nop
 8000fb4:	2400166c 	.word	0x2400166c

08000fb8 <vRRCA>:
void vRRCA(){         vGBFunctionRRCA(&reg.A, &reg.F);}
 8000fb8:	4901      	ldr	r1, [pc, #4]	; (8000fc0 <vRRCA+0x8>)
 8000fba:	1c48      	adds	r0, r1, #1
 8000fbc:	f001 bece 	b.w	8002d5c <vGBFunctionRRCA>
 8000fc0:	2400166c 	.word	0x2400166c

08000fc4 <vRLA>:
void vRLA(){          vGBFunctionRLA(&reg.A, &reg.F);}
 8000fc4:	4901      	ldr	r1, [pc, #4]	; (8000fcc <vRLA+0x8>)
 8000fc6:	1c48      	adds	r0, r1, #1
 8000fc8:	f001 bf02 	b.w	8002dd0 <vGBFunctionRLA>
 8000fcc:	2400166c 	.word	0x2400166c

08000fd0 <vRRA>:
void vRRA(){          vGBFunctionRRA(&reg.A, &reg.F);}
 8000fd0:	4901      	ldr	r1, [pc, #4]	; (8000fd8 <vRRA+0x8>)
 8000fd2:	1c48      	adds	r0, r1, #1
 8000fd4:	f001 bf0a 	b.w	8002dec <vGBFunctionRRA>
 8000fd8:	2400166c 	.word	0x2400166c

08000fdc <vJR_NZ_r8>:
void vJR_NZ_r8(){     customDuration = vGBFunctionJR_NZ(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8000fdc:	b538      	push	{r3, r4, r5, lr}
 8000fde:	4d08      	ldr	r5, [pc, #32]	; (8001000 <vJR_NZ_r8+0x24>)
 8000fe0:	462c      	mov	r4, r5
 8000fe2:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	b280      	uxth	r0, r0
 8000fea:	f002 fb65 	bl	80036b8 <ucGBMemoryRead>
 8000fee:	4629      	mov	r1, r5
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	4620      	mov	r0, r4
 8000ff4:	f001 ff08 	bl	8002e08 <vGBFunctionJR_NZ>
 8000ff8:	4b02      	ldr	r3, [pc, #8]	; (8001004 <vJR_NZ_r8+0x28>)
 8000ffa:	7018      	strb	r0, [r3, #0]
 8000ffc:	bd38      	pop	{r3, r4, r5, pc}
 8000ffe:	bf00      	nop
 8001000:	2400166c 	.word	0x2400166c
 8001004:	240010a0 	.word	0x240010a0

08001008 <vDAA>:
void vDAA(){          vGBFunctionDAA(&reg.A, &reg.F);}
 8001008:	4901      	ldr	r1, [pc, #4]	; (8001010 <vDAA+0x8>)
 800100a:	1c48      	adds	r0, r1, #1
 800100c:	f001 bf08 	b.w	8002e20 <vGBFunctionDAA>
 8001010:	2400166c 	.word	0x2400166c

08001014 <vJR_Z_r8>:
void vJR_Z_r8(){      customDuration = vGBFunctionJR_Z(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001014:	b538      	push	{r3, r4, r5, lr}
 8001016:	4d08      	ldr	r5, [pc, #32]	; (8001038 <vJR_Z_r8+0x24>)
 8001018:	462c      	mov	r4, r5
 800101a:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 800101e:	3801      	subs	r0, #1
 8001020:	b280      	uxth	r0, r0
 8001022:	f002 fb49 	bl	80036b8 <ucGBMemoryRead>
 8001026:	4629      	mov	r1, r5
 8001028:	4602      	mov	r2, r0
 800102a:	4620      	mov	r0, r4
 800102c:	f001 ff36 	bl	8002e9c <vGBFunctionJR_Z>
 8001030:	4b02      	ldr	r3, [pc, #8]	; (800103c <vJR_Z_r8+0x28>)
 8001032:	7018      	strb	r0, [r3, #0]
 8001034:	bd38      	pop	{r3, r4, r5, pc}
 8001036:	bf00      	nop
 8001038:	2400166c 	.word	0x2400166c
 800103c:	240010a0 	.word	0x240010a0

08001040 <vCPL>:
void vCPL(){          reg.A = ~(reg.A); setbit(&reg.F, N_FLAG); setbit(&reg.F, H_FLAG);}
 8001040:	b510      	push	{r4, lr}
 8001042:	4c07      	ldr	r4, [pc, #28]	; (8001060 <vCPL+0x20>)
 8001044:	2106      	movs	r1, #6
 8001046:	7863      	ldrb	r3, [r4, #1]
 8001048:	4620      	mov	r0, r4
 800104a:	43db      	mvns	r3, r3
 800104c:	7063      	strb	r3, [r4, #1]
 800104e:	f001 fe27 	bl	8002ca0 <setbit>
 8001052:	4620      	mov	r0, r4
 8001054:	2105      	movs	r1, #5
 8001056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800105a:	f001 be21 	b.w	8002ca0 <setbit>
 800105e:	bf00      	nop
 8001060:	2400166c 	.word	0x2400166c

08001064 <vSET_0_B>:
void vRES_7_L(){      resetbit(&reg.L, 7);}
void vRES_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 7));}
void vRES_7_A(){      resetbit(&reg.A, 7);}

/*********************0xCX*/
void vSET_0_B(){      setbit(&reg.B, 0);}
 8001064:	2100      	movs	r1, #0
 8001066:	4801      	ldr	r0, [pc, #4]	; (800106c <vSET_0_B+0x8>)
 8001068:	f001 be1a 	b.w	8002ca0 <setbit>
 800106c:	2400166f 	.word	0x2400166f

08001070 <vSET_0_C>:
void vSET_0_C(){      setbit(&reg.C, 0);}
 8001070:	2100      	movs	r1, #0
 8001072:	4801      	ldr	r0, [pc, #4]	; (8001078 <vSET_0_C+0x8>)
 8001074:	f001 be14 	b.w	8002ca0 <setbit>
 8001078:	2400166e 	.word	0x2400166e

0800107c <vSET_0_D>:
void vSET_0_D(){      setbit(&reg.D, 0);}
 800107c:	2100      	movs	r1, #0
 800107e:	4801      	ldr	r0, [pc, #4]	; (8001084 <vSET_0_D+0x8>)
 8001080:	f001 be0e 	b.w	8002ca0 <setbit>
 8001084:	24001671 	.word	0x24001671

08001088 <vSET_0_E>:
void vSET_0_E(){      setbit(&reg.E, 0);}
 8001088:	2100      	movs	r1, #0
 800108a:	4801      	ldr	r0, [pc, #4]	; (8001090 <vSET_0_E+0x8>)
 800108c:	f001 be08 	b.w	8002ca0 <setbit>
 8001090:	24001670 	.word	0x24001670

08001094 <vSET_0_H>:
void vSET_0_H(){      setbit(&reg.H, 0);}
 8001094:	2100      	movs	r1, #0
 8001096:	4801      	ldr	r0, [pc, #4]	; (800109c <vSET_0_H+0x8>)
 8001098:	f001 be02 	b.w	8002ca0 <setbit>
 800109c:	24001673 	.word	0x24001673

080010a0 <vSET_0_L>:
void vSET_0_L(){      setbit(&reg.L, 0);}
 80010a0:	2100      	movs	r1, #0
 80010a2:	4801      	ldr	r0, [pc, #4]	; (80010a8 <vSET_0_L+0x8>)
 80010a4:	f001 bdfc 	b.w	8002ca0 <setbit>
 80010a8:	24001672 	.word	0x24001672

080010ac <vSET_0_A>:
void vSET_0_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 0));}
void vSET_0_A(){      setbit(&reg.A, 0);}
 80010ac:	2100      	movs	r1, #0
 80010ae:	4801      	ldr	r0, [pc, #4]	; (80010b4 <vSET_0_A+0x8>)
 80010b0:	f001 bdf6 	b.w	8002ca0 <setbit>
 80010b4:	2400166d 	.word	0x2400166d

080010b8 <vSET_1_B>:
void vSET_1_B(){      setbit(&reg.B, 1);}
 80010b8:	2101      	movs	r1, #1
 80010ba:	4801      	ldr	r0, [pc, #4]	; (80010c0 <vSET_1_B+0x8>)
 80010bc:	f001 bdf0 	b.w	8002ca0 <setbit>
 80010c0:	2400166f 	.word	0x2400166f

080010c4 <vSET_1_C>:
void vSET_1_C(){      setbit(&reg.C, 1);}
 80010c4:	2101      	movs	r1, #1
 80010c6:	4801      	ldr	r0, [pc, #4]	; (80010cc <vSET_1_C+0x8>)
 80010c8:	f001 bdea 	b.w	8002ca0 <setbit>
 80010cc:	2400166e 	.word	0x2400166e

080010d0 <vSET_1_D>:
void vSET_1_D(){      setbit(&reg.D, 1);}
 80010d0:	2101      	movs	r1, #1
 80010d2:	4801      	ldr	r0, [pc, #4]	; (80010d8 <vSET_1_D+0x8>)
 80010d4:	f001 bde4 	b.w	8002ca0 <setbit>
 80010d8:	24001671 	.word	0x24001671

080010dc <vSET_1_E>:
void vSET_1_E(){      setbit(&reg.E, 1);}
 80010dc:	2101      	movs	r1, #1
 80010de:	4801      	ldr	r0, [pc, #4]	; (80010e4 <vSET_1_E+0x8>)
 80010e0:	f001 bdde 	b.w	8002ca0 <setbit>
 80010e4:	24001670 	.word	0x24001670

080010e8 <vSET_1_H>:
void vSET_1_H(){      setbit(&reg.H, 1);}
 80010e8:	2101      	movs	r1, #1
 80010ea:	4801      	ldr	r0, [pc, #4]	; (80010f0 <vSET_1_H+0x8>)
 80010ec:	f001 bdd8 	b.w	8002ca0 <setbit>
 80010f0:	24001673 	.word	0x24001673

080010f4 <vSET_1_L>:
void vSET_1_L(){      setbit(&reg.L, 1);}
 80010f4:	2101      	movs	r1, #1
 80010f6:	4801      	ldr	r0, [pc, #4]	; (80010fc <vSET_1_L+0x8>)
 80010f8:	f001 bdd2 	b.w	8002ca0 <setbit>
 80010fc:	24001672 	.word	0x24001672

08001100 <vSET_1_A>:
void vSET_1_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 1));}
void vSET_1_A(){      setbit(&reg.A, 1);}
 8001100:	2101      	movs	r1, #1
 8001102:	4801      	ldr	r0, [pc, #4]	; (8001108 <vSET_1_A+0x8>)
 8001104:	f001 bdcc 	b.w	8002ca0 <setbit>
 8001108:	2400166d 	.word	0x2400166d

0800110c <vSET_2_B>:

/*********************0xDX*/
void vSET_2_B(){      setbit(&reg.B, 2);}
 800110c:	2102      	movs	r1, #2
 800110e:	4801      	ldr	r0, [pc, #4]	; (8001114 <vSET_2_B+0x8>)
 8001110:	f001 bdc6 	b.w	8002ca0 <setbit>
 8001114:	2400166f 	.word	0x2400166f

08001118 <vSET_2_C>:
void vSET_2_C(){      setbit(&reg.C, 2);}
 8001118:	2102      	movs	r1, #2
 800111a:	4801      	ldr	r0, [pc, #4]	; (8001120 <vSET_2_C+0x8>)
 800111c:	f001 bdc0 	b.w	8002ca0 <setbit>
 8001120:	2400166e 	.word	0x2400166e

08001124 <vSET_2_D>:
void vSET_2_D(){      setbit(&reg.D, 2);}
 8001124:	2102      	movs	r1, #2
 8001126:	4801      	ldr	r0, [pc, #4]	; (800112c <vSET_2_D+0x8>)
 8001128:	f001 bdba 	b.w	8002ca0 <setbit>
 800112c:	24001671 	.word	0x24001671

08001130 <vSET_2_E>:
void vSET_2_E(){      setbit(&reg.E, 2);}
 8001130:	2102      	movs	r1, #2
 8001132:	4801      	ldr	r0, [pc, #4]	; (8001138 <vSET_2_E+0x8>)
 8001134:	f001 bdb4 	b.w	8002ca0 <setbit>
 8001138:	24001670 	.word	0x24001670

0800113c <vSET_2_H>:
void vSET_2_H(){      setbit(&reg.H, 2);}
 800113c:	2102      	movs	r1, #2
 800113e:	4801      	ldr	r0, [pc, #4]	; (8001144 <vSET_2_H+0x8>)
 8001140:	f001 bdae 	b.w	8002ca0 <setbit>
 8001144:	24001673 	.word	0x24001673

08001148 <vSET_2_L>:
void vSET_2_L(){      setbit(&reg.L, 2);}
 8001148:	2102      	movs	r1, #2
 800114a:	4801      	ldr	r0, [pc, #4]	; (8001150 <vSET_2_L+0x8>)
 800114c:	f001 bda8 	b.w	8002ca0 <setbit>
 8001150:	24001672 	.word	0x24001672

08001154 <vSET_2_A>:
void vSET_2_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 2));}
void vSET_2_A(){      setbit(&reg.A, 2);}
 8001154:	2102      	movs	r1, #2
 8001156:	4801      	ldr	r0, [pc, #4]	; (800115c <vSET_2_A+0x8>)
 8001158:	f001 bda2 	b.w	8002ca0 <setbit>
 800115c:	2400166d 	.word	0x2400166d

08001160 <vSET_3_B>:
void vSET_3_B(){      setbit(&reg.B, 3);}
 8001160:	2103      	movs	r1, #3
 8001162:	4801      	ldr	r0, [pc, #4]	; (8001168 <vSET_3_B+0x8>)
 8001164:	f001 bd9c 	b.w	8002ca0 <setbit>
 8001168:	2400166f 	.word	0x2400166f

0800116c <vSET_3_C>:
void vSET_3_C(){      setbit(&reg.C, 3);}
 800116c:	2103      	movs	r1, #3
 800116e:	4801      	ldr	r0, [pc, #4]	; (8001174 <vSET_3_C+0x8>)
 8001170:	f001 bd96 	b.w	8002ca0 <setbit>
 8001174:	2400166e 	.word	0x2400166e

08001178 <vSET_3_D>:
void vSET_3_D(){      setbit(&reg.D, 3);}
 8001178:	2103      	movs	r1, #3
 800117a:	4801      	ldr	r0, [pc, #4]	; (8001180 <vSET_3_D+0x8>)
 800117c:	f001 bd90 	b.w	8002ca0 <setbit>
 8001180:	24001671 	.word	0x24001671

08001184 <vSET_3_E>:
void vSET_3_E(){      setbit(&reg.E, 3);}
 8001184:	2103      	movs	r1, #3
 8001186:	4801      	ldr	r0, [pc, #4]	; (800118c <vSET_3_E+0x8>)
 8001188:	f001 bd8a 	b.w	8002ca0 <setbit>
 800118c:	24001670 	.word	0x24001670

08001190 <vSET_3_H>:
void vSET_3_H(){      setbit(&reg.H, 3);}
 8001190:	2103      	movs	r1, #3
 8001192:	4801      	ldr	r0, [pc, #4]	; (8001198 <vSET_3_H+0x8>)
 8001194:	f001 bd84 	b.w	8002ca0 <setbit>
 8001198:	24001673 	.word	0x24001673

0800119c <vSET_3_L>:
void vSET_3_L(){      setbit(&reg.L, 3);}
 800119c:	2103      	movs	r1, #3
 800119e:	4801      	ldr	r0, [pc, #4]	; (80011a4 <vSET_3_L+0x8>)
 80011a0:	f001 bd7e 	b.w	8002ca0 <setbit>
 80011a4:	24001672 	.word	0x24001672

080011a8 <vSET_3_A>:
void vSET_3_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 3));}
void vSET_3_A(){      setbit(&reg.A, 3);}
 80011a8:	2103      	movs	r1, #3
 80011aa:	4801      	ldr	r0, [pc, #4]	; (80011b0 <vSET_3_A+0x8>)
 80011ac:	f001 bd78 	b.w	8002ca0 <setbit>
 80011b0:	2400166d 	.word	0x2400166d

080011b4 <vSET_4_B>:

/*********************0xEX*/
void vSET_4_B(){      setbit(&reg.B, 4);}
 80011b4:	2104      	movs	r1, #4
 80011b6:	4801      	ldr	r0, [pc, #4]	; (80011bc <vSET_4_B+0x8>)
 80011b8:	f001 bd72 	b.w	8002ca0 <setbit>
 80011bc:	2400166f 	.word	0x2400166f

080011c0 <vSET_4_C>:
void vSET_4_C(){      setbit(&reg.C, 4);}
 80011c0:	2104      	movs	r1, #4
 80011c2:	4801      	ldr	r0, [pc, #4]	; (80011c8 <vSET_4_C+0x8>)
 80011c4:	f001 bd6c 	b.w	8002ca0 <setbit>
 80011c8:	2400166e 	.word	0x2400166e

080011cc <vSET_4_D>:
void vSET_4_D(){      setbit(&reg.D, 4);}
 80011cc:	2104      	movs	r1, #4
 80011ce:	4801      	ldr	r0, [pc, #4]	; (80011d4 <vSET_4_D+0x8>)
 80011d0:	f001 bd66 	b.w	8002ca0 <setbit>
 80011d4:	24001671 	.word	0x24001671

080011d8 <vSET_4_E>:
void vSET_4_E(){      setbit(&reg.E, 4);}
 80011d8:	2104      	movs	r1, #4
 80011da:	4801      	ldr	r0, [pc, #4]	; (80011e0 <vSET_4_E+0x8>)
 80011dc:	f001 bd60 	b.w	8002ca0 <setbit>
 80011e0:	24001670 	.word	0x24001670

080011e4 <vSET_4_H>:
void vSET_4_H(){      setbit(&reg.H, 4);}
 80011e4:	2104      	movs	r1, #4
 80011e6:	4801      	ldr	r0, [pc, #4]	; (80011ec <vSET_4_H+0x8>)
 80011e8:	f001 bd5a 	b.w	8002ca0 <setbit>
 80011ec:	24001673 	.word	0x24001673

080011f0 <vSET_4_L>:
void vSET_4_L(){      setbit(&reg.L, 4);}
 80011f0:	2104      	movs	r1, #4
 80011f2:	4801      	ldr	r0, [pc, #4]	; (80011f8 <vSET_4_L+0x8>)
 80011f4:	f001 bd54 	b.w	8002ca0 <setbit>
 80011f8:	24001672 	.word	0x24001672

080011fc <vSET_4_A>:
void vSET_4_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 4));}
void vSET_4_A(){      setbit(&reg.A, 4);}
 80011fc:	2104      	movs	r1, #4
 80011fe:	4801      	ldr	r0, [pc, #4]	; (8001204 <vSET_4_A+0x8>)
 8001200:	f001 bd4e 	b.w	8002ca0 <setbit>
 8001204:	2400166d 	.word	0x2400166d

08001208 <vSET_5_B>:
void vSET_5_B(){      setbit(&reg.B, 5);}
 8001208:	2105      	movs	r1, #5
 800120a:	4801      	ldr	r0, [pc, #4]	; (8001210 <vSET_5_B+0x8>)
 800120c:	f001 bd48 	b.w	8002ca0 <setbit>
 8001210:	2400166f 	.word	0x2400166f

08001214 <vSET_5_C>:
void vSET_5_C(){      setbit(&reg.C, 5);}
 8001214:	2105      	movs	r1, #5
 8001216:	4801      	ldr	r0, [pc, #4]	; (800121c <vSET_5_C+0x8>)
 8001218:	f001 bd42 	b.w	8002ca0 <setbit>
 800121c:	2400166e 	.word	0x2400166e

08001220 <vSET_5_D>:
void vSET_5_D(){      setbit(&reg.D, 5);}
 8001220:	2105      	movs	r1, #5
 8001222:	4801      	ldr	r0, [pc, #4]	; (8001228 <vSET_5_D+0x8>)
 8001224:	f001 bd3c 	b.w	8002ca0 <setbit>
 8001228:	24001671 	.word	0x24001671

0800122c <vSET_5_E>:
void vSET_5_E(){      setbit(&reg.E, 5);}
 800122c:	2105      	movs	r1, #5
 800122e:	4801      	ldr	r0, [pc, #4]	; (8001234 <vSET_5_E+0x8>)
 8001230:	f001 bd36 	b.w	8002ca0 <setbit>
 8001234:	24001670 	.word	0x24001670

08001238 <vSET_5_H>:
void vSET_5_H(){      setbit(&reg.H, 5);}
 8001238:	2105      	movs	r1, #5
 800123a:	4801      	ldr	r0, [pc, #4]	; (8001240 <vSET_5_H+0x8>)
 800123c:	f001 bd30 	b.w	8002ca0 <setbit>
 8001240:	24001673 	.word	0x24001673

08001244 <vSET_5_L>:
void vSET_5_L(){      setbit(&reg.L, 5);}
 8001244:	2105      	movs	r1, #5
 8001246:	4801      	ldr	r0, [pc, #4]	; (800124c <vSET_5_L+0x8>)
 8001248:	f001 bd2a 	b.w	8002ca0 <setbit>
 800124c:	24001672 	.word	0x24001672

08001250 <vSET_5_A>:
void vSET_5_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 5));}
void vSET_5_A(){      setbit(&reg.A, 5);}
 8001250:	2105      	movs	r1, #5
 8001252:	4801      	ldr	r0, [pc, #4]	; (8001258 <vSET_5_A+0x8>)
 8001254:	f001 bd24 	b.w	8002ca0 <setbit>
 8001258:	2400166d 	.word	0x2400166d

0800125c <vSET_6_B>:

/*********************0xFX*/
void vSET_6_B(){      setbit(&reg.B, 6);}
 800125c:	2106      	movs	r1, #6
 800125e:	4801      	ldr	r0, [pc, #4]	; (8001264 <vSET_6_B+0x8>)
 8001260:	f001 bd1e 	b.w	8002ca0 <setbit>
 8001264:	2400166f 	.word	0x2400166f

08001268 <vSET_6_C>:
void vSET_6_C(){      setbit(&reg.C, 6);}
 8001268:	2106      	movs	r1, #6
 800126a:	4801      	ldr	r0, [pc, #4]	; (8001270 <vSET_6_C+0x8>)
 800126c:	f001 bd18 	b.w	8002ca0 <setbit>
 8001270:	2400166e 	.word	0x2400166e

08001274 <vSET_6_D>:
void vSET_6_D(){      setbit(&reg.D, 6);}
 8001274:	2106      	movs	r1, #6
 8001276:	4801      	ldr	r0, [pc, #4]	; (800127c <vSET_6_D+0x8>)
 8001278:	f001 bd12 	b.w	8002ca0 <setbit>
 800127c:	24001671 	.word	0x24001671

08001280 <vSET_6_E>:
void vSET_6_E(){      setbit(&reg.E, 6);}
 8001280:	2106      	movs	r1, #6
 8001282:	4801      	ldr	r0, [pc, #4]	; (8001288 <vSET_6_E+0x8>)
 8001284:	f001 bd0c 	b.w	8002ca0 <setbit>
 8001288:	24001670 	.word	0x24001670

0800128c <vSET_6_H>:
void vSET_6_H(){      setbit(&reg.H, 6);}
 800128c:	2106      	movs	r1, #6
 800128e:	4801      	ldr	r0, [pc, #4]	; (8001294 <vSET_6_H+0x8>)
 8001290:	f001 bd06 	b.w	8002ca0 <setbit>
 8001294:	24001673 	.word	0x24001673

08001298 <vSET_6_L>:
void vSET_6_L(){      setbit(&reg.L, 6);}
 8001298:	2106      	movs	r1, #6
 800129a:	4801      	ldr	r0, [pc, #4]	; (80012a0 <vSET_6_L+0x8>)
 800129c:	f001 bd00 	b.w	8002ca0 <setbit>
 80012a0:	24001672 	.word	0x24001672

080012a4 <vSET_6_A>:
void vSET_6_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 6));}
void vSET_6_A(){      setbit(&reg.A, 6);}
 80012a4:	2106      	movs	r1, #6
 80012a6:	4801      	ldr	r0, [pc, #4]	; (80012ac <vSET_6_A+0x8>)
 80012a8:	f001 bcfa 	b.w	8002ca0 <setbit>
 80012ac:	2400166d 	.word	0x2400166d

080012b0 <vSET_7_B>:
void vSET_7_B(){      setbit(&reg.B, 7);}
 80012b0:	2107      	movs	r1, #7
 80012b2:	4801      	ldr	r0, [pc, #4]	; (80012b8 <vSET_7_B+0x8>)
 80012b4:	f001 bcf4 	b.w	8002ca0 <setbit>
 80012b8:	2400166f 	.word	0x2400166f

080012bc <vSET_7_C>:
void vSET_7_C(){      setbit(&reg.C, 7);}
 80012bc:	2107      	movs	r1, #7
 80012be:	4801      	ldr	r0, [pc, #4]	; (80012c4 <vSET_7_C+0x8>)
 80012c0:	f001 bcee 	b.w	8002ca0 <setbit>
 80012c4:	2400166e 	.word	0x2400166e

080012c8 <vSET_7_D>:
void vSET_7_D(){      setbit(&reg.D, 7);}
 80012c8:	2107      	movs	r1, #7
 80012ca:	4801      	ldr	r0, [pc, #4]	; (80012d0 <vSET_7_D+0x8>)
 80012cc:	f001 bce8 	b.w	8002ca0 <setbit>
 80012d0:	24001671 	.word	0x24001671

080012d4 <vSET_7_E>:
void vSET_7_E(){      setbit(&reg.E, 7);}
 80012d4:	2107      	movs	r1, #7
 80012d6:	4801      	ldr	r0, [pc, #4]	; (80012dc <vSET_7_E+0x8>)
 80012d8:	f001 bce2 	b.w	8002ca0 <setbit>
 80012dc:	24001670 	.word	0x24001670

080012e0 <vSET_7_H>:
void vSET_7_H(){      setbit(&reg.H, 7);}
 80012e0:	2107      	movs	r1, #7
 80012e2:	4801      	ldr	r0, [pc, #4]	; (80012e8 <vSET_7_H+0x8>)
 80012e4:	f001 bcdc 	b.w	8002ca0 <setbit>
 80012e8:	24001673 	.word	0x24001673

080012ec <vSET_7_L>:
void vSET_7_L(){      setbit(&reg.L, 7);}
 80012ec:	2107      	movs	r1, #7
 80012ee:	4801      	ldr	r0, [pc, #4]	; (80012f4 <vSET_7_L+0x8>)
 80012f0:	f001 bcd6 	b.w	8002ca0 <setbit>
 80012f4:	24001672 	.word	0x24001672

080012f8 <vSET_7_A>:
void vSET_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 7));}
void vSET_7_A(){      setbit(&reg.A, 7);}
 80012f8:	2107      	movs	r1, #7
 80012fa:	4801      	ldr	r0, [pc, #4]	; (8001300 <vSET_7_A+0x8>)
 80012fc:	f001 bcd0 	b.w	8002ca0 <setbit>
 8001300:	2400166d 	.word	0x2400166d

08001304 <vJR_NC_r8>:
void vJR_NC_r8(){     customDuration = vGBFunctionJR_NC(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001304:	b538      	push	{r3, r4, r5, lr}
 8001306:	4d08      	ldr	r5, [pc, #32]	; (8001328 <vJR_NC_r8+0x24>)
 8001308:	462c      	mov	r4, r5
 800130a:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 800130e:	3801      	subs	r0, #1
 8001310:	b280      	uxth	r0, r0
 8001312:	f002 f9d1 	bl	80036b8 <ucGBMemoryRead>
 8001316:	4629      	mov	r1, r5
 8001318:	4602      	mov	r2, r0
 800131a:	4620      	mov	r0, r4
 800131c:	f001 fdca 	bl	8002eb4 <vGBFunctionJR_NC>
 8001320:	4b02      	ldr	r3, [pc, #8]	; (800132c <vJR_NC_r8+0x28>)
 8001322:	7018      	strb	r0, [r3, #0]
 8001324:	bd38      	pop	{r3, r4, r5, pc}
 8001326:	bf00      	nop
 8001328:	2400166c 	.word	0x2400166c
 800132c:	240010a0 	.word	0x240010a0

08001330 <vINC_HL>:
void vINC_HL(){       vMemoryLocationINC(reg.HL, &reg.F);}
 8001330:	4901      	ldr	r1, [pc, #4]	; (8001338 <vINC_HL+0x8>)
 8001332:	88c8      	ldrh	r0, [r1, #6]
 8001334:	f001 bdca 	b.w	8002ecc <vMemoryLocationINC>
 8001338:	2400166c 	.word	0x2400166c

0800133c <vDEC_HL>:
void vDEC_HL(){       vMemoryLocationDEC(reg.HL, &reg.F);}
 800133c:	4901      	ldr	r1, [pc, #4]	; (8001344 <vDEC_HL+0x8>)
 800133e:	88c8      	ldrh	r0, [r1, #6]
 8001340:	f001 bdee 	b.w	8002f20 <vMemoryLocationDEC>
 8001344:	2400166c 	.word	0x2400166c

08001348 <vSCF>:
void vSCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); setbit(&reg.F, C_FLAG);}
 8001348:	b508      	push	{r3, lr}
 800134a:	4807      	ldr	r0, [pc, #28]	; (8001368 <vSCF+0x20>)
 800134c:	2106      	movs	r1, #6
 800134e:	f001 fcaf 	bl	8002cb0 <resetbit>
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <vSCF+0x20>)
 8001354:	2105      	movs	r1, #5
 8001356:	f001 fcab 	bl	8002cb0 <resetbit>
 800135a:	4803      	ldr	r0, [pc, #12]	; (8001368 <vSCF+0x20>)
 800135c:	2104      	movs	r1, #4
 800135e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001362:	f001 bc9d 	b.w	8002ca0 <setbit>
 8001366:	bf00      	nop
 8001368:	2400166c 	.word	0x2400166c

0800136c <vRES_0_B>:
void vRES_0_B(){      resetbit(&reg.B, 0);}
 800136c:	2100      	movs	r1, #0
 800136e:	4801      	ldr	r0, [pc, #4]	; (8001374 <vRES_0_B+0x8>)
 8001370:	f001 bc9e 	b.w	8002cb0 <resetbit>
 8001374:	2400166f 	.word	0x2400166f

08001378 <vRES_0_C>:
void vRES_0_C(){      resetbit(&reg.C, 0);}
 8001378:	2100      	movs	r1, #0
 800137a:	4801      	ldr	r0, [pc, #4]	; (8001380 <vRES_0_C+0x8>)
 800137c:	f001 bc98 	b.w	8002cb0 <resetbit>
 8001380:	2400166e 	.word	0x2400166e

08001384 <vRES_0_D>:
void vRES_0_D(){      resetbit(&reg.D, 0);}
 8001384:	2100      	movs	r1, #0
 8001386:	4801      	ldr	r0, [pc, #4]	; (800138c <vRES_0_D+0x8>)
 8001388:	f001 bc92 	b.w	8002cb0 <resetbit>
 800138c:	24001671 	.word	0x24001671

08001390 <vRES_0_E>:
void vRES_0_E(){      resetbit(&reg.E, 0);}
 8001390:	2100      	movs	r1, #0
 8001392:	4801      	ldr	r0, [pc, #4]	; (8001398 <vRES_0_E+0x8>)
 8001394:	f001 bc8c 	b.w	8002cb0 <resetbit>
 8001398:	24001670 	.word	0x24001670

0800139c <vRES_0_H>:
void vRES_0_H(){      resetbit(&reg.H, 0);}
 800139c:	2100      	movs	r1, #0
 800139e:	4801      	ldr	r0, [pc, #4]	; (80013a4 <vRES_0_H+0x8>)
 80013a0:	f001 bc86 	b.w	8002cb0 <resetbit>
 80013a4:	24001673 	.word	0x24001673

080013a8 <vRES_0_L>:
void vRES_0_L(){      resetbit(&reg.L, 0);}
 80013a8:	2100      	movs	r1, #0
 80013aa:	4801      	ldr	r0, [pc, #4]	; (80013b0 <vRES_0_L+0x8>)
 80013ac:	f001 bc80 	b.w	8002cb0 <resetbit>
 80013b0:	24001672 	.word	0x24001672

080013b4 <vRES_0_A>:
void vRES_0_A(){      resetbit(&reg.A, 0);}
 80013b4:	2100      	movs	r1, #0
 80013b6:	4801      	ldr	r0, [pc, #4]	; (80013bc <vRES_0_A+0x8>)
 80013b8:	f001 bc7a 	b.w	8002cb0 <resetbit>
 80013bc:	2400166d 	.word	0x2400166d

080013c0 <vRES_1_B>:
void vRES_1_B(){      resetbit(&reg.B, 1);}
 80013c0:	2101      	movs	r1, #1
 80013c2:	4801      	ldr	r0, [pc, #4]	; (80013c8 <vRES_1_B+0x8>)
 80013c4:	f001 bc74 	b.w	8002cb0 <resetbit>
 80013c8:	2400166f 	.word	0x2400166f

080013cc <vRES_1_C>:
void vRES_1_C(){      resetbit(&reg.C, 1);}
 80013cc:	2101      	movs	r1, #1
 80013ce:	4801      	ldr	r0, [pc, #4]	; (80013d4 <vRES_1_C+0x8>)
 80013d0:	f001 bc6e 	b.w	8002cb0 <resetbit>
 80013d4:	2400166e 	.word	0x2400166e

080013d8 <vRES_1_D>:
void vRES_1_D(){      resetbit(&reg.D, 1);}
 80013d8:	2101      	movs	r1, #1
 80013da:	4801      	ldr	r0, [pc, #4]	; (80013e0 <vRES_1_D+0x8>)
 80013dc:	f001 bc68 	b.w	8002cb0 <resetbit>
 80013e0:	24001671 	.word	0x24001671

080013e4 <vRES_1_E>:
void vRES_1_E(){      resetbit(&reg.E, 1);}
 80013e4:	2101      	movs	r1, #1
 80013e6:	4801      	ldr	r0, [pc, #4]	; (80013ec <vRES_1_E+0x8>)
 80013e8:	f001 bc62 	b.w	8002cb0 <resetbit>
 80013ec:	24001670 	.word	0x24001670

080013f0 <vRES_1_H>:
void vRES_1_H(){      resetbit(&reg.H, 1);}
 80013f0:	2101      	movs	r1, #1
 80013f2:	4801      	ldr	r0, [pc, #4]	; (80013f8 <vRES_1_H+0x8>)
 80013f4:	f001 bc5c 	b.w	8002cb0 <resetbit>
 80013f8:	24001673 	.word	0x24001673

080013fc <vRES_1_L>:
void vRES_1_L(){      resetbit(&reg.L, 1);}
 80013fc:	2101      	movs	r1, #1
 80013fe:	4801      	ldr	r0, [pc, #4]	; (8001404 <vRES_1_L+0x8>)
 8001400:	f001 bc56 	b.w	8002cb0 <resetbit>
 8001404:	24001672 	.word	0x24001672

08001408 <vRES_1_A>:
void vRES_1_A(){      resetbit(&reg.A, 1);}
 8001408:	2101      	movs	r1, #1
 800140a:	4801      	ldr	r0, [pc, #4]	; (8001410 <vRES_1_A+0x8>)
 800140c:	f001 bc50 	b.w	8002cb0 <resetbit>
 8001410:	2400166d 	.word	0x2400166d

08001414 <vRES_2_B>:
void vRES_2_B(){      resetbit(&reg.B, 2);}
 8001414:	2102      	movs	r1, #2
 8001416:	4801      	ldr	r0, [pc, #4]	; (800141c <vRES_2_B+0x8>)
 8001418:	f001 bc4a 	b.w	8002cb0 <resetbit>
 800141c:	2400166f 	.word	0x2400166f

08001420 <vRES_2_C>:
void vRES_2_C(){      resetbit(&reg.C, 2);}
 8001420:	2102      	movs	r1, #2
 8001422:	4801      	ldr	r0, [pc, #4]	; (8001428 <vRES_2_C+0x8>)
 8001424:	f001 bc44 	b.w	8002cb0 <resetbit>
 8001428:	2400166e 	.word	0x2400166e

0800142c <vRES_2_D>:
void vRES_2_D(){      resetbit(&reg.D, 2);}
 800142c:	2102      	movs	r1, #2
 800142e:	4801      	ldr	r0, [pc, #4]	; (8001434 <vRES_2_D+0x8>)
 8001430:	f001 bc3e 	b.w	8002cb0 <resetbit>
 8001434:	24001671 	.word	0x24001671

08001438 <vRES_2_E>:
void vRES_2_E(){      resetbit(&reg.E, 2);}
 8001438:	2102      	movs	r1, #2
 800143a:	4801      	ldr	r0, [pc, #4]	; (8001440 <vRES_2_E+0x8>)
 800143c:	f001 bc38 	b.w	8002cb0 <resetbit>
 8001440:	24001670 	.word	0x24001670

08001444 <vRES_2_H>:
void vRES_2_H(){      resetbit(&reg.H, 2);}
 8001444:	2102      	movs	r1, #2
 8001446:	4801      	ldr	r0, [pc, #4]	; (800144c <vRES_2_H+0x8>)
 8001448:	f001 bc32 	b.w	8002cb0 <resetbit>
 800144c:	24001673 	.word	0x24001673

08001450 <vRES_2_L>:
void vRES_2_L(){      resetbit(&reg.L, 2);}
 8001450:	2102      	movs	r1, #2
 8001452:	4801      	ldr	r0, [pc, #4]	; (8001458 <vRES_2_L+0x8>)
 8001454:	f001 bc2c 	b.w	8002cb0 <resetbit>
 8001458:	24001672 	.word	0x24001672

0800145c <vRES_2_A>:
void vRES_2_A(){      resetbit(&reg.A, 2);}
 800145c:	2102      	movs	r1, #2
 800145e:	4801      	ldr	r0, [pc, #4]	; (8001464 <vRES_2_A+0x8>)
 8001460:	f001 bc26 	b.w	8002cb0 <resetbit>
 8001464:	2400166d 	.word	0x2400166d

08001468 <vRES_3_B>:
void vRES_3_B(){      resetbit(&reg.B, 3);}
 8001468:	2103      	movs	r1, #3
 800146a:	4801      	ldr	r0, [pc, #4]	; (8001470 <vRES_3_B+0x8>)
 800146c:	f001 bc20 	b.w	8002cb0 <resetbit>
 8001470:	2400166f 	.word	0x2400166f

08001474 <vRES_3_C>:
void vRES_3_C(){      resetbit(&reg.C, 3);}
 8001474:	2103      	movs	r1, #3
 8001476:	4801      	ldr	r0, [pc, #4]	; (800147c <vRES_3_C+0x8>)
 8001478:	f001 bc1a 	b.w	8002cb0 <resetbit>
 800147c:	2400166e 	.word	0x2400166e

08001480 <vRES_3_D>:
void vRES_3_D(){      resetbit(&reg.D, 3);}
 8001480:	2103      	movs	r1, #3
 8001482:	4801      	ldr	r0, [pc, #4]	; (8001488 <vRES_3_D+0x8>)
 8001484:	f001 bc14 	b.w	8002cb0 <resetbit>
 8001488:	24001671 	.word	0x24001671

0800148c <vRES_3_E>:
void vRES_3_E(){      resetbit(&reg.E, 3);}
 800148c:	2103      	movs	r1, #3
 800148e:	4801      	ldr	r0, [pc, #4]	; (8001494 <vRES_3_E+0x8>)
 8001490:	f001 bc0e 	b.w	8002cb0 <resetbit>
 8001494:	24001670 	.word	0x24001670

08001498 <vRES_3_H>:
void vRES_3_H(){      resetbit(&reg.H, 3);}
 8001498:	2103      	movs	r1, #3
 800149a:	4801      	ldr	r0, [pc, #4]	; (80014a0 <vRES_3_H+0x8>)
 800149c:	f001 bc08 	b.w	8002cb0 <resetbit>
 80014a0:	24001673 	.word	0x24001673

080014a4 <vRES_3_L>:
void vRES_3_L(){      resetbit(&reg.L, 3);}
 80014a4:	2103      	movs	r1, #3
 80014a6:	4801      	ldr	r0, [pc, #4]	; (80014ac <vRES_3_L+0x8>)
 80014a8:	f001 bc02 	b.w	8002cb0 <resetbit>
 80014ac:	24001672 	.word	0x24001672

080014b0 <vRES_3_A>:
void vRES_3_A(){      resetbit(&reg.A, 3);}
 80014b0:	2103      	movs	r1, #3
 80014b2:	4801      	ldr	r0, [pc, #4]	; (80014b8 <vRES_3_A+0x8>)
 80014b4:	f001 bbfc 	b.w	8002cb0 <resetbit>
 80014b8:	2400166d 	.word	0x2400166d

080014bc <vRES_4_B>:
void vRES_4_B(){      resetbit(&reg.B, 4);}
 80014bc:	2104      	movs	r1, #4
 80014be:	4801      	ldr	r0, [pc, #4]	; (80014c4 <vRES_4_B+0x8>)
 80014c0:	f001 bbf6 	b.w	8002cb0 <resetbit>
 80014c4:	2400166f 	.word	0x2400166f

080014c8 <vRES_4_C>:
void vRES_4_C(){      resetbit(&reg.C, 4);}
 80014c8:	2104      	movs	r1, #4
 80014ca:	4801      	ldr	r0, [pc, #4]	; (80014d0 <vRES_4_C+0x8>)
 80014cc:	f001 bbf0 	b.w	8002cb0 <resetbit>
 80014d0:	2400166e 	.word	0x2400166e

080014d4 <vRES_4_D>:
void vRES_4_D(){      resetbit(&reg.D, 4);}
 80014d4:	2104      	movs	r1, #4
 80014d6:	4801      	ldr	r0, [pc, #4]	; (80014dc <vRES_4_D+0x8>)
 80014d8:	f001 bbea 	b.w	8002cb0 <resetbit>
 80014dc:	24001671 	.word	0x24001671

080014e0 <vRES_4_E>:
void vRES_4_E(){      resetbit(&reg.E, 4);}
 80014e0:	2104      	movs	r1, #4
 80014e2:	4801      	ldr	r0, [pc, #4]	; (80014e8 <vRES_4_E+0x8>)
 80014e4:	f001 bbe4 	b.w	8002cb0 <resetbit>
 80014e8:	24001670 	.word	0x24001670

080014ec <vRES_4_H>:
void vRES_4_H(){      resetbit(&reg.H, 4);}
 80014ec:	2104      	movs	r1, #4
 80014ee:	4801      	ldr	r0, [pc, #4]	; (80014f4 <vRES_4_H+0x8>)
 80014f0:	f001 bbde 	b.w	8002cb0 <resetbit>
 80014f4:	24001673 	.word	0x24001673

080014f8 <vRES_4_L>:
void vRES_4_L(){      resetbit(&reg.L, 4);}
 80014f8:	2104      	movs	r1, #4
 80014fa:	4801      	ldr	r0, [pc, #4]	; (8001500 <vRES_4_L+0x8>)
 80014fc:	f001 bbd8 	b.w	8002cb0 <resetbit>
 8001500:	24001672 	.word	0x24001672

08001504 <vRES_4_A>:
void vRES_4_A(){      resetbit(&reg.A, 4);}
 8001504:	2104      	movs	r1, #4
 8001506:	4801      	ldr	r0, [pc, #4]	; (800150c <vRES_4_A+0x8>)
 8001508:	f001 bbd2 	b.w	8002cb0 <resetbit>
 800150c:	2400166d 	.word	0x2400166d

08001510 <vRES_5_B>:
void vRES_5_B(){      resetbit(&reg.B, 5);}
 8001510:	2105      	movs	r1, #5
 8001512:	4801      	ldr	r0, [pc, #4]	; (8001518 <vRES_5_B+0x8>)
 8001514:	f001 bbcc 	b.w	8002cb0 <resetbit>
 8001518:	2400166f 	.word	0x2400166f

0800151c <vRES_5_C>:
void vRES_5_C(){      resetbit(&reg.C, 5);}
 800151c:	2105      	movs	r1, #5
 800151e:	4801      	ldr	r0, [pc, #4]	; (8001524 <vRES_5_C+0x8>)
 8001520:	f001 bbc6 	b.w	8002cb0 <resetbit>
 8001524:	2400166e 	.word	0x2400166e

08001528 <vRES_5_D>:
void vRES_5_D(){      resetbit(&reg.D, 5);}
 8001528:	2105      	movs	r1, #5
 800152a:	4801      	ldr	r0, [pc, #4]	; (8001530 <vRES_5_D+0x8>)
 800152c:	f001 bbc0 	b.w	8002cb0 <resetbit>
 8001530:	24001671 	.word	0x24001671

08001534 <vRES_5_E>:
void vRES_5_E(){      resetbit(&reg.E, 5);}
 8001534:	2105      	movs	r1, #5
 8001536:	4801      	ldr	r0, [pc, #4]	; (800153c <vRES_5_E+0x8>)
 8001538:	f001 bbba 	b.w	8002cb0 <resetbit>
 800153c:	24001670 	.word	0x24001670

08001540 <vRES_5_H>:
void vRES_5_H(){      resetbit(&reg.H, 5);}
 8001540:	2105      	movs	r1, #5
 8001542:	4801      	ldr	r0, [pc, #4]	; (8001548 <vRES_5_H+0x8>)
 8001544:	f001 bbb4 	b.w	8002cb0 <resetbit>
 8001548:	24001673 	.word	0x24001673

0800154c <vRES_5_L>:
void vRES_5_L(){      resetbit(&reg.L, 5);}
 800154c:	2105      	movs	r1, #5
 800154e:	4801      	ldr	r0, [pc, #4]	; (8001554 <vRES_5_L+0x8>)
 8001550:	f001 bbae 	b.w	8002cb0 <resetbit>
 8001554:	24001672 	.word	0x24001672

08001558 <vRES_5_A>:
void vRES_5_A(){      resetbit(&reg.A, 5);}
 8001558:	2105      	movs	r1, #5
 800155a:	4801      	ldr	r0, [pc, #4]	; (8001560 <vRES_5_A+0x8>)
 800155c:	f001 bba8 	b.w	8002cb0 <resetbit>
 8001560:	2400166d 	.word	0x2400166d

08001564 <vRES_6_B>:
void vRES_6_B(){      resetbit(&reg.B, 6);}
 8001564:	2106      	movs	r1, #6
 8001566:	4801      	ldr	r0, [pc, #4]	; (800156c <vRES_6_B+0x8>)
 8001568:	f001 bba2 	b.w	8002cb0 <resetbit>
 800156c:	2400166f 	.word	0x2400166f

08001570 <vRES_6_C>:
void vRES_6_C(){      resetbit(&reg.C, 6);}
 8001570:	2106      	movs	r1, #6
 8001572:	4801      	ldr	r0, [pc, #4]	; (8001578 <vRES_6_C+0x8>)
 8001574:	f001 bb9c 	b.w	8002cb0 <resetbit>
 8001578:	2400166e 	.word	0x2400166e

0800157c <vRES_6_D>:
void vRES_6_D(){      resetbit(&reg.D, 6);}
 800157c:	2106      	movs	r1, #6
 800157e:	4801      	ldr	r0, [pc, #4]	; (8001584 <vRES_6_D+0x8>)
 8001580:	f001 bb96 	b.w	8002cb0 <resetbit>
 8001584:	24001671 	.word	0x24001671

08001588 <vRES_6_E>:
void vRES_6_E(){      resetbit(&reg.E, 6);}
 8001588:	2106      	movs	r1, #6
 800158a:	4801      	ldr	r0, [pc, #4]	; (8001590 <vRES_6_E+0x8>)
 800158c:	f001 bb90 	b.w	8002cb0 <resetbit>
 8001590:	24001670 	.word	0x24001670

08001594 <vRES_6_H>:
void vRES_6_H(){      resetbit(&reg.H, 6);}
 8001594:	2106      	movs	r1, #6
 8001596:	4801      	ldr	r0, [pc, #4]	; (800159c <vRES_6_H+0x8>)
 8001598:	f001 bb8a 	b.w	8002cb0 <resetbit>
 800159c:	24001673 	.word	0x24001673

080015a0 <vRES_6_L>:
void vRES_6_L(){      resetbit(&reg.L, 6);}
 80015a0:	2106      	movs	r1, #6
 80015a2:	4801      	ldr	r0, [pc, #4]	; (80015a8 <vRES_6_L+0x8>)
 80015a4:	f001 bb84 	b.w	8002cb0 <resetbit>
 80015a8:	24001672 	.word	0x24001672

080015ac <vRES_6_A>:
void vRES_6_A(){      resetbit(&reg.A, 6);}
 80015ac:	2106      	movs	r1, #6
 80015ae:	4801      	ldr	r0, [pc, #4]	; (80015b4 <vRES_6_A+0x8>)
 80015b0:	f001 bb7e 	b.w	8002cb0 <resetbit>
 80015b4:	2400166d 	.word	0x2400166d

080015b8 <vRES_7_B>:
void vRES_7_B(){      resetbit(&reg.B, 7);}
 80015b8:	2107      	movs	r1, #7
 80015ba:	4801      	ldr	r0, [pc, #4]	; (80015c0 <vRES_7_B+0x8>)
 80015bc:	f001 bb78 	b.w	8002cb0 <resetbit>
 80015c0:	2400166f 	.word	0x2400166f

080015c4 <vRES_7_C>:
void vRES_7_C(){      resetbit(&reg.C, 7);}
 80015c4:	2107      	movs	r1, #7
 80015c6:	4801      	ldr	r0, [pc, #4]	; (80015cc <vRES_7_C+0x8>)
 80015c8:	f001 bb72 	b.w	8002cb0 <resetbit>
 80015cc:	2400166e 	.word	0x2400166e

080015d0 <vRES_7_D>:
void vRES_7_D(){      resetbit(&reg.D, 7);}
 80015d0:	2107      	movs	r1, #7
 80015d2:	4801      	ldr	r0, [pc, #4]	; (80015d8 <vRES_7_D+0x8>)
 80015d4:	f001 bb6c 	b.w	8002cb0 <resetbit>
 80015d8:	24001671 	.word	0x24001671

080015dc <vRES_7_E>:
void vRES_7_E(){      resetbit(&reg.E, 7);}
 80015dc:	2107      	movs	r1, #7
 80015de:	4801      	ldr	r0, [pc, #4]	; (80015e4 <vRES_7_E+0x8>)
 80015e0:	f001 bb66 	b.w	8002cb0 <resetbit>
 80015e4:	24001670 	.word	0x24001670

080015e8 <vRES_7_H>:
void vRES_7_H(){      resetbit(&reg.H, 7);}
 80015e8:	2107      	movs	r1, #7
 80015ea:	4801      	ldr	r0, [pc, #4]	; (80015f0 <vRES_7_H+0x8>)
 80015ec:	f001 bb60 	b.w	8002cb0 <resetbit>
 80015f0:	24001673 	.word	0x24001673

080015f4 <vRES_7_L>:
void vRES_7_L(){      resetbit(&reg.L, 7);}
 80015f4:	2107      	movs	r1, #7
 80015f6:	4801      	ldr	r0, [pc, #4]	; (80015fc <vRES_7_L+0x8>)
 80015f8:	f001 bb5a 	b.w	8002cb0 <resetbit>
 80015fc:	24001672 	.word	0x24001672

08001600 <vRES_7_A>:
void vRES_7_A(){      resetbit(&reg.A, 7);}
 8001600:	2107      	movs	r1, #7
 8001602:	4801      	ldr	r0, [pc, #4]	; (8001608 <vRES_7_A+0x8>)
 8001604:	f001 bb54 	b.w	8002cb0 <resetbit>
 8001608:	2400166d 	.word	0x2400166d

0800160c <vJR_C_r8>:
void vJR_C_r8(){      customDuration = vGBFunctionJR_C(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 800160c:	b538      	push	{r3, r4, r5, lr}
 800160e:	4d08      	ldr	r5, [pc, #32]	; (8001630 <vJR_C_r8+0x24>)
 8001610:	462c      	mov	r4, r5
 8001612:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 8001616:	3801      	subs	r0, #1
 8001618:	b280      	uxth	r0, r0
 800161a:	f002 f84d 	bl	80036b8 <ucGBMemoryRead>
 800161e:	4629      	mov	r1, r5
 8001620:	4602      	mov	r2, r0
 8001622:	4620      	mov	r0, r4
 8001624:	f001 fca4 	bl	8002f70 <vGBFunctionJR_C>
 8001628:	4b02      	ldr	r3, [pc, #8]	; (8001634 <vJR_C_r8+0x28>)
 800162a:	7018      	strb	r0, [r3, #0]
 800162c:	bd38      	pop	{r3, r4, r5, pc}
 800162e:	bf00      	nop
 8001630:	2400166c 	.word	0x2400166c
 8001634:	240010a0 	.word	0x240010a0

08001638 <vADD_A_B>:
void vADD_A_B(){      vGBFunctionADD(&reg.A, &reg.F, reg.B);}
 8001638:	4902      	ldr	r1, [pc, #8]	; (8001644 <vADD_A_B+0xc>)
 800163a:	78ca      	ldrb	r2, [r1, #3]
 800163c:	1c48      	adds	r0, r1, #1
 800163e:	f001 bca3 	b.w	8002f88 <vGBFunctionADD>
 8001642:	bf00      	nop
 8001644:	2400166c 	.word	0x2400166c

08001648 <vADD_A_C>:
void vADD_A_C(){      vGBFunctionADD(&reg.A, &reg.F, reg.C);}
 8001648:	4902      	ldr	r1, [pc, #8]	; (8001654 <vADD_A_C+0xc>)
 800164a:	788a      	ldrb	r2, [r1, #2]
 800164c:	1c48      	adds	r0, r1, #1
 800164e:	f001 bc9b 	b.w	8002f88 <vGBFunctionADD>
 8001652:	bf00      	nop
 8001654:	2400166c 	.word	0x2400166c

08001658 <vADD_A_D>:
void vADD_A_D(){      vGBFunctionADD(&reg.A, &reg.F, reg.D);}
 8001658:	4902      	ldr	r1, [pc, #8]	; (8001664 <vADD_A_D+0xc>)
 800165a:	794a      	ldrb	r2, [r1, #5]
 800165c:	1c48      	adds	r0, r1, #1
 800165e:	f001 bc93 	b.w	8002f88 <vGBFunctionADD>
 8001662:	bf00      	nop
 8001664:	2400166c 	.word	0x2400166c

08001668 <vADD_A_E>:
void vADD_A_E(){      vGBFunctionADD(&reg.A, &reg.F, reg.E);}
 8001668:	4902      	ldr	r1, [pc, #8]	; (8001674 <vADD_A_E+0xc>)
 800166a:	790a      	ldrb	r2, [r1, #4]
 800166c:	1c48      	adds	r0, r1, #1
 800166e:	f001 bc8b 	b.w	8002f88 <vGBFunctionADD>
 8001672:	bf00      	nop
 8001674:	2400166c 	.word	0x2400166c

08001678 <vADD_A_H>:
void vADD_A_H(){      vGBFunctionADD(&reg.A, &reg.F, reg.H);}
 8001678:	4902      	ldr	r1, [pc, #8]	; (8001684 <vADD_A_H+0xc>)
 800167a:	79ca      	ldrb	r2, [r1, #7]
 800167c:	1c48      	adds	r0, r1, #1
 800167e:	f001 bc83 	b.w	8002f88 <vGBFunctionADD>
 8001682:	bf00      	nop
 8001684:	2400166c 	.word	0x2400166c

08001688 <vADD_A_L>:
void vADD_A_L(){      vGBFunctionADD(&reg.A, &reg.F, reg.L);}
 8001688:	4902      	ldr	r1, [pc, #8]	; (8001694 <vADD_A_L+0xc>)
 800168a:	798a      	ldrb	r2, [r1, #6]
 800168c:	1c48      	adds	r0, r1, #1
 800168e:	f001 bc7b 	b.w	8002f88 <vGBFunctionADD>
 8001692:	bf00      	nop
 8001694:	2400166c 	.word	0x2400166c

08001698 <vADD_A_HL>:
void vADD_A_HL(){     vGBFunctionADD(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 8001698:	b510      	push	{r4, lr}
 800169a:	4c05      	ldr	r4, [pc, #20]	; (80016b0 <vADD_A_HL+0x18>)
 800169c:	88e0      	ldrh	r0, [r4, #6]
 800169e:	f002 f80b 	bl	80036b8 <ucGBMemoryRead>
 80016a2:	4621      	mov	r1, r4
 80016a4:	4602      	mov	r2, r0
 80016a6:	1c60      	adds	r0, r4, #1
 80016a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016ac:	f001 bc6c 	b.w	8002f88 <vGBFunctionADD>
 80016b0:	2400166c 	.word	0x2400166c

080016b4 <vADD_A_A>:
void vADD_A_A(){      vGBFunctionADD(&reg.A, &reg.F, reg.A);}
 80016b4:	4802      	ldr	r0, [pc, #8]	; (80016c0 <vADD_A_A+0xc>)
 80016b6:	4601      	mov	r1, r0
 80016b8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80016bc:	f001 bc64 	b.w	8002f88 <vGBFunctionADD>
 80016c0:	2400166c 	.word	0x2400166c

080016c4 <vADD_A_d8>:
void vADD_A_d8(){     vGBFunctionADD(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 80016c4:	b510      	push	{r4, lr}
 80016c6:	4c06      	ldr	r4, [pc, #24]	; (80016e0 <vADD_A_d8+0x1c>)
 80016c8:	8960      	ldrh	r0, [r4, #10]
 80016ca:	3801      	subs	r0, #1
 80016cc:	b280      	uxth	r0, r0
 80016ce:	f001 fff3 	bl	80036b8 <ucGBMemoryRead>
 80016d2:	4621      	mov	r1, r4
 80016d4:	4602      	mov	r2, r0
 80016d6:	1c60      	adds	r0, r4, #1
 80016d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016dc:	f001 bc54 	b.w	8002f88 <vGBFunctionADD>
 80016e0:	2400166c 	.word	0x2400166c

080016e4 <vADC_A_B>:
void vADC_A_B(){      vGBFunctionADC(&reg.A, &reg.F, reg.B);}
 80016e4:	4902      	ldr	r1, [pc, #8]	; (80016f0 <vADC_A_B+0xc>)
 80016e6:	78ca      	ldrb	r2, [r1, #3]
 80016e8:	1c48      	adds	r0, r1, #1
 80016ea:	f001 bc7b 	b.w	8002fe4 <vGBFunctionADC>
 80016ee:	bf00      	nop
 80016f0:	2400166c 	.word	0x2400166c

080016f4 <vADC_A_C>:
void vADC_A_C(){      vGBFunctionADC(&reg.A, &reg.F, reg.C);}
 80016f4:	4902      	ldr	r1, [pc, #8]	; (8001700 <vADC_A_C+0xc>)
 80016f6:	788a      	ldrb	r2, [r1, #2]
 80016f8:	1c48      	adds	r0, r1, #1
 80016fa:	f001 bc73 	b.w	8002fe4 <vGBFunctionADC>
 80016fe:	bf00      	nop
 8001700:	2400166c 	.word	0x2400166c

08001704 <vADC_A_D>:
void vADC_A_D(){      vGBFunctionADC(&reg.A, &reg.F, reg.D);}
 8001704:	4902      	ldr	r1, [pc, #8]	; (8001710 <vADC_A_D+0xc>)
 8001706:	794a      	ldrb	r2, [r1, #5]
 8001708:	1c48      	adds	r0, r1, #1
 800170a:	f001 bc6b 	b.w	8002fe4 <vGBFunctionADC>
 800170e:	bf00      	nop
 8001710:	2400166c 	.word	0x2400166c

08001714 <vADC_A_E>:
void vADC_A_E(){      vGBFunctionADC(&reg.A, &reg.F, reg.E);}
 8001714:	4902      	ldr	r1, [pc, #8]	; (8001720 <vADC_A_E+0xc>)
 8001716:	790a      	ldrb	r2, [r1, #4]
 8001718:	1c48      	adds	r0, r1, #1
 800171a:	f001 bc63 	b.w	8002fe4 <vGBFunctionADC>
 800171e:	bf00      	nop
 8001720:	2400166c 	.word	0x2400166c

08001724 <vADC_A_H>:
void vADC_A_H(){      vGBFunctionADC(&reg.A, &reg.F, reg.H);}
 8001724:	4902      	ldr	r1, [pc, #8]	; (8001730 <vADC_A_H+0xc>)
 8001726:	79ca      	ldrb	r2, [r1, #7]
 8001728:	1c48      	adds	r0, r1, #1
 800172a:	f001 bc5b 	b.w	8002fe4 <vGBFunctionADC>
 800172e:	bf00      	nop
 8001730:	2400166c 	.word	0x2400166c

08001734 <vADC_A_L>:
void vADC_A_L(){      vGBFunctionADC(&reg.A, &reg.F, reg.L);}
 8001734:	4902      	ldr	r1, [pc, #8]	; (8001740 <vADC_A_L+0xc>)
 8001736:	798a      	ldrb	r2, [r1, #6]
 8001738:	1c48      	adds	r0, r1, #1
 800173a:	f001 bc53 	b.w	8002fe4 <vGBFunctionADC>
 800173e:	bf00      	nop
 8001740:	2400166c 	.word	0x2400166c

08001744 <vADC_A_HL>:
void vADC_A_HL(){     vGBFunctionADC(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 8001744:	b510      	push	{r4, lr}
 8001746:	4c05      	ldr	r4, [pc, #20]	; (800175c <vADC_A_HL+0x18>)
 8001748:	88e0      	ldrh	r0, [r4, #6]
 800174a:	f001 ffb5 	bl	80036b8 <ucGBMemoryRead>
 800174e:	4621      	mov	r1, r4
 8001750:	4602      	mov	r2, r0
 8001752:	1c60      	adds	r0, r4, #1
 8001754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001758:	f001 bc44 	b.w	8002fe4 <vGBFunctionADC>
 800175c:	2400166c 	.word	0x2400166c

08001760 <vADC_A_A>:
void vADC_A_A(){      vGBFunctionADC(&reg.A, &reg.F, reg.A);}
 8001760:	4802      	ldr	r0, [pc, #8]	; (800176c <vADC_A_A+0xc>)
 8001762:	4601      	mov	r1, r0
 8001764:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8001768:	f001 bc3c 	b.w	8002fe4 <vGBFunctionADC>
 800176c:	2400166c 	.word	0x2400166c

08001770 <vADC_A_d8>:
void vADC_A_d8(){     vGBFunctionADC(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001770:	b510      	push	{r4, lr}
 8001772:	4c06      	ldr	r4, [pc, #24]	; (800178c <vADC_A_d8+0x1c>)
 8001774:	8960      	ldrh	r0, [r4, #10]
 8001776:	3801      	subs	r0, #1
 8001778:	b280      	uxth	r0, r0
 800177a:	f001 ff9d 	bl	80036b8 <ucGBMemoryRead>
 800177e:	4621      	mov	r1, r4
 8001780:	4602      	mov	r2, r0
 8001782:	1c60      	adds	r0, r4, #1
 8001784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001788:	f001 bc2c 	b.w	8002fe4 <vGBFunctionADC>
 800178c:	2400166c 	.word	0x2400166c

08001790 <vSUB_B>:
void vSUB_B(){        vGBFunctionSUB(&reg.A, &reg.F, reg.B);}
 8001790:	4902      	ldr	r1, [pc, #8]	; (800179c <vSUB_B+0xc>)
 8001792:	78ca      	ldrb	r2, [r1, #3]
 8001794:	1c48      	adds	r0, r1, #1
 8001796:	f001 bc57 	b.w	8003048 <vGBFunctionSUB>
 800179a:	bf00      	nop
 800179c:	2400166c 	.word	0x2400166c

080017a0 <vSUB_C>:
void vSUB_C(){        vGBFunctionSUB(&reg.A, &reg.F, reg.C);}
 80017a0:	4902      	ldr	r1, [pc, #8]	; (80017ac <vSUB_C+0xc>)
 80017a2:	788a      	ldrb	r2, [r1, #2]
 80017a4:	1c48      	adds	r0, r1, #1
 80017a6:	f001 bc4f 	b.w	8003048 <vGBFunctionSUB>
 80017aa:	bf00      	nop
 80017ac:	2400166c 	.word	0x2400166c

080017b0 <vSUB_D>:
void vSUB_D(){        vGBFunctionSUB(&reg.A, &reg.F, reg.D);}
 80017b0:	4902      	ldr	r1, [pc, #8]	; (80017bc <vSUB_D+0xc>)
 80017b2:	794a      	ldrb	r2, [r1, #5]
 80017b4:	1c48      	adds	r0, r1, #1
 80017b6:	f001 bc47 	b.w	8003048 <vGBFunctionSUB>
 80017ba:	bf00      	nop
 80017bc:	2400166c 	.word	0x2400166c

080017c0 <vSUB_E>:
void vSUB_E(){        vGBFunctionSUB(&reg.A, &reg.F, reg.E);}
 80017c0:	4902      	ldr	r1, [pc, #8]	; (80017cc <vSUB_E+0xc>)
 80017c2:	790a      	ldrb	r2, [r1, #4]
 80017c4:	1c48      	adds	r0, r1, #1
 80017c6:	f001 bc3f 	b.w	8003048 <vGBFunctionSUB>
 80017ca:	bf00      	nop
 80017cc:	2400166c 	.word	0x2400166c

080017d0 <vSUB_H>:
void vSUB_H(){        vGBFunctionSUB(&reg.A, &reg.F, reg.H);}
 80017d0:	4902      	ldr	r1, [pc, #8]	; (80017dc <vSUB_H+0xc>)
 80017d2:	79ca      	ldrb	r2, [r1, #7]
 80017d4:	1c48      	adds	r0, r1, #1
 80017d6:	f001 bc37 	b.w	8003048 <vGBFunctionSUB>
 80017da:	bf00      	nop
 80017dc:	2400166c 	.word	0x2400166c

080017e0 <vSUB_L>:
void vSUB_L(){        vGBFunctionSUB(&reg.A, &reg.F, reg.L);}
 80017e0:	4902      	ldr	r1, [pc, #8]	; (80017ec <vSUB_L+0xc>)
 80017e2:	798a      	ldrb	r2, [r1, #6]
 80017e4:	1c48      	adds	r0, r1, #1
 80017e6:	f001 bc2f 	b.w	8003048 <vGBFunctionSUB>
 80017ea:	bf00      	nop
 80017ec:	2400166c 	.word	0x2400166c

080017f0 <vSUB_HL>:
void vSUB_HL(){       vGBFunctionSUB(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 80017f0:	b510      	push	{r4, lr}
 80017f2:	4c05      	ldr	r4, [pc, #20]	; (8001808 <vSUB_HL+0x18>)
 80017f4:	88e0      	ldrh	r0, [r4, #6]
 80017f6:	f001 ff5f 	bl	80036b8 <ucGBMemoryRead>
 80017fa:	4621      	mov	r1, r4
 80017fc:	4602      	mov	r2, r0
 80017fe:	1c60      	adds	r0, r4, #1
 8001800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001804:	f001 bc20 	b.w	8003048 <vGBFunctionSUB>
 8001808:	2400166c 	.word	0x2400166c

0800180c <vSUB_A>:
void vSUB_A(){        vGBFunctionSUB(&reg.A, &reg.F, reg.A);}
 800180c:	4802      	ldr	r0, [pc, #8]	; (8001818 <vSUB_A+0xc>)
 800180e:	4601      	mov	r1, r0
 8001810:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8001814:	f001 bc18 	b.w	8003048 <vGBFunctionSUB>
 8001818:	2400166c 	.word	0x2400166c

0800181c <vSUB_d8>:
void vSUB_d8(){       vGBFunctionSUB(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 800181c:	b510      	push	{r4, lr}
 800181e:	4c06      	ldr	r4, [pc, #24]	; (8001838 <vSUB_d8+0x1c>)
 8001820:	8960      	ldrh	r0, [r4, #10]
 8001822:	3801      	subs	r0, #1
 8001824:	b280      	uxth	r0, r0
 8001826:	f001 ff47 	bl	80036b8 <ucGBMemoryRead>
 800182a:	4621      	mov	r1, r4
 800182c:	4602      	mov	r2, r0
 800182e:	1c60      	adds	r0, r4, #1
 8001830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001834:	f001 bc08 	b.w	8003048 <vGBFunctionSUB>
 8001838:	2400166c 	.word	0x2400166c

0800183c <vSBC_A_B>:
void vSBC_A_B(){      vGBFunctionSBC(&reg.A, &reg.F, reg.B);}
 800183c:	4902      	ldr	r1, [pc, #8]	; (8001848 <vSBC_A_B+0xc>)
 800183e:	78ca      	ldrb	r2, [r1, #3]
 8001840:	1c48      	adds	r0, r1, #1
 8001842:	f001 bc37 	b.w	80030b4 <vGBFunctionSBC>
 8001846:	bf00      	nop
 8001848:	2400166c 	.word	0x2400166c

0800184c <vSBC_A_C>:
void vSBC_A_C(){      vGBFunctionSBC(&reg.A, &reg.F, reg.C);}
 800184c:	4902      	ldr	r1, [pc, #8]	; (8001858 <vSBC_A_C+0xc>)
 800184e:	788a      	ldrb	r2, [r1, #2]
 8001850:	1c48      	adds	r0, r1, #1
 8001852:	f001 bc2f 	b.w	80030b4 <vGBFunctionSBC>
 8001856:	bf00      	nop
 8001858:	2400166c 	.word	0x2400166c

0800185c <vSBC_A_D>:
void vSBC_A_D(){      vGBFunctionSBC(&reg.A, &reg.F, reg.D);}
 800185c:	4902      	ldr	r1, [pc, #8]	; (8001868 <vSBC_A_D+0xc>)
 800185e:	794a      	ldrb	r2, [r1, #5]
 8001860:	1c48      	adds	r0, r1, #1
 8001862:	f001 bc27 	b.w	80030b4 <vGBFunctionSBC>
 8001866:	bf00      	nop
 8001868:	2400166c 	.word	0x2400166c

0800186c <vSBC_A_E>:
void vSBC_A_E(){      vGBFunctionSBC(&reg.A, &reg.F, reg.E);}
 800186c:	4902      	ldr	r1, [pc, #8]	; (8001878 <vSBC_A_E+0xc>)
 800186e:	790a      	ldrb	r2, [r1, #4]
 8001870:	1c48      	adds	r0, r1, #1
 8001872:	f001 bc1f 	b.w	80030b4 <vGBFunctionSBC>
 8001876:	bf00      	nop
 8001878:	2400166c 	.word	0x2400166c

0800187c <vSBC_A_H>:
void vSBC_A_H(){      vGBFunctionSBC(&reg.A, &reg.F, reg.H);}
 800187c:	4902      	ldr	r1, [pc, #8]	; (8001888 <vSBC_A_H+0xc>)
 800187e:	79ca      	ldrb	r2, [r1, #7]
 8001880:	1c48      	adds	r0, r1, #1
 8001882:	f001 bc17 	b.w	80030b4 <vGBFunctionSBC>
 8001886:	bf00      	nop
 8001888:	2400166c 	.word	0x2400166c

0800188c <vSBC_A_L>:
void vSBC_A_L(){      vGBFunctionSBC(&reg.A, &reg.F, reg.L);}
 800188c:	4902      	ldr	r1, [pc, #8]	; (8001898 <vSBC_A_L+0xc>)
 800188e:	798a      	ldrb	r2, [r1, #6]
 8001890:	1c48      	adds	r0, r1, #1
 8001892:	f001 bc0f 	b.w	80030b4 <vGBFunctionSBC>
 8001896:	bf00      	nop
 8001898:	2400166c 	.word	0x2400166c

0800189c <vSBC_A_HL>:
void vSBC_A_HL(){     vGBFunctionSBC(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 800189c:	b510      	push	{r4, lr}
 800189e:	4c05      	ldr	r4, [pc, #20]	; (80018b4 <vSBC_A_HL+0x18>)
 80018a0:	88e0      	ldrh	r0, [r4, #6]
 80018a2:	f001 ff09 	bl	80036b8 <ucGBMemoryRead>
 80018a6:	4621      	mov	r1, r4
 80018a8:	4602      	mov	r2, r0
 80018aa:	1c60      	adds	r0, r4, #1
 80018ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018b0:	f001 bc00 	b.w	80030b4 <vGBFunctionSBC>
 80018b4:	2400166c 	.word	0x2400166c

080018b8 <vSBC_A_A>:
void vSBC_A_A(){      vGBFunctionSBC(&reg.A, &reg.F, reg.A);}
 80018b8:	4802      	ldr	r0, [pc, #8]	; (80018c4 <vSBC_A_A+0xc>)
 80018ba:	4601      	mov	r1, r0
 80018bc:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80018c0:	f001 bbf8 	b.w	80030b4 <vGBFunctionSBC>
 80018c4:	2400166c 	.word	0x2400166c

080018c8 <vSBC_A_d8>:
void vSBC_A_d8(){     vGBFunctionSBC(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 80018c8:	b510      	push	{r4, lr}
 80018ca:	4c06      	ldr	r4, [pc, #24]	; (80018e4 <vSBC_A_d8+0x1c>)
 80018cc:	8960      	ldrh	r0, [r4, #10]
 80018ce:	3801      	subs	r0, #1
 80018d0:	b280      	uxth	r0, r0
 80018d2:	f001 fef1 	bl	80036b8 <ucGBMemoryRead>
 80018d6:	4621      	mov	r1, r4
 80018d8:	4602      	mov	r2, r0
 80018da:	1c60      	adds	r0, r4, #1
 80018dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018e0:	f001 bbe8 	b.w	80030b4 <vGBFunctionSBC>
 80018e4:	2400166c 	.word	0x2400166c

080018e8 <vCP_B>:
void vCP_B(){         vGBFunctionCP(reg.A, &reg.F, reg.B);}
 80018e8:	4902      	ldr	r1, [pc, #8]	; (80018f4 <vCP_B+0xc>)
 80018ea:	78ca      	ldrb	r2, [r1, #3]
 80018ec:	7848      	ldrb	r0, [r1, #1]
 80018ee:	f001 bc19 	b.w	8003124 <vGBFunctionCP>
 80018f2:	bf00      	nop
 80018f4:	2400166c 	.word	0x2400166c

080018f8 <vCP_C>:
void vCP_C(){         vGBFunctionCP(reg.A, &reg.F, reg.C);}
 80018f8:	4902      	ldr	r1, [pc, #8]	; (8001904 <vCP_C+0xc>)
 80018fa:	788a      	ldrb	r2, [r1, #2]
 80018fc:	7848      	ldrb	r0, [r1, #1]
 80018fe:	f001 bc11 	b.w	8003124 <vGBFunctionCP>
 8001902:	bf00      	nop
 8001904:	2400166c 	.word	0x2400166c

08001908 <vCP_D>:
void vCP_D(){         vGBFunctionCP(reg.A, &reg.F, reg.D);}
 8001908:	4902      	ldr	r1, [pc, #8]	; (8001914 <vCP_D+0xc>)
 800190a:	794a      	ldrb	r2, [r1, #5]
 800190c:	7848      	ldrb	r0, [r1, #1]
 800190e:	f001 bc09 	b.w	8003124 <vGBFunctionCP>
 8001912:	bf00      	nop
 8001914:	2400166c 	.word	0x2400166c

08001918 <vCP_E>:
void vCP_E(){         vGBFunctionCP(reg.A, &reg.F, reg.E);}
 8001918:	4902      	ldr	r1, [pc, #8]	; (8001924 <vCP_E+0xc>)
 800191a:	790a      	ldrb	r2, [r1, #4]
 800191c:	7848      	ldrb	r0, [r1, #1]
 800191e:	f001 bc01 	b.w	8003124 <vGBFunctionCP>
 8001922:	bf00      	nop
 8001924:	2400166c 	.word	0x2400166c

08001928 <vCP_H>:
void vCP_H(){         vGBFunctionCP(reg.A, &reg.F, reg.H);}
 8001928:	4902      	ldr	r1, [pc, #8]	; (8001934 <vCP_H+0xc>)
 800192a:	79ca      	ldrb	r2, [r1, #7]
 800192c:	7848      	ldrb	r0, [r1, #1]
 800192e:	f001 bbf9 	b.w	8003124 <vGBFunctionCP>
 8001932:	bf00      	nop
 8001934:	2400166c 	.word	0x2400166c

08001938 <vCP_L>:
void vCP_L(){         vGBFunctionCP(reg.A, &reg.F, reg.L);}
 8001938:	4902      	ldr	r1, [pc, #8]	; (8001944 <vCP_L+0xc>)
 800193a:	798a      	ldrb	r2, [r1, #6]
 800193c:	7848      	ldrb	r0, [r1, #1]
 800193e:	f001 bbf1 	b.w	8003124 <vGBFunctionCP>
 8001942:	bf00      	nop
 8001944:	2400166c 	.word	0x2400166c

08001948 <vCP_HL>:
void vCP_HL(){        vGBFunctionCP(reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 8001948:	b538      	push	{r3, r4, r5, lr}
 800194a:	4c06      	ldr	r4, [pc, #24]	; (8001964 <vCP_HL+0x1c>)
 800194c:	7865      	ldrb	r5, [r4, #1]
 800194e:	88e0      	ldrh	r0, [r4, #6]
 8001950:	f001 feb2 	bl	80036b8 <ucGBMemoryRead>
 8001954:	4621      	mov	r1, r4
 8001956:	4602      	mov	r2, r0
 8001958:	4628      	mov	r0, r5
 800195a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800195e:	f001 bbe1 	b.w	8003124 <vGBFunctionCP>
 8001962:	bf00      	nop
 8001964:	2400166c 	.word	0x2400166c

08001968 <vCP_A>:
void vCP_A(){         vGBFunctionCP(reg.A, &reg.F, reg.A);}
 8001968:	4902      	ldr	r1, [pc, #8]	; (8001974 <vCP_A+0xc>)
 800196a:	784a      	ldrb	r2, [r1, #1]
 800196c:	4610      	mov	r0, r2
 800196e:	f001 bbd9 	b.w	8003124 <vGBFunctionCP>
 8001972:	bf00      	nop
 8001974:	2400166c 	.word	0x2400166c

08001978 <vCP_d8>:
void vCP_d8(){        vGBFunctionCP(reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001978:	b538      	push	{r3, r4, r5, lr}
 800197a:	4c07      	ldr	r4, [pc, #28]	; (8001998 <vCP_d8+0x20>)
 800197c:	8960      	ldrh	r0, [r4, #10]
 800197e:	7865      	ldrb	r5, [r4, #1]
 8001980:	3801      	subs	r0, #1
 8001982:	b280      	uxth	r0, r0
 8001984:	f001 fe98 	bl	80036b8 <ucGBMemoryRead>
 8001988:	4621      	mov	r1, r4
 800198a:	4602      	mov	r2, r0
 800198c:	4628      	mov	r0, r5
 800198e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001992:	f001 bbc7 	b.w	8003124 <vGBFunctionCP>
 8001996:	bf00      	nop
 8001998:	2400166c 	.word	0x2400166c

0800199c <vRET>:
void vRET(){          vGBFunctionRET(&reg.SP, &reg.PC);}
 800199c:	4901      	ldr	r1, [pc, #4]	; (80019a4 <vRET+0x8>)
 800199e:	1e88      	subs	r0, r1, #2
 80019a0:	f001 bbde 	b.w	8003160 <vGBFunctionRET>
 80019a4:	24001676 	.word	0x24001676

080019a8 <vRETI>:
void vRETI(){         ucInterruptMasterEnable = 1; vGBFunctionRET(&reg.SP, &reg.PC);}
 80019a8:	4903      	ldr	r1, [pc, #12]	; (80019b8 <vRETI+0x10>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	4b03      	ldr	r3, [pc, #12]	; (80019bc <vRETI+0x14>)
 80019ae:	1e88      	subs	r0, r1, #2
 80019b0:	701a      	strb	r2, [r3, #0]
 80019b2:	f001 bbd5 	b.w	8003160 <vGBFunctionRET>
 80019b6:	bf00      	nop
 80019b8:	24001676 	.word	0x24001676
 80019bc:	240010ab 	.word	0x240010ab

080019c0 <vPOP_BC>:
void vPOP_BC(){       vGBFunctionPOP(&reg.SP, &reg.BC);}
 80019c0:	4901      	ldr	r1, [pc, #4]	; (80019c8 <vPOP_BC+0x8>)
 80019c2:	1d88      	adds	r0, r1, #6
 80019c4:	f001 bbe0 	b.w	8003188 <vGBFunctionPOP>
 80019c8:	2400166e 	.word	0x2400166e

080019cc <vPOP_DE>:
void vPOP_DE(){       vGBFunctionPOP(&reg.SP, &reg.DE);}
 80019cc:	4901      	ldr	r1, [pc, #4]	; (80019d4 <vPOP_DE+0x8>)
 80019ce:	1d08      	adds	r0, r1, #4
 80019d0:	f001 bbda 	b.w	8003188 <vGBFunctionPOP>
 80019d4:	24001670 	.word	0x24001670

080019d8 <vPOP_HL>:
void vPOP_HL(){       vGBFunctionPOP(&reg.SP, &reg.HL);}
 80019d8:	4901      	ldr	r1, [pc, #4]	; (80019e0 <vPOP_HL+0x8>)
 80019da:	1c88      	adds	r0, r1, #2
 80019dc:	f001 bbd4 	b.w	8003188 <vGBFunctionPOP>
 80019e0:	24001672 	.word	0x24001672

080019e4 <vPOP_AF>:
void vPOP_AF(){       vGBFunctionPOP(&reg.SP, &reg.AF); reg.AF &= 0xFFF0;}
 80019e4:	b510      	push	{r4, lr}
 80019e6:	4c05      	ldr	r4, [pc, #20]	; (80019fc <vPOP_AF+0x18>)
 80019e8:	4621      	mov	r1, r4
 80019ea:	f104 0008 	add.w	r0, r4, #8
 80019ee:	f001 fbcb 	bl	8003188 <vGBFunctionPOP>
 80019f2:	8823      	ldrh	r3, [r4, #0]
 80019f4:	f023 030f 	bic.w	r3, r3, #15
 80019f8:	8023      	strh	r3, [r4, #0]
 80019fa:	bd10      	pop	{r4, pc}
 80019fc:	2400166c 	.word	0x2400166c

08001a00 <vJP_NZ_a16>:
void vJP_NZ_a16(){    customDuration = vGBFunctionJP_NZ_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001a00:	b570      	push	{r4, r5, r6, lr}
 8001a02:	4d0d      	ldr	r5, [pc, #52]	; (8001a38 <vJP_NZ_a16+0x38>)
 8001a04:	8968      	ldrh	r0, [r5, #10]
 8001a06:	462c      	mov	r4, r5
 8001a08:	3802      	subs	r0, #2
 8001a0a:	b280      	uxth	r0, r0
 8001a0c:	f001 fe54 	bl	80036b8 <ucGBMemoryRead>
 8001a10:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001a14:	4606      	mov	r6, r0
 8001a16:	1e58      	subs	r0, r3, #1
 8001a18:	b280      	uxth	r0, r0
 8001a1a:	f001 fe4d 	bl	80036b8 <ucGBMemoryRead>
 8001a1e:	4601      	mov	r1, r0
 8001a20:	4630      	mov	r0, r6
 8001a22:	f001 f939 	bl	8002c98 <concat_16bit_bigEndian>
 8001a26:	4629      	mov	r1, r5
 8001a28:	4602      	mov	r2, r0
 8001a2a:	4620      	mov	r0, r4
 8001a2c:	f001 fbae 	bl	800318c <vGBFunctionJP_NZ_a16>
 8001a30:	4b02      	ldr	r3, [pc, #8]	; (8001a3c <vJP_NZ_a16+0x3c>)
 8001a32:	7018      	strb	r0, [r3, #0]
 8001a34:	bd70      	pop	{r4, r5, r6, pc}
 8001a36:	bf00      	nop
 8001a38:	2400166c 	.word	0x2400166c
 8001a3c:	240010a0 	.word	0x240010a0

08001a40 <vCALL_NZ_a16>:
void vCALL_NZ_a16(){  customDuration = vGBFunctionCALL_NZ_a16(&reg.PC, &reg.F, &reg.SP);}
 8001a40:	4a04      	ldr	r2, [pc, #16]	; (8001a54 <vCALL_NZ_a16+0x14>)
 8001a42:	b508      	push	{r3, lr}
 8001a44:	f1a2 0108 	sub.w	r1, r2, #8
 8001a48:	1c90      	adds	r0, r2, #2
 8001a4a:	f001 fbbb 	bl	80031c4 <vGBFunctionCALL_NZ_a16>
 8001a4e:	4b02      	ldr	r3, [pc, #8]	; (8001a58 <vCALL_NZ_a16+0x18>)
 8001a50:	7018      	strb	r0, [r3, #0]
 8001a52:	bd08      	pop	{r3, pc}
 8001a54:	24001674 	.word	0x24001674
 8001a58:	240010a0 	.word	0x240010a0

08001a5c <vPUSH_BC>:
void vPUSH_BC(){      vGBFunctionPUSH(&reg.SP, &reg.BC);}
 8001a5c:	4901      	ldr	r1, [pc, #4]	; (8001a64 <vPUSH_BC+0x8>)
 8001a5e:	1d88      	adds	r0, r1, #6
 8001a60:	f001 bb9c 	b.w	800319c <vGBFunctionPUSH>
 8001a64:	2400166e 	.word	0x2400166e

08001a68 <vRST_00H>:
void vRST_00H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0000;}
 8001a68:	b510      	push	{r4, lr}
 8001a6a:	4c04      	ldr	r4, [pc, #16]	; (8001a7c <vRST_00H+0x14>)
 8001a6c:	4621      	mov	r1, r4
 8001a6e:	1ea0      	subs	r0, r4, #2
 8001a70:	f001 fb94 	bl	800319c <vGBFunctionPUSH>
 8001a74:	3c0a      	subs	r4, #10
 8001a76:	2300      	movs	r3, #0
 8001a78:	8163      	strh	r3, [r4, #10]
 8001a7a:	bd10      	pop	{r4, pc}
 8001a7c:	24001676 	.word	0x24001676

08001a80 <vCALL_a16>:
void vCALL_a16(){     vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8001a80:	490b      	ldr	r1, [pc, #44]	; (8001ab0 <vCALL_a16+0x30>)
 8001a82:	b538      	push	{r3, r4, r5, lr}
 8001a84:	460c      	mov	r4, r1
 8001a86:	1e88      	subs	r0, r1, #2
 8001a88:	f001 fb88 	bl	800319c <vGBFunctionPUSH>
 8001a8c:	f834 090a 	ldrh.w	r0, [r4], #-10
 8001a90:	3802      	subs	r0, #2
 8001a92:	b280      	uxth	r0, r0
 8001a94:	f001 fe10 	bl	80036b8 <ucGBMemoryRead>
 8001a98:	8963      	ldrh	r3, [r4, #10]
 8001a9a:	4605      	mov	r5, r0
 8001a9c:	1e58      	subs	r0, r3, #1
 8001a9e:	b280      	uxth	r0, r0
 8001aa0:	f001 fe0a 	bl	80036b8 <ucGBMemoryRead>
 8001aa4:	4601      	mov	r1, r0
 8001aa6:	4628      	mov	r0, r5
 8001aa8:	f001 f8f6 	bl	8002c98 <concat_16bit_bigEndian>
 8001aac:	8160      	strh	r0, [r4, #10]
 8001aae:	bd38      	pop	{r3, r4, r5, pc}
 8001ab0:	24001676 	.word	0x24001676

08001ab4 <vRST_08H>:
void vRST_08H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0008;}
 8001ab4:	b510      	push	{r4, lr}
 8001ab6:	4c04      	ldr	r4, [pc, #16]	; (8001ac8 <vRST_08H+0x14>)
 8001ab8:	4621      	mov	r1, r4
 8001aba:	1ea0      	subs	r0, r4, #2
 8001abc:	f001 fb6e 	bl	800319c <vGBFunctionPUSH>
 8001ac0:	2308      	movs	r3, #8
 8001ac2:	8023      	strh	r3, [r4, #0]
 8001ac4:	bd10      	pop	{r4, pc}
 8001ac6:	bf00      	nop
 8001ac8:	24001676 	.word	0x24001676

08001acc <vPUSH_DE>:
void vPUSH_DE(){      vGBFunctionPUSH(&reg.SP, &reg.DE);}
 8001acc:	4901      	ldr	r1, [pc, #4]	; (8001ad4 <vPUSH_DE+0x8>)
 8001ace:	1d08      	adds	r0, r1, #4
 8001ad0:	f001 bb64 	b.w	800319c <vGBFunctionPUSH>
 8001ad4:	24001670 	.word	0x24001670

08001ad8 <vRST_10H>:
void vRST_10H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0010;}
 8001ad8:	b510      	push	{r4, lr}
 8001ada:	4c04      	ldr	r4, [pc, #16]	; (8001aec <vRST_10H+0x14>)
 8001adc:	4621      	mov	r1, r4
 8001ade:	1ea0      	subs	r0, r4, #2
 8001ae0:	f001 fb5c 	bl	800319c <vGBFunctionPUSH>
 8001ae4:	2310      	movs	r3, #16
 8001ae6:	8023      	strh	r3, [r4, #0]
 8001ae8:	bd10      	pop	{r4, pc}
 8001aea:	bf00      	nop
 8001aec:	24001676 	.word	0x24001676

08001af0 <vRST_18H>:
void vRST_18H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0018;}
 8001af0:	b510      	push	{r4, lr}
 8001af2:	4c04      	ldr	r4, [pc, #16]	; (8001b04 <vRST_18H+0x14>)
 8001af4:	4621      	mov	r1, r4
 8001af6:	1ea0      	subs	r0, r4, #2
 8001af8:	f001 fb50 	bl	800319c <vGBFunctionPUSH>
 8001afc:	2318      	movs	r3, #24
 8001afe:	8023      	strh	r3, [r4, #0]
 8001b00:	bd10      	pop	{r4, pc}
 8001b02:	bf00      	nop
 8001b04:	24001676 	.word	0x24001676

08001b08 <vPUSH_HL>:
void vPUSH_HL(){      vGBFunctionPUSH(&reg.SP, &reg.HL);}
 8001b08:	4901      	ldr	r1, [pc, #4]	; (8001b10 <vPUSH_HL+0x8>)
 8001b0a:	1c88      	adds	r0, r1, #2
 8001b0c:	f001 bb46 	b.w	800319c <vGBFunctionPUSH>
 8001b10:	24001672 	.word	0x24001672

08001b14 <vRST20H>:
void vRST20H(){       vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0020;}
 8001b14:	b510      	push	{r4, lr}
 8001b16:	4c04      	ldr	r4, [pc, #16]	; (8001b28 <vRST20H+0x14>)
 8001b18:	4621      	mov	r1, r4
 8001b1a:	1ea0      	subs	r0, r4, #2
 8001b1c:	f001 fb3e 	bl	800319c <vGBFunctionPUSH>
 8001b20:	2320      	movs	r3, #32
 8001b22:	8023      	strh	r3, [r4, #0]
 8001b24:	bd10      	pop	{r4, pc}
 8001b26:	bf00      	nop
 8001b28:	24001676 	.word	0x24001676

08001b2c <vRST_28H>:
void vRST_28H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0028;}
 8001b2c:	b510      	push	{r4, lr}
 8001b2e:	4c04      	ldr	r4, [pc, #16]	; (8001b40 <vRST_28H+0x14>)
 8001b30:	4621      	mov	r1, r4
 8001b32:	1ea0      	subs	r0, r4, #2
 8001b34:	f001 fb32 	bl	800319c <vGBFunctionPUSH>
 8001b38:	2328      	movs	r3, #40	; 0x28
 8001b3a:	8023      	strh	r3, [r4, #0]
 8001b3c:	bd10      	pop	{r4, pc}
 8001b3e:	bf00      	nop
 8001b40:	24001676 	.word	0x24001676

08001b44 <vPUSH_AF>:
void vPUSH_AF(){      vGBFunctionPUSH(&reg.SP, &reg.AF);}
 8001b44:	4902      	ldr	r1, [pc, #8]	; (8001b50 <vPUSH_AF+0xc>)
 8001b46:	f101 0008 	add.w	r0, r1, #8
 8001b4a:	f001 bb27 	b.w	800319c <vGBFunctionPUSH>
 8001b4e:	bf00      	nop
 8001b50:	2400166c 	.word	0x2400166c

08001b54 <vRST_30H>:
void vRST_30H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0030;}
 8001b54:	b510      	push	{r4, lr}
 8001b56:	4c04      	ldr	r4, [pc, #16]	; (8001b68 <vRST_30H+0x14>)
 8001b58:	4621      	mov	r1, r4
 8001b5a:	1ea0      	subs	r0, r4, #2
 8001b5c:	f001 fb1e 	bl	800319c <vGBFunctionPUSH>
 8001b60:	2330      	movs	r3, #48	; 0x30
 8001b62:	8023      	strh	r3, [r4, #0]
 8001b64:	bd10      	pop	{r4, pc}
 8001b66:	bf00      	nop
 8001b68:	24001676 	.word	0x24001676

08001b6c <vRST_38H>:
void vRST_38H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0038;}
 8001b6c:	b510      	push	{r4, lr}
 8001b6e:	4c04      	ldr	r4, [pc, #16]	; (8001b80 <vRST_38H+0x14>)
 8001b70:	4621      	mov	r1, r4
 8001b72:	1ea0      	subs	r0, r4, #2
 8001b74:	f001 fb12 	bl	800319c <vGBFunctionPUSH>
 8001b78:	2338      	movs	r3, #56	; 0x38
 8001b7a:	8023      	strh	r3, [r4, #0]
 8001b7c:	bd10      	pop	{r4, pc}
 8001b7e:	bf00      	nop
 8001b80:	24001676 	.word	0x24001676

08001b84 <vJP_Z_a16>:
void vJP_Z_a16(){     customDuration = vGBFunctionJP_Z_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001b84:	b570      	push	{r4, r5, r6, lr}
 8001b86:	4d0d      	ldr	r5, [pc, #52]	; (8001bbc <vJP_Z_a16+0x38>)
 8001b88:	8968      	ldrh	r0, [r5, #10]
 8001b8a:	462c      	mov	r4, r5
 8001b8c:	3802      	subs	r0, #2
 8001b8e:	b280      	uxth	r0, r0
 8001b90:	f001 fd92 	bl	80036b8 <ucGBMemoryRead>
 8001b94:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001b98:	4606      	mov	r6, r0
 8001b9a:	1e58      	subs	r0, r3, #1
 8001b9c:	b280      	uxth	r0, r0
 8001b9e:	f001 fd8b 	bl	80036b8 <ucGBMemoryRead>
 8001ba2:	4601      	mov	r1, r0
 8001ba4:	4630      	mov	r0, r6
 8001ba6:	f001 f877 	bl	8002c98 <concat_16bit_bigEndian>
 8001baa:	4629      	mov	r1, r5
 8001bac:	4602      	mov	r2, r0
 8001bae:	4620      	mov	r0, r4
 8001bb0:	f001 fb24 	bl	80031fc <vGBFunctionJP_Z_a16>
 8001bb4:	4b02      	ldr	r3, [pc, #8]	; (8001bc0 <vJP_Z_a16+0x3c>)
 8001bb6:	7018      	strb	r0, [r3, #0]
 8001bb8:	bd70      	pop	{r4, r5, r6, pc}
 8001bba:	bf00      	nop
 8001bbc:	2400166c 	.word	0x2400166c
 8001bc0:	240010a0 	.word	0x240010a0

08001bc4 <vCALL_Z_a16>:
void vCALL_Z_a16(){   customDuration = vGBFunctionCALL_Z_a16(&reg.PC, &reg.F, &reg.SP);}
 8001bc4:	4a04      	ldr	r2, [pc, #16]	; (8001bd8 <vCALL_Z_a16+0x14>)
 8001bc6:	b508      	push	{r3, lr}
 8001bc8:	f1a2 0108 	sub.w	r1, r2, #8
 8001bcc:	1c90      	adds	r0, r2, #2
 8001bce:	f001 fb1d 	bl	800320c <vGBFunctionCALL_Z_a16>
 8001bd2:	4b02      	ldr	r3, [pc, #8]	; (8001bdc <vCALL_Z_a16+0x18>)
 8001bd4:	7018      	strb	r0, [r3, #0]
 8001bd6:	bd08      	pop	{r3, pc}
 8001bd8:	24001674 	.word	0x24001674
 8001bdc:	240010a0 	.word	0x240010a0

08001be0 <vJP_NC_a16>:
void vJP_NC_a16(){    customDuration = vGBFunctionJP_NC_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001be0:	b570      	push	{r4, r5, r6, lr}
 8001be2:	4d0d      	ldr	r5, [pc, #52]	; (8001c18 <vJP_NC_a16+0x38>)
 8001be4:	8968      	ldrh	r0, [r5, #10]
 8001be6:	462c      	mov	r4, r5
 8001be8:	3802      	subs	r0, #2
 8001bea:	b280      	uxth	r0, r0
 8001bec:	f001 fd64 	bl	80036b8 <ucGBMemoryRead>
 8001bf0:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001bf4:	4606      	mov	r6, r0
 8001bf6:	1e58      	subs	r0, r3, #1
 8001bf8:	b280      	uxth	r0, r0
 8001bfa:	f001 fd5d 	bl	80036b8 <ucGBMemoryRead>
 8001bfe:	4601      	mov	r1, r0
 8001c00:	4630      	mov	r0, r6
 8001c02:	f001 f849 	bl	8002c98 <concat_16bit_bigEndian>
 8001c06:	4629      	mov	r1, r5
 8001c08:	4602      	mov	r2, r0
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	f001 fb1a 	bl	8003244 <vGBFunctionJP_NC_a16>
 8001c10:	4b02      	ldr	r3, [pc, #8]	; (8001c1c <vJP_NC_a16+0x3c>)
 8001c12:	7018      	strb	r0, [r3, #0]
 8001c14:	bd70      	pop	{r4, r5, r6, pc}
 8001c16:	bf00      	nop
 8001c18:	2400166c 	.word	0x2400166c
 8001c1c:	240010a0 	.word	0x240010a0

08001c20 <vCALL_NC_a16>:
void vCALL_NC_a16(){  customDuration = vGBFunctionCALL_NC_a16(&reg.PC, &reg.F, &reg.SP);}
 8001c20:	4a04      	ldr	r2, [pc, #16]	; (8001c34 <vCALL_NC_a16+0x14>)
 8001c22:	b508      	push	{r3, lr}
 8001c24:	f1a2 0108 	sub.w	r1, r2, #8
 8001c28:	1c90      	adds	r0, r2, #2
 8001c2a:	f001 fb13 	bl	8003254 <vGBFunctionCALL_NC_a16>
 8001c2e:	4b02      	ldr	r3, [pc, #8]	; (8001c38 <vCALL_NC_a16+0x18>)
 8001c30:	7018      	strb	r0, [r3, #0]
 8001c32:	bd08      	pop	{r3, pc}
 8001c34:	24001674 	.word	0x24001674
 8001c38:	240010a0 	.word	0x240010a0

08001c3c <vJP_C_a16>:
void vJP_C_a16(){     customDuration = vGBFunctionJP_C_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001c3c:	b570      	push	{r4, r5, r6, lr}
 8001c3e:	4d0d      	ldr	r5, [pc, #52]	; (8001c74 <vJP_C_a16+0x38>)
 8001c40:	8968      	ldrh	r0, [r5, #10]
 8001c42:	462c      	mov	r4, r5
 8001c44:	3802      	subs	r0, #2
 8001c46:	b280      	uxth	r0, r0
 8001c48:	f001 fd36 	bl	80036b8 <ucGBMemoryRead>
 8001c4c:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001c50:	4606      	mov	r6, r0
 8001c52:	1e58      	subs	r0, r3, #1
 8001c54:	b280      	uxth	r0, r0
 8001c56:	f001 fd2f 	bl	80036b8 <ucGBMemoryRead>
 8001c5a:	4601      	mov	r1, r0
 8001c5c:	4630      	mov	r0, r6
 8001c5e:	f001 f81b 	bl	8002c98 <concat_16bit_bigEndian>
 8001c62:	4629      	mov	r1, r5
 8001c64:	4602      	mov	r2, r0
 8001c66:	4620      	mov	r0, r4
 8001c68:	f001 fb10 	bl	800328c <vGBFunctionJP_C_a16>
 8001c6c:	4b02      	ldr	r3, [pc, #8]	; (8001c78 <vJP_C_a16+0x3c>)
 8001c6e:	7018      	strb	r0, [r3, #0]
 8001c70:	bd70      	pop	{r4, r5, r6, pc}
 8001c72:	bf00      	nop
 8001c74:	2400166c 	.word	0x2400166c
 8001c78:	240010a0 	.word	0x240010a0

08001c7c <vCALL_C_a16>:
void vCALL_C_a16(){   customDuration = vGBFunctionCALL_C_a16(&reg.PC, &reg.F, &reg.SP);}
 8001c7c:	4a04      	ldr	r2, [pc, #16]	; (8001c90 <vCALL_C_a16+0x14>)
 8001c7e:	b508      	push	{r3, lr}
 8001c80:	f1a2 0108 	sub.w	r1, r2, #8
 8001c84:	1c90      	adds	r0, r2, #2
 8001c86:	f001 fb09 	bl	800329c <vGBFunctionCALL_C_a16>
 8001c8a:	4b02      	ldr	r3, [pc, #8]	; (8001c94 <vCALL_C_a16+0x18>)
 8001c8c:	7018      	strb	r0, [r3, #0]
 8001c8e:	bd08      	pop	{r3, pc}
 8001c90:	24001674 	.word	0x24001674
 8001c94:	240010a0 	.word	0x240010a0

08001c98 <vADDs_SP_r8>:
void vADDs_SP_r8(){   vGBFunctionADD_SP_r8(&reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001c98:	b510      	push	{r4, lr}
 8001c9a:	4c07      	ldr	r4, [pc, #28]	; (8001cb8 <vADDs_SP_r8+0x20>)
 8001c9c:	8960      	ldrh	r0, [r4, #10]
 8001c9e:	3801      	subs	r0, #1
 8001ca0:	b280      	uxth	r0, r0
 8001ca2:	f001 fd09 	bl	80036b8 <ucGBMemoryRead>
 8001ca6:	4621      	mov	r1, r4
 8001ca8:	4602      	mov	r2, r0
 8001caa:	f104 0008 	add.w	r0, r4, #8
 8001cae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001cb2:	f001 bb0f 	b.w	80032d4 <vGBFunctionADD_SP_r8>
 8001cb6:	bf00      	nop
 8001cb8:	2400166c 	.word	0x2400166c

08001cbc <vLDs_HL_SP_r8>:
void vLDs_HL_SP_r8(){ vGBFunctionLD_HL_SP_r8(&reg.HL, &reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001cbc:	b510      	push	{r4, lr}
 8001cbe:	4c07      	ldr	r4, [pc, #28]	; (8001cdc <vLDs_HL_SP_r8+0x20>)
 8001cc0:	8960      	ldrh	r0, [r4, #10]
 8001cc2:	3801      	subs	r0, #1
 8001cc4:	b280      	uxth	r0, r0
 8001cc6:	f001 fcf7 	bl	80036b8 <ucGBMemoryRead>
 8001cca:	4622      	mov	r2, r4
 8001ccc:	4603      	mov	r3, r0
 8001cce:	f104 0108 	add.w	r1, r4, #8
 8001cd2:	1da0      	adds	r0, r4, #6
 8001cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001cd8:	f001 bb24 	b.w	8003324 <vGBFunctionLD_HL_SP_r8>
 8001cdc:	2400166c 	.word	0x2400166c

08001ce0 <vRLC_B>:
void vRLC_B(){        reg.B = ucGBFunctionRLC(reg.B, &reg.F);}
 8001ce0:	b510      	push	{r4, lr}
 8001ce2:	4c03      	ldr	r4, [pc, #12]	; (8001cf0 <vRLC_B+0x10>)
 8001ce4:	4621      	mov	r1, r4
 8001ce6:	78e0      	ldrb	r0, [r4, #3]
 8001ce8:	f001 fb44 	bl	8003374 <ucGBFunctionRLC>
 8001cec:	70e0      	strb	r0, [r4, #3]
 8001cee:	bd10      	pop	{r4, pc}
 8001cf0:	2400166c 	.word	0x2400166c

08001cf4 <vRLC_C>:
void vRLC_C(){        reg.C = ucGBFunctionRLC(reg.C, &reg.F);}
 8001cf4:	b510      	push	{r4, lr}
 8001cf6:	4c03      	ldr	r4, [pc, #12]	; (8001d04 <vRLC_C+0x10>)
 8001cf8:	4621      	mov	r1, r4
 8001cfa:	78a0      	ldrb	r0, [r4, #2]
 8001cfc:	f001 fb3a 	bl	8003374 <ucGBFunctionRLC>
 8001d00:	70a0      	strb	r0, [r4, #2]
 8001d02:	bd10      	pop	{r4, pc}
 8001d04:	2400166c 	.word	0x2400166c

08001d08 <vRLC_D>:
void vRLC_D(){        reg.D = ucGBFunctionRLC(reg.D, &reg.F);}
 8001d08:	b510      	push	{r4, lr}
 8001d0a:	4c03      	ldr	r4, [pc, #12]	; (8001d18 <vRLC_D+0x10>)
 8001d0c:	4621      	mov	r1, r4
 8001d0e:	7960      	ldrb	r0, [r4, #5]
 8001d10:	f001 fb30 	bl	8003374 <ucGBFunctionRLC>
 8001d14:	7160      	strb	r0, [r4, #5]
 8001d16:	bd10      	pop	{r4, pc}
 8001d18:	2400166c 	.word	0x2400166c

08001d1c <vRLC_E>:
void vRLC_E(){        reg.E = ucGBFunctionRLC(reg.E, &reg.F);}
 8001d1c:	b510      	push	{r4, lr}
 8001d1e:	4c03      	ldr	r4, [pc, #12]	; (8001d2c <vRLC_E+0x10>)
 8001d20:	4621      	mov	r1, r4
 8001d22:	7920      	ldrb	r0, [r4, #4]
 8001d24:	f001 fb26 	bl	8003374 <ucGBFunctionRLC>
 8001d28:	7120      	strb	r0, [r4, #4]
 8001d2a:	bd10      	pop	{r4, pc}
 8001d2c:	2400166c 	.word	0x2400166c

08001d30 <vRLC_H>:
void vRLC_H(){        reg.H = ucGBFunctionRLC(reg.H, &reg.F);}
 8001d30:	b510      	push	{r4, lr}
 8001d32:	4c03      	ldr	r4, [pc, #12]	; (8001d40 <vRLC_H+0x10>)
 8001d34:	4621      	mov	r1, r4
 8001d36:	79e0      	ldrb	r0, [r4, #7]
 8001d38:	f001 fb1c 	bl	8003374 <ucGBFunctionRLC>
 8001d3c:	71e0      	strb	r0, [r4, #7]
 8001d3e:	bd10      	pop	{r4, pc}
 8001d40:	2400166c 	.word	0x2400166c

08001d44 <vRLC_L>:
void vRLC_L(){        reg.L = ucGBFunctionRLC(reg.L, &reg.F);}
 8001d44:	b510      	push	{r4, lr}
 8001d46:	4c03      	ldr	r4, [pc, #12]	; (8001d54 <vRLC_L+0x10>)
 8001d48:	4621      	mov	r1, r4
 8001d4a:	79a0      	ldrb	r0, [r4, #6]
 8001d4c:	f001 fb12 	bl	8003374 <ucGBFunctionRLC>
 8001d50:	71a0      	strb	r0, [r4, #6]
 8001d52:	bd10      	pop	{r4, pc}
 8001d54:	2400166c 	.word	0x2400166c

08001d58 <vRLC_HL>:
void vRLC_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionRLC(ucGBMemoryRead(reg.HL), &reg.F));}
 8001d58:	b538      	push	{r3, r4, r5, lr}
 8001d5a:	4d07      	ldr	r5, [pc, #28]	; (8001d78 <vRLC_HL+0x20>)
 8001d5c:	88ec      	ldrh	r4, [r5, #6]
 8001d5e:	4620      	mov	r0, r4
 8001d60:	f001 fcaa 	bl	80036b8 <ucGBMemoryRead>
 8001d64:	4629      	mov	r1, r5
 8001d66:	f001 fb05 	bl	8003374 <ucGBFunctionRLC>
 8001d6a:	4601      	mov	r1, r0
 8001d6c:	4620      	mov	r0, r4
 8001d6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d72:	f001 bcc3 	b.w	80036fc <vGBMemoryWrite>
 8001d76:	bf00      	nop
 8001d78:	2400166c 	.word	0x2400166c

08001d7c <vRLC_A>:
void vRLC_A(){        reg.A = ucGBFunctionRLC(reg.A, &reg.F);}
 8001d7c:	b510      	push	{r4, lr}
 8001d7e:	4c03      	ldr	r4, [pc, #12]	; (8001d8c <vRLC_A+0x10>)
 8001d80:	4621      	mov	r1, r4
 8001d82:	7860      	ldrb	r0, [r4, #1]
 8001d84:	f001 faf6 	bl	8003374 <ucGBFunctionRLC>
 8001d88:	7060      	strb	r0, [r4, #1]
 8001d8a:	bd10      	pop	{r4, pc}
 8001d8c:	2400166c 	.word	0x2400166c

08001d90 <vRRC_B>:
void vRRC_B(){        reg.B = ucGBFunctionRRC(reg.B, &reg.F);}
 8001d90:	b510      	push	{r4, lr}
 8001d92:	4c03      	ldr	r4, [pc, #12]	; (8001da0 <vRRC_B+0x10>)
 8001d94:	4621      	mov	r1, r4
 8001d96:	78e0      	ldrb	r0, [r4, #3]
 8001d98:	f001 fb08 	bl	80033ac <ucGBFunctionRRC>
 8001d9c:	70e0      	strb	r0, [r4, #3]
 8001d9e:	bd10      	pop	{r4, pc}
 8001da0:	2400166c 	.word	0x2400166c

08001da4 <vRRC_C>:
void vRRC_C(){        reg.C = ucGBFunctionRRC(reg.C, &reg.F);}
 8001da4:	b510      	push	{r4, lr}
 8001da6:	4c03      	ldr	r4, [pc, #12]	; (8001db4 <vRRC_C+0x10>)
 8001da8:	4621      	mov	r1, r4
 8001daa:	78a0      	ldrb	r0, [r4, #2]
 8001dac:	f001 fafe 	bl	80033ac <ucGBFunctionRRC>
 8001db0:	70a0      	strb	r0, [r4, #2]
 8001db2:	bd10      	pop	{r4, pc}
 8001db4:	2400166c 	.word	0x2400166c

08001db8 <vRRC_D>:
void vRRC_D(){        reg.D = ucGBFunctionRRC(reg.D, &reg.F);}
 8001db8:	b510      	push	{r4, lr}
 8001dba:	4c03      	ldr	r4, [pc, #12]	; (8001dc8 <vRRC_D+0x10>)
 8001dbc:	4621      	mov	r1, r4
 8001dbe:	7960      	ldrb	r0, [r4, #5]
 8001dc0:	f001 faf4 	bl	80033ac <ucGBFunctionRRC>
 8001dc4:	7160      	strb	r0, [r4, #5]
 8001dc6:	bd10      	pop	{r4, pc}
 8001dc8:	2400166c 	.word	0x2400166c

08001dcc <vRRC_E>:
void vRRC_E(){        reg.E = ucGBFunctionRRC(reg.E, &reg.F);}
 8001dcc:	b510      	push	{r4, lr}
 8001dce:	4c03      	ldr	r4, [pc, #12]	; (8001ddc <vRRC_E+0x10>)
 8001dd0:	4621      	mov	r1, r4
 8001dd2:	7920      	ldrb	r0, [r4, #4]
 8001dd4:	f001 faea 	bl	80033ac <ucGBFunctionRRC>
 8001dd8:	7120      	strb	r0, [r4, #4]
 8001dda:	bd10      	pop	{r4, pc}
 8001ddc:	2400166c 	.word	0x2400166c

08001de0 <vRRC_H>:
void vRRC_H(){        reg.H = ucGBFunctionRRC(reg.H, &reg.F);}
 8001de0:	b510      	push	{r4, lr}
 8001de2:	4c03      	ldr	r4, [pc, #12]	; (8001df0 <vRRC_H+0x10>)
 8001de4:	4621      	mov	r1, r4
 8001de6:	79e0      	ldrb	r0, [r4, #7]
 8001de8:	f001 fae0 	bl	80033ac <ucGBFunctionRRC>
 8001dec:	71e0      	strb	r0, [r4, #7]
 8001dee:	bd10      	pop	{r4, pc}
 8001df0:	2400166c 	.word	0x2400166c

08001df4 <vRRC_L>:
void vRRC_L(){        reg.L = ucGBFunctionRRC(reg.L, &reg.F);}
 8001df4:	b510      	push	{r4, lr}
 8001df6:	4c03      	ldr	r4, [pc, #12]	; (8001e04 <vRRC_L+0x10>)
 8001df8:	4621      	mov	r1, r4
 8001dfa:	79a0      	ldrb	r0, [r4, #6]
 8001dfc:	f001 fad6 	bl	80033ac <ucGBFunctionRRC>
 8001e00:	71a0      	strb	r0, [r4, #6]
 8001e02:	bd10      	pop	{r4, pc}
 8001e04:	2400166c 	.word	0x2400166c

08001e08 <vRRC_HL>:
void vRRC_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionRRC(ucGBMemoryRead(reg.HL), &reg.F));}
 8001e08:	b538      	push	{r3, r4, r5, lr}
 8001e0a:	4d07      	ldr	r5, [pc, #28]	; (8001e28 <vRRC_HL+0x20>)
 8001e0c:	88ec      	ldrh	r4, [r5, #6]
 8001e0e:	4620      	mov	r0, r4
 8001e10:	f001 fc52 	bl	80036b8 <ucGBMemoryRead>
 8001e14:	4629      	mov	r1, r5
 8001e16:	f001 fac9 	bl	80033ac <ucGBFunctionRRC>
 8001e1a:	4601      	mov	r1, r0
 8001e1c:	4620      	mov	r0, r4
 8001e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e22:	f001 bc6b 	b.w	80036fc <vGBMemoryWrite>
 8001e26:	bf00      	nop
 8001e28:	2400166c 	.word	0x2400166c

08001e2c <vRRC_A>:
void vRRC_A(){        reg.A = ucGBFunctionRRC(reg.A, &reg.F);}
 8001e2c:	b510      	push	{r4, lr}
 8001e2e:	4c03      	ldr	r4, [pc, #12]	; (8001e3c <vRRC_A+0x10>)
 8001e30:	4621      	mov	r1, r4
 8001e32:	7860      	ldrb	r0, [r4, #1]
 8001e34:	f001 faba 	bl	80033ac <ucGBFunctionRRC>
 8001e38:	7060      	strb	r0, [r4, #1]
 8001e3a:	bd10      	pop	{r4, pc}
 8001e3c:	2400166c 	.word	0x2400166c

08001e40 <vRL_B>:
void vRL_B(){         reg.B = ucGBFunctionRL(reg.B, &reg.F);}
 8001e40:	b510      	push	{r4, lr}
 8001e42:	4c03      	ldr	r4, [pc, #12]	; (8001e50 <vRL_B+0x10>)
 8001e44:	4621      	mov	r1, r4
 8001e46:	78e0      	ldrb	r0, [r4, #3]
 8001e48:	f001 facc 	bl	80033e4 <ucGBFunctionRL>
 8001e4c:	70e0      	strb	r0, [r4, #3]
 8001e4e:	bd10      	pop	{r4, pc}
 8001e50:	2400166c 	.word	0x2400166c

08001e54 <vRL_C>:
void vRL_C(){         reg.C = ucGBFunctionRL(reg.C, &reg.F);}
 8001e54:	b510      	push	{r4, lr}
 8001e56:	4c03      	ldr	r4, [pc, #12]	; (8001e64 <vRL_C+0x10>)
 8001e58:	4621      	mov	r1, r4
 8001e5a:	78a0      	ldrb	r0, [r4, #2]
 8001e5c:	f001 fac2 	bl	80033e4 <ucGBFunctionRL>
 8001e60:	70a0      	strb	r0, [r4, #2]
 8001e62:	bd10      	pop	{r4, pc}
 8001e64:	2400166c 	.word	0x2400166c

08001e68 <vRL_D>:
void vRL_D(){         reg.D = ucGBFunctionRL(reg.D, &reg.F);}
 8001e68:	b510      	push	{r4, lr}
 8001e6a:	4c03      	ldr	r4, [pc, #12]	; (8001e78 <vRL_D+0x10>)
 8001e6c:	4621      	mov	r1, r4
 8001e6e:	7960      	ldrb	r0, [r4, #5]
 8001e70:	f001 fab8 	bl	80033e4 <ucGBFunctionRL>
 8001e74:	7160      	strb	r0, [r4, #5]
 8001e76:	bd10      	pop	{r4, pc}
 8001e78:	2400166c 	.word	0x2400166c

08001e7c <vRL_E>:
void vRL_E(){         reg.E = ucGBFunctionRL(reg.E, &reg.F);}
 8001e7c:	b510      	push	{r4, lr}
 8001e7e:	4c03      	ldr	r4, [pc, #12]	; (8001e8c <vRL_E+0x10>)
 8001e80:	4621      	mov	r1, r4
 8001e82:	7920      	ldrb	r0, [r4, #4]
 8001e84:	f001 faae 	bl	80033e4 <ucGBFunctionRL>
 8001e88:	7120      	strb	r0, [r4, #4]
 8001e8a:	bd10      	pop	{r4, pc}
 8001e8c:	2400166c 	.word	0x2400166c

08001e90 <vRL_H>:
void vRL_H(){         reg.H = ucGBFunctionRL(reg.H, &reg.F);}
 8001e90:	b510      	push	{r4, lr}
 8001e92:	4c03      	ldr	r4, [pc, #12]	; (8001ea0 <vRL_H+0x10>)
 8001e94:	4621      	mov	r1, r4
 8001e96:	79e0      	ldrb	r0, [r4, #7]
 8001e98:	f001 faa4 	bl	80033e4 <ucGBFunctionRL>
 8001e9c:	71e0      	strb	r0, [r4, #7]
 8001e9e:	bd10      	pop	{r4, pc}
 8001ea0:	2400166c 	.word	0x2400166c

08001ea4 <vRL_L>:
void vRL_L(){         reg.L = ucGBFunctionRL(reg.L, &reg.F);}
 8001ea4:	b510      	push	{r4, lr}
 8001ea6:	4c03      	ldr	r4, [pc, #12]	; (8001eb4 <vRL_L+0x10>)
 8001ea8:	4621      	mov	r1, r4
 8001eaa:	79a0      	ldrb	r0, [r4, #6]
 8001eac:	f001 fa9a 	bl	80033e4 <ucGBFunctionRL>
 8001eb0:	71a0      	strb	r0, [r4, #6]
 8001eb2:	bd10      	pop	{r4, pc}
 8001eb4:	2400166c 	.word	0x2400166c

08001eb8 <vRL_HL>:
void vRL_HL(){        vGBMemoryWrite(reg.HL, ucGBFunctionRL(ucGBMemoryRead(reg.HL), &reg.F));}
 8001eb8:	b538      	push	{r3, r4, r5, lr}
 8001eba:	4d07      	ldr	r5, [pc, #28]	; (8001ed8 <vRL_HL+0x20>)
 8001ebc:	88ec      	ldrh	r4, [r5, #6]
 8001ebe:	4620      	mov	r0, r4
 8001ec0:	f001 fbfa 	bl	80036b8 <ucGBMemoryRead>
 8001ec4:	4629      	mov	r1, r5
 8001ec6:	f001 fa8d 	bl	80033e4 <ucGBFunctionRL>
 8001eca:	4601      	mov	r1, r0
 8001ecc:	4620      	mov	r0, r4
 8001ece:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ed2:	f001 bc13 	b.w	80036fc <vGBMemoryWrite>
 8001ed6:	bf00      	nop
 8001ed8:	2400166c 	.word	0x2400166c

08001edc <vRL_A>:
void vRL_A(){         reg.A = ucGBFunctionRL(reg.A, &reg.F);}
 8001edc:	b510      	push	{r4, lr}
 8001ede:	4c03      	ldr	r4, [pc, #12]	; (8001eec <vRL_A+0x10>)
 8001ee0:	4621      	mov	r1, r4
 8001ee2:	7860      	ldrb	r0, [r4, #1]
 8001ee4:	f001 fa7e 	bl	80033e4 <ucGBFunctionRL>
 8001ee8:	7060      	strb	r0, [r4, #1]
 8001eea:	bd10      	pop	{r4, pc}
 8001eec:	2400166c 	.word	0x2400166c

08001ef0 <vRR_B>:
void vRR_B(){         reg.B = ucGBFunctionRR(reg.B, &reg.F);}
 8001ef0:	b510      	push	{r4, lr}
 8001ef2:	4c03      	ldr	r4, [pc, #12]	; (8001f00 <vRR_B+0x10>)
 8001ef4:	4621      	mov	r1, r4
 8001ef6:	78e0      	ldrb	r0, [r4, #3]
 8001ef8:	f001 fa8e 	bl	8003418 <ucGBFunctionRR>
 8001efc:	70e0      	strb	r0, [r4, #3]
 8001efe:	bd10      	pop	{r4, pc}
 8001f00:	2400166c 	.word	0x2400166c

08001f04 <vRR_C>:
void vRR_C(){         reg.C = ucGBFunctionRR(reg.C, &reg.F);}
 8001f04:	b510      	push	{r4, lr}
 8001f06:	4c03      	ldr	r4, [pc, #12]	; (8001f14 <vRR_C+0x10>)
 8001f08:	4621      	mov	r1, r4
 8001f0a:	78a0      	ldrb	r0, [r4, #2]
 8001f0c:	f001 fa84 	bl	8003418 <ucGBFunctionRR>
 8001f10:	70a0      	strb	r0, [r4, #2]
 8001f12:	bd10      	pop	{r4, pc}
 8001f14:	2400166c 	.word	0x2400166c

08001f18 <vRR_D>:
void vRR_D(){         reg.D = ucGBFunctionRR(reg.D, &reg.F);}
 8001f18:	b510      	push	{r4, lr}
 8001f1a:	4c03      	ldr	r4, [pc, #12]	; (8001f28 <vRR_D+0x10>)
 8001f1c:	4621      	mov	r1, r4
 8001f1e:	7960      	ldrb	r0, [r4, #5]
 8001f20:	f001 fa7a 	bl	8003418 <ucGBFunctionRR>
 8001f24:	7160      	strb	r0, [r4, #5]
 8001f26:	bd10      	pop	{r4, pc}
 8001f28:	2400166c 	.word	0x2400166c

08001f2c <vRR_E>:
void vRR_E(){         reg.E = ucGBFunctionRR(reg.E, &reg.F);}
 8001f2c:	b510      	push	{r4, lr}
 8001f2e:	4c03      	ldr	r4, [pc, #12]	; (8001f3c <vRR_E+0x10>)
 8001f30:	4621      	mov	r1, r4
 8001f32:	7920      	ldrb	r0, [r4, #4]
 8001f34:	f001 fa70 	bl	8003418 <ucGBFunctionRR>
 8001f38:	7120      	strb	r0, [r4, #4]
 8001f3a:	bd10      	pop	{r4, pc}
 8001f3c:	2400166c 	.word	0x2400166c

08001f40 <vRR_H>:
void vRR_H(){         reg.H = ucGBFunctionRR(reg.H, &reg.F);}
 8001f40:	b510      	push	{r4, lr}
 8001f42:	4c03      	ldr	r4, [pc, #12]	; (8001f50 <vRR_H+0x10>)
 8001f44:	4621      	mov	r1, r4
 8001f46:	79e0      	ldrb	r0, [r4, #7]
 8001f48:	f001 fa66 	bl	8003418 <ucGBFunctionRR>
 8001f4c:	71e0      	strb	r0, [r4, #7]
 8001f4e:	bd10      	pop	{r4, pc}
 8001f50:	2400166c 	.word	0x2400166c

08001f54 <vRR_L>:
void vRR_L(){         reg.L = ucGBFunctionRR(reg.L, &reg.F);}
 8001f54:	b510      	push	{r4, lr}
 8001f56:	4c03      	ldr	r4, [pc, #12]	; (8001f64 <vRR_L+0x10>)
 8001f58:	4621      	mov	r1, r4
 8001f5a:	79a0      	ldrb	r0, [r4, #6]
 8001f5c:	f001 fa5c 	bl	8003418 <ucGBFunctionRR>
 8001f60:	71a0      	strb	r0, [r4, #6]
 8001f62:	bd10      	pop	{r4, pc}
 8001f64:	2400166c 	.word	0x2400166c

08001f68 <vRR_HL>:
void vRR_HL(){        vGBMemoryWrite(reg.HL, ucGBFunctionRR(ucGBMemoryRead(reg.HL), &reg.F));}
 8001f68:	b538      	push	{r3, r4, r5, lr}
 8001f6a:	4d07      	ldr	r5, [pc, #28]	; (8001f88 <vRR_HL+0x20>)
 8001f6c:	88ec      	ldrh	r4, [r5, #6]
 8001f6e:	4620      	mov	r0, r4
 8001f70:	f001 fba2 	bl	80036b8 <ucGBMemoryRead>
 8001f74:	4629      	mov	r1, r5
 8001f76:	f001 fa4f 	bl	8003418 <ucGBFunctionRR>
 8001f7a:	4601      	mov	r1, r0
 8001f7c:	4620      	mov	r0, r4
 8001f7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f82:	f001 bbbb 	b.w	80036fc <vGBMemoryWrite>
 8001f86:	bf00      	nop
 8001f88:	2400166c 	.word	0x2400166c

08001f8c <vRR_A>:
void vRR_A(){         reg.A = ucGBFunctionRR(reg.A, &reg.F);}
 8001f8c:	b510      	push	{r4, lr}
 8001f8e:	4c03      	ldr	r4, [pc, #12]	; (8001f9c <vRR_A+0x10>)
 8001f90:	4621      	mov	r1, r4
 8001f92:	7860      	ldrb	r0, [r4, #1]
 8001f94:	f001 fa40 	bl	8003418 <ucGBFunctionRR>
 8001f98:	7060      	strb	r0, [r4, #1]
 8001f9a:	bd10      	pop	{r4, pc}
 8001f9c:	2400166c 	.word	0x2400166c

08001fa0 <vSLA_B>:
void vSLA_B(){        reg.B = ucGBFunctionSLA(reg.B, &reg.F);}
 8001fa0:	b510      	push	{r4, lr}
 8001fa2:	4c03      	ldr	r4, [pc, #12]	; (8001fb0 <vSLA_B+0x10>)
 8001fa4:	4621      	mov	r1, r4
 8001fa6:	78e0      	ldrb	r0, [r4, #3]
 8001fa8:	f001 fa52 	bl	8003450 <ucGBFunctionSLA>
 8001fac:	70e0      	strb	r0, [r4, #3]
 8001fae:	bd10      	pop	{r4, pc}
 8001fb0:	2400166c 	.word	0x2400166c

08001fb4 <vSLA_C>:
void vSLA_C(){        reg.C = ucGBFunctionSLA(reg.C, &reg.F);}
 8001fb4:	b510      	push	{r4, lr}
 8001fb6:	4c03      	ldr	r4, [pc, #12]	; (8001fc4 <vSLA_C+0x10>)
 8001fb8:	4621      	mov	r1, r4
 8001fba:	78a0      	ldrb	r0, [r4, #2]
 8001fbc:	f001 fa48 	bl	8003450 <ucGBFunctionSLA>
 8001fc0:	70a0      	strb	r0, [r4, #2]
 8001fc2:	bd10      	pop	{r4, pc}
 8001fc4:	2400166c 	.word	0x2400166c

08001fc8 <vSLA_D>:
void vSLA_D(){        reg.D = ucGBFunctionSLA(reg.D, &reg.F);}
 8001fc8:	b510      	push	{r4, lr}
 8001fca:	4c03      	ldr	r4, [pc, #12]	; (8001fd8 <vSLA_D+0x10>)
 8001fcc:	4621      	mov	r1, r4
 8001fce:	7960      	ldrb	r0, [r4, #5]
 8001fd0:	f001 fa3e 	bl	8003450 <ucGBFunctionSLA>
 8001fd4:	7160      	strb	r0, [r4, #5]
 8001fd6:	bd10      	pop	{r4, pc}
 8001fd8:	2400166c 	.word	0x2400166c

08001fdc <vSLA_E>:
void vSLA_E(){        reg.E = ucGBFunctionSLA(reg.E, &reg.F);}
 8001fdc:	b510      	push	{r4, lr}
 8001fde:	4c03      	ldr	r4, [pc, #12]	; (8001fec <vSLA_E+0x10>)
 8001fe0:	4621      	mov	r1, r4
 8001fe2:	7920      	ldrb	r0, [r4, #4]
 8001fe4:	f001 fa34 	bl	8003450 <ucGBFunctionSLA>
 8001fe8:	7120      	strb	r0, [r4, #4]
 8001fea:	bd10      	pop	{r4, pc}
 8001fec:	2400166c 	.word	0x2400166c

08001ff0 <vSLA_H>:
void vSLA_H(){        reg.H = ucGBFunctionSLA(reg.H, &reg.F);}
 8001ff0:	b510      	push	{r4, lr}
 8001ff2:	4c03      	ldr	r4, [pc, #12]	; (8002000 <vSLA_H+0x10>)
 8001ff4:	4621      	mov	r1, r4
 8001ff6:	79e0      	ldrb	r0, [r4, #7]
 8001ff8:	f001 fa2a 	bl	8003450 <ucGBFunctionSLA>
 8001ffc:	71e0      	strb	r0, [r4, #7]
 8001ffe:	bd10      	pop	{r4, pc}
 8002000:	2400166c 	.word	0x2400166c

08002004 <vSLA_L>:
void vSLA_L(){        reg.L = ucGBFunctionSLA(reg.L, &reg.F);}
 8002004:	b510      	push	{r4, lr}
 8002006:	4c03      	ldr	r4, [pc, #12]	; (8002014 <vSLA_L+0x10>)
 8002008:	4621      	mov	r1, r4
 800200a:	79a0      	ldrb	r0, [r4, #6]
 800200c:	f001 fa20 	bl	8003450 <ucGBFunctionSLA>
 8002010:	71a0      	strb	r0, [r4, #6]
 8002012:	bd10      	pop	{r4, pc}
 8002014:	2400166c 	.word	0x2400166c

08002018 <vSLA_HL>:
void vSLA_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionSLA(ucGBMemoryRead(reg.HL), &reg.F));}
 8002018:	b538      	push	{r3, r4, r5, lr}
 800201a:	4d07      	ldr	r5, [pc, #28]	; (8002038 <vSLA_HL+0x20>)
 800201c:	88ec      	ldrh	r4, [r5, #6]
 800201e:	4620      	mov	r0, r4
 8002020:	f001 fb4a 	bl	80036b8 <ucGBMemoryRead>
 8002024:	4629      	mov	r1, r5
 8002026:	f001 fa13 	bl	8003450 <ucGBFunctionSLA>
 800202a:	4601      	mov	r1, r0
 800202c:	4620      	mov	r0, r4
 800202e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002032:	f001 bb63 	b.w	80036fc <vGBMemoryWrite>
 8002036:	bf00      	nop
 8002038:	2400166c 	.word	0x2400166c

0800203c <vSLA_A>:
void vSLA_A(){        reg.A = ucGBFunctionSLA(reg.A, &reg.F);}
 800203c:	b510      	push	{r4, lr}
 800203e:	4c03      	ldr	r4, [pc, #12]	; (800204c <vSLA_A+0x10>)
 8002040:	4621      	mov	r1, r4
 8002042:	7860      	ldrb	r0, [r4, #1]
 8002044:	f001 fa04 	bl	8003450 <ucGBFunctionSLA>
 8002048:	7060      	strb	r0, [r4, #1]
 800204a:	bd10      	pop	{r4, pc}
 800204c:	2400166c 	.word	0x2400166c

08002050 <vSRA_B>:
void vSRA_B(){        reg.B = ucGBFunctionSRA(reg.B, &reg.F);}
 8002050:	b510      	push	{r4, lr}
 8002052:	4c03      	ldr	r4, [pc, #12]	; (8002060 <vSRA_B+0x10>)
 8002054:	4621      	mov	r1, r4
 8002056:	78e0      	ldrb	r0, [r4, #3]
 8002058:	f001 fa12 	bl	8003480 <ucGBFunctionSRA>
 800205c:	70e0      	strb	r0, [r4, #3]
 800205e:	bd10      	pop	{r4, pc}
 8002060:	2400166c 	.word	0x2400166c

08002064 <vSRA_C>:
void vSRA_C(){        reg.C = ucGBFunctionSRA(reg.C, &reg.F);}
 8002064:	b510      	push	{r4, lr}
 8002066:	4c03      	ldr	r4, [pc, #12]	; (8002074 <vSRA_C+0x10>)
 8002068:	4621      	mov	r1, r4
 800206a:	78a0      	ldrb	r0, [r4, #2]
 800206c:	f001 fa08 	bl	8003480 <ucGBFunctionSRA>
 8002070:	70a0      	strb	r0, [r4, #2]
 8002072:	bd10      	pop	{r4, pc}
 8002074:	2400166c 	.word	0x2400166c

08002078 <vSRA_D>:
void vSRA_D(){        reg.D = ucGBFunctionSRA(reg.D, &reg.F);}
 8002078:	b510      	push	{r4, lr}
 800207a:	4c03      	ldr	r4, [pc, #12]	; (8002088 <vSRA_D+0x10>)
 800207c:	4621      	mov	r1, r4
 800207e:	7960      	ldrb	r0, [r4, #5]
 8002080:	f001 f9fe 	bl	8003480 <ucGBFunctionSRA>
 8002084:	7160      	strb	r0, [r4, #5]
 8002086:	bd10      	pop	{r4, pc}
 8002088:	2400166c 	.word	0x2400166c

0800208c <vSRA_E>:
void vSRA_E(){        reg.E = ucGBFunctionSRA(reg.E, &reg.F);}
 800208c:	b510      	push	{r4, lr}
 800208e:	4c03      	ldr	r4, [pc, #12]	; (800209c <vSRA_E+0x10>)
 8002090:	4621      	mov	r1, r4
 8002092:	7920      	ldrb	r0, [r4, #4]
 8002094:	f001 f9f4 	bl	8003480 <ucGBFunctionSRA>
 8002098:	7120      	strb	r0, [r4, #4]
 800209a:	bd10      	pop	{r4, pc}
 800209c:	2400166c 	.word	0x2400166c

080020a0 <vSRA_H>:
void vSRA_H(){        reg.H = ucGBFunctionSRA(reg.H, &reg.F);}
 80020a0:	b510      	push	{r4, lr}
 80020a2:	4c03      	ldr	r4, [pc, #12]	; (80020b0 <vSRA_H+0x10>)
 80020a4:	4621      	mov	r1, r4
 80020a6:	79e0      	ldrb	r0, [r4, #7]
 80020a8:	f001 f9ea 	bl	8003480 <ucGBFunctionSRA>
 80020ac:	71e0      	strb	r0, [r4, #7]
 80020ae:	bd10      	pop	{r4, pc}
 80020b0:	2400166c 	.word	0x2400166c

080020b4 <vSRA_L>:
void vSRA_L(){        reg.L = ucGBFunctionSRA(reg.L, &reg.F);}
 80020b4:	b510      	push	{r4, lr}
 80020b6:	4c03      	ldr	r4, [pc, #12]	; (80020c4 <vSRA_L+0x10>)
 80020b8:	4621      	mov	r1, r4
 80020ba:	79a0      	ldrb	r0, [r4, #6]
 80020bc:	f001 f9e0 	bl	8003480 <ucGBFunctionSRA>
 80020c0:	71a0      	strb	r0, [r4, #6]
 80020c2:	bd10      	pop	{r4, pc}
 80020c4:	2400166c 	.word	0x2400166c

080020c8 <vSRA_HL>:
void vSRA_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionSRA(ucGBMemoryRead(reg.HL), &reg.F));}
 80020c8:	b538      	push	{r3, r4, r5, lr}
 80020ca:	4d07      	ldr	r5, [pc, #28]	; (80020e8 <vSRA_HL+0x20>)
 80020cc:	88ec      	ldrh	r4, [r5, #6]
 80020ce:	4620      	mov	r0, r4
 80020d0:	f001 faf2 	bl	80036b8 <ucGBMemoryRead>
 80020d4:	4629      	mov	r1, r5
 80020d6:	f001 f9d3 	bl	8003480 <ucGBFunctionSRA>
 80020da:	4601      	mov	r1, r0
 80020dc:	4620      	mov	r0, r4
 80020de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020e2:	f001 bb0b 	b.w	80036fc <vGBMemoryWrite>
 80020e6:	bf00      	nop
 80020e8:	2400166c 	.word	0x2400166c

080020ec <vSRA_A>:
void vSRA_A(){        reg.A = ucGBFunctionSRA(reg.A, &reg.F);}
 80020ec:	b510      	push	{r4, lr}
 80020ee:	4c03      	ldr	r4, [pc, #12]	; (80020fc <vSRA_A+0x10>)
 80020f0:	4621      	mov	r1, r4
 80020f2:	7860      	ldrb	r0, [r4, #1]
 80020f4:	f001 f9c4 	bl	8003480 <ucGBFunctionSRA>
 80020f8:	7060      	strb	r0, [r4, #1]
 80020fa:	bd10      	pop	{r4, pc}
 80020fc:	2400166c 	.word	0x2400166c

08002100 <vSWAP_B>:
void vSWAP_B(){       reg.B = ucGBFunctionSWAP(reg.B, &reg.F);}
 8002100:	b510      	push	{r4, lr}
 8002102:	4c03      	ldr	r4, [pc, #12]	; (8002110 <vSWAP_B+0x10>)
 8002104:	4621      	mov	r1, r4
 8002106:	78e0      	ldrb	r0, [r4, #3]
 8002108:	f001 f9d4 	bl	80034b4 <ucGBFunctionSWAP>
 800210c:	70e0      	strb	r0, [r4, #3]
 800210e:	bd10      	pop	{r4, pc}
 8002110:	2400166c 	.word	0x2400166c

08002114 <vSWAP_C>:
void vSWAP_C(){       reg.C = ucGBFunctionSWAP(reg.C, &reg.F);}
 8002114:	b510      	push	{r4, lr}
 8002116:	4c03      	ldr	r4, [pc, #12]	; (8002124 <vSWAP_C+0x10>)
 8002118:	4621      	mov	r1, r4
 800211a:	78a0      	ldrb	r0, [r4, #2]
 800211c:	f001 f9ca 	bl	80034b4 <ucGBFunctionSWAP>
 8002120:	70a0      	strb	r0, [r4, #2]
 8002122:	bd10      	pop	{r4, pc}
 8002124:	2400166c 	.word	0x2400166c

08002128 <vSWAP_D>:
void vSWAP_D(){       reg.D = ucGBFunctionSWAP(reg.D, &reg.F);}
 8002128:	b510      	push	{r4, lr}
 800212a:	4c03      	ldr	r4, [pc, #12]	; (8002138 <vSWAP_D+0x10>)
 800212c:	4621      	mov	r1, r4
 800212e:	7960      	ldrb	r0, [r4, #5]
 8002130:	f001 f9c0 	bl	80034b4 <ucGBFunctionSWAP>
 8002134:	7160      	strb	r0, [r4, #5]
 8002136:	bd10      	pop	{r4, pc}
 8002138:	2400166c 	.word	0x2400166c

0800213c <vSWAP_E>:
void vSWAP_E(){       reg.E = ucGBFunctionSWAP(reg.E, &reg.F);}
 800213c:	b510      	push	{r4, lr}
 800213e:	4c03      	ldr	r4, [pc, #12]	; (800214c <vSWAP_E+0x10>)
 8002140:	4621      	mov	r1, r4
 8002142:	7920      	ldrb	r0, [r4, #4]
 8002144:	f001 f9b6 	bl	80034b4 <ucGBFunctionSWAP>
 8002148:	7120      	strb	r0, [r4, #4]
 800214a:	bd10      	pop	{r4, pc}
 800214c:	2400166c 	.word	0x2400166c

08002150 <vSWAP_H>:
void vSWAP_H(){       reg.H = ucGBFunctionSWAP(reg.H, &reg.F);}
 8002150:	b510      	push	{r4, lr}
 8002152:	4c03      	ldr	r4, [pc, #12]	; (8002160 <vSWAP_H+0x10>)
 8002154:	4621      	mov	r1, r4
 8002156:	79e0      	ldrb	r0, [r4, #7]
 8002158:	f001 f9ac 	bl	80034b4 <ucGBFunctionSWAP>
 800215c:	71e0      	strb	r0, [r4, #7]
 800215e:	bd10      	pop	{r4, pc}
 8002160:	2400166c 	.word	0x2400166c

08002164 <vSWAP_L>:
void vSWAP_L(){       reg.L = ucGBFunctionSWAP(reg.L, &reg.F);}
 8002164:	b510      	push	{r4, lr}
 8002166:	4c03      	ldr	r4, [pc, #12]	; (8002174 <vSWAP_L+0x10>)
 8002168:	4621      	mov	r1, r4
 800216a:	79a0      	ldrb	r0, [r4, #6]
 800216c:	f001 f9a2 	bl	80034b4 <ucGBFunctionSWAP>
 8002170:	71a0      	strb	r0, [r4, #6]
 8002172:	bd10      	pop	{r4, pc}
 8002174:	2400166c 	.word	0x2400166c

08002178 <vSWAP_HL>:
void vSWAP_HL(){      vGBMemoryWrite(reg.HL, ucGBFunctionSWAP(ucGBMemoryRead(reg.HL), &reg.F));}
 8002178:	b538      	push	{r3, r4, r5, lr}
 800217a:	4d07      	ldr	r5, [pc, #28]	; (8002198 <vSWAP_HL+0x20>)
 800217c:	88ec      	ldrh	r4, [r5, #6]
 800217e:	4620      	mov	r0, r4
 8002180:	f001 fa9a 	bl	80036b8 <ucGBMemoryRead>
 8002184:	4629      	mov	r1, r5
 8002186:	f001 f995 	bl	80034b4 <ucGBFunctionSWAP>
 800218a:	4601      	mov	r1, r0
 800218c:	4620      	mov	r0, r4
 800218e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002192:	f001 bab3 	b.w	80036fc <vGBMemoryWrite>
 8002196:	bf00      	nop
 8002198:	2400166c 	.word	0x2400166c

0800219c <vSWAP_A>:
void vSWAP_A(){       reg.A = ucGBFunctionSWAP(reg.A, &reg.F);}
 800219c:	b510      	push	{r4, lr}
 800219e:	4c03      	ldr	r4, [pc, #12]	; (80021ac <vSWAP_A+0x10>)
 80021a0:	4621      	mov	r1, r4
 80021a2:	7860      	ldrb	r0, [r4, #1]
 80021a4:	f001 f986 	bl	80034b4 <ucGBFunctionSWAP>
 80021a8:	7060      	strb	r0, [r4, #1]
 80021aa:	bd10      	pop	{r4, pc}
 80021ac:	2400166c 	.word	0x2400166c

080021b0 <vSRL_B>:
void vSRL_B(){        reg.B = ucGBFunctionSRL(reg.B, &reg.F);}
 80021b0:	b510      	push	{r4, lr}
 80021b2:	4c03      	ldr	r4, [pc, #12]	; (80021c0 <vSRL_B+0x10>)
 80021b4:	4621      	mov	r1, r4
 80021b6:	78e0      	ldrb	r0, [r4, #3]
 80021b8:	f001 f992 	bl	80034e0 <ucGBFunctionSRL>
 80021bc:	70e0      	strb	r0, [r4, #3]
 80021be:	bd10      	pop	{r4, pc}
 80021c0:	2400166c 	.word	0x2400166c

080021c4 <vSRL_C>:
void vSRL_C(){        reg.C = ucGBFunctionSRL(reg.C, &reg.F);}
 80021c4:	b510      	push	{r4, lr}
 80021c6:	4c03      	ldr	r4, [pc, #12]	; (80021d4 <vSRL_C+0x10>)
 80021c8:	4621      	mov	r1, r4
 80021ca:	78a0      	ldrb	r0, [r4, #2]
 80021cc:	f001 f988 	bl	80034e0 <ucGBFunctionSRL>
 80021d0:	70a0      	strb	r0, [r4, #2]
 80021d2:	bd10      	pop	{r4, pc}
 80021d4:	2400166c 	.word	0x2400166c

080021d8 <vSRL_D>:
void vSRL_D(){        reg.D = ucGBFunctionSRL(reg.D, &reg.F);}
 80021d8:	b510      	push	{r4, lr}
 80021da:	4c03      	ldr	r4, [pc, #12]	; (80021e8 <vSRL_D+0x10>)
 80021dc:	4621      	mov	r1, r4
 80021de:	7960      	ldrb	r0, [r4, #5]
 80021e0:	f001 f97e 	bl	80034e0 <ucGBFunctionSRL>
 80021e4:	7160      	strb	r0, [r4, #5]
 80021e6:	bd10      	pop	{r4, pc}
 80021e8:	2400166c 	.word	0x2400166c

080021ec <vSRL_E>:
void vSRL_E(){        reg.E = ucGBFunctionSRL(reg.E, &reg.F);}
 80021ec:	b510      	push	{r4, lr}
 80021ee:	4c03      	ldr	r4, [pc, #12]	; (80021fc <vSRL_E+0x10>)
 80021f0:	4621      	mov	r1, r4
 80021f2:	7920      	ldrb	r0, [r4, #4]
 80021f4:	f001 f974 	bl	80034e0 <ucGBFunctionSRL>
 80021f8:	7120      	strb	r0, [r4, #4]
 80021fa:	bd10      	pop	{r4, pc}
 80021fc:	2400166c 	.word	0x2400166c

08002200 <vSRL_H>:
void vSRL_H(){        reg.H = ucGBFunctionSRL(reg.H, &reg.F);}
 8002200:	b510      	push	{r4, lr}
 8002202:	4c03      	ldr	r4, [pc, #12]	; (8002210 <vSRL_H+0x10>)
 8002204:	4621      	mov	r1, r4
 8002206:	79e0      	ldrb	r0, [r4, #7]
 8002208:	f001 f96a 	bl	80034e0 <ucGBFunctionSRL>
 800220c:	71e0      	strb	r0, [r4, #7]
 800220e:	bd10      	pop	{r4, pc}
 8002210:	2400166c 	.word	0x2400166c

08002214 <vSRL_L>:
void vSRL_L(){        reg.L = ucGBFunctionSRL(reg.L, &reg.F);}
 8002214:	b510      	push	{r4, lr}
 8002216:	4c03      	ldr	r4, [pc, #12]	; (8002224 <vSRL_L+0x10>)
 8002218:	4621      	mov	r1, r4
 800221a:	79a0      	ldrb	r0, [r4, #6]
 800221c:	f001 f960 	bl	80034e0 <ucGBFunctionSRL>
 8002220:	71a0      	strb	r0, [r4, #6]
 8002222:	bd10      	pop	{r4, pc}
 8002224:	2400166c 	.word	0x2400166c

08002228 <vSRL_HL>:
void vSRL_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionSRL(ucGBMemoryRead(reg.HL), &reg.F));}
 8002228:	b538      	push	{r3, r4, r5, lr}
 800222a:	4d07      	ldr	r5, [pc, #28]	; (8002248 <vSRL_HL+0x20>)
 800222c:	88ec      	ldrh	r4, [r5, #6]
 800222e:	4620      	mov	r0, r4
 8002230:	f001 fa42 	bl	80036b8 <ucGBMemoryRead>
 8002234:	4629      	mov	r1, r5
 8002236:	f001 f953 	bl	80034e0 <ucGBFunctionSRL>
 800223a:	4601      	mov	r1, r0
 800223c:	4620      	mov	r0, r4
 800223e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002242:	f001 ba5b 	b.w	80036fc <vGBMemoryWrite>
 8002246:	bf00      	nop
 8002248:	2400166c 	.word	0x2400166c

0800224c <vSRL_A>:
void vSRL_A(){        reg.A = ucGBFunctionSRL(reg.A, &reg.F);}
 800224c:	b510      	push	{r4, lr}
 800224e:	4c03      	ldr	r4, [pc, #12]	; (800225c <vSRL_A+0x10>)
 8002250:	4621      	mov	r1, r4
 8002252:	7860      	ldrb	r0, [r4, #1]
 8002254:	f001 f944 	bl	80034e0 <ucGBFunctionSRL>
 8002258:	7060      	strb	r0, [r4, #1]
 800225a:	bd10      	pop	{r4, pc}
 800225c:	2400166c 	.word	0x2400166c

08002260 <vBIT_0_B>:
void vBIT_0_B(){      vGBFunctionBIT(reg.B, 0, &reg.F);}
 8002260:	4a02      	ldr	r2, [pc, #8]	; (800226c <vBIT_0_B+0xc>)
 8002262:	2100      	movs	r1, #0
 8002264:	78d0      	ldrb	r0, [r2, #3]
 8002266:	f001 b94f 	b.w	8003508 <vGBFunctionBIT>
 800226a:	bf00      	nop
 800226c:	2400166c 	.word	0x2400166c

08002270 <vBIT_0_C>:
void vBIT_0_C(){      vGBFunctionBIT(reg.C, 0, &reg.F);}
 8002270:	4a02      	ldr	r2, [pc, #8]	; (800227c <vBIT_0_C+0xc>)
 8002272:	2100      	movs	r1, #0
 8002274:	7890      	ldrb	r0, [r2, #2]
 8002276:	f001 b947 	b.w	8003508 <vGBFunctionBIT>
 800227a:	bf00      	nop
 800227c:	2400166c 	.word	0x2400166c

08002280 <vBIT_0_D>:
void vBIT_0_D(){      vGBFunctionBIT(reg.D, 0, &reg.F);}
 8002280:	4a02      	ldr	r2, [pc, #8]	; (800228c <vBIT_0_D+0xc>)
 8002282:	2100      	movs	r1, #0
 8002284:	7950      	ldrb	r0, [r2, #5]
 8002286:	f001 b93f 	b.w	8003508 <vGBFunctionBIT>
 800228a:	bf00      	nop
 800228c:	2400166c 	.word	0x2400166c

08002290 <vBIT_0_E>:
void vBIT_0_E(){      vGBFunctionBIT(reg.E, 0, &reg.F);}
 8002290:	4a02      	ldr	r2, [pc, #8]	; (800229c <vBIT_0_E+0xc>)
 8002292:	2100      	movs	r1, #0
 8002294:	7910      	ldrb	r0, [r2, #4]
 8002296:	f001 b937 	b.w	8003508 <vGBFunctionBIT>
 800229a:	bf00      	nop
 800229c:	2400166c 	.word	0x2400166c

080022a0 <vBIT_0_H>:
void vBIT_0_H(){      vGBFunctionBIT(reg.H, 0, &reg.F);}
 80022a0:	4a02      	ldr	r2, [pc, #8]	; (80022ac <vBIT_0_H+0xc>)
 80022a2:	2100      	movs	r1, #0
 80022a4:	79d0      	ldrb	r0, [r2, #7]
 80022a6:	f001 b92f 	b.w	8003508 <vGBFunctionBIT>
 80022aa:	bf00      	nop
 80022ac:	2400166c 	.word	0x2400166c

080022b0 <vBIT_0_L>:
void vBIT_0_L(){      vGBFunctionBIT(reg.L, 0, &reg.F);}
 80022b0:	4a02      	ldr	r2, [pc, #8]	; (80022bc <vBIT_0_L+0xc>)
 80022b2:	2100      	movs	r1, #0
 80022b4:	7990      	ldrb	r0, [r2, #6]
 80022b6:	f001 b927 	b.w	8003508 <vGBFunctionBIT>
 80022ba:	bf00      	nop
 80022bc:	2400166c 	.word	0x2400166c

080022c0 <vBIT_0_HL>:
void vBIT_0_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 0, &reg.F);}
 80022c0:	b510      	push	{r4, lr}
 80022c2:	4c05      	ldr	r4, [pc, #20]	; (80022d8 <vBIT_0_HL+0x18>)
 80022c4:	88e0      	ldrh	r0, [r4, #6]
 80022c6:	f001 f9f7 	bl	80036b8 <ucGBMemoryRead>
 80022ca:	4622      	mov	r2, r4
 80022cc:	2100      	movs	r1, #0
 80022ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022d2:	f001 b919 	b.w	8003508 <vGBFunctionBIT>
 80022d6:	bf00      	nop
 80022d8:	2400166c 	.word	0x2400166c

080022dc <vBIT_0_A>:
void vBIT_0_A(){      vGBFunctionBIT(reg.A, 0, &reg.F);}
 80022dc:	4a02      	ldr	r2, [pc, #8]	; (80022e8 <vBIT_0_A+0xc>)
 80022de:	2100      	movs	r1, #0
 80022e0:	7850      	ldrb	r0, [r2, #1]
 80022e2:	f001 b911 	b.w	8003508 <vGBFunctionBIT>
 80022e6:	bf00      	nop
 80022e8:	2400166c 	.word	0x2400166c

080022ec <vBIT_1_B>:
void vBIT_1_B(){      vGBFunctionBIT(reg.B, 1, &reg.F);}
 80022ec:	4a02      	ldr	r2, [pc, #8]	; (80022f8 <vBIT_1_B+0xc>)
 80022ee:	2101      	movs	r1, #1
 80022f0:	78d0      	ldrb	r0, [r2, #3]
 80022f2:	f001 b909 	b.w	8003508 <vGBFunctionBIT>
 80022f6:	bf00      	nop
 80022f8:	2400166c 	.word	0x2400166c

080022fc <vBIT_1_C>:
void vBIT_1_C(){      vGBFunctionBIT(reg.C, 1, &reg.F);}
 80022fc:	4a02      	ldr	r2, [pc, #8]	; (8002308 <vBIT_1_C+0xc>)
 80022fe:	2101      	movs	r1, #1
 8002300:	7890      	ldrb	r0, [r2, #2]
 8002302:	f001 b901 	b.w	8003508 <vGBFunctionBIT>
 8002306:	bf00      	nop
 8002308:	2400166c 	.word	0x2400166c

0800230c <vBIT_1_D>:
void vBIT_1_D(){      vGBFunctionBIT(reg.D, 1, &reg.F);}
 800230c:	4a02      	ldr	r2, [pc, #8]	; (8002318 <vBIT_1_D+0xc>)
 800230e:	2101      	movs	r1, #1
 8002310:	7950      	ldrb	r0, [r2, #5]
 8002312:	f001 b8f9 	b.w	8003508 <vGBFunctionBIT>
 8002316:	bf00      	nop
 8002318:	2400166c 	.word	0x2400166c

0800231c <vBIT_1_E>:
void vBIT_1_E(){      vGBFunctionBIT(reg.E, 1, &reg.F);}
 800231c:	4a02      	ldr	r2, [pc, #8]	; (8002328 <vBIT_1_E+0xc>)
 800231e:	2101      	movs	r1, #1
 8002320:	7910      	ldrb	r0, [r2, #4]
 8002322:	f001 b8f1 	b.w	8003508 <vGBFunctionBIT>
 8002326:	bf00      	nop
 8002328:	2400166c 	.word	0x2400166c

0800232c <vBIT_1_H>:
void vBIT_1_H(){      vGBFunctionBIT(reg.H, 1, &reg.F);}
 800232c:	4a02      	ldr	r2, [pc, #8]	; (8002338 <vBIT_1_H+0xc>)
 800232e:	2101      	movs	r1, #1
 8002330:	79d0      	ldrb	r0, [r2, #7]
 8002332:	f001 b8e9 	b.w	8003508 <vGBFunctionBIT>
 8002336:	bf00      	nop
 8002338:	2400166c 	.word	0x2400166c

0800233c <vBIT_1_L>:
void vBIT_1_L(){      vGBFunctionBIT(reg.L, 1, &reg.F);}
 800233c:	4a02      	ldr	r2, [pc, #8]	; (8002348 <vBIT_1_L+0xc>)
 800233e:	2101      	movs	r1, #1
 8002340:	7990      	ldrb	r0, [r2, #6]
 8002342:	f001 b8e1 	b.w	8003508 <vGBFunctionBIT>
 8002346:	bf00      	nop
 8002348:	2400166c 	.word	0x2400166c

0800234c <vBIT_1_HL>:
void vBIT_1_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 1, &reg.F);}
 800234c:	b510      	push	{r4, lr}
 800234e:	4c05      	ldr	r4, [pc, #20]	; (8002364 <vBIT_1_HL+0x18>)
 8002350:	88e0      	ldrh	r0, [r4, #6]
 8002352:	f001 f9b1 	bl	80036b8 <ucGBMemoryRead>
 8002356:	4622      	mov	r2, r4
 8002358:	2101      	movs	r1, #1
 800235a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800235e:	f001 b8d3 	b.w	8003508 <vGBFunctionBIT>
 8002362:	bf00      	nop
 8002364:	2400166c 	.word	0x2400166c

08002368 <vBIT_1_A>:
void vBIT_1_A(){      vGBFunctionBIT(reg.A, 1, &reg.F);}
 8002368:	4a02      	ldr	r2, [pc, #8]	; (8002374 <vBIT_1_A+0xc>)
 800236a:	2101      	movs	r1, #1
 800236c:	7850      	ldrb	r0, [r2, #1]
 800236e:	f001 b8cb 	b.w	8003508 <vGBFunctionBIT>
 8002372:	bf00      	nop
 8002374:	2400166c 	.word	0x2400166c

08002378 <vBIT_2_B>:
void vBIT_2_B(){      vGBFunctionBIT(reg.B, 2, &reg.F);}
 8002378:	4a02      	ldr	r2, [pc, #8]	; (8002384 <vBIT_2_B+0xc>)
 800237a:	2102      	movs	r1, #2
 800237c:	78d0      	ldrb	r0, [r2, #3]
 800237e:	f001 b8c3 	b.w	8003508 <vGBFunctionBIT>
 8002382:	bf00      	nop
 8002384:	2400166c 	.word	0x2400166c

08002388 <vBIT_2_C>:
void vBIT_2_C(){      vGBFunctionBIT(reg.C, 2, &reg.F);}
 8002388:	4a02      	ldr	r2, [pc, #8]	; (8002394 <vBIT_2_C+0xc>)
 800238a:	2102      	movs	r1, #2
 800238c:	7890      	ldrb	r0, [r2, #2]
 800238e:	f001 b8bb 	b.w	8003508 <vGBFunctionBIT>
 8002392:	bf00      	nop
 8002394:	2400166c 	.word	0x2400166c

08002398 <vBIT_2_D>:
void vBIT_2_D(){      vGBFunctionBIT(reg.D, 2, &reg.F);}
 8002398:	4a02      	ldr	r2, [pc, #8]	; (80023a4 <vBIT_2_D+0xc>)
 800239a:	2102      	movs	r1, #2
 800239c:	7950      	ldrb	r0, [r2, #5]
 800239e:	f001 b8b3 	b.w	8003508 <vGBFunctionBIT>
 80023a2:	bf00      	nop
 80023a4:	2400166c 	.word	0x2400166c

080023a8 <vBIT_2_E>:
void vBIT_2_E(){      vGBFunctionBIT(reg.E, 2, &reg.F);}
 80023a8:	4a02      	ldr	r2, [pc, #8]	; (80023b4 <vBIT_2_E+0xc>)
 80023aa:	2102      	movs	r1, #2
 80023ac:	7910      	ldrb	r0, [r2, #4]
 80023ae:	f001 b8ab 	b.w	8003508 <vGBFunctionBIT>
 80023b2:	bf00      	nop
 80023b4:	2400166c 	.word	0x2400166c

080023b8 <vBIT_2_H>:
void vBIT_2_H(){      vGBFunctionBIT(reg.H, 2, &reg.F);}
 80023b8:	4a02      	ldr	r2, [pc, #8]	; (80023c4 <vBIT_2_H+0xc>)
 80023ba:	2102      	movs	r1, #2
 80023bc:	79d0      	ldrb	r0, [r2, #7]
 80023be:	f001 b8a3 	b.w	8003508 <vGBFunctionBIT>
 80023c2:	bf00      	nop
 80023c4:	2400166c 	.word	0x2400166c

080023c8 <vBIT_2_L>:
void vBIT_2_L(){      vGBFunctionBIT(reg.L, 2, &reg.F);}
 80023c8:	4a02      	ldr	r2, [pc, #8]	; (80023d4 <vBIT_2_L+0xc>)
 80023ca:	2102      	movs	r1, #2
 80023cc:	7990      	ldrb	r0, [r2, #6]
 80023ce:	f001 b89b 	b.w	8003508 <vGBFunctionBIT>
 80023d2:	bf00      	nop
 80023d4:	2400166c 	.word	0x2400166c

080023d8 <vBIT_2_HL>:
void vBIT_2_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 2, &reg.F);}
 80023d8:	b510      	push	{r4, lr}
 80023da:	4c05      	ldr	r4, [pc, #20]	; (80023f0 <vBIT_2_HL+0x18>)
 80023dc:	88e0      	ldrh	r0, [r4, #6]
 80023de:	f001 f96b 	bl	80036b8 <ucGBMemoryRead>
 80023e2:	4622      	mov	r2, r4
 80023e4:	2102      	movs	r1, #2
 80023e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023ea:	f001 b88d 	b.w	8003508 <vGBFunctionBIT>
 80023ee:	bf00      	nop
 80023f0:	2400166c 	.word	0x2400166c

080023f4 <vBIT_2_A>:
void vBIT_2_A(){      vGBFunctionBIT(reg.A, 2, &reg.F);}
 80023f4:	4a02      	ldr	r2, [pc, #8]	; (8002400 <vBIT_2_A+0xc>)
 80023f6:	2102      	movs	r1, #2
 80023f8:	7850      	ldrb	r0, [r2, #1]
 80023fa:	f001 b885 	b.w	8003508 <vGBFunctionBIT>
 80023fe:	bf00      	nop
 8002400:	2400166c 	.word	0x2400166c

08002404 <vBIT_3_B>:
void vBIT_3_B(){      vGBFunctionBIT(reg.B, 3, &reg.F);}
 8002404:	4a02      	ldr	r2, [pc, #8]	; (8002410 <vBIT_3_B+0xc>)
 8002406:	2103      	movs	r1, #3
 8002408:	78d0      	ldrb	r0, [r2, #3]
 800240a:	f001 b87d 	b.w	8003508 <vGBFunctionBIT>
 800240e:	bf00      	nop
 8002410:	2400166c 	.word	0x2400166c

08002414 <vBIT_3_C>:
void vBIT_3_C(){      vGBFunctionBIT(reg.C, 3, &reg.F);}
 8002414:	4a02      	ldr	r2, [pc, #8]	; (8002420 <vBIT_3_C+0xc>)
 8002416:	2103      	movs	r1, #3
 8002418:	7890      	ldrb	r0, [r2, #2]
 800241a:	f001 b875 	b.w	8003508 <vGBFunctionBIT>
 800241e:	bf00      	nop
 8002420:	2400166c 	.word	0x2400166c

08002424 <vBIT_3_D>:
void vBIT_3_D(){      vGBFunctionBIT(reg.D, 3, &reg.F);}
 8002424:	4a02      	ldr	r2, [pc, #8]	; (8002430 <vBIT_3_D+0xc>)
 8002426:	2103      	movs	r1, #3
 8002428:	7950      	ldrb	r0, [r2, #5]
 800242a:	f001 b86d 	b.w	8003508 <vGBFunctionBIT>
 800242e:	bf00      	nop
 8002430:	2400166c 	.word	0x2400166c

08002434 <vBIT_3_E>:
void vBIT_3_E(){      vGBFunctionBIT(reg.E, 3, &reg.F);}
 8002434:	4a02      	ldr	r2, [pc, #8]	; (8002440 <vBIT_3_E+0xc>)
 8002436:	2103      	movs	r1, #3
 8002438:	7910      	ldrb	r0, [r2, #4]
 800243a:	f001 b865 	b.w	8003508 <vGBFunctionBIT>
 800243e:	bf00      	nop
 8002440:	2400166c 	.word	0x2400166c

08002444 <vBIT_3_H>:
void vBIT_3_H(){      vGBFunctionBIT(reg.H, 3, &reg.F);}
 8002444:	4a02      	ldr	r2, [pc, #8]	; (8002450 <vBIT_3_H+0xc>)
 8002446:	2103      	movs	r1, #3
 8002448:	79d0      	ldrb	r0, [r2, #7]
 800244a:	f001 b85d 	b.w	8003508 <vGBFunctionBIT>
 800244e:	bf00      	nop
 8002450:	2400166c 	.word	0x2400166c

08002454 <vBIT_3_L>:
void vBIT_3_L(){      vGBFunctionBIT(reg.L, 3, &reg.F);}
 8002454:	4a02      	ldr	r2, [pc, #8]	; (8002460 <vBIT_3_L+0xc>)
 8002456:	2103      	movs	r1, #3
 8002458:	7990      	ldrb	r0, [r2, #6]
 800245a:	f001 b855 	b.w	8003508 <vGBFunctionBIT>
 800245e:	bf00      	nop
 8002460:	2400166c 	.word	0x2400166c

08002464 <vBIT_3_HL>:
void vBIT_3_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 3, &reg.F);}
 8002464:	b510      	push	{r4, lr}
 8002466:	4c05      	ldr	r4, [pc, #20]	; (800247c <vBIT_3_HL+0x18>)
 8002468:	88e0      	ldrh	r0, [r4, #6]
 800246a:	f001 f925 	bl	80036b8 <ucGBMemoryRead>
 800246e:	4622      	mov	r2, r4
 8002470:	2103      	movs	r1, #3
 8002472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002476:	f001 b847 	b.w	8003508 <vGBFunctionBIT>
 800247a:	bf00      	nop
 800247c:	2400166c 	.word	0x2400166c

08002480 <vBIT_3_A>:
void vBIT_3_A(){      vGBFunctionBIT(reg.A, 3, &reg.F);}
 8002480:	4a02      	ldr	r2, [pc, #8]	; (800248c <vBIT_3_A+0xc>)
 8002482:	2103      	movs	r1, #3
 8002484:	7850      	ldrb	r0, [r2, #1]
 8002486:	f001 b83f 	b.w	8003508 <vGBFunctionBIT>
 800248a:	bf00      	nop
 800248c:	2400166c 	.word	0x2400166c

08002490 <vBIT_4_B>:
void vBIT_4_B(){      vGBFunctionBIT(reg.B, 4, &reg.F);}
 8002490:	4a02      	ldr	r2, [pc, #8]	; (800249c <vBIT_4_B+0xc>)
 8002492:	2104      	movs	r1, #4
 8002494:	78d0      	ldrb	r0, [r2, #3]
 8002496:	f001 b837 	b.w	8003508 <vGBFunctionBIT>
 800249a:	bf00      	nop
 800249c:	2400166c 	.word	0x2400166c

080024a0 <vBIT_4_C>:
void vBIT_4_C(){      vGBFunctionBIT(reg.C, 4, &reg.F);}
 80024a0:	4a02      	ldr	r2, [pc, #8]	; (80024ac <vBIT_4_C+0xc>)
 80024a2:	2104      	movs	r1, #4
 80024a4:	7890      	ldrb	r0, [r2, #2]
 80024a6:	f001 b82f 	b.w	8003508 <vGBFunctionBIT>
 80024aa:	bf00      	nop
 80024ac:	2400166c 	.word	0x2400166c

080024b0 <vBIT_4_D>:
void vBIT_4_D(){      vGBFunctionBIT(reg.D, 4, &reg.F);}
 80024b0:	4a02      	ldr	r2, [pc, #8]	; (80024bc <vBIT_4_D+0xc>)
 80024b2:	2104      	movs	r1, #4
 80024b4:	7950      	ldrb	r0, [r2, #5]
 80024b6:	f001 b827 	b.w	8003508 <vGBFunctionBIT>
 80024ba:	bf00      	nop
 80024bc:	2400166c 	.word	0x2400166c

080024c0 <vBIT_4_E>:
void vBIT_4_E(){      vGBFunctionBIT(reg.E, 4, &reg.F);}
 80024c0:	4a02      	ldr	r2, [pc, #8]	; (80024cc <vBIT_4_E+0xc>)
 80024c2:	2104      	movs	r1, #4
 80024c4:	7910      	ldrb	r0, [r2, #4]
 80024c6:	f001 b81f 	b.w	8003508 <vGBFunctionBIT>
 80024ca:	bf00      	nop
 80024cc:	2400166c 	.word	0x2400166c

080024d0 <vBIT_4_H>:
void vBIT_4_H(){      vGBFunctionBIT(reg.H, 4, &reg.F);}
 80024d0:	4a02      	ldr	r2, [pc, #8]	; (80024dc <vBIT_4_H+0xc>)
 80024d2:	2104      	movs	r1, #4
 80024d4:	79d0      	ldrb	r0, [r2, #7]
 80024d6:	f001 b817 	b.w	8003508 <vGBFunctionBIT>
 80024da:	bf00      	nop
 80024dc:	2400166c 	.word	0x2400166c

080024e0 <vBIT_4_L>:
void vBIT_4_L(){      vGBFunctionBIT(reg.L, 4, &reg.F);}
 80024e0:	4a02      	ldr	r2, [pc, #8]	; (80024ec <vBIT_4_L+0xc>)
 80024e2:	2104      	movs	r1, #4
 80024e4:	7990      	ldrb	r0, [r2, #6]
 80024e6:	f001 b80f 	b.w	8003508 <vGBFunctionBIT>
 80024ea:	bf00      	nop
 80024ec:	2400166c 	.word	0x2400166c

080024f0 <vBIT_4_HL>:
void vBIT_4_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 4, &reg.F);}
 80024f0:	b510      	push	{r4, lr}
 80024f2:	4c05      	ldr	r4, [pc, #20]	; (8002508 <vBIT_4_HL+0x18>)
 80024f4:	88e0      	ldrh	r0, [r4, #6]
 80024f6:	f001 f8df 	bl	80036b8 <ucGBMemoryRead>
 80024fa:	4622      	mov	r2, r4
 80024fc:	2104      	movs	r1, #4
 80024fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002502:	f001 b801 	b.w	8003508 <vGBFunctionBIT>
 8002506:	bf00      	nop
 8002508:	2400166c 	.word	0x2400166c

0800250c <vBIT_4_A>:
void vBIT_4_A(){      vGBFunctionBIT(reg.A, 4, &reg.F);}
 800250c:	4a02      	ldr	r2, [pc, #8]	; (8002518 <vBIT_4_A+0xc>)
 800250e:	2104      	movs	r1, #4
 8002510:	7850      	ldrb	r0, [r2, #1]
 8002512:	f000 bff9 	b.w	8003508 <vGBFunctionBIT>
 8002516:	bf00      	nop
 8002518:	2400166c 	.word	0x2400166c

0800251c <vBIT_5_B>:
void vBIT_5_B(){      vGBFunctionBIT(reg.B, 5, &reg.F);}
 800251c:	4a02      	ldr	r2, [pc, #8]	; (8002528 <vBIT_5_B+0xc>)
 800251e:	2105      	movs	r1, #5
 8002520:	78d0      	ldrb	r0, [r2, #3]
 8002522:	f000 bff1 	b.w	8003508 <vGBFunctionBIT>
 8002526:	bf00      	nop
 8002528:	2400166c 	.word	0x2400166c

0800252c <vBIT_5_C>:
void vBIT_5_C(){      vGBFunctionBIT(reg.C, 5, &reg.F);}
 800252c:	4a02      	ldr	r2, [pc, #8]	; (8002538 <vBIT_5_C+0xc>)
 800252e:	2105      	movs	r1, #5
 8002530:	7890      	ldrb	r0, [r2, #2]
 8002532:	f000 bfe9 	b.w	8003508 <vGBFunctionBIT>
 8002536:	bf00      	nop
 8002538:	2400166c 	.word	0x2400166c

0800253c <vBIT_5_D>:
void vBIT_5_D(){      vGBFunctionBIT(reg.D, 5, &reg.F);}
 800253c:	4a02      	ldr	r2, [pc, #8]	; (8002548 <vBIT_5_D+0xc>)
 800253e:	2105      	movs	r1, #5
 8002540:	7950      	ldrb	r0, [r2, #5]
 8002542:	f000 bfe1 	b.w	8003508 <vGBFunctionBIT>
 8002546:	bf00      	nop
 8002548:	2400166c 	.word	0x2400166c

0800254c <vBIT_5_E>:
void vBIT_5_E(){      vGBFunctionBIT(reg.E, 5, &reg.F);}
 800254c:	4a02      	ldr	r2, [pc, #8]	; (8002558 <vBIT_5_E+0xc>)
 800254e:	2105      	movs	r1, #5
 8002550:	7910      	ldrb	r0, [r2, #4]
 8002552:	f000 bfd9 	b.w	8003508 <vGBFunctionBIT>
 8002556:	bf00      	nop
 8002558:	2400166c 	.word	0x2400166c

0800255c <vBIT_5_H>:
void vBIT_5_H(){      vGBFunctionBIT(reg.H, 5, &reg.F);}
 800255c:	4a02      	ldr	r2, [pc, #8]	; (8002568 <vBIT_5_H+0xc>)
 800255e:	2105      	movs	r1, #5
 8002560:	79d0      	ldrb	r0, [r2, #7]
 8002562:	f000 bfd1 	b.w	8003508 <vGBFunctionBIT>
 8002566:	bf00      	nop
 8002568:	2400166c 	.word	0x2400166c

0800256c <vBIT_5_L>:
void vBIT_5_L(){      vGBFunctionBIT(reg.L, 5, &reg.F);}
 800256c:	4a02      	ldr	r2, [pc, #8]	; (8002578 <vBIT_5_L+0xc>)
 800256e:	2105      	movs	r1, #5
 8002570:	7990      	ldrb	r0, [r2, #6]
 8002572:	f000 bfc9 	b.w	8003508 <vGBFunctionBIT>
 8002576:	bf00      	nop
 8002578:	2400166c 	.word	0x2400166c

0800257c <vBIT_5_HL>:
void vBIT_5_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 5, &reg.F);}
 800257c:	b510      	push	{r4, lr}
 800257e:	4c05      	ldr	r4, [pc, #20]	; (8002594 <vBIT_5_HL+0x18>)
 8002580:	88e0      	ldrh	r0, [r4, #6]
 8002582:	f001 f899 	bl	80036b8 <ucGBMemoryRead>
 8002586:	4622      	mov	r2, r4
 8002588:	2105      	movs	r1, #5
 800258a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800258e:	f000 bfbb 	b.w	8003508 <vGBFunctionBIT>
 8002592:	bf00      	nop
 8002594:	2400166c 	.word	0x2400166c

08002598 <vBIT_5_A>:
void vBIT_5_A(){      vGBFunctionBIT(reg.A, 5, &reg.F);}
 8002598:	4a02      	ldr	r2, [pc, #8]	; (80025a4 <vBIT_5_A+0xc>)
 800259a:	2105      	movs	r1, #5
 800259c:	7850      	ldrb	r0, [r2, #1]
 800259e:	f000 bfb3 	b.w	8003508 <vGBFunctionBIT>
 80025a2:	bf00      	nop
 80025a4:	2400166c 	.word	0x2400166c

080025a8 <vBIT_6_B>:
void vBIT_6_B(){      vGBFunctionBIT(reg.B, 6, &reg.F);}
 80025a8:	4a02      	ldr	r2, [pc, #8]	; (80025b4 <vBIT_6_B+0xc>)
 80025aa:	2106      	movs	r1, #6
 80025ac:	78d0      	ldrb	r0, [r2, #3]
 80025ae:	f000 bfab 	b.w	8003508 <vGBFunctionBIT>
 80025b2:	bf00      	nop
 80025b4:	2400166c 	.word	0x2400166c

080025b8 <vBIT_6_C>:
void vBIT_6_C(){      vGBFunctionBIT(reg.C, 6, &reg.F);}
 80025b8:	4a02      	ldr	r2, [pc, #8]	; (80025c4 <vBIT_6_C+0xc>)
 80025ba:	2106      	movs	r1, #6
 80025bc:	7890      	ldrb	r0, [r2, #2]
 80025be:	f000 bfa3 	b.w	8003508 <vGBFunctionBIT>
 80025c2:	bf00      	nop
 80025c4:	2400166c 	.word	0x2400166c

080025c8 <vBIT_6_D>:
void vBIT_6_D(){      vGBFunctionBIT(reg.D, 6, &reg.F);}
 80025c8:	4a02      	ldr	r2, [pc, #8]	; (80025d4 <vBIT_6_D+0xc>)
 80025ca:	2106      	movs	r1, #6
 80025cc:	7950      	ldrb	r0, [r2, #5]
 80025ce:	f000 bf9b 	b.w	8003508 <vGBFunctionBIT>
 80025d2:	bf00      	nop
 80025d4:	2400166c 	.word	0x2400166c

080025d8 <vBIT_6_E>:
void vBIT_6_E(){      vGBFunctionBIT(reg.E, 6, &reg.F);}
 80025d8:	4a02      	ldr	r2, [pc, #8]	; (80025e4 <vBIT_6_E+0xc>)
 80025da:	2106      	movs	r1, #6
 80025dc:	7910      	ldrb	r0, [r2, #4]
 80025de:	f000 bf93 	b.w	8003508 <vGBFunctionBIT>
 80025e2:	bf00      	nop
 80025e4:	2400166c 	.word	0x2400166c

080025e8 <vBIT_6_H>:
void vBIT_6_H(){      vGBFunctionBIT(reg.H, 6, &reg.F);}
 80025e8:	4a02      	ldr	r2, [pc, #8]	; (80025f4 <vBIT_6_H+0xc>)
 80025ea:	2106      	movs	r1, #6
 80025ec:	79d0      	ldrb	r0, [r2, #7]
 80025ee:	f000 bf8b 	b.w	8003508 <vGBFunctionBIT>
 80025f2:	bf00      	nop
 80025f4:	2400166c 	.word	0x2400166c

080025f8 <vBIT_6_L>:
void vBIT_6_L(){      vGBFunctionBIT(reg.L, 6, &reg.F);}
 80025f8:	4a02      	ldr	r2, [pc, #8]	; (8002604 <vBIT_6_L+0xc>)
 80025fa:	2106      	movs	r1, #6
 80025fc:	7990      	ldrb	r0, [r2, #6]
 80025fe:	f000 bf83 	b.w	8003508 <vGBFunctionBIT>
 8002602:	bf00      	nop
 8002604:	2400166c 	.word	0x2400166c

08002608 <vBIT_6_HL>:
void vBIT_6_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 6, &reg.F);}
 8002608:	b510      	push	{r4, lr}
 800260a:	4c05      	ldr	r4, [pc, #20]	; (8002620 <vBIT_6_HL+0x18>)
 800260c:	88e0      	ldrh	r0, [r4, #6]
 800260e:	f001 f853 	bl	80036b8 <ucGBMemoryRead>
 8002612:	4622      	mov	r2, r4
 8002614:	2106      	movs	r1, #6
 8002616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800261a:	f000 bf75 	b.w	8003508 <vGBFunctionBIT>
 800261e:	bf00      	nop
 8002620:	2400166c 	.word	0x2400166c

08002624 <vBIT_6_A>:
void vBIT_6_A(){      vGBFunctionBIT(reg.A, 6, &reg.F);}
 8002624:	4a02      	ldr	r2, [pc, #8]	; (8002630 <vBIT_6_A+0xc>)
 8002626:	2106      	movs	r1, #6
 8002628:	7850      	ldrb	r0, [r2, #1]
 800262a:	f000 bf6d 	b.w	8003508 <vGBFunctionBIT>
 800262e:	bf00      	nop
 8002630:	2400166c 	.word	0x2400166c

08002634 <vBIT_7_B>:
void vBIT_7_B(){      vGBFunctionBIT(reg.B, 7, &reg.F);}
 8002634:	4a02      	ldr	r2, [pc, #8]	; (8002640 <vBIT_7_B+0xc>)
 8002636:	2107      	movs	r1, #7
 8002638:	78d0      	ldrb	r0, [r2, #3]
 800263a:	f000 bf65 	b.w	8003508 <vGBFunctionBIT>
 800263e:	bf00      	nop
 8002640:	2400166c 	.word	0x2400166c

08002644 <vBIT_7_C>:
void vBIT_7_C(){      vGBFunctionBIT(reg.C, 7, &reg.F);}
 8002644:	4a02      	ldr	r2, [pc, #8]	; (8002650 <vBIT_7_C+0xc>)
 8002646:	2107      	movs	r1, #7
 8002648:	7890      	ldrb	r0, [r2, #2]
 800264a:	f000 bf5d 	b.w	8003508 <vGBFunctionBIT>
 800264e:	bf00      	nop
 8002650:	2400166c 	.word	0x2400166c

08002654 <vBIT_7_D>:
void vBIT_7_D(){      vGBFunctionBIT(reg.D, 7, &reg.F);}
 8002654:	4a02      	ldr	r2, [pc, #8]	; (8002660 <vBIT_7_D+0xc>)
 8002656:	2107      	movs	r1, #7
 8002658:	7950      	ldrb	r0, [r2, #5]
 800265a:	f000 bf55 	b.w	8003508 <vGBFunctionBIT>
 800265e:	bf00      	nop
 8002660:	2400166c 	.word	0x2400166c

08002664 <vBIT_7_E>:
void vBIT_7_E(){      vGBFunctionBIT(reg.E, 7, &reg.F);}
 8002664:	4a02      	ldr	r2, [pc, #8]	; (8002670 <vBIT_7_E+0xc>)
 8002666:	2107      	movs	r1, #7
 8002668:	7910      	ldrb	r0, [r2, #4]
 800266a:	f000 bf4d 	b.w	8003508 <vGBFunctionBIT>
 800266e:	bf00      	nop
 8002670:	2400166c 	.word	0x2400166c

08002674 <vBIT_7_H>:
void vBIT_7_H(){      vGBFunctionBIT(reg.H, 7, &reg.F);}
 8002674:	4a02      	ldr	r2, [pc, #8]	; (8002680 <vBIT_7_H+0xc>)
 8002676:	2107      	movs	r1, #7
 8002678:	79d0      	ldrb	r0, [r2, #7]
 800267a:	f000 bf45 	b.w	8003508 <vGBFunctionBIT>
 800267e:	bf00      	nop
 8002680:	2400166c 	.word	0x2400166c

08002684 <vBIT_7_L>:
void vBIT_7_L(){      vGBFunctionBIT(reg.L, 7, &reg.F);}
 8002684:	4a02      	ldr	r2, [pc, #8]	; (8002690 <vBIT_7_L+0xc>)
 8002686:	2107      	movs	r1, #7
 8002688:	7990      	ldrb	r0, [r2, #6]
 800268a:	f000 bf3d 	b.w	8003508 <vGBFunctionBIT>
 800268e:	bf00      	nop
 8002690:	2400166c 	.word	0x2400166c

08002694 <vBIT_7_HL>:
void vBIT_7_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 7, &reg.F);}
 8002694:	b510      	push	{r4, lr}
 8002696:	4c05      	ldr	r4, [pc, #20]	; (80026ac <vBIT_7_HL+0x18>)
 8002698:	88e0      	ldrh	r0, [r4, #6]
 800269a:	f001 f80d 	bl	80036b8 <ucGBMemoryRead>
 800269e:	4622      	mov	r2, r4
 80026a0:	2107      	movs	r1, #7
 80026a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026a6:	f000 bf2f 	b.w	8003508 <vGBFunctionBIT>
 80026aa:	bf00      	nop
 80026ac:	2400166c 	.word	0x2400166c

080026b0 <vBIT_7_A>:
void vBIT_7_A(){      vGBFunctionBIT(reg.A, 7, &reg.F);}
 80026b0:	4a02      	ldr	r2, [pc, #8]	; (80026bc <vBIT_7_A+0xc>)
 80026b2:	2107      	movs	r1, #7
 80026b4:	7850      	ldrb	r0, [r2, #1]
 80026b6:	f000 bf27 	b.w	8003508 <vGBFunctionBIT>
 80026ba:	bf00      	nop
 80026bc:	2400166c 	.word	0x2400166c

080026c0 <vRES_0_HL>:
void vRES_0_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 0));}
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <vRES_0_HL+0x1c>)
 80026c2:	2100      	movs	r1, #0
 80026c4:	b510      	push	{r4, lr}
 80026c6:	88dc      	ldrh	r4, [r3, #6]
 80026c8:	4620      	mov	r0, r4
 80026ca:	f000 ff35 	bl	8003538 <ucGBFunctionRESHL>
 80026ce:	4601      	mov	r1, r0
 80026d0:	4620      	mov	r0, r4
 80026d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026d6:	f001 b811 	b.w	80036fc <vGBMemoryWrite>
 80026da:	bf00      	nop
 80026dc:	2400166c 	.word	0x2400166c

080026e0 <vRES_1_HL>:
void vRES_1_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 1));}
 80026e0:	4b06      	ldr	r3, [pc, #24]	; (80026fc <vRES_1_HL+0x1c>)
 80026e2:	2101      	movs	r1, #1
 80026e4:	b510      	push	{r4, lr}
 80026e6:	88dc      	ldrh	r4, [r3, #6]
 80026e8:	4620      	mov	r0, r4
 80026ea:	f000 ff25 	bl	8003538 <ucGBFunctionRESHL>
 80026ee:	4601      	mov	r1, r0
 80026f0:	4620      	mov	r0, r4
 80026f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026f6:	f001 b801 	b.w	80036fc <vGBMemoryWrite>
 80026fa:	bf00      	nop
 80026fc:	2400166c 	.word	0x2400166c

08002700 <vRES_2_HL>:
void vRES_2_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 2));}
 8002700:	4b06      	ldr	r3, [pc, #24]	; (800271c <vRES_2_HL+0x1c>)
 8002702:	2102      	movs	r1, #2
 8002704:	b510      	push	{r4, lr}
 8002706:	88dc      	ldrh	r4, [r3, #6]
 8002708:	4620      	mov	r0, r4
 800270a:	f000 ff15 	bl	8003538 <ucGBFunctionRESHL>
 800270e:	4601      	mov	r1, r0
 8002710:	4620      	mov	r0, r4
 8002712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002716:	f000 bff1 	b.w	80036fc <vGBMemoryWrite>
 800271a:	bf00      	nop
 800271c:	2400166c 	.word	0x2400166c

08002720 <vRES_3_HL>:
void vRES_3_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 3));}
 8002720:	4b06      	ldr	r3, [pc, #24]	; (800273c <vRES_3_HL+0x1c>)
 8002722:	2103      	movs	r1, #3
 8002724:	b510      	push	{r4, lr}
 8002726:	88dc      	ldrh	r4, [r3, #6]
 8002728:	4620      	mov	r0, r4
 800272a:	f000 ff05 	bl	8003538 <ucGBFunctionRESHL>
 800272e:	4601      	mov	r1, r0
 8002730:	4620      	mov	r0, r4
 8002732:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002736:	f000 bfe1 	b.w	80036fc <vGBMemoryWrite>
 800273a:	bf00      	nop
 800273c:	2400166c 	.word	0x2400166c

08002740 <vRES_4_HL>:
void vRES_4_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 4));}
 8002740:	4b06      	ldr	r3, [pc, #24]	; (800275c <vRES_4_HL+0x1c>)
 8002742:	2104      	movs	r1, #4
 8002744:	b510      	push	{r4, lr}
 8002746:	88dc      	ldrh	r4, [r3, #6]
 8002748:	4620      	mov	r0, r4
 800274a:	f000 fef5 	bl	8003538 <ucGBFunctionRESHL>
 800274e:	4601      	mov	r1, r0
 8002750:	4620      	mov	r0, r4
 8002752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002756:	f000 bfd1 	b.w	80036fc <vGBMemoryWrite>
 800275a:	bf00      	nop
 800275c:	2400166c 	.word	0x2400166c

08002760 <vRES_5_HL>:
void vRES_5_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 5));}
 8002760:	4b06      	ldr	r3, [pc, #24]	; (800277c <vRES_5_HL+0x1c>)
 8002762:	2105      	movs	r1, #5
 8002764:	b510      	push	{r4, lr}
 8002766:	88dc      	ldrh	r4, [r3, #6]
 8002768:	4620      	mov	r0, r4
 800276a:	f000 fee5 	bl	8003538 <ucGBFunctionRESHL>
 800276e:	4601      	mov	r1, r0
 8002770:	4620      	mov	r0, r4
 8002772:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002776:	f000 bfc1 	b.w	80036fc <vGBMemoryWrite>
 800277a:	bf00      	nop
 800277c:	2400166c 	.word	0x2400166c

08002780 <vRES_6_HL>:
void vRES_6_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 6));}
 8002780:	4b06      	ldr	r3, [pc, #24]	; (800279c <vRES_6_HL+0x1c>)
 8002782:	2106      	movs	r1, #6
 8002784:	b510      	push	{r4, lr}
 8002786:	88dc      	ldrh	r4, [r3, #6]
 8002788:	4620      	mov	r0, r4
 800278a:	f000 fed5 	bl	8003538 <ucGBFunctionRESHL>
 800278e:	4601      	mov	r1, r0
 8002790:	4620      	mov	r0, r4
 8002792:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002796:	f000 bfb1 	b.w	80036fc <vGBMemoryWrite>
 800279a:	bf00      	nop
 800279c:	2400166c 	.word	0x2400166c

080027a0 <vRES_7_HL>:
void vRES_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 7));}
 80027a0:	4b06      	ldr	r3, [pc, #24]	; (80027bc <vRES_7_HL+0x1c>)
 80027a2:	2107      	movs	r1, #7
 80027a4:	b510      	push	{r4, lr}
 80027a6:	88dc      	ldrh	r4, [r3, #6]
 80027a8:	4620      	mov	r0, r4
 80027aa:	f000 fec5 	bl	8003538 <ucGBFunctionRESHL>
 80027ae:	4601      	mov	r1, r0
 80027b0:	4620      	mov	r0, r4
 80027b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027b6:	f000 bfa1 	b.w	80036fc <vGBMemoryWrite>
 80027ba:	bf00      	nop
 80027bc:	2400166c 	.word	0x2400166c

080027c0 <vSET_0_HL>:
void vSET_0_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 0));}
 80027c0:	4b06      	ldr	r3, [pc, #24]	; (80027dc <vSET_0_HL+0x1c>)
 80027c2:	2100      	movs	r1, #0
 80027c4:	b510      	push	{r4, lr}
 80027c6:	88dc      	ldrh	r4, [r3, #6]
 80027c8:	4620      	mov	r0, r4
 80027ca:	f000 fec1 	bl	8003550 <ucGBFunctionSETHL>
 80027ce:	4601      	mov	r1, r0
 80027d0:	4620      	mov	r0, r4
 80027d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027d6:	f000 bf91 	b.w	80036fc <vGBMemoryWrite>
 80027da:	bf00      	nop
 80027dc:	2400166c 	.word	0x2400166c

080027e0 <vSET_1_HL>:
void vSET_1_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 1));}
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <vSET_1_HL+0x1c>)
 80027e2:	2101      	movs	r1, #1
 80027e4:	b510      	push	{r4, lr}
 80027e6:	88dc      	ldrh	r4, [r3, #6]
 80027e8:	4620      	mov	r0, r4
 80027ea:	f000 feb1 	bl	8003550 <ucGBFunctionSETHL>
 80027ee:	4601      	mov	r1, r0
 80027f0:	4620      	mov	r0, r4
 80027f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027f6:	f000 bf81 	b.w	80036fc <vGBMemoryWrite>
 80027fa:	bf00      	nop
 80027fc:	2400166c 	.word	0x2400166c

08002800 <vSET_2_HL>:
void vSET_2_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 2));}
 8002800:	4b06      	ldr	r3, [pc, #24]	; (800281c <vSET_2_HL+0x1c>)
 8002802:	2102      	movs	r1, #2
 8002804:	b510      	push	{r4, lr}
 8002806:	88dc      	ldrh	r4, [r3, #6]
 8002808:	4620      	mov	r0, r4
 800280a:	f000 fea1 	bl	8003550 <ucGBFunctionSETHL>
 800280e:	4601      	mov	r1, r0
 8002810:	4620      	mov	r0, r4
 8002812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002816:	f000 bf71 	b.w	80036fc <vGBMemoryWrite>
 800281a:	bf00      	nop
 800281c:	2400166c 	.word	0x2400166c

08002820 <vSET_3_HL>:
void vSET_3_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 3));}
 8002820:	4b06      	ldr	r3, [pc, #24]	; (800283c <vSET_3_HL+0x1c>)
 8002822:	2103      	movs	r1, #3
 8002824:	b510      	push	{r4, lr}
 8002826:	88dc      	ldrh	r4, [r3, #6]
 8002828:	4620      	mov	r0, r4
 800282a:	f000 fe91 	bl	8003550 <ucGBFunctionSETHL>
 800282e:	4601      	mov	r1, r0
 8002830:	4620      	mov	r0, r4
 8002832:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002836:	f000 bf61 	b.w	80036fc <vGBMemoryWrite>
 800283a:	bf00      	nop
 800283c:	2400166c 	.word	0x2400166c

08002840 <vSET_4_HL>:
void vSET_4_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 4));}
 8002840:	4b06      	ldr	r3, [pc, #24]	; (800285c <vSET_4_HL+0x1c>)
 8002842:	2104      	movs	r1, #4
 8002844:	b510      	push	{r4, lr}
 8002846:	88dc      	ldrh	r4, [r3, #6]
 8002848:	4620      	mov	r0, r4
 800284a:	f000 fe81 	bl	8003550 <ucGBFunctionSETHL>
 800284e:	4601      	mov	r1, r0
 8002850:	4620      	mov	r0, r4
 8002852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002856:	f000 bf51 	b.w	80036fc <vGBMemoryWrite>
 800285a:	bf00      	nop
 800285c:	2400166c 	.word	0x2400166c

08002860 <vSET_5_HL>:
void vSET_5_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 5));}
 8002860:	4b06      	ldr	r3, [pc, #24]	; (800287c <vSET_5_HL+0x1c>)
 8002862:	2105      	movs	r1, #5
 8002864:	b510      	push	{r4, lr}
 8002866:	88dc      	ldrh	r4, [r3, #6]
 8002868:	4620      	mov	r0, r4
 800286a:	f000 fe71 	bl	8003550 <ucGBFunctionSETHL>
 800286e:	4601      	mov	r1, r0
 8002870:	4620      	mov	r0, r4
 8002872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002876:	f000 bf41 	b.w	80036fc <vGBMemoryWrite>
 800287a:	bf00      	nop
 800287c:	2400166c 	.word	0x2400166c

08002880 <vSET_6_HL>:
void vSET_6_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 6));}
 8002880:	4b06      	ldr	r3, [pc, #24]	; (800289c <vSET_6_HL+0x1c>)
 8002882:	2106      	movs	r1, #6
 8002884:	b510      	push	{r4, lr}
 8002886:	88dc      	ldrh	r4, [r3, #6]
 8002888:	4620      	mov	r0, r4
 800288a:	f000 fe61 	bl	8003550 <ucGBFunctionSETHL>
 800288e:	4601      	mov	r1, r0
 8002890:	4620      	mov	r0, r4
 8002892:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002896:	f000 bf31 	b.w	80036fc <vGBMemoryWrite>
 800289a:	bf00      	nop
 800289c:	2400166c 	.word	0x2400166c

080028a0 <vSET_7_HL>:
void vSET_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 7));}
 80028a0:	4b06      	ldr	r3, [pc, #24]	; (80028bc <vSET_7_HL+0x1c>)
 80028a2:	2107      	movs	r1, #7
 80028a4:	b510      	push	{r4, lr}
 80028a6:	88dc      	ldrh	r4, [r3, #6]
 80028a8:	4620      	mov	r0, r4
 80028aa:	f000 fe51 	bl	8003550 <ucGBFunctionSETHL>
 80028ae:	4601      	mov	r1, r0
 80028b0:	4620      	mov	r0, r4
 80028b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028b6:	f000 bf21 	b.w	80036fc <vGBMemoryWrite>
 80028ba:	bf00      	nop
 80028bc:	2400166c 	.word	0x2400166c

080028c0 <vCCF>:
void vCCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); (checkbit(reg.F, C_FLAG)) ? resetbit(&reg.F, C_FLAG) : setbit(&reg.F, C_FLAG);}
 80028c0:	b510      	push	{r4, lr}
 80028c2:	4c0d      	ldr	r4, [pc, #52]	; (80028f8 <vCCF+0x38>)
 80028c4:	2106      	movs	r1, #6
 80028c6:	4620      	mov	r0, r4
 80028c8:	f000 f9f2 	bl	8002cb0 <resetbit>
 80028cc:	4620      	mov	r0, r4
 80028ce:	2105      	movs	r1, #5
 80028d0:	f000 f9ee 	bl	8002cb0 <resetbit>
 80028d4:	7820      	ldrb	r0, [r4, #0]
 80028d6:	2104      	movs	r1, #4
 80028d8:	f000 f9f2 	bl	8002cc0 <checkbit>
 80028dc:	b128      	cbz	r0, 80028ea <vCCF+0x2a>
 80028de:	4620      	mov	r0, r4
 80028e0:	2104      	movs	r1, #4
 80028e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028e6:	f000 b9e3 	b.w	8002cb0 <resetbit>
 80028ea:	4620      	mov	r0, r4
 80028ec:	2104      	movs	r1, #4
 80028ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028f2:	f000 b9d5 	b.w	8002ca0 <setbit>
 80028f6:	bf00      	nop
 80028f8:	2400166c 	.word	0x2400166c

080028fc <vRET_C.part.0>:
void vRET_NZ(){       customDuration = (checkbit(reg.F, Z_FLAG)) ?  8 : 20; if(checkbit(reg.F, Z_FLAG) == 0) vGBFunctionRET(&reg.SP, &reg.PC);}
 80028fc:	4901      	ldr	r1, [pc, #4]	; (8002904 <vRET_C.part.0+0x8>)
 80028fe:	1e88      	subs	r0, r1, #2
 8002900:	f000 bc2e 	b.w	8003160 <vGBFunctionRET>
 8002904:	24001676 	.word	0x24001676

08002908 <vRET_NZ>:
 8002908:	b510      	push	{r4, lr}
 800290a:	4c0b      	ldr	r4, [pc, #44]	; (8002938 <vRET_NZ+0x30>)
 800290c:	2107      	movs	r1, #7
 800290e:	7820      	ldrb	r0, [r4, #0]
 8002910:	f000 f9d6 	bl	8002cc0 <checkbit>
 8002914:	2800      	cmp	r0, #0
 8002916:	4b09      	ldr	r3, [pc, #36]	; (800293c <vRET_NZ+0x34>)
 8002918:	f04f 0107 	mov.w	r1, #7
 800291c:	bf14      	ite	ne
 800291e:	2208      	movne	r2, #8
 8002920:	2214      	moveq	r2, #20
 8002922:	7820      	ldrb	r0, [r4, #0]
 8002924:	701a      	strb	r2, [r3, #0]
 8002926:	f000 f9cb 	bl	8002cc0 <checkbit>
 800292a:	b100      	cbz	r0, 800292e <vRET_NZ+0x26>
 800292c:	bd10      	pop	{r4, pc}
 800292e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002932:	f7ff bfe3 	b.w	80028fc <vRET_C.part.0>
 8002936:	bf00      	nop
 8002938:	2400166c 	.word	0x2400166c
 800293c:	240010a0 	.word	0x240010a0

08002940 <vRET_Z>:
void vRET_Z(){        customDuration = (checkbit(reg.F, Z_FLAG)) ?  20 : 8; if(checkbit(reg.F, Z_FLAG)) vGBFunctionRET(&reg.SP, &reg.PC);}
 8002940:	b510      	push	{r4, lr}
 8002942:	4c0b      	ldr	r4, [pc, #44]	; (8002970 <vRET_Z+0x30>)
 8002944:	2107      	movs	r1, #7
 8002946:	7820      	ldrb	r0, [r4, #0]
 8002948:	f000 f9ba 	bl	8002cc0 <checkbit>
 800294c:	2800      	cmp	r0, #0
 800294e:	4b09      	ldr	r3, [pc, #36]	; (8002974 <vRET_Z+0x34>)
 8002950:	f04f 0107 	mov.w	r1, #7
 8002954:	bf14      	ite	ne
 8002956:	2214      	movne	r2, #20
 8002958:	2208      	moveq	r2, #8
 800295a:	7820      	ldrb	r0, [r4, #0]
 800295c:	701a      	strb	r2, [r3, #0]
 800295e:	f000 f9af 	bl	8002cc0 <checkbit>
 8002962:	b900      	cbnz	r0, 8002966 <vRET_Z+0x26>
 8002964:	bd10      	pop	{r4, pc}
 8002966:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800296a:	f7ff bfc7 	b.w	80028fc <vRET_C.part.0>
 800296e:	bf00      	nop
 8002970:	2400166c 	.word	0x2400166c
 8002974:	240010a0 	.word	0x240010a0

08002978 <vRET_NC>:
void vRET_NC(){       customDuration =(checkbit(reg.F, C_FLAG)) ?  8 : 20; if(checkbit(reg.F, C_FLAG) == 0) vGBFunctionRET(&reg.SP, &reg.PC);}
 8002978:	b510      	push	{r4, lr}
 800297a:	4c0b      	ldr	r4, [pc, #44]	; (80029a8 <vRET_NC+0x30>)
 800297c:	2104      	movs	r1, #4
 800297e:	7820      	ldrb	r0, [r4, #0]
 8002980:	f000 f99e 	bl	8002cc0 <checkbit>
 8002984:	2800      	cmp	r0, #0
 8002986:	4b09      	ldr	r3, [pc, #36]	; (80029ac <vRET_NC+0x34>)
 8002988:	f04f 0104 	mov.w	r1, #4
 800298c:	bf14      	ite	ne
 800298e:	2208      	movne	r2, #8
 8002990:	2214      	moveq	r2, #20
 8002992:	7820      	ldrb	r0, [r4, #0]
 8002994:	701a      	strb	r2, [r3, #0]
 8002996:	f000 f993 	bl	8002cc0 <checkbit>
 800299a:	b100      	cbz	r0, 800299e <vRET_NC+0x26>
 800299c:	bd10      	pop	{r4, pc}
 800299e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029a2:	f7ff bfab 	b.w	80028fc <vRET_C.part.0>
 80029a6:	bf00      	nop
 80029a8:	2400166c 	.word	0x2400166c
 80029ac:	240010a0 	.word	0x240010a0

080029b0 <vRET_C>:
void vRET_C(){        customDuration =(checkbit(reg.F, C_FLAG)) ?  20 : 8; if(checkbit(reg.F, C_FLAG)) vGBFunctionRET(&reg.SP, &reg.PC);}
 80029b0:	b510      	push	{r4, lr}
 80029b2:	4c0b      	ldr	r4, [pc, #44]	; (80029e0 <vRET_C+0x30>)
 80029b4:	2104      	movs	r1, #4
 80029b6:	7820      	ldrb	r0, [r4, #0]
 80029b8:	f000 f982 	bl	8002cc0 <checkbit>
 80029bc:	2800      	cmp	r0, #0
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <vRET_C+0x34>)
 80029c0:	f04f 0104 	mov.w	r1, #4
 80029c4:	bf14      	ite	ne
 80029c6:	2214      	movne	r2, #20
 80029c8:	2208      	moveq	r2, #8
 80029ca:	7820      	ldrb	r0, [r4, #0]
 80029cc:	701a      	strb	r2, [r3, #0]
 80029ce:	f000 f977 	bl	8002cc0 <checkbit>
 80029d2:	b900      	cbnz	r0, 80029d6 <vRET_C+0x26>
 80029d4:	bd10      	pop	{r4, pc}
 80029d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029da:	f7ff bf8f 	b.w	80028fc <vRET_C.part.0>
 80029de:	bf00      	nop
 80029e0:	2400166c 	.word	0x2400166c
 80029e4:	240010a0 	.word	0x240010a0

080029e8 <vLD_A_A>:
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop

080029ec <vLD_B_B>:
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop

080029f0 <vLD_C_C>:
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop

080029f4 <vLD_D_D>:
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop

080029f8 <vLD_E_E>:
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop

080029fc <vLD_H_H>:
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop

08002a00 <vLD_L_L>:
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop

08002a04 <ucGetTstate>:

uint8_t ucGetTstate(){
	return tStates;
 8002a04:	4b01      	ldr	r3, [pc, #4]	; (8002a0c <ucGetTstate+0x8>)
}
 8002a06:	7818      	ldrb	r0, [r3, #0]
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	240010a9 	.word	0x240010a9

08002a10 <vGBCPUHaltedHandler>:
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
		//vGBMemoryPrint();
	}
}

void vGBCPUHaltedHandler(){
 8002a10:	b538      	push	{r3, r4, r5, lr}
	if(ucOneCycleInterruptDelay == 1){
 8002a12:	4c13      	ldr	r4, [pc, #76]	; (8002a60 <vGBCPUHaltedHandler+0x50>)
 8002a14:	7823      	ldrb	r3, [r4, #0]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d002      	beq.n	8002a20 <vGBCPUHaltedHandler+0x10>
				}else if(InterruptSetandEn &  JOYPAD_INTERRUPT){ ucHALTED = 0;
				}
			}

	}else{
		ucOneCycleInterruptDelay++;
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	7023      	strb	r3, [r4, #0]
	}
}
 8002a1e:	bd38      	pop	{r3, r4, r5, pc}
			if(ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR) & 0x1F){
 8002a20:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002a24:	f000 fe48 	bl	80036b8 <ucGBMemoryRead>
 8002a28:	4605      	mov	r5, r0
 8002a2a:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002a2e:	f000 fe43 	bl	80036b8 <ucGBMemoryRead>
 8002a32:	4028      	ands	r0, r5
 8002a34:	06c2      	lsls	r2, r0, #27
 8002a36:	d0f2      	beq.n	8002a1e <vGBCPUHaltedHandler+0xe>
				ucInterruptMasterEnable = 0;
 8002a38:	4b0a      	ldr	r3, [pc, #40]	; (8002a64 <vGBCPUHaltedHandler+0x54>)
 8002a3a:	2500      	movs	r5, #0
				uint8_t InterruptSetandEn = ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR);
 8002a3c:	f64f 70ff 	movw	r0, #65535	; 0xffff
				ucInterruptMasterEnable = 0;
 8002a40:	701d      	strb	r5, [r3, #0]
				ucOneCycleInterruptDelay = 0;
 8002a42:	7025      	strb	r5, [r4, #0]
				uint8_t InterruptSetandEn = ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR);
 8002a44:	f000 fe38 	bl	80036b8 <ucGBMemoryRead>
 8002a48:	4604      	mov	r4, r0
 8002a4a:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002a4e:	f000 fe33 	bl	80036b8 <ucGBMemoryRead>
 8002a52:	4020      	ands	r0, r4
				}else if(InterruptSetandEn &  JOYPAD_INTERRUPT){ ucHALTED = 0;
 8002a54:	06c3      	lsls	r3, r0, #27
 8002a56:	d0e2      	beq.n	8002a1e <vGBCPUHaltedHandler+0xe>
				if      (InterruptSetandEn &  VBLANK_INTERRUPT){ ucHALTED = 0;
 8002a58:	4b03      	ldr	r3, [pc, #12]	; (8002a68 <vGBCPUHaltedHandler+0x58>)
 8002a5a:	701d      	strb	r5, [r3, #0]
}
 8002a5c:	bd38      	pop	{r3, r4, r5, pc}
 8002a5e:	bf00      	nop
 8002a60:	240010ac 	.word	0x240010ac
 8002a64:	240010ab 	.word	0x240010ab
 8002a68:	240010aa 	.word	0x240010aa

08002a6c <vGBCPUInterruptHandler>:

void vGBCPUInterruptHandler(){
 8002a6c:	b570      	push	{r4, r5, r6, lr}
	if(ucOneCycleInterruptDelay == 1){
 8002a6e:	4d39      	ldr	r5, [pc, #228]	; (8002b54 <vGBCPUInterruptHandler+0xe8>)
 8002a70:	782c      	ldrb	r4, [r5, #0]
 8002a72:	2c01      	cmp	r4, #1
 8002a74:	d002      	beq.n	8002a7c <vGBCPUInterruptHandler+0x10>
				tStates += 5*4;
			}
		}

	}else{
		ucOneCycleInterruptDelay++;
 8002a76:	3401      	adds	r4, #1
 8002a78:	702c      	strb	r4, [r5, #0]
	}
}
 8002a7a:	bd70      	pop	{r4, r5, r6, pc}
		if(ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR) & 0x1F){
 8002a7c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002a80:	f000 fe1a 	bl	80036b8 <ucGBMemoryRead>
 8002a84:	4606      	mov	r6, r0
 8002a86:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002a8a:	f000 fe15 	bl	80036b8 <ucGBMemoryRead>
 8002a8e:	4030      	ands	r0, r6
 8002a90:	06c6      	lsls	r6, r0, #27
 8002a92:	d0f2      	beq.n	8002a7a <vGBCPUInterruptHandler+0xe>
			ucHALTED = 0;
 8002a94:	4b30      	ldr	r3, [pc, #192]	; (8002b58 <vGBCPUInterruptHandler+0xec>)
			ucInterruptMasterEnable = 0;
 8002a96:	2600      	movs	r6, #0
 8002a98:	4a30      	ldr	r2, [pc, #192]	; (8002b5c <vGBCPUInterruptHandler+0xf0>)
			uint8_t InterruptSetandEn = ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR);
 8002a9a:	f64f 70ff 	movw	r0, #65535	; 0xffff
			ucHALTED = 0;
 8002a9e:	701e      	strb	r6, [r3, #0]
			ucInterruptMasterEnable = 0;
 8002aa0:	7016      	strb	r6, [r2, #0]
			ucOneCycleInterruptDelay = 0;
 8002aa2:	702e      	strb	r6, [r5, #0]
			uint8_t InterruptSetandEn = ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR);
 8002aa4:	f000 fe08 	bl	80036b8 <ucGBMemoryRead>
 8002aa8:	4605      	mov	r5, r0
 8002aaa:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002aae:	f000 fe03 	bl	80036b8 <ucGBMemoryRead>
 8002ab2:	4028      	ands	r0, r5
			if      (InterruptSetandEn &  VBLANK_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 0); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = VBLANK_VECTOR;
 8002ab4:	07c5      	lsls	r5, r0, #31
			uint8_t InterruptSetandEn = ucGBMemoryRead(IE_ADDR) & ucGBMemoryRead(IF_ADDR);
 8002ab6:	b2c3      	uxtb	r3, r0
			if      (InterruptSetandEn &  VBLANK_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 0); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = VBLANK_VECTOR;
 8002ab8:	d418      	bmi.n	8002aec <vGBCPUInterruptHandler+0x80>
			}else if(InterruptSetandEn & LCDSTAT_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 1); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = LCDSTAT_VECTOR;
 8002aba:	0798      	lsls	r0, r3, #30
 8002abc:	d423      	bmi.n	8002b06 <vGBCPUInterruptHandler+0x9a>
			}else if(InterruptSetandEn &   TIMER_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 2); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = TIMER_VECTOR;
 8002abe:	0759      	lsls	r1, r3, #29
 8002ac0:	d42e      	bmi.n	8002b20 <vGBCPUInterruptHandler+0xb4>
			}else if(InterruptSetandEn &  SERIAL_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 3); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = SERIAL_VECTOR;
 8002ac2:	071a      	lsls	r2, r3, #28
 8002ac4:	d439      	bmi.n	8002b3a <vGBCPUInterruptHandler+0xce>
			}else if(InterruptSetandEn &  JOYPAD_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 4); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = JOYPAD_VECTOR;
 8002ac6:	06db      	lsls	r3, r3, #27
 8002ac8:	d5d7      	bpl.n	8002a7a <vGBCPUInterruptHandler+0xe>
 8002aca:	2104      	movs	r1, #4
 8002acc:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002ad0:	f000 fdd0 	bl	8003674 <vGBMemoryResetBit>
 8002ad4:	4922      	ldr	r1, [pc, #136]	; (8002b60 <vGBCPUInterruptHandler+0xf4>)
 8002ad6:	1e88      	subs	r0, r1, #2
 8002ad8:	f000 fb60 	bl	800319c <vGBFunctionPUSH>
 8002adc:	4b21      	ldr	r3, [pc, #132]	; (8002b64 <vGBCPUInterruptHandler+0xf8>)
 8002ade:	2260      	movs	r2, #96	; 0x60
 8002ae0:	815a      	strh	r2, [r3, #10]
				tStates += 5*4;
 8002ae2:	4a21      	ldr	r2, [pc, #132]	; (8002b68 <vGBCPUInterruptHandler+0xfc>)
 8002ae4:	7813      	ldrb	r3, [r2, #0]
 8002ae6:	3314      	adds	r3, #20
 8002ae8:	7013      	strb	r3, [r2, #0]
}
 8002aea:	bd70      	pop	{r4, r5, r6, pc}
			if      (InterruptSetandEn &  VBLANK_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 0); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = VBLANK_VECTOR;
 8002aec:	4631      	mov	r1, r6
 8002aee:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002af2:	f000 fdbf 	bl	8003674 <vGBMemoryResetBit>
 8002af6:	491a      	ldr	r1, [pc, #104]	; (8002b60 <vGBCPUInterruptHandler+0xf4>)
 8002af8:	1e88      	subs	r0, r1, #2
 8002afa:	f000 fb4f 	bl	800319c <vGBFunctionPUSH>
 8002afe:	4b19      	ldr	r3, [pc, #100]	; (8002b64 <vGBCPUInterruptHandler+0xf8>)
 8002b00:	2240      	movs	r2, #64	; 0x40
 8002b02:	815a      	strh	r2, [r3, #10]
			if( ucInterrTrig == 1){
 8002b04:	e7ed      	b.n	8002ae2 <vGBCPUInterruptHandler+0x76>
			}else if(InterruptSetandEn & LCDSTAT_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 1); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = LCDSTAT_VECTOR;
 8002b06:	4621      	mov	r1, r4
 8002b08:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002b0c:	f000 fdb2 	bl	8003674 <vGBMemoryResetBit>
 8002b10:	4913      	ldr	r1, [pc, #76]	; (8002b60 <vGBCPUInterruptHandler+0xf4>)
 8002b12:	1e88      	subs	r0, r1, #2
 8002b14:	f000 fb42 	bl	800319c <vGBFunctionPUSH>
 8002b18:	4b12      	ldr	r3, [pc, #72]	; (8002b64 <vGBCPUInterruptHandler+0xf8>)
 8002b1a:	2248      	movs	r2, #72	; 0x48
 8002b1c:	815a      	strh	r2, [r3, #10]
			if( ucInterrTrig == 1){
 8002b1e:	e7e0      	b.n	8002ae2 <vGBCPUInterruptHandler+0x76>
			}else if(InterruptSetandEn &   TIMER_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 2); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = TIMER_VECTOR;
 8002b20:	2102      	movs	r1, #2
 8002b22:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002b26:	f000 fda5 	bl	8003674 <vGBMemoryResetBit>
 8002b2a:	490d      	ldr	r1, [pc, #52]	; (8002b60 <vGBCPUInterruptHandler+0xf4>)
 8002b2c:	1e88      	subs	r0, r1, #2
 8002b2e:	f000 fb35 	bl	800319c <vGBFunctionPUSH>
 8002b32:	4b0c      	ldr	r3, [pc, #48]	; (8002b64 <vGBCPUInterruptHandler+0xf8>)
 8002b34:	2250      	movs	r2, #80	; 0x50
 8002b36:	815a      	strh	r2, [r3, #10]
			if( ucInterrTrig == 1){
 8002b38:	e7d3      	b.n	8002ae2 <vGBCPUInterruptHandler+0x76>
			}else if(InterruptSetandEn &  SERIAL_INTERRUPT){ vGBMemoryResetBit(IF_ADDR, 3); vGBFunctionPUSH(&reg.SP, &reg.PC); ucInterrTrig = 1; reg.PC = SERIAL_VECTOR;
 8002b3a:	2103      	movs	r1, #3
 8002b3c:	f64f 700f 	movw	r0, #65295	; 0xff0f
 8002b40:	f000 fd98 	bl	8003674 <vGBMemoryResetBit>
 8002b44:	4906      	ldr	r1, [pc, #24]	; (8002b60 <vGBCPUInterruptHandler+0xf4>)
 8002b46:	1e88      	subs	r0, r1, #2
 8002b48:	f000 fb28 	bl	800319c <vGBFunctionPUSH>
 8002b4c:	4b05      	ldr	r3, [pc, #20]	; (8002b64 <vGBCPUInterruptHandler+0xf8>)
 8002b4e:	2258      	movs	r2, #88	; 0x58
 8002b50:	815a      	strh	r2, [r3, #10]
			if( ucInterrTrig == 1){
 8002b52:	e7c6      	b.n	8002ae2 <vGBCPUInterruptHandler+0x76>
 8002b54:	240010ac 	.word	0x240010ac
 8002b58:	240010aa 	.word	0x240010aa
 8002b5c:	240010ab 	.word	0x240010ab
 8002b60:	24001676 	.word	0x24001676
 8002b64:	2400166c 	.word	0x2400166c
 8002b68:	240010a9 	.word	0x240010a9

08002b6c <vGBCPUinstr>:

void vGBCPUinstr(uint8_t opcode){
 8002b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(reg.PC == pc){
 8002b6e:	4e2b      	ldr	r6, [pc, #172]	; (8002c1c <vGBCPUinstr+0xb0>)
void vGBCPUinstr(uint8_t opcode){
 8002b70:	4604      	mov	r4, r0
	if(reg.PC == pc){
 8002b72:	4b2b      	ldr	r3, [pc, #172]	; (8002c20 <vGBCPUinstr+0xb4>)
 8002b74:	8972      	ldrh	r2, [r6, #10]
 8002b76:	881b      	ldrh	r3, [r3, #0]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d103      	bne.n	8002b84 <vGBCPUinstr+0x18>
		num++;
 8002b7c:	4a29      	ldr	r2, [pc, #164]	; (8002c24 <vGBCPUinstr+0xb8>)
 8002b7e:	7813      	ldrb	r3, [r2, #0]
 8002b80:	3301      	adds	r3, #1
 8002b82:	7013      	strb	r3, [r2, #0]
	}

	if(!ucHALTED){
 8002b84:	4d28      	ldr	r5, [pc, #160]	; (8002c28 <vGBCPUinstr+0xbc>)
 8002b86:	782b      	ldrb	r3, [r5, #0]
 8002b88:	b163      	cbz	r3, 8002ba4 <vGBCPUinstr+0x38>
 8002b8a:	4b28      	ldr	r3, [pc, #160]	; (8002c2c <vGBCPUinstr+0xc0>)
 8002b8c:	7818      	ldrb	r0, [r3, #0]
			tStates = instructions[opcode].Tstate;
		}

	}

	vGBMemoryIncTimers(tStates >> 2);
 8002b8e:	0880      	lsrs	r0, r0, #2
 8002b90:	f000 fe4e 	bl	8003830 <vGBMemoryIncTimers>

	if(ucInterruptMasterEnable == 1)
 8002b94:	4b26      	ldr	r3, [pc, #152]	; (8002c30 <vGBCPUinstr+0xc4>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d01c      	beq.n	8002bd6 <vGBCPUinstr+0x6a>
		vGBCPUInterruptHandler();

	if(ucHALTED == 1)
 8002b9c:	782b      	ldrb	r3, [r5, #0]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d015      	beq.n	8002bce <vGBCPUinstr+0x62>
		vGBCPUHaltedHandler();

}
 8002ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		vGBMemorySetOP(opcode);
 8002ba4:	4620      	mov	r0, r4
 8002ba6:	f000 fcdd 	bl	8003564 <vGBMemorySetOP>
		reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002baa:	2ccb      	cmp	r4, #203	; 0xcb
 8002bac:	d01b      	beq.n	8002be6 <vGBCPUinstr+0x7a>
 8002bae:	4a21      	ldr	r2, [pc, #132]	; (8002c34 <vGBCPUinstr+0xc8>)
 8002bb0:	8971      	ldrh	r1, [r6, #10]
 8002bb2:	eb02 07c4 	add.w	r7, r2, r4, lsl #3
		((void (*)(void))instructions[opcode].instr)();
 8002bb6:	f852 2034 	ldr.w	r2, [r2, r4, lsl #3]
		reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002bba:	793b      	ldrb	r3, [r7, #4]
 8002bbc:	440b      	add	r3, r1
 8002bbe:	8173      	strh	r3, [r6, #10]
		((void (*)(void))instructions[opcode].instr)();
 8002bc0:	4790      	blx	r2
		}else if(instructions[opcode].Tstate == 255){
 8002bc2:	7978      	ldrb	r0, [r7, #5]
 8002bc4:	28ff      	cmp	r0, #255	; 0xff
 8002bc6:	d009      	beq.n	8002bdc <vGBCPUinstr+0x70>
			tStates = instructions[opcode].Tstate;
 8002bc8:	4b18      	ldr	r3, [pc, #96]	; (8002c2c <vGBCPUinstr+0xc0>)
 8002bca:	7018      	strb	r0, [r3, #0]
 8002bcc:	e7df      	b.n	8002b8e <vGBCPUinstr+0x22>
}
 8002bce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		vGBCPUHaltedHandler();
 8002bd2:	f7ff bf1d 	b.w	8002a10 <vGBCPUHaltedHandler>
		vGBCPUInterruptHandler();
 8002bd6:	f7ff ff49 	bl	8002a6c <vGBCPUInterruptHandler>
 8002bda:	e7df      	b.n	8002b9c <vGBCPUinstr+0x30>
			tStates = customDuration;
 8002bdc:	4a16      	ldr	r2, [pc, #88]	; (8002c38 <vGBCPUinstr+0xcc>)
 8002bde:	4b13      	ldr	r3, [pc, #76]	; (8002c2c <vGBCPUinstr+0xc0>)
 8002be0:	7810      	ldrb	r0, [r2, #0]
 8002be2:	7018      	strb	r0, [r3, #0]
 8002be4:	e7d3      	b.n	8002b8e <vGBCPUinstr+0x22>
		reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002be6:	8970      	ldrh	r0, [r6, #10]
 8002be8:	4c14      	ldr	r4, [pc, #80]	; (8002c3c <vGBCPUinstr+0xd0>)
 8002bea:	3001      	adds	r0, #1
 8002bec:	b280      	uxth	r0, r0
 8002bee:	f000 fd63 	bl	80036b8 <ucGBMemoryRead>
 8002bf2:	8971      	ldrh	r1, [r6, #10]
 8002bf4:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
		((void (*)(void))instructions[opcode].instr)();
 8002bf8:	4a0e      	ldr	r2, [pc, #56]	; (8002c34 <vGBCPUinstr+0xc8>)
		reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002bfa:	7903      	ldrb	r3, [r0, #4]
		((void (*)(void))instructions[opcode].instr)();
 8002bfc:	f8d2 2658 	ldr.w	r2, [r2, #1624]	; 0x658
		reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002c00:	440b      	add	r3, r1
 8002c02:	8173      	strh	r3, [r6, #10]
		((void (*)(void))instructions[opcode].instr)();
 8002c04:	4790      	blx	r2
			tStates = prefix_instructions[ucGBMemoryRead(reg.PC - 1)].Tstate;
 8002c06:	8970      	ldrh	r0, [r6, #10]
 8002c08:	3801      	subs	r0, #1
 8002c0a:	b280      	uxth	r0, r0
 8002c0c:	f000 fd54 	bl	80036b8 <ucGBMemoryRead>
 8002c10:	4b06      	ldr	r3, [pc, #24]	; (8002c2c <vGBCPUinstr+0xc0>)
 8002c12:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8002c16:	7940      	ldrb	r0, [r0, #5]
 8002c18:	7018      	strb	r0, [r3, #0]
 8002c1a:	e7b8      	b.n	8002b8e <vGBCPUinstr+0x22>
 8002c1c:	2400166c 	.word	0x2400166c
 8002c20:	2400080c 	.word	0x2400080c
 8002c24:	240010a8 	.word	0x240010a8
 8002c28:	240010aa 	.word	0x240010aa
 8002c2c:	240010a9 	.word	0x240010a9
 8002c30:	240010ab 	.word	0x240010ab
 8002c34:	2400000c 	.word	0x2400000c
 8002c38:	240010a0 	.word	0x240010a0
 8002c3c:	24000810 	.word	0x24000810

08002c40 <vGBCPUboot>:
void vGBCPUboot(){
 8002c40:	b570      	push	{r4, r5, r6, lr}
	if(reg.PC <= 0xFF){
 8002c42:	4c12      	ldr	r4, [pc, #72]	; (8002c8c <vGBCPUboot+0x4c>)
 8002c44:	8960      	ldrh	r0, [r4, #10]
 8002c46:	28ff      	cmp	r0, #255	; 0xff
 8002c48:	d90a      	bls.n	8002c60 <vGBCPUboot+0x20>
		numcount++;
 8002c4a:	4a11      	ldr	r2, [pc, #68]	; (8002c90 <vGBCPUboot+0x50>)
		if(n == 0){
 8002c4c:	4d11      	ldr	r5, [pc, #68]	; (8002c94 <vGBCPUboot+0x54>)
		numcount++;
 8002c4e:	e9d2 3100 	ldrd	r3, r1, [r2]
		if(n == 0){
 8002c52:	682e      	ldr	r6, [r5, #0]
		numcount++;
 8002c54:	3301      	adds	r3, #1
 8002c56:	f141 0100 	adc.w	r1, r1, #0
 8002c5a:	e9c2 3100 	strd	r3, r1, [r2]
		if(n == 0){
 8002c5e:	b12e      	cbz	r6, 8002c6c <vGBCPUboot+0x2c>
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002c60:	f000 fd2a 	bl	80036b8 <ucGBMemoryRead>
}
 8002c64:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002c68:	f7ff bf80 	b.w	8002b6c <vGBCPUinstr>
			vGBMemoryLoad(getRomPointer(), 256);
 8002c6c:	f001 fa26 	bl	80040bc <getRomPointer>
 8002c70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c74:	f000 fc7c 	bl	8003570 <vGBMemoryLoad>
			n = 1;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	8960      	ldrh	r0, [r4, #10]
 8002c7c:	602b      	str	r3, [r5, #0]
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002c7e:	f000 fd1b 	bl	80036b8 <ucGBMemoryRead>
}
 8002c82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002c86:	f7ff bf71 	b.w	8002b6c <vGBCPUinstr>
 8002c8a:	bf00      	nop
 8002c8c:	2400166c 	.word	0x2400166c
 8002c90:	24001660 	.word	0x24001660
 8002c94:	240010a4 	.word	0x240010a4

08002c98 <concat_16bit_bigEndian>:
#include <stdio.h>
#include "gbfunctions.h"
#include "gbmemory.h"

uint16_t concat_16bit_bigEndian(uint8_t x, uint8_t y) {
	return (uint16_t) (y << 8) + x;
 8002c98:	eb00 2001 	add.w	r0, r0, r1, lsl #8
}
 8002c9c:	b280      	uxth	r0, r0
 8002c9e:	4770      	bx	lr

08002ca0 <setbit>:

void setbit(uint8_t *n, uint8_t bit){
	(*n) |= (0x1 << bit);
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	fa03 f101 	lsl.w	r1, r3, r1
 8002ca6:	7803      	ldrb	r3, [r0, #0]
 8002ca8:	4319      	orrs	r1, r3
 8002caa:	7001      	strb	r1, [r0, #0]
}
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop

08002cb0 <resetbit>:

void resetbit(uint8_t *n, uint8_t bit){
	(*n) &= ~(0x1 << bit);
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	fa03 f101 	lsl.w	r1, r3, r1
 8002cb6:	7803      	ldrb	r3, [r0, #0]
 8002cb8:	ea23 0101 	bic.w	r1, r3, r1
 8002cbc:	7001      	strb	r1, [r0, #0]
}
 8002cbe:	4770      	bx	lr

08002cc0 <checkbit>:

uint8_t checkbit(uint8_t n, uint8_t bit){
	return ((n >> bit) & 0x1);
 8002cc0:	4108      	asrs	r0, r1
}
 8002cc2:	f000 0001 	and.w	r0, r0, #1
 8002cc6:	4770      	bx	lr

08002cc8 <v8bitRegisterINC>:

void v8bitRegisterINC(uint8_t *reg, uint8_t *flagReg){
	((*reg & 0x0F) == 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002cc8:	7803      	ldrb	r3, [r0, #0]
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	2b0f      	cmp	r3, #15
	(*n) |= (0x1 << bit);
 8002cd0:	780b      	ldrb	r3, [r1, #0]
 8002cd2:	bf0c      	ite	eq
 8002cd4:	f043 0320 	orreq.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8002cd8:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
 8002cdc:	700b      	strb	r3, [r1, #0]
	*reg = *reg + 1;
 8002cde:	7803      	ldrb	r3, [r0, #0]
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	7003      	strb	r3, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002ce4:	f991 2000 	ldrsb.w	r2, [r1]
 8002ce8:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 8002cec:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, N_FLAG);
	(*reg != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002cee:	7800      	ldrb	r0, [r0, #0]
 8002cf0:	b118      	cbz	r0, 8002cfa <v8bitRegisterINC+0x32>
	(*n) &= ~(0x1 << bit);
 8002cf2:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 8002cf6:	700b      	strb	r3, [r1, #0]
}
 8002cf8:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002cfa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	700b      	strb	r3, [r1, #0]
}
 8002d02:	4770      	bx	lr

08002d04 <v8bitRegisterDEC>:

void v8bitRegisterDEC(uint8_t *reg, uint8_t *flagReg){
	((*reg & 0x0F) != 0) ? resetbit(flagReg, H_FLAG) : setbit(flagReg, H_FLAG);
 8002d04:	7803      	ldrb	r3, [r0, #0]
 8002d06:	f013 0f0f 	tst.w	r3, #15
	(*n) &= ~(0x1 << bit);
 8002d0a:	780b      	ldrb	r3, [r1, #0]
 8002d0c:	bf14      	ite	ne
 8002d0e:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
	(*n) |= (0x1 << bit);
 8002d12:	f043 0320 	orreq.w	r3, r3, #32
 8002d16:	700b      	strb	r3, [r1, #0]
	*reg = *reg - 1;
 8002d18:	7803      	ldrb	r3, [r0, #0]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	7003      	strb	r3, [r0, #0]
	(*n) |= (0x1 << bit);
 8002d1e:	f991 3000 	ldrsb.w	r3, [r1]
 8002d22:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d26:	700a      	strb	r2, [r1, #0]
	setbit(flagReg, N_FLAG);
	(*reg != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002d28:	7802      	ldrb	r2, [r0, #0]
 8002d2a:	b12a      	cbz	r2, 8002d38 <v8bitRegisterDEC+0x34>
	(*n) &= ~(0x1 << bit);
 8002d2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d34:	700b      	strb	r3, [r1, #0]
}
 8002d36:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002d38:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	700b      	strb	r3, [r1, #0]
}
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop

08002d44 <vGBFunctionRLCA>:
	return ((n >> bit) & 0x1);
 8002d44:	7802      	ldrb	r2, [r0, #0]

void vGBFunctionRLCA(uint8_t *reg, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(*reg, 7);
	*flagReg = (tempCarry != 0) ? 0x10 : 0x00;
 8002d46:	09d3      	lsrs	r3, r2, #7
 8002d48:	bf0c      	ite	eq
 8002d4a:	2300      	moveq	r3, #0
 8002d4c:	2310      	movne	r3, #16
 8002d4e:	700b      	strb	r3, [r1, #0]
	*reg <<= 1;
 8002d50:	7803      	ldrb	r3, [r0, #0]
 8002d52:	005b      	lsls	r3, r3, #1
	*reg += tempCarry;
 8002d54:	eb03 13d2 	add.w	r3, r3, r2, lsr #7
 8002d58:	7003      	strb	r3, [r0, #0]
}
 8002d5a:	4770      	bx	lr

08002d5c <vGBFunctionRRCA>:
	return ((n >> bit) & 0x1);
 8002d5c:	7803      	ldrb	r3, [r0, #0]

void vGBFunctionRRCA(uint8_t *reg, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(*reg, 0);
	*flagReg = (tempCarry != 0) ? 0x10 : 0x00;
 8002d5e:	f013 0301 	ands.w	r3, r3, #1
 8002d62:	d007      	beq.n	8002d74 <vGBFunctionRRCA+0x18>
 8002d64:	2310      	movs	r3, #16
 8002d66:	700b      	strb	r3, [r1, #0]
	*reg >>= 1;
 8002d68:	7803      	ldrb	r3, [r0, #0]
 8002d6a:	085b      	lsrs	r3, r3, #1
	(*n) |= (0x1 << bit);
 8002d6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d70:	7003      	strb	r3, [r0, #0]
}
 8002d72:	4770      	bx	lr
	*flagReg = (tempCarry != 0) ? 0x10 : 0x00;
 8002d74:	700b      	strb	r3, [r1, #0]
	*reg >>= 1;
 8002d76:	7803      	ldrb	r3, [r0, #0]
 8002d78:	085b      	lsrs	r3, r3, #1
 8002d7a:	7003      	strb	r3, [r0, #0]
	if (tempCarry != 0) setbit(reg, 7);
}
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop

08002d80 <vGBFunction16bitADD>:

void vGBFunction16bitADD(uint16_t *regHL, uint16_t reg16, uint8_t *flagReg){
	uint32_t tempRes = *regHL + reg16;
 8002d80:	8803      	ldrh	r3, [r0, #0]
 8002d82:	4419      	add	r1, r3
	(tempRes & 0xFFFF0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002d84:	03cb      	lsls	r3, r1, #15
void vGBFunction16bitADD(uint16_t *regHL, uint16_t reg16, uint8_t *flagReg){
 8002d86:	b430      	push	{r4, r5}
	(tempRes & 0xFFFF0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002d88:	d517      	bpl.n	8002dba <vGBFunction16bitADD+0x3a>
	(*n) |= (0x1 << bit);
 8002d8a:	f992 3000 	ldrsb.w	r3, [r2]
 8002d8e:	f043 0310 	orr.w	r3, r3, #16
 8002d92:	b2dc      	uxtb	r4, r3
 8002d94:	7014      	strb	r4, [r2, #0]
	(((tempRes & 0x07FF) < (*regHL & 0x07FF))) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002d96:	f3c1 050a 	ubfx	r5, r1, #0, #11
 8002d9a:	8804      	ldrh	r4, [r0, #0]
 8002d9c:	f3c4 040a 	ubfx	r4, r4, #0, #11
 8002da0:	42a5      	cmp	r5, r4
 8002da2:	d211      	bcs.n	8002dc8 <vGBFunction16bitADD+0x48>
	(*n) |= (0x1 << bit);
 8002da4:	f043 0320 	orr.w	r3, r3, #32
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	7013      	strb	r3, [r2, #0]
	*regHL = (uint16_t)(tempRes & 0xffff);
 8002dac:	8001      	strh	r1, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002dae:	7813      	ldrb	r3, [r2, #0]
 8002db0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	resetbit(flagReg, N_FLAG);
}
 8002db4:	bc30      	pop	{r4, r5}
	(*n) &= ~(0x1 << bit);
 8002db6:	7013      	strb	r3, [r2, #0]
}
 8002db8:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002dba:	f992 4000 	ldrsb.w	r4, [r2]
 8002dbe:	f024 0310 	bic.w	r3, r4, #16
 8002dc2:	f004 04ef 	and.w	r4, r4, #239	; 0xef
}
 8002dc6:	e7e5      	b.n	8002d94 <vGBFunction16bitADD+0x14>
	(*n) &= ~(0x1 << bit);
 8002dc8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
}
 8002dcc:	e7ed      	b.n	8002daa <vGBFunction16bitADD+0x2a>
 8002dce:	bf00      	nop

08002dd0 <vGBFunctionRLA>:

void vGBFunctionRLA(uint8_t *regA, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
	*flagReg = ((*regA & 0x80) != 0) ? 0x10 : 0x00;
 8002dd0:	f990 2000 	ldrsb.w	r2, [r0]
	return ((n >> bit) & 0x1);
 8002dd4:	780b      	ldrb	r3, [r1, #0]
	*flagReg = ((*regA & 0x80) != 0) ? 0x10 : 0x00;
 8002dd6:	10d2      	asrs	r2, r2, #3
	return ((n >> bit) & 0x1);
 8002dd8:	f3c3 1300 	ubfx	r3, r3, #4, #1
	*flagReg = ((*regA & 0x80) != 0) ? 0x10 : 0x00;
 8002ddc:	f002 0210 	and.w	r2, r2, #16
 8002de0:	700a      	strb	r2, [r1, #0]
	*regA <<= 1;
 8002de2:	7802      	ldrb	r2, [r0, #0]
	*regA += prevCarry;
 8002de4:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8002de8:	7003      	strb	r3, [r0, #0]
}
 8002dea:	4770      	bx	lr

08002dec <vGBFunctionRRA>:

void vGBFunctionRRA(uint8_t *regA, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002dec:	7802      	ldrb	r2, [r0, #0]
	return ((n >> bit) & 0x1);
 8002dee:	780b      	ldrb	r3, [r1, #0]
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002df0:	0112      	lsls	r2, r2, #4
	return ((n >> bit) & 0x1);
 8002df2:	091b      	lsrs	r3, r3, #4
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002df4:	f002 0210 	and.w	r2, r2, #16
	*regA >>= 1;
	*regA += (prevCarry << 7);
 8002df8:	01db      	lsls	r3, r3, #7
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002dfa:	700a      	strb	r2, [r1, #0]
	*regA >>= 1;
 8002dfc:	7802      	ldrb	r2, [r0, #0]
	*regA += (prevCarry << 7);
 8002dfe:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002e02:	7003      	strb	r3, [r0, #0]
}
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop

08002e08 <vGBFunctionJR_NZ>:
	return ((n >> bit) & 0x1);
 8002e08:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_NZ(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002e0a:	4603      	mov	r3, r0
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002e0c:	09c9      	lsrs	r1, r1, #7
 8002e0e:	d105      	bne.n	8002e1c <vGBFunctionJR_NZ+0x14>
		return 8;
	}else{
		*regPC += (int8_t) r8value;
 8002e10:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002e12:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002e14:	fa41 f282 	sxtab	r2, r1, r2
 8002e18:	801a      	strh	r2, [r3, #0]
		return 12;
 8002e1a:	4770      	bx	lr
		return 8;
 8002e1c:	2008      	movs	r0, #8
	}
}
 8002e1e:	4770      	bx	lr

08002e20 <vGBFunctionDAA>:

void vGBFunctionDAA(uint8_t *regA, uint8_t *flagReg){
	uint16_t tempShort = *regA;
	if(checkbit(*flagReg, N_FLAG) != 0){
 8002e20:	780a      	ldrb	r2, [r1, #0]
void vGBFunctionDAA(uint8_t *regA, uint8_t *flagReg){
 8002e22:	b410      	push	{r4}
	if(checkbit(*flagReg, N_FLAG) != 0){
 8002e24:	f012 0f40 	tst.w	r2, #64	; 0x40
	uint16_t tempShort = *regA;
 8002e28:	7804      	ldrb	r4, [r0, #0]
 8002e2a:	b2a3      	uxth	r3, r4
	if(checkbit(*flagReg, N_FLAG) != 0){
 8002e2c:	d012      	beq.n	8002e54 <vGBFunctionDAA+0x34>
		if(checkbit(*flagReg, H_FLAG) != 0) tempShort += 0xFA;
 8002e2e:	0694      	lsls	r4, r2, #26
 8002e30:	bf48      	it	mi
 8002e32:	33fa      	addmi	r3, #250	; 0xfa
		if(checkbit(*flagReg, C_FLAG) != 0) tempShort += 0xA0;
 8002e34:	06d2      	lsls	r2, r2, #27
 8002e36:	d425      	bmi.n	8002e84 <vGBFunctionDAA+0x64>
	}else{
		if(checkbit(*flagReg, H_FLAG) || (tempShort & 0xF) > 9) tempShort += 0x06;
		if(checkbit(*flagReg, C_FLAG) || ((tempShort & 0x1F0) > 0x90)){ tempShort += 0x60; setbit(flagReg, C_FLAG);
		}else{ resetbit(flagReg, C_FLAG);}
	}
	*regA = tempShort;
 8002e38:	7003      	strb	r3, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002e3a:	f991 2000 	ldrsb.w	r2, [r1]
 8002e3e:	f022 0320 	bic.w	r3, r2, #32
 8002e42:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, H_FLAG);
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002e44:	7800      	ldrb	r0, [r0, #0]
 8002e46:	b1b0      	cbz	r0, 8002e76 <vGBFunctionDAA+0x56>
	(*n) &= ~(0x1 << bit);
 8002e48:	f002 035f 	and.w	r3, r2, #95	; 0x5f
}
 8002e4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e50:	700b      	strb	r3, [r1, #0]
 8002e52:	4770      	bx	lr
		if(checkbit(*flagReg, H_FLAG) || (tempShort & 0xF) > 9) tempShort += 0x06;
 8002e54:	f012 0f20 	tst.w	r2, #32
 8002e58:	d017      	beq.n	8002e8a <vGBFunctionDAA+0x6a>
 8002e5a:	3306      	adds	r3, #6
 8002e5c:	b29b      	uxth	r3, r3
		if(checkbit(*flagReg, C_FLAG) || ((tempShort & 0x1F0) > 0x90)){ tempShort += 0x60; setbit(flagReg, C_FLAG);
 8002e5e:	06d4      	lsls	r4, r2, #27
 8002e60:	d403      	bmi.n	8002e6a <vGBFunctionDAA+0x4a>
 8002e62:	f403 74f8 	and.w	r4, r3, #496	; 0x1f0
 8002e66:	2c90      	cmp	r4, #144	; 0x90
 8002e68:	d914      	bls.n	8002e94 <vGBFunctionDAA+0x74>
 8002e6a:	3360      	adds	r3, #96	; 0x60
	(*n) |= (0x1 << bit);
 8002e6c:	f042 0210 	orr.w	r2, r2, #16
		if(checkbit(*flagReg, C_FLAG) || ((tempShort & 0x1F0) > 0x90)){ tempShort += 0x60; setbit(flagReg, C_FLAG);
 8002e70:	b29b      	uxth	r3, r3
	(*n) |= (0x1 << bit);
 8002e72:	700a      	strb	r2, [r1, #0]
}
 8002e74:	e7e0      	b.n	8002e38 <vGBFunctionDAA+0x18>
	(*n) |= (0x1 << bit);
 8002e76:	f063 037f 	orn	r3, r3, #127	; 0x7f
}
 8002e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
	(*n) |= (0x1 << bit);
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	700b      	strb	r3, [r1, #0]
}
 8002e82:	4770      	bx	lr
		if(checkbit(*flagReg, C_FLAG) != 0) tempShort += 0xA0;
 8002e84:	33a0      	adds	r3, #160	; 0xa0
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	e7d6      	b.n	8002e38 <vGBFunctionDAA+0x18>
		if(checkbit(*flagReg, H_FLAG) || (tempShort & 0xF) > 9) tempShort += 0x06;
 8002e8a:	f004 040f 	and.w	r4, r4, #15
 8002e8e:	2c09      	cmp	r4, #9
 8002e90:	d9e5      	bls.n	8002e5e <vGBFunctionDAA+0x3e>
 8002e92:	e7e2      	b.n	8002e5a <vGBFunctionDAA+0x3a>
	(*n) &= ~(0x1 << bit);
 8002e94:	f022 0210 	bic.w	r2, r2, #16
 8002e98:	700a      	strb	r2, [r1, #0]
}
 8002e9a:	e7cd      	b.n	8002e38 <vGBFunctionDAA+0x18>

08002e9c <vGBFunctionJR_Z>:
	return ((n >> bit) & 0x1);
 8002e9c:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_Z(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002e9e:	4603      	mov	r3, r0
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002ea0:	09c9      	lsrs	r1, r1, #7
 8002ea2:	d005      	beq.n	8002eb0 <vGBFunctionJR_Z+0x14>
		*regPC += (int8_t) r8value;
 8002ea4:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002ea6:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002ea8:	fa41 f282 	sxtab	r2, r1, r2
 8002eac:	801a      	strh	r2, [r3, #0]
		return 12;
 8002eae:	4770      	bx	lr
	}else{
		return 8;
 8002eb0:	2008      	movs	r0, #8
	}
}
 8002eb2:	4770      	bx	lr

08002eb4 <vGBFunctionJR_NC>:
	return ((n >> bit) & 0x1);
 8002eb4:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_NC(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002eb6:	4603      	mov	r3, r0
	if(checkbit(*flagReg, C_FLAG) != 0){
 8002eb8:	06c9      	lsls	r1, r1, #27
 8002eba:	d405      	bmi.n	8002ec8 <vGBFunctionJR_NC+0x14>
		return 8;
	}else{
		*regPC += (int8_t) r8value;
 8002ebc:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002ebe:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002ec0:	fa41 f282 	sxtab	r2, r1, r2
 8002ec4:	801a      	strh	r2, [r3, #0]
		return 12;
 8002ec6:	4770      	bx	lr
		return 8;
 8002ec8:	2008      	movs	r0, #8
	}
}
 8002eca:	4770      	bx	lr

08002ecc <vMemoryLocationINC>:

void vMemoryLocationINC(uint16_t loc, uint8_t *flagReg){
 8002ecc:	b538      	push	{r3, r4, r5, lr}
 8002ece:	460c      	mov	r4, r1
 8002ed0:	4605      	mov	r5, r0
	((ucGBMemoryRead(loc) & 0x0F) == 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002ed2:	f000 fbf1 	bl	80036b8 <ucGBMemoryRead>
 8002ed6:	f000 000f 	and.w	r0, r0, #15
	(*n) |= (0x1 << bit);
 8002eda:	7823      	ldrb	r3, [r4, #0]
	((ucGBMemoryRead(loc) & 0x0F) == 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002edc:	280f      	cmp	r0, #15
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) + 1);
 8002ede:	4628      	mov	r0, r5
	(*n) |= (0x1 << bit);
 8002ee0:	bf0c      	ite	eq
 8002ee2:	f043 0320 	orreq.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8002ee6:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
 8002eea:	7023      	strb	r3, [r4, #0]
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) + 1);
 8002eec:	f000 fbe4 	bl	80036b8 <ucGBMemoryRead>
 8002ef0:	4601      	mov	r1, r0
 8002ef2:	4628      	mov	r0, r5
 8002ef4:	3101      	adds	r1, #1
 8002ef6:	b2c9      	uxtb	r1, r1
 8002ef8:	f000 fc00 	bl	80036fc <vGBMemoryWrite>
	(*n) &= ~(0x1 << bit);
 8002efc:	7823      	ldrb	r3, [r4, #0]
	resetbit(flagReg, N_FLAG);
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002efe:	4628      	mov	r0, r5
	(*n) &= ~(0x1 << bit);
 8002f00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f04:	7023      	strb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002f06:	f000 fbd7 	bl	80036b8 <ucGBMemoryRead>
	(*n) &= ~(0x1 << bit);
 8002f0a:	7823      	ldrb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002f0c:	b118      	cbz	r0, 8002f16 <vMemoryLocationINC+0x4a>
	(*n) &= ~(0x1 << bit);
 8002f0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f12:	7023      	strb	r3, [r4, #0]
}
 8002f14:	bd38      	pop	{r3, r4, r5, pc}
	(*n) |= (0x1 << bit);
 8002f16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f1a:	7023      	strb	r3, [r4, #0]
}
 8002f1c:	bd38      	pop	{r3, r4, r5, pc}
 8002f1e:	bf00      	nop

08002f20 <vMemoryLocationDEC>:

void vMemoryLocationDEC(uint16_t loc, uint8_t *flagReg){
 8002f20:	b538      	push	{r3, r4, r5, lr}
 8002f22:	460c      	mov	r4, r1
 8002f24:	4605      	mov	r5, r0
	((ucGBMemoryRead(loc) & 0x0F) != 0) ? resetbit(flagReg, H_FLAG) : setbit(flagReg, H_FLAG);
 8002f26:	f000 fbc7 	bl	80036b8 <ucGBMemoryRead>
 8002f2a:	0702      	lsls	r2, r0, #28
	(*n) &= ~(0x1 << bit);
 8002f2c:	7823      	ldrb	r3, [r4, #0]
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) - 1);
 8002f2e:	4628      	mov	r0, r5
	(*n) &= ~(0x1 << bit);
 8002f30:	bf14      	ite	ne
 8002f32:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
	(*n) |= (0x1 << bit);
 8002f36:	f043 0320 	orreq.w	r3, r3, #32
 8002f3a:	7023      	strb	r3, [r4, #0]
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) - 1);
 8002f3c:	f000 fbbc 	bl	80036b8 <ucGBMemoryRead>
 8002f40:	4601      	mov	r1, r0
 8002f42:	4628      	mov	r0, r5
 8002f44:	3901      	subs	r1, #1
 8002f46:	b2c9      	uxtb	r1, r1
 8002f48:	f000 fbd8 	bl	80036fc <vGBMemoryWrite>
	(*n) |= (0x1 << bit);
 8002f4c:	7823      	ldrb	r3, [r4, #0]
	setbit(flagReg, N_FLAG);
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002f4e:	4628      	mov	r0, r5
	(*n) |= (0x1 << bit);
 8002f50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f54:	7023      	strb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002f56:	f000 fbaf 	bl	80036b8 <ucGBMemoryRead>
	(*n) &= ~(0x1 << bit);
 8002f5a:	7823      	ldrb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002f5c:	b118      	cbz	r0, 8002f66 <vMemoryLocationDEC+0x46>
	(*n) &= ~(0x1 << bit);
 8002f5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f62:	7023      	strb	r3, [r4, #0]
}
 8002f64:	bd38      	pop	{r3, r4, r5, pc}
	(*n) |= (0x1 << bit);
 8002f66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f6a:	7023      	strb	r3, [r4, #0]
}
 8002f6c:	bd38      	pop	{r3, r4, r5, pc}
 8002f6e:	bf00      	nop

08002f70 <vGBFunctionJR_C>:
	return ((n >> bit) & 0x1);
 8002f70:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_C(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002f72:	4603      	mov	r3, r0
	if(checkbit(*flagReg, C_FLAG) != 0){
 8002f74:	06c9      	lsls	r1, r1, #27
 8002f76:	d505      	bpl.n	8002f84 <vGBFunctionJR_C+0x14>
		*regPC += (int8_t) r8value;
 8002f78:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002f7a:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002f7c:	fa41 f282 	sxtab	r2, r1, r2
 8002f80:	801a      	strh	r2, [r3, #0]
		return 12;
 8002f82:	4770      	bx	lr
	}else{
		return 8;
 8002f84:	2008      	movs	r0, #8
	}
}
 8002f86:	4770      	bx	lr

08002f88 <vGBFunctionADD>:

void vGBFunctionADD(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
	uint32_t tempRes = *regA + regValue;
 8002f88:	7803      	ldrb	r3, [r0, #0]
void vGBFunctionADD(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002f8a:	b430      	push	{r4, r5}
	((*regA & 0xF) + (regValue & 0xF) > 0xF) ? setbit(flagReg, H_FLAG) : resetbit(flagReg, H_FLAG);
 8002f8c:	f002 050f 	and.w	r5, r2, #15
 8002f90:	f003 040f 	and.w	r4, r3, #15
	uint32_t tempRes = *regA + regValue;
 8002f94:	441a      	add	r2, r3
	((*regA & 0xF) + (regValue & 0xF) > 0xF) ? setbit(flagReg, H_FLAG) : resetbit(flagReg, H_FLAG);
 8002f96:	1963      	adds	r3, r4, r5
 8002f98:	2b0f      	cmp	r3, #15
	(*n) |= (0x1 << bit);
 8002f9a:	f991 3000 	ldrsb.w	r3, [r1]
 8002f9e:	bfcc      	ite	gt
 8002fa0:	f043 0320 	orrgt.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8002fa4:	f023 0320 	bicle.w	r3, r3, #32
	resetbit(flagReg, N_FLAG);
	(tempRes > 0xFF) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002fa8:	2aff      	cmp	r2, #255	; 0xff
 8002faa:	dd0d      	ble.n	8002fc8 <vGBFunctionADD+0x40>
	(*n) |= (0x1 << bit);
 8002fac:	f003 03bf 	and.w	r3, r3, #191	; 0xbf
	*regA = tempRes;
 8002fb0:	b2d2      	uxtb	r2, r2
	(*n) |= (0x1 << bit);
 8002fb2:	f043 0310 	orr.w	r3, r3, #16
 8002fb6:	700b      	strb	r3, [r1, #0]
	*regA = tempRes;
 8002fb8:	7002      	strb	r2, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002fba:	780b      	ldrb	r3, [r1, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002fbc:	b162      	cbz	r2, 8002fd8 <vGBFunctionADD+0x50>
	(*n) &= ~(0x1 << bit);
 8002fbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002fc2:	bc30      	pop	{r4, r5}
 8002fc4:	700b      	strb	r3, [r1, #0]
 8002fc6:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002fc8:	f003 03af 	and.w	r3, r3, #175	; 0xaf
	*regA = tempRes;
 8002fcc:	b2d2      	uxtb	r2, r2
 8002fce:	700b      	strb	r3, [r1, #0]
 8002fd0:	7002      	strb	r2, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002fd2:	780b      	ldrb	r3, [r1, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002fd4:	2a00      	cmp	r2, #0
 8002fd6:	d1f2      	bne.n	8002fbe <vGBFunctionADD+0x36>
	(*n) |= (0x1 << bit);
 8002fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 8002fdc:	bc30      	pop	{r4, r5}
 8002fde:	700b      	strb	r3, [r1, #0]
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop

08002fe4 <vGBFunctionADC>:

void vGBFunctionADC(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002fe4:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002fe6:	780d      	ldrb	r5, [r1, #0]
	((*regA & 0xF) + ((regValue & 0xF) + checkbit(*flagReg, C_FLAG)) > 0xF) ? setbit(flagReg, H_FLAG) : resetbit(flagReg, H_FLAG);
 8002fe8:	f002 060f 	and.w	r6, r2, #15
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002fec:	7804      	ldrb	r4, [r0, #0]
 8002fee:	f3c5 1300 	ubfx	r3, r5, #4, #1
 8002ff2:	4422      	add	r2, r4
	((*regA & 0xF) + ((regValue & 0xF) + checkbit(*flagReg, C_FLAG)) > 0xF) ? setbit(flagReg, H_FLAG) : resetbit(flagReg, H_FLAG);
 8002ff4:	f004 070f 	and.w	r7, r4, #15
 8002ff8:	18f4      	adds	r4, r6, r3
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002ffa:	4413      	add	r3, r2
	((*regA & 0xF) + ((regValue & 0xF) + checkbit(*flagReg, C_FLAG)) > 0xF) ? setbit(flagReg, H_FLAG) : resetbit(flagReg, H_FLAG);
 8002ffc:	19e2      	adds	r2, r4, r7
 8002ffe:	2a0f      	cmp	r2, #15
	(*n) |= (0x1 << bit);
 8003000:	bfcc      	ite	gt
 8003002:	f045 0520 	orrgt.w	r5, r5, #32
	(*n) &= ~(0x1 << bit);
 8003006:	f025 0520 	bicle.w	r5, r5, #32
	resetbit(flagReg, N_FLAG);
	(tempRes > 0xFF) ? setbit(flagReg, C_FLAG) : resetbit(flagReg, C_FLAG);
 800300a:	2bff      	cmp	r3, #255	; 0xff
	(*n) &= ~(0x1 << bit);
 800300c:	b26d      	sxtb	r5, r5
	(tempRes > 0xFF) ? setbit(flagReg, C_FLAG) : resetbit(flagReg, C_FLAG);
 800300e:	dd0d      	ble.n	800302c <vGBFunctionADC+0x48>
	(*n) |= (0x1 << bit);
 8003010:	f005 05bf 	and.w	r5, r5, #191	; 0xbf
	*regA = tempRes;
 8003014:	b2db      	uxtb	r3, r3
	(*n) |= (0x1 << bit);
 8003016:	f045 0510 	orr.w	r5, r5, #16
 800301a:	700d      	strb	r5, [r1, #0]
	*regA = tempRes;
 800301c:	7003      	strb	r3, [r0, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 800301e:	b163      	cbz	r3, 800303a <vGBFunctionADC+0x56>
	(*n) &= ~(0x1 << bit);
 8003020:	780b      	ldrb	r3, [r1, #0]
 8003022:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003026:	bcf0      	pop	{r4, r5, r6, r7}
 8003028:	700b      	strb	r3, [r1, #0]
 800302a:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 800302c:	f005 05af 	and.w	r5, r5, #175	; 0xaf
	*regA = tempRes;
 8003030:	b2db      	uxtb	r3, r3
 8003032:	700d      	strb	r5, [r1, #0]
 8003034:	7003      	strb	r3, [r0, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1f2      	bne.n	8003020 <vGBFunctionADC+0x3c>
	(*n) |= (0x1 << bit);
 800303a:	780b      	ldrb	r3, [r1, #0]
 800303c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 8003040:	bcf0      	pop	{r4, r5, r6, r7}
 8003042:	700b      	strb	r3, [r1, #0]
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop

08003048 <vGBFunctionSUB>:

void vGBFunctionSUB(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003048:	7803      	ldrb	r3, [r0, #0]
 800304a:	4293      	cmp	r3, r2
void vGBFunctionSUB(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 800304c:	b430      	push	{r4, r5}
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800304e:	d21d      	bcs.n	800308c <vGBFunctionSUB+0x44>
	(*n) |= (0x1 << bit);
 8003050:	f991 3000 	ldrsb.w	r3, [r1]
 8003054:	f043 0310 	orr.w	r3, r3, #16
 8003058:	b2dc      	uxtb	r4, r3
 800305a:	700c      	strb	r4, [r1, #0]
	((regValue & 0x0F) > (*regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 800305c:	f002 050f 	and.w	r5, r2, #15
 8003060:	7804      	ldrb	r4, [r0, #0]
 8003062:	f004 040f 	and.w	r4, r4, #15
 8003066:	42a5      	cmp	r5, r4
 8003068:	d920      	bls.n	80030ac <vGBFunctionSUB+0x64>
	(*n) |= (0x1 << bit);
 800306a:	f043 0320 	orr.w	r3, r3, #32
 800306e:	b2db      	uxtb	r3, r3
 8003070:	700b      	strb	r3, [r1, #0]
	*regA -= regValue;
 8003072:	7803      	ldrb	r3, [r0, #0]
 8003074:	1a9a      	subs	r2, r3, r2
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	7002      	strb	r2, [r0, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 800307a:	b172      	cbz	r2, 800309a <vGBFunctionSUB+0x52>
	(*n) &= ~(0x1 << bit);
 800307c:	780b      	ldrb	r3, [r1, #0]
 800307e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(*n) |= (0x1 << bit);
 8003082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	setbit(flagReg, N_FLAG);
}
 8003086:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8003088:	700b      	strb	r3, [r1, #0]
}
 800308a:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 800308c:	f991 4000 	ldrsb.w	r4, [r1]
 8003090:	f024 0310 	bic.w	r3, r4, #16
 8003094:	f004 04ef 	and.w	r4, r4, #239	; 0xef
}
 8003098:	e7df      	b.n	800305a <vGBFunctionSUB+0x12>
	(*n) |= (0x1 << bit);
 800309a:	f991 3000 	ldrsb.w	r3, [r1]
 800309e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80030a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
}
 80030a6:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 80030a8:	700b      	strb	r3, [r1, #0]
}
 80030aa:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80030ac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
}
 80030b0:	e7de      	b.n	8003070 <vGBFunctionSUB+0x28>
 80030b2:	bf00      	nop

080030b4 <vGBFunctionSBC>:

void vGBFunctionSBC(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
	uint32_t tempRes = regValue + checkbit(*flagReg, C_FLAG);
 80030b4:	780b      	ldrb	r3, [r1, #0]
void vGBFunctionSBC(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 80030b6:	b470      	push	{r4, r5, r6}
	return ((n >> bit) & 0x1);
 80030b8:	f3c3 1500 	ubfx	r5, r3, #4, #1
	((*regA & 0xF) - ((regValue & 0xF) + checkbit(*flagReg, C_FLAG)) < 0x0) ? setbit(flagReg, H_FLAG) : resetbit(flagReg, H_FLAG);
 80030bc:	7804      	ldrb	r4, [r0, #0]
 80030be:	f002 060f 	and.w	r6, r2, #15
 80030c2:	f004 040f 	and.w	r4, r4, #15
 80030c6:	442e      	add	r6, r5
 80030c8:	1ba4      	subs	r4, r4, r6
 80030ca:	2c00      	cmp	r4, #0
	(*n) |= (0x1 << bit);
 80030cc:	bfb4      	ite	lt
 80030ce:	f043 0320 	orrlt.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 80030d2:	f023 0320 	bicge.w	r3, r3, #32
 80030d6:	700b      	strb	r3, [r1, #0]
 80030d8:	b25e      	sxtb	r6, r3
	(*regA - regValue - checkbit(*flagReg, C_FLAG) < 0 ) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80030da:	7804      	ldrb	r4, [r0, #0]
 80030dc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80030e0:	1aa4      	subs	r4, r4, r2
 80030e2:	1ae3      	subs	r3, r4, r3
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	db19      	blt.n	800311c <vGBFunctionSBC+0x68>
	(*n) &= ~(0x1 << bit);
 80030e8:	f006 03ef 	and.w	r3, r6, #239	; 0xef
 80030ec:	700b      	strb	r3, [r1, #0]
	*regA -= tempRes;
 80030ee:	7804      	ldrb	r4, [r0, #0]
 80030f0:	1aa3      	subs	r3, r4, r2
 80030f2:	1b5b      	subs	r3, r3, r5
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	7003      	strb	r3, [r0, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 80030f8:	b13b      	cbz	r3, 800310a <vGBFunctionSBC+0x56>
	(*n) &= ~(0x1 << bit);
 80030fa:	780b      	ldrb	r3, [r1, #0]
 80030fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(*n) |= (0x1 << bit);
 8003100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	setbit(flagReg, N_FLAG);
}
 8003104:	bc70      	pop	{r4, r5, r6}
	(*n) |= (0x1 << bit);
 8003106:	700b      	strb	r3, [r1, #0]
}
 8003108:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 800310a:	f991 3000 	ldrsb.w	r3, [r1]
 800310e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003112:	f043 0340 	orr.w	r3, r3, #64	; 0x40
}
 8003116:	bc70      	pop	{r4, r5, r6}
	(*n) |= (0x1 << bit);
 8003118:	700b      	strb	r3, [r1, #0]
}
 800311a:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 800311c:	f046 0310 	orr.w	r3, r6, #16
 8003120:	b2db      	uxtb	r3, r3
}
 8003122:	e7e3      	b.n	80030ec <vGBFunctionSBC+0x38>

08003124 <vGBFunctionCP>:
	(*n) |= (0x1 << bit);
 8003124:	f991 3000 	ldrsb.w	r3, [r1]

void vGBFunctionCP(uint8_t regA, uint8_t *flagReg, uint8_t regValue){
	(regValue > regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003128:	4282      	cmp	r2, r0
void vGBFunctionCP(uint8_t regA, uint8_t *flagReg, uint8_t regValue){
 800312a:	b430      	push	{r4, r5}
	((regValue & 0x0F) > (regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 800312c:	f002 040f 	and.w	r4, r2, #15
 8003130:	f000 050f 	and.w	r5, r0, #15
	(*n) |= (0x1 << bit);
 8003134:	bf8c      	ite	hi
 8003136:	f043 0310 	orrhi.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 800313a:	f023 0310 	bicls.w	r3, r3, #16
	((regValue & 0x0F) > (regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 800313e:	42ac      	cmp	r4, r5
	(*n) |= (0x1 << bit);
 8003140:	bf8c      	ite	hi
 8003142:	f043 0320 	orrhi.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8003146:	f023 0320 	bicls.w	r3, r3, #32
	(regA == regValue) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 800314a:	4282      	cmp	r2, r0
	(*n) |= (0x1 << bit);
 800314c:	bf0c      	ite	eq
 800314e:	f063 037f 	orneq	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 8003152:	f003 037f 	andne.w	r3, r3, #127	; 0x7f
	(*n) |= (0x1 << bit);
 8003156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	setbit(flagReg, N_FLAG);
}
 800315a:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 800315c:	700b      	strb	r3, [r1, #0]
}
 800315e:	4770      	bx	lr

08003160 <vGBFunctionRET>:

void vGBFunctionRET(uint16_t *regSP, uint16_t *regPC){
 8003160:	b570      	push	{r4, r5, r6, lr}
 8003162:	4604      	mov	r4, r0
	*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
 8003164:	8800      	ldrh	r0, [r0, #0]
void vGBFunctionRET(uint16_t *regSP, uint16_t *regPC){
 8003166:	460e      	mov	r6, r1
	*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
 8003168:	f000 faa6 	bl	80036b8 <ucGBMemoryRead>
 800316c:	8823      	ldrh	r3, [r4, #0]
 800316e:	4605      	mov	r5, r0
 8003170:	1c58      	adds	r0, r3, #1
 8003172:	b280      	uxth	r0, r0
 8003174:	f000 faa0 	bl	80036b8 <ucGBMemoryRead>
	return (uint16_t) (y << 8) + x;
 8003178:	eb05 2000 	add.w	r0, r5, r0, lsl #8
	*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
 800317c:	8030      	strh	r0, [r6, #0]
	*regSP += 2;
 800317e:	8823      	ldrh	r3, [r4, #0]
 8003180:	3302      	adds	r3, #2
 8003182:	8023      	strh	r3, [r4, #0]
}
 8003184:	bd70      	pop	{r4, r5, r6, pc}
 8003186:	bf00      	nop

08003188 <vGBFunctionPOP>:
 8003188:	f7ff bfea 	b.w	8003160 <vGBFunctionRET>

0800318c <vGBFunctionJP_NZ_a16>:
	return ((n >> bit) & 0x1);
 800318c:	780b      	ldrb	r3, [r1, #0]
	*reg16 = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
	*regSP += 2;
}

uint8_t vGBFunctionJP_NZ_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, Z_FLAG) != 0){
 800318e:	09db      	lsrs	r3, r3, #7
 8003190:	d102      	bne.n	8003198 <vGBFunctionJP_NZ_a16+0xc>
		return 12;
	}else{
		*regPC = addr;
 8003192:	8002      	strh	r2, [r0, #0]
		return 16;
 8003194:	2010      	movs	r0, #16
 8003196:	4770      	bx	lr
		return 12;
 8003198:	200c      	movs	r0, #12
	}
}
 800319a:	4770      	bx	lr

0800319c <vGBFunctionPUSH>:
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}
}

void vGBFunctionPUSH(uint16_t *regSP, uint16_t *reg16){
 800319c:	b538      	push	{r3, r4, r5, lr}
 800319e:	4604      	mov	r4, r0
	vGBMemoryWrite(*regSP - 1, (uint8_t) ((*reg16 & 0xFF00) >> 8));
 80031a0:	8800      	ldrh	r0, [r0, #0]
void vGBFunctionPUSH(uint16_t *regSP, uint16_t *reg16){
 80031a2:	460d      	mov	r5, r1
	vGBMemoryWrite(*regSP - 1, (uint8_t) ((*reg16 & 0xFF00) >> 8));
 80031a4:	8809      	ldrh	r1, [r1, #0]
 80031a6:	3801      	subs	r0, #1
 80031a8:	0a09      	lsrs	r1, r1, #8
 80031aa:	b280      	uxth	r0, r0
 80031ac:	f000 faa6 	bl	80036fc <vGBMemoryWrite>
	vGBMemoryWrite(*regSP - 2, (uint8_t) (*reg16 & 0x00FF));
 80031b0:	8820      	ldrh	r0, [r4, #0]
 80031b2:	7829      	ldrb	r1, [r5, #0]
 80031b4:	3802      	subs	r0, #2
 80031b6:	b280      	uxth	r0, r0
 80031b8:	f000 faa0 	bl	80036fc <vGBMemoryWrite>
	*regSP -= 2;
 80031bc:	8823      	ldrh	r3, [r4, #0]
 80031be:	3b02      	subs	r3, #2
 80031c0:	8023      	strh	r3, [r4, #0]
}
 80031c2:	bd38      	pop	{r3, r4, r5, pc}

080031c4 <vGBFunctionCALL_NZ_a16>:
uint8_t vGBFunctionCALL_NZ_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 80031c4:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 80031c6:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, Z_FLAG) != 0){
 80031c8:	09db      	lsrs	r3, r3, #7
 80031ca:	d001      	beq.n	80031d0 <vGBFunctionCALL_NZ_a16+0xc>
		return 12;
 80031cc:	200c      	movs	r0, #12
}
 80031ce:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 80031d0:	4604      	mov	r4, r0
 80031d2:	4610      	mov	r0, r2
 80031d4:	4621      	mov	r1, r4
 80031d6:	f7ff ffe1 	bl	800319c <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 80031da:	8820      	ldrh	r0, [r4, #0]
 80031dc:	3802      	subs	r0, #2
 80031de:	b280      	uxth	r0, r0
 80031e0:	f000 fa6a 	bl	80036b8 <ucGBMemoryRead>
 80031e4:	8823      	ldrh	r3, [r4, #0]
 80031e6:	4605      	mov	r5, r0
 80031e8:	1e58      	subs	r0, r3, #1
 80031ea:	b280      	uxth	r0, r0
 80031ec:	f000 fa64 	bl	80036b8 <ucGBMemoryRead>
 80031f0:	4603      	mov	r3, r0
		return 24;
 80031f2:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 80031f4:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 80031f8:	8025      	strh	r5, [r4, #0]
}
 80031fa:	bd38      	pop	{r3, r4, r5, pc}

080031fc <vGBFunctionJP_Z_a16>:
	return ((n >> bit) & 0x1);
 80031fc:	780b      	ldrb	r3, [r1, #0]

uint8_t vGBFunctionJP_Z_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, Z_FLAG) != 0){
 80031fe:	09db      	lsrs	r3, r3, #7
 8003200:	d002      	beq.n	8003208 <vGBFunctionJP_Z_a16+0xc>
		*regPC = addr;
 8003202:	8002      	strh	r2, [r0, #0]
		return 16;
 8003204:	2010      	movs	r0, #16
 8003206:	4770      	bx	lr
	}else{
		return 12;
 8003208:	200c      	movs	r0, #12
	}
}
 800320a:	4770      	bx	lr

0800320c <vGBFunctionCALL_Z_a16>:

uint8_t vGBFunctionCALL_Z_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 800320c:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 800320e:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8003210:	09db      	lsrs	r3, r3, #7
 8003212:	d101      	bne.n	8003218 <vGBFunctionCALL_Z_a16+0xc>
		vGBFunctionPUSH(regSP, regPC);
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}else{
		return 12;
 8003214:	200c      	movs	r0, #12
	}
}
 8003216:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 8003218:	4604      	mov	r4, r0
 800321a:	4610      	mov	r0, r2
 800321c:	4621      	mov	r1, r4
 800321e:	f7ff ffbd 	bl	800319c <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8003222:	8820      	ldrh	r0, [r4, #0]
 8003224:	3802      	subs	r0, #2
 8003226:	b280      	uxth	r0, r0
 8003228:	f000 fa46 	bl	80036b8 <ucGBMemoryRead>
 800322c:	8823      	ldrh	r3, [r4, #0]
 800322e:	4605      	mov	r5, r0
 8003230:	1e58      	subs	r0, r3, #1
 8003232:	b280      	uxth	r0, r0
 8003234:	f000 fa40 	bl	80036b8 <ucGBMemoryRead>
 8003238:	4603      	mov	r3, r0
		return 24;
 800323a:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 800323c:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8003240:	8025      	strh	r5, [r4, #0]
}
 8003242:	bd38      	pop	{r3, r4, r5, pc}

08003244 <vGBFunctionJP_NC_a16>:
	return ((n >> bit) & 0x1);
 8003244:	780b      	ldrb	r3, [r1, #0]

uint8_t vGBFunctionJP_NC_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, C_FLAG) != 0){
 8003246:	06db      	lsls	r3, r3, #27
 8003248:	d402      	bmi.n	8003250 <vGBFunctionJP_NC_a16+0xc>
		return 12;
	}else{
		*regPC = addr;
 800324a:	8002      	strh	r2, [r0, #0]
		return 16;
 800324c:	2010      	movs	r0, #16
 800324e:	4770      	bx	lr
		return 12;
 8003250:	200c      	movs	r0, #12
	}
}
 8003252:	4770      	bx	lr

08003254 <vGBFunctionCALL_NC_a16>:

uint8_t vGBFunctionCALL_NC_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 8003254:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 8003256:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, C_FLAG) != 0){
 8003258:	06db      	lsls	r3, r3, #27
 800325a:	d501      	bpl.n	8003260 <vGBFunctionCALL_NC_a16+0xc>
		return 12;
 800325c:	200c      	movs	r0, #12
	}else{
		vGBFunctionPUSH(regSP, regPC);
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}
}
 800325e:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 8003260:	4604      	mov	r4, r0
 8003262:	4610      	mov	r0, r2
 8003264:	4621      	mov	r1, r4
 8003266:	f7ff ff99 	bl	800319c <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 800326a:	8820      	ldrh	r0, [r4, #0]
 800326c:	3802      	subs	r0, #2
 800326e:	b280      	uxth	r0, r0
 8003270:	f000 fa22 	bl	80036b8 <ucGBMemoryRead>
 8003274:	8823      	ldrh	r3, [r4, #0]
 8003276:	4605      	mov	r5, r0
 8003278:	1e58      	subs	r0, r3, #1
 800327a:	b280      	uxth	r0, r0
 800327c:	f000 fa1c 	bl	80036b8 <ucGBMemoryRead>
 8003280:	4603      	mov	r3, r0
		return 24;
 8003282:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 8003284:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8003288:	8025      	strh	r5, [r4, #0]
}
 800328a:	bd38      	pop	{r3, r4, r5, pc}

0800328c <vGBFunctionJP_C_a16>:
	return ((n >> bit) & 0x1);
 800328c:	780b      	ldrb	r3, [r1, #0]

uint8_t vGBFunctionJP_C_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, C_FLAG) != 0){
 800328e:	06db      	lsls	r3, r3, #27
 8003290:	d502      	bpl.n	8003298 <vGBFunctionJP_C_a16+0xc>
		*regPC = addr;
 8003292:	8002      	strh	r2, [r0, #0]
		return 16;
 8003294:	2010      	movs	r0, #16
 8003296:	4770      	bx	lr
	}else{
		return 12;
 8003298:	200c      	movs	r0, #12
	}
}
 800329a:	4770      	bx	lr

0800329c <vGBFunctionCALL_C_a16>:

uint8_t vGBFunctionCALL_C_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 800329c:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 800329e:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, C_FLAG) != 0){
 80032a0:	06db      	lsls	r3, r3, #27
 80032a2:	d401      	bmi.n	80032a8 <vGBFunctionCALL_C_a16+0xc>
		vGBFunctionPUSH(regSP, regPC);
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}else{
		return 12;
 80032a4:	200c      	movs	r0, #12
	}
}
 80032a6:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 80032a8:	4604      	mov	r4, r0
 80032aa:	4610      	mov	r0, r2
 80032ac:	4621      	mov	r1, r4
 80032ae:	f7ff ff75 	bl	800319c <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 80032b2:	8820      	ldrh	r0, [r4, #0]
 80032b4:	3802      	subs	r0, #2
 80032b6:	b280      	uxth	r0, r0
 80032b8:	f000 f9fe 	bl	80036b8 <ucGBMemoryRead>
 80032bc:	8823      	ldrh	r3, [r4, #0]
 80032be:	4605      	mov	r5, r0
 80032c0:	1e58      	subs	r0, r3, #1
 80032c2:	b280      	uxth	r0, r0
 80032c4:	f000 f9f8 	bl	80036b8 <ucGBMemoryRead>
 80032c8:	4603      	mov	r3, r0
		return 24;
 80032ca:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 80032cc:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 80032d0:	8025      	strh	r5, [r4, #0]
}
 80032d2:	bd38      	pop	{r3, r4, r5, pc}

080032d4 <vGBFunctionADD_SP_r8>:

void vGBFunctionADD_SP_r8(uint16_t *regSP, uint8_t *flagReg, uint8_t r8value){
	uint32_t tempRes = *regSP +r8value;
 80032d4:	8803      	ldrh	r3, [r0, #0]
void vGBFunctionADD_SP_r8(uint16_t *regSP, uint8_t *flagReg, uint8_t r8value){
 80032d6:	b430      	push	{r4, r5}
	uint32_t tempRes = *regSP +r8value;
 80032d8:	189c      	adds	r4, r3, r2
	((tempRes & 0xFF) < (*regSP & 0xFF)) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	b2e5      	uxtb	r5, r4
 80032de:	429d      	cmp	r5, r3
 80032e0:	d219      	bcs.n	8003316 <vGBFunctionADD_SP_r8+0x42>
	(*n) |= (0x1 << bit);
 80032e2:	f991 3000 	ldrsb.w	r3, [r1]
 80032e6:	f043 0310 	orr.w	r3, r3, #16
 80032ea:	b2dd      	uxtb	r5, r3
 80032ec:	700d      	strb	r5, [r1, #0]
	((tempRes & 0xF) < (*regSP & 0xF)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 80032ee:	f004 040f 	and.w	r4, r4, #15
 80032f2:	8805      	ldrh	r5, [r0, #0]
 80032f4:	f005 050f 	and.w	r5, r5, #15
 80032f8:	42ac      	cmp	r4, r5
	(*n) |= (0x1 << bit);
 80032fa:	bf34      	ite	cc
 80032fc:	f043 0320 	orrcc.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8003300:	f023 0320 	biccs.w	r3, r3, #32
 8003304:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003308:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, Z_FLAG);
	resetbit(flagReg, N_FLAG);
	*regSP += (int8_t) r8value;
 800330a:	8803      	ldrh	r3, [r0, #0]
 800330c:	fa43 f282 	sxtab	r2, r3, r2
}
 8003310:	bc30      	pop	{r4, r5}
	*regSP += (int8_t) r8value;
 8003312:	8002      	strh	r2, [r0, #0]
}
 8003314:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003316:	f991 5000 	ldrsb.w	r5, [r1]
 800331a:	f025 0310 	bic.w	r3, r5, #16
 800331e:	f005 05ef 	and.w	r5, r5, #239	; 0xef
}
 8003322:	e7e3      	b.n	80032ec <vGBFunctionADD_SP_r8+0x18>

08003324 <vGBFunctionLD_HL_SP_r8>:

void vGBFunctionLD_HL_SP_r8(uint16_t *regHL, uint16_t *regSP, uint8_t *flagReg, uint8_t r8value){
 8003324:	b470      	push	{r4, r5, r6}
	uint32_t tempRes = *regSP +r8value;
 8003326:	880c      	ldrh	r4, [r1, #0]
 8003328:	18e5      	adds	r5, r4, r3
	((tempRes & 0xFF) < (*regSP & 0xFF)) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800332a:	b2e4      	uxtb	r4, r4
 800332c:	b2ee      	uxtb	r6, r5
 800332e:	42a6      	cmp	r6, r4
 8003330:	d219      	bcs.n	8003366 <vGBFunctionLD_HL_SP_r8+0x42>
	(*n) |= (0x1 << bit);
 8003332:	f992 4000 	ldrsb.w	r4, [r2]
 8003336:	f044 0410 	orr.w	r4, r4, #16
 800333a:	b2e6      	uxtb	r6, r4
 800333c:	7016      	strb	r6, [r2, #0]
	((tempRes & 0xF) < (*regSP & 0xF)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 800333e:	f005 050f 	and.w	r5, r5, #15
 8003342:	880e      	ldrh	r6, [r1, #0]
 8003344:	f006 060f 	and.w	r6, r6, #15
 8003348:	42b5      	cmp	r5, r6
	(*n) |= (0x1 << bit);
 800334a:	bf34      	ite	cc
 800334c:	f044 0420 	orrcc.w	r4, r4, #32
	(*n) &= ~(0x1 << bit);
 8003350:	f024 0420 	biccs.w	r4, r4, #32
 8003354:	f004 043f 	and.w	r4, r4, #63	; 0x3f
 8003358:	7014      	strb	r4, [r2, #0]
	resetbit(flagReg, Z_FLAG);
	resetbit(flagReg, N_FLAG);
	 *regHL = *regSP + (int8_t) r8value;
 800335a:	880a      	ldrh	r2, [r1, #0]
 800335c:	fa42 f383 	sxtab	r3, r2, r3
}
 8003360:	bc70      	pop	{r4, r5, r6}
	 *regHL = *regSP + (int8_t) r8value;
 8003362:	8003      	strh	r3, [r0, #0]
}
 8003364:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003366:	f992 6000 	ldrsb.w	r6, [r2]
 800336a:	f026 0410 	bic.w	r4, r6, #16
 800336e:	f006 06ef 	and.w	r6, r6, #239	; 0xef
}
 8003372:	e7e3      	b.n	800333c <vGBFunctionLD_HL_SP_r8+0x18>

08003374 <ucGBFunctionRLC>:

/*prefix functions*/

uint8_t ucGBFunctionRLC(uint8_t regValue, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(regValue, 7);
	regValue <<= 1;
 8003374:	0043      	lsls	r3, r0, #1
	return ((n >> bit) & 0x1);
 8003376:	11c2      	asrs	r2, r0, #7
	regValue += tempCarry;
 8003378:	eb03 10d0 	add.w	r0, r3, r0, lsr #7
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 800337c:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8003380:	d10a      	bne.n	8003398 <ucGBFunctionRLC+0x24>
	(*n) |= (0x1 << bit);
 8003382:	f991 3000 	ldrsb.w	r3, [r1]
 8003386:	f063 037f 	orn	r3, r3, #127	; 0x7f
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800338a:	b152      	cbz	r2, 80033a2 <ucGBFunctionRLC+0x2e>
	(*n) |= (0x1 << bit);
 800338c:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 8003390:	f043 0310 	orr.w	r3, r3, #16
 8003394:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 8003396:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003398:	780b      	ldrb	r3, [r1, #0]
 800339a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800339e:	2a00      	cmp	r2, #0
 80033a0:	d1f4      	bne.n	800338c <ucGBFunctionRLC+0x18>
	(*n) &= ~(0x1 << bit);
 80033a2:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80033a6:	700b      	strb	r3, [r1, #0]
}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop

080033ac <ucGBFunctionRRC>:

uint8_t ucGBFunctionRRC(uint8_t regValue, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(regValue, 0);
	regValue >>= 1;
	if(tempCarry) setbit(&regValue, 7);
 80033ac:	07c3      	lsls	r3, r0, #31
	regValue >>= 1;
 80033ae:	ea4f 0250 	mov.w	r2, r0, lsr #1
	if(tempCarry) setbit(&regValue, 7);
 80033b2:	d509      	bpl.n	80033c8 <ucGBFunctionRRC+0x1c>
	(*n) &= ~(0x1 << bit);
 80033b4:	780b      	ldrb	r3, [r1, #0]
	(*n) |= (0x1 << bit);
 80033b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
	(*n) &= ~(0x1 << bit);
 80033ba:	f003 031f 	and.w	r3, r3, #31
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
	return regValue;
}
 80033be:	4610      	mov	r0, r2
	(*n) |= (0x1 << bit);
 80033c0:	f043 0310 	orr.w	r3, r3, #16
 80033c4:	700b      	strb	r3, [r1, #0]
}
 80033c6:	4770      	bx	lr
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 80033c8:	b942      	cbnz	r2, 80033dc <ucGBFunctionRRC+0x30>
	(*n) |= (0x1 << bit);
 80033ca:	f991 3000 	ldrsb.w	r3, [r1]
 80033ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 80033d2:	f003 038f 	and.w	r3, r3, #143	; 0x8f
}
 80033d6:	4610      	mov	r0, r2
 80033d8:	700b      	strb	r3, [r1, #0]
 80033da:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80033dc:	780b      	ldrb	r3, [r1, #0]
 80033de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80033e2:	e7f6      	b.n	80033d2 <ucGBFunctionRRC+0x26>

080033e4 <ucGBFunctionRL>:

uint8_t ucGBFunctionRL(uint8_t regValue, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
 80033e4:	780b      	ldrb	r3, [r1, #0]
	((regValue & 0x80) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80033e6:	f010 0f80 	tst.w	r0, #128	; 0x80
	return ((n >> bit) & 0x1);
 80033ea:	f3c3 1200 	ubfx	r2, r3, #4, #1
	(*n) |= (0x1 << bit);
 80033ee:	bf14      	ite	ne
 80033f0:	f043 0310 	orrne.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 80033f4:	f023 0310 	biceq.w	r3, r3, #16
	regValue <<= 1;
	regValue += prevCarry;
 80033f8:	eb02 0040 	add.w	r0, r2, r0, lsl #1
	(*n) &= ~(0x1 << bit);
 80033fc:	b25b      	sxtb	r3, r3
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 80033fe:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8003402:	d105      	bne.n	8003410 <ucGBFunctionRL+0x2c>
	(*n) |= (0x1 << bit);
 8003404:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 8003408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800340c:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 800340e:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003410:	f003 031f 	and.w	r3, r3, #31
 8003414:	700b      	strb	r3, [r1, #0]
}
 8003416:	4770      	bx	lr

08003418 <ucGBFunctionRR>:

uint8_t ucGBFunctionRR(uint8_t regValue, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
 8003418:	780b      	ldrb	r3, [r1, #0]
	((regValue & 0x01) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800341a:	f010 0f01 	tst.w	r0, #1
	return ((n >> bit) & 0x1);
 800341e:	ea4f 1213 	mov.w	r2, r3, lsr #4
	(*n) |= (0x1 << bit);
 8003422:	bf14      	ite	ne
 8003424:	f043 0310 	orrne.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8003428:	f023 0310 	biceq.w	r3, r3, #16
	regValue >>= 1;
	regValue += (prevCarry << 7);
 800342c:	01d2      	lsls	r2, r2, #7
	(*n) &= ~(0x1 << bit);
 800342e:	b25b      	sxtb	r3, r3
	regValue += (prevCarry << 7);
 8003430:	eb02 0050 	add.w	r0, r2, r0, lsr #1
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003434:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8003438:	d105      	bne.n	8003446 <ucGBFunctionRR+0x2e>
	(*n) |= (0x1 << bit);
 800343a:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 800343e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003442:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 8003444:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003446:	f003 031f 	and.w	r3, r3, #31
 800344a:	700b      	strb	r3, [r1, #0]
}
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop

08003450 <ucGBFunctionSLA>:

uint8_t ucGBFunctionSLA(uint8_t regValue, uint8_t *flagReg){
	((regValue & 0x80) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003450:	0602      	lsls	r2, r0, #24
	(*n) |= (0x1 << bit);
 8003452:	f991 3000 	ldrsb.w	r3, [r1]
	regValue <<= 1;
 8003456:	ea4f 0040 	mov.w	r0, r0, lsl #1
	(*n) |= (0x1 << bit);
 800345a:	bf4c      	ite	mi
 800345c:	f043 0310 	orrmi.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8003460:	f023 0310 	bicpl.w	r3, r3, #16
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003464:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8003468:	d105      	bne.n	8003476 <ucGBFunctionSLA+0x26>
	(*n) |= (0x1 << bit);
 800346a:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 800346e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003472:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 8003474:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003476:	f003 031f 	and.w	r3, r3, #31
 800347a:	700b      	strb	r3, [r1, #0]
}
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop

08003480 <ucGBFunctionSRA>:

uint8_t ucGBFunctionSRA(uint8_t regValue, uint8_t *flagReg){
	uint8_t tempMSB = regValue & 0x80;
 8003480:	f000 0380 	and.w	r3, r0, #128	; 0x80
	((regValue & 0x01) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003484:	f010 0f01 	tst.w	r0, #1
	(*n) |= (0x1 << bit);
 8003488:	f991 2000 	ldrsb.w	r2, [r1]
	regValue >>= 1;
	regValue += tempMSB;
 800348c:	eb03 0050 	add.w	r0, r3, r0, lsr #1
	(*n) |= (0x1 << bit);
 8003490:	bf14      	ite	ne
 8003492:	f042 0210 	orrne.w	r2, r2, #16
	(*n) &= ~(0x1 << bit);
 8003496:	f022 0210 	biceq.w	r2, r2, #16
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 800349a:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 800349e:	d105      	bne.n	80034ac <ucGBFunctionSRA+0x2c>
	(*n) |= (0x1 << bit);
 80034a0:	f002 039f 	and.w	r3, r2, #159	; 0x9f
 80034a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034a8:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 80034aa:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80034ac:	f002 031f 	and.w	r3, r2, #31
 80034b0:	700b      	strb	r3, [r1, #0]
}
 80034b2:	4770      	bx	lr

080034b4 <ucGBFunctionSWAP>:

uint8_t ucGBFunctionSWAP(uint8_t regValue, uint8_t *flagReg){
	regValue = ((regValue & 0x0F) << 4) | ((regValue & 0xF0) >> 4);
 80034b4:	0903      	lsrs	r3, r0, #4
 80034b6:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 80034ba:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 80034be:	d107      	bne.n	80034d0 <ucGBFunctionSWAP+0x1c>
	(*n) |= (0x1 << bit);
 80034c0:	f991 3000 	ldrsb.w	r3, [r1]
 80034c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 80034c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034cc:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	resetbit(flagReg, C_FLAG);
	return regValue;
}
 80034ce:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80034d0:	780b      	ldrb	r3, [r1, #0]
 80034d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034da:	700b      	strb	r3, [r1, #0]
}
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop

080034e0 <ucGBFunctionSRL>:

uint8_t ucGBFunctionSRL(uint8_t regValue, uint8_t *flagReg){
	((regValue & 0x01) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80034e0:	07c2      	lsls	r2, r0, #31
	(*n) |= (0x1 << bit);
 80034e2:	f991 3000 	ldrsb.w	r3, [r1]
 80034e6:	bf4c      	ite	mi
 80034e8:	f043 0310 	orrmi.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 80034ec:	f023 0310 	bicpl.w	r3, r3, #16
	regValue >>= 1;
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 80034f0:	0840      	lsrs	r0, r0, #1
 80034f2:	d105      	bne.n	8003500 <ucGBFunctionSRL+0x20>
	(*n) |= (0x1 << bit);
 80034f4:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 80034f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034fc:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 80034fe:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003500:	f003 031f 	and.w	r3, r3, #31
 8003504:	700b      	strb	r3, [r1, #0]
}
 8003506:	4770      	bx	lr

08003508 <vGBFunctionBIT>:
	return ((n >> bit) & 0x1);
 8003508:	fa40 f101 	asr.w	r1, r0, r1

void vGBFunctionBIT(uint8_t regValue, uint8_t bit, uint8_t *flagReg){
	(checkbit(regValue, bit) != 0) ?  resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 800350c:	07cb      	lsls	r3, r1, #31
 800350e:	d508      	bpl.n	8003522 <vGBFunctionBIT+0x1a>
	(*n) &= ~(0x1 << bit);
 8003510:	7813      	ldrb	r3, [r2, #0]
 8003512:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003516:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 800351a:	f043 0320 	orr.w	r3, r3, #32
 800351e:	7013      	strb	r3, [r2, #0]
	resetbit(flagReg, N_FLAG);
	setbit(flagReg, H_FLAG);
}
 8003520:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8003522:	f992 3000 	ldrsb.w	r3, [r2]
 8003526:	f063 037f 	orn	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 800352a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 800352e:	f043 0320 	orr.w	r3, r3, #32
 8003532:	7013      	strb	r3, [r2, #0]
}
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop

08003538 <ucGBFunctionRESHL>:

uint8_t ucGBFunctionRESHL(uint16_t regHLaddr, uint8_t bit){
 8003538:	b510      	push	{r4, lr}
 800353a:	460c      	mov	r4, r1
	uint8_t tempRes = ucGBMemoryRead(regHLaddr);
 800353c:	f000 f8bc 	bl	80036b8 <ucGBMemoryRead>
	(*n) &= ~(0x1 << bit);
 8003540:	2301      	movs	r3, #1
 8003542:	fa03 f104 	lsl.w	r1, r3, r4
 8003546:	ea20 0001 	bic.w	r0, r0, r1
	resetbit(&tempRes, bit);
	return tempRes;
}
 800354a:	b2c0      	uxtb	r0, r0
 800354c:	bd10      	pop	{r4, pc}
 800354e:	bf00      	nop

08003550 <ucGBFunctionSETHL>:

uint8_t ucGBFunctionSETHL(uint16_t regHLaddr, uint8_t bit){
 8003550:	b510      	push	{r4, lr}
 8003552:	460c      	mov	r4, r1
	uint8_t tempRes = ucGBMemoryRead(regHLaddr);
 8003554:	f000 f8b0 	bl	80036b8 <ucGBMemoryRead>
	(*n) |= (0x1 << bit);
 8003558:	2301      	movs	r3, #1
 800355a:	fa03 f104 	lsl.w	r1, r3, r4
 800355e:	4308      	orrs	r0, r1
	setbit(&tempRes, bit);
	return tempRes;
}
 8003560:	b2c0      	uxtb	r0, r0
 8003562:	bd10      	pop	{r4, pc}

08003564 <vGBMemorySetOP>:
 * @brief Set the current opcode for Debug Printing to LCD screen. See vGBMemoryPrint();
 * @param op current opcode.
 * @return Nothing
 */
void vGBMemorySetOP(uint8_t op){
	current_op = op;
 8003564:	4b01      	ldr	r3, [pc, #4]	; (800356c <vGBMemorySetOP+0x8>)
 8003566:	7018      	strb	r0, [r3, #0]
}
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	24001668 	.word	0x24001668

08003570 <vGBMemoryLoad>:
 * @brief Loads data of amount bytes into Memory maps from mem.ram[0] to mem.ram[bytes - 1].
 * @param data data to be loaded into memory map.
 * @param size amount of bytes.
 * @return Nothing
 */
void vGBMemoryLoad(const void* data, uint32_t bytes){
 8003570:	4603      	mov	r3, r0
 8003572:	460a      	mov	r2, r1
	memcpy(mem.ram , data, bytes);
 8003574:	4801      	ldr	r0, [pc, #4]	; (800357c <vGBMemoryLoad+0xc>)
 8003576:	4619      	mov	r1, r3
 8003578:	f006 bf2c 	b.w	800a3d4 <memcpy>
 800357c:	2400167c 	.word	0x2400167c

08003580 <vGBMemoryJoypad>:
 * @brief Handles any writes to the Joypad Register 0xFF00
 * @details
 * @param data data trying to be written to Joypad Register.
 * @return Nothing
 */
uint8_t vGBMemoryJoypad(){
 8003580:	b538      	push	{r3, r4, r5, lr}
	uint32_t value = 0;
	uint8_t mask = 0;

	if(joypadSELdir == 0x10){
 8003582:	4c25      	ldr	r4, [pc, #148]	; (8003618 <vGBMemoryJoypad+0x98>)
 8003584:	7822      	ldrb	r2, [r4, #0]
 8003586:	2a10      	cmp	r2, #16
 8003588:	d009      	beq.n	800359e <vGBMemoryJoypad+0x1e>
		HAL_ADC_Start(&hadc3);
		HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
	    value = HAL_ADC_GetValue(&hadc3) >> 12;
	}else if(joypadSELbut == 0x20){
 800358a:	4d24      	ldr	r5, [pc, #144]	; (800361c <vGBMemoryJoypad+0x9c>)
 800358c:	782b      	ldrb	r3, [r5, #0]
 800358e:	2b20      	cmp	r3, #32
 8003590:	d029      	beq.n	80035e6 <vGBMemoryJoypad+0x66>
 8003592:	200e      	movs	r0, #14
		}else{
			mask = (0x1);
		}
	}

	return 0xC0 | (0xF^mask) | (joypadSELbut | joypadSELdir);
 8003594:	4310      	orrs	r0, r2
 8003596:	4318      	orrs	r0, r3
}
 8003598:	f040 00c0 	orr.w	r0, r0, #192	; 0xc0
 800359c:	bd38      	pop	{r3, r4, r5, pc}
		HAL_ADC_Start(&hadc3);
 800359e:	4820      	ldr	r0, [pc, #128]	; (8003620 <vGBMemoryJoypad+0xa0>)
 80035a0:	f003 f902 	bl	80067a8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 80035a4:	f04f 31ff 	mov.w	r1, #4294967295
 80035a8:	481d      	ldr	r0, [pc, #116]	; (8003620 <vGBMemoryJoypad+0xa0>)
 80035aa:	f002 fdeb 	bl	8006184 <HAL_ADC_PollForConversion>
	    value = HAL_ADC_GetValue(&hadc3) >> 12;
 80035ae:	481c      	ldr	r0, [pc, #112]	; (8003620 <vGBMemoryJoypad+0xa0>)
 80035b0:	f002 fe72 	bl	8006298 <HAL_ADC_GetValue>
 80035b4:	4d19      	ldr	r5, [pc, #100]	; (800361c <vGBMemoryJoypad+0x9c>)
 80035b6:	0b00      	lsrs	r0, r0, #12
	if(value == 0xf)
 80035b8:	280f      	cmp	r0, #15
 80035ba:	d022      	beq.n	8003602 <vGBMemoryJoypad+0x82>
		if((value >> 3) & 0x1){
 80035bc:	0703      	lsls	r3, r0, #28
 80035be:	d40a      	bmi.n	80035d6 <vGBMemoryJoypad+0x56>
		}else if((value & 0x6) == 0x6){
 80035c0:	f000 0306 	and.w	r3, r0, #6
 80035c4:	2b06      	cmp	r3, #6
 80035c6:	782b      	ldrb	r3, [r5, #0]
 80035c8:	d022      	beq.n	8003610 <vGBMemoryJoypad+0x90>
		}else if(value > 0x2){
 80035ca:	2802      	cmp	r0, #2
 80035cc:	7822      	ldrb	r2, [r4, #0]
 80035ce:	bf8c      	ite	hi
 80035d0:	200d      	movhi	r0, #13
 80035d2:	200e      	movls	r0, #14
 80035d4:	e7de      	b.n	8003594 <vGBMemoryJoypad+0x14>
 80035d6:	7822      	ldrb	r2, [r4, #0]
		if((value >> 3) & 0x1){
 80035d8:	200b      	movs	r0, #11
 80035da:	782b      	ldrb	r3, [r5, #0]
	return 0xC0 | (0xF^mask) | (joypadSELbut | joypadSELdir);
 80035dc:	4310      	orrs	r0, r2
 80035de:	4318      	orrs	r0, r3
}
 80035e0:	f040 00c0 	orr.w	r0, r0, #192	; 0xc0
 80035e4:	bd38      	pop	{r3, r4, r5, pc}
		HAL_ADC_Start(&hadc1);
 80035e6:	480f      	ldr	r0, [pc, #60]	; (8003624 <vGBMemoryJoypad+0xa4>)
 80035e8:	f003 f8de 	bl	80067a8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80035ec:	f04f 31ff 	mov.w	r1, #4294967295
 80035f0:	480c      	ldr	r0, [pc, #48]	; (8003624 <vGBMemoryJoypad+0xa4>)
 80035f2:	f002 fdc7 	bl	8006184 <HAL_ADC_PollForConversion>
		value = HAL_ADC_GetValue(&hadc1) >> 12;
 80035f6:	480b      	ldr	r0, [pc, #44]	; (8003624 <vGBMemoryJoypad+0xa4>)
 80035f8:	f002 fe4e 	bl	8006298 <HAL_ADC_GetValue>
 80035fc:	0b00      	lsrs	r0, r0, #12
	if(value == 0xf)
 80035fe:	280f      	cmp	r0, #15
 8003600:	d1dc      	bne.n	80035bc <vGBMemoryJoypad+0x3c>
 8003602:	7822      	ldrb	r2, [r4, #0]
	return 0xC0 | (0xF^mask) | (joypadSELbut | joypadSELdir);
 8003604:	782b      	ldrb	r3, [r5, #0]
 8003606:	4310      	orrs	r0, r2
 8003608:	4318      	orrs	r0, r3
}
 800360a:	f040 00c0 	orr.w	r0, r0, #192	; 0xc0
 800360e:	bd38      	pop	{r3, r4, r5, pc}
		}else if((value & 0x6) == 0x6){
 8003610:	2007      	movs	r0, #7
 8003612:	7822      	ldrb	r2, [r4, #0]
 8003614:	e7be      	b.n	8003594 <vGBMemoryJoypad+0x14>
 8003616:	bf00      	nop
 8003618:	24001678 	.word	0x24001678
 800361c:	2401167e 	.word	0x2401167e
 8003620:	240117cc 	.word	0x240117cc
 8003624:	24011768 	.word	0x24011768

08003628 <vGBMemorySetBit>:
 *
 * @param address
 * @param bit
 */
void vGBMemorySetBit(uint16_t address, uint8_t bit){
	if(address >= ECHORAM_BASE && address < OAM_BASE)
 8003628:	f500 5300 	add.w	r3, r0, #8192	; 0x2000
 800362c:	b29b      	uxth	r3, r3
 800362e:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 8003632:	d302      	bcc.n	800363a <vGBMemorySetBit+0x12>
		mem.ram[address - 0x2000] |= (0x1 << bit);

	if((address >= CARTROM_BANK0 && address < VRAM_BASE))
 8003634:	0403      	lsls	r3, r0, #16
 8003636:	d411      	bmi.n	800365c <vGBMemorySetBit+0x34>
 8003638:	4770      	bx	lr
		mem.ram[address - 0x2000] |= (0x1 << bit);
 800363a:	2301      	movs	r3, #1
 800363c:	4a0c      	ldr	r2, [pc, #48]	; (8003670 <vGBMemorySetBit+0x48>)
void vGBMemorySetBit(uint16_t address, uint8_t bit){
 800363e:	b410      	push	{r4}
		mem.ram[address - 0x2000] |= (0x1 << bit);
 8003640:	fa03 f101 	lsl.w	r1, r3, r1
 8003644:	f5a0 5400 	sub.w	r4, r0, #8192	; 0x2000
 8003648:	b249      	sxtb	r1, r1
 800364a:	5d13      	ldrb	r3, [r2, r4]
 800364c:	430b      	orrs	r3, r1
 800364e:	5513      	strb	r3, [r2, r4]
		return;

	mem.ram[address] |= (0x1 << bit);
 8003650:	5c13      	ldrb	r3, [r2, r0]
 8003652:	4319      	orrs	r1, r3
 8003654:	5411      	strb	r1, [r2, r0]
}
 8003656:	f85d 4b04 	ldr.w	r4, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	2301      	movs	r3, #1
 800365e:	4a04      	ldr	r2, [pc, #16]	; (8003670 <vGBMemorySetBit+0x48>)
 8003660:	fa03 f101 	lsl.w	r1, r3, r1
	mem.ram[address] |= (0x1 << bit);
 8003664:	5c13      	ldrb	r3, [r2, r0]
 8003666:	b249      	sxtb	r1, r1
 8003668:	4319      	orrs	r1, r3
 800366a:	5411      	strb	r1, [r2, r0]
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	2400167c 	.word	0x2400167c

08003674 <vGBMemoryResetBit>:
 * @param address
 * @param bit
 */
void vGBMemoryResetBit(uint16_t address, uint8_t bit){

	if(address >= ECHORAM_BASE && address < OAM_BASE)
 8003674:	f500 5200 	add.w	r2, r0, #8192	; 0x2000
 8003678:	b292      	uxth	r2, r2
 800367a:	f5b2 5ff0 	cmp.w	r2, #7680	; 0x1e00
void vGBMemoryResetBit(uint16_t address, uint8_t bit){
 800367e:	b430      	push	{r4, r5}
	if(address >= ECHORAM_BASE && address < OAM_BASE)
 8003680:	d20f      	bcs.n	80036a2 <vGBMemoryResetBit+0x2e>
		mem.ram[address - 0x2000] &= ~(0x1 << bit);
 8003682:	2201      	movs	r2, #1
 8003684:	f5a0 5500 	sub.w	r5, r0, #8192	; 0x2000
 8003688:	4c0a      	ldr	r4, [pc, #40]	; (80036b4 <vGBMemoryResetBit+0x40>)
 800368a:	fa02 f101 	lsl.w	r1, r2, r1
 800368e:	5d62      	ldrb	r2, [r4, r5]
 8003690:	43cb      	mvns	r3, r1
 8003692:	b25b      	sxtb	r3, r3
 8003694:	401a      	ands	r2, r3
 8003696:	5562      	strb	r2, [r4, r5]

	if((address >= CARTROM_BANK0 && address < VRAM_BASE))
		return;

	mem.ram[address] &= ~(0x1 << bit);
 8003698:	5c22      	ldrb	r2, [r4, r0]
 800369a:	4013      	ands	r3, r2
 800369c:	5423      	strb	r3, [r4, r0]
}
 800369e:	bc30      	pop	{r4, r5}
 80036a0:	4770      	bx	lr
	if((address >= CARTROM_BANK0 && address < VRAM_BASE))
 80036a2:	0403      	lsls	r3, r0, #16
 80036a4:	d5fb      	bpl.n	800369e <vGBMemoryResetBit+0x2a>
 80036a6:	2201      	movs	r2, #1
 80036a8:	4c02      	ldr	r4, [pc, #8]	; (80036b4 <vGBMemoryResetBit+0x40>)
 80036aa:	fa02 f301 	lsl.w	r3, r2, r1
 80036ae:	43db      	mvns	r3, r3
 80036b0:	b25b      	sxtb	r3, r3
 80036b2:	e7f1      	b.n	8003698 <vGBMemoryResetBit+0x24>
 80036b4:	2400167c 	.word	0x2400167c

080036b8 <ucGBMemoryRead>:
 * @return
 */
uint8_t ucGBMemoryRead(uint16_t address){

	if(address >= 0xFF00){
		if(address == JOY_ADDR){
 80036b8:	f5b0 4f7f 	cmp.w	r0, #65280	; 0xff00
uint8_t ucGBMemoryRead(uint16_t address){
 80036bc:	4603      	mov	r3, r0
		if(address == JOY_ADDR){
 80036be:	d016      	beq.n	80036ee <ucGBMemoryRead+0x36>
			return vGBMemoryJoypad();
		}

	}

	if((address >= CARTROM_BANK0 && address < VRAM_BASE) && mem.ram[0xFF50] != 0){
 80036c0:	0402      	lsls	r2, r0, #16
 80036c2:	d406      	bmi.n	80036d2 <ucGBMemoryRead+0x1a>
 80036c4:	4a0b      	ldr	r2, [pc, #44]	; (80036f4 <ucGBMemoryRead+0x3c>)
 80036c6:	f64f 7150 	movw	r1, #65360	; 0xff50
 80036ca:	5c51      	ldrb	r1, [r2, r1]
 80036cc:	b951      	cbnz	r1, 80036e4 <ucGBMemoryRead+0x2c>
	}

	if(address >= ECHORAM_BASE && address < OAM_BASE)
		return mem.ram[address - 0x2000];

	return mem.ram[address];
 80036ce:	5cd0      	ldrb	r0, [r2, r3]
}
 80036d0:	4770      	bx	lr
	if(address >= ECHORAM_BASE && address < OAM_BASE)
 80036d2:	f500 5200 	add.w	r2, r0, #8192	; 0x2000
 80036d6:	b292      	uxth	r2, r2
 80036d8:	f5b2 5ff0 	cmp.w	r2, #7680	; 0x1e00
 80036dc:	d204      	bcs.n	80036e8 <ucGBMemoryRead+0x30>
		return mem.ram[address - 0x2000];
 80036de:	4a06      	ldr	r2, [pc, #24]	; (80036f8 <ucGBMemoryRead+0x40>)
 80036e0:	5c80      	ldrb	r0, [r0, r2]
 80036e2:	4770      	bx	lr
		return gbMBCreadBankX(address);
 80036e4:	f7fc be72 	b.w	80003cc <gbMBCreadBankX>
 80036e8:	4a02      	ldr	r2, [pc, #8]	; (80036f4 <ucGBMemoryRead+0x3c>)
	return mem.ram[address];
 80036ea:	5cd0      	ldrb	r0, [r2, r3]
}
 80036ec:	4770      	bx	lr
			return vGBMemoryJoypad();
 80036ee:	f7ff bf47 	b.w	8003580 <vGBMemoryJoypad>
 80036f2:	bf00      	nop
 80036f4:	2400167c 	.word	0x2400167c
 80036f8:	23fff67c 	.word	0x23fff67c

080036fc <vGBMemoryWrite>:
	if(address >= 0xFF00){
 80036fc:	f5b0 4f7f 	cmp.w	r0, #65280	; 0xff00
void vGBMemoryWrite(uint16_t address, uint8_t data){
 8003700:	b570      	push	{r4, r5, r6, lr}
 8003702:	4604      	mov	r4, r0
 8003704:	460d      	mov	r5, r1
	if(address >= 0xFF00){
 8003706:	d30f      	bcc.n	8003728 <vGBMemoryWrite+0x2c>
		if(address == JOY_ADDR){
 8003708:	d01d      	beq.n	8003746 <vGBMemoryWrite+0x4a>
		else if(address == DMA_ADDR){
 800370a:	f64f 7346 	movw	r3, #65350	; 0xff46
 800370e:	4298      	cmp	r0, r3
 8003710:	d022      	beq.n	8003758 <vGBMemoryWrite+0x5c>
		else if(address == DIV_ADDR){
 8003712:	f64f 7304 	movw	r3, #65284	; 0xff04
 8003716:	4298      	cmp	r0, r3
 8003718:	d032      	beq.n	8003780 <vGBMemoryWrite+0x84>
		else if(address == TAC_ADDR){
 800371a:	f64f 7307 	movw	r3, #65287	; 0xff07
 800371e:	4298      	cmp	r0, r3
 8003720:	d032      	beq.n	8003788 <vGBMemoryWrite+0x8c>
	mem.ram[address] = data;
 8003722:	4b25      	ldr	r3, [pc, #148]	; (80037b8 <vGBMemoryWrite+0xbc>)
 8003724:	551d      	strb	r5, [r3, r4]
}
 8003726:	bd70      	pop	{r4, r5, r6, pc}
	if((address >= CARTROM_BANK0 && address < VRAM_BASE)){
 8003728:	0403      	lsls	r3, r0, #16
 800372a:	d508      	bpl.n	800373e <vGBMemoryWrite+0x42>
	if(address >= ECHORAM_BASE && address < OAM_BASE){
 800372c:	f500 5300 	add.w	r3, r0, #8192	; 0x2000
 8003730:	b29b      	uxth	r3, r3
 8003732:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 8003736:	d2f4      	bcs.n	8003722 <vGBMemoryWrite+0x26>
		mem.ram[address - 0x2000] = data;
 8003738:	4b20      	ldr	r3, [pc, #128]	; (80037bc <vGBMemoryWrite+0xc0>)
 800373a:	54e1      	strb	r1, [r4, r3]
}
 800373c:	bd70      	pop	{r4, r5, r6, pc}
 800373e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		gbMBCwrite(address, data);
 8003742:	f7fc be61 	b.w	8000408 <gbMBCwrite>
			joypadSELdir = data & 0x10;
 8003746:	4a1e      	ldr	r2, [pc, #120]	; (80037c0 <vGBMemoryWrite+0xc4>)
 8003748:	f001 0110 	and.w	r1, r1, #16
			joypadSELbut = data & 0x20;
 800374c:	f005 0520 	and.w	r5, r5, #32
 8003750:	4b1c      	ldr	r3, [pc, #112]	; (80037c4 <vGBMemoryWrite+0xc8>)
			joypadSELdir = data & 0x10;
 8003752:	7011      	strb	r1, [r2, #0]
			joypadSELbut = data & 0x20;
 8003754:	701d      	strb	r5, [r3, #0]
}
 8003756:	bd70      	pop	{r4, r5, r6, pc}
			for(uint16_t i = 0; i < 40*4; i++) vGBMemoryWrite(OAM_BASE + i, ucGBMemoryRead((data << 8) + i));
 8003758:	020d      	lsls	r5, r1, #8
 800375a:	f44f 447e 	mov.w	r4, #65024	; 0xfe00
 800375e:	f64f 66a0 	movw	r6, #65184	; 0xfea0
 8003762:	f505 7500 	add.w	r5, r5, #512	; 0x200
 8003766:	1960      	adds	r0, r4, r5
 8003768:	b280      	uxth	r0, r0
 800376a:	f7ff ffa5 	bl	80036b8 <ucGBMemoryRead>
 800376e:	4601      	mov	r1, r0
 8003770:	4620      	mov	r0, r4
 8003772:	3401      	adds	r4, #1
 8003774:	f7ff ffc2 	bl	80036fc <vGBMemoryWrite>
 8003778:	b2a4      	uxth	r4, r4
 800377a:	42b4      	cmp	r4, r6
 800377c:	d1f3      	bne.n	8003766 <vGBMemoryWrite+0x6a>
}
 800377e:	bd70      	pop	{r4, r5, r6, pc}
			mem.ram[DIV_ADDR] = 0;
 8003780:	4b0d      	ldr	r3, [pc, #52]	; (80037b8 <vGBMemoryWrite+0xbc>)
 8003782:	2200      	movs	r2, #0
 8003784:	541a      	strb	r2, [r3, r0]
}
 8003786:	bd70      	pop	{r4, r5, r6, pc}
			timerStopStart = checkbit(data, 2);
 8003788:	2102      	movs	r1, #2
 800378a:	4628      	mov	r0, r5
 800378c:	f7ff fa98 	bl	8002cc0 <checkbit>
 8003790:	4b0d      	ldr	r3, [pc, #52]	; (80037c8 <vGBMemoryWrite+0xcc>)
 8003792:	4602      	mov	r2, r0
			clockMode = (checkbit(data, 1) * 2) + checkbit(data, 0);
 8003794:	2101      	movs	r1, #1
 8003796:	4628      	mov	r0, r5
			timerStopStart = checkbit(data, 2);
 8003798:	701a      	strb	r2, [r3, #0]
			clockMode = (checkbit(data, 1) * 2) + checkbit(data, 0);
 800379a:	f7ff fa91 	bl	8002cc0 <checkbit>
 800379e:	4606      	mov	r6, r0
 80037a0:	2100      	movs	r1, #0
 80037a2:	4628      	mov	r0, r5
 80037a4:	f7ff fa8c 	bl	8002cc0 <checkbit>
 80037a8:	4b08      	ldr	r3, [pc, #32]	; (80037cc <vGBMemoryWrite+0xd0>)
			mem.ram[address] = data;
 80037aa:	4a03      	ldr	r2, [pc, #12]	; (80037b8 <vGBMemoryWrite+0xbc>)
			clockMode = (checkbit(data, 1) * 2) + checkbit(data, 0);
 80037ac:	eb00 0046 	add.w	r0, r0, r6, lsl #1
			mem.ram[address] = data;
 80037b0:	5515      	strb	r5, [r2, r4]
			clockMode = (checkbit(data, 1) * 2) + checkbit(data, 0);
 80037b2:	7018      	strb	r0, [r3, #0]
}
 80037b4:	bd70      	pop	{r4, r5, r6, pc}
 80037b6:	bf00      	nop
 80037b8:	2400167c 	.word	0x2400167c
 80037bc:	23fff67c 	.word	0x23fff67c
 80037c0:	24001678 	.word	0x24001678
 80037c4:	2401167e 	.word	0x2401167e
 80037c8:	2401167c 	.word	0x2401167c
 80037cc:	2401167d 	.word	0x2401167d

080037d0 <vGBMemoryWriteShort>:
void vGBMemoryWriteShort(uint16_t address, uint16_t data){
 80037d0:	b538      	push	{r3, r4, r5, lr}
 80037d2:	4604      	mov	r4, r0
 80037d4:	460d      	mov	r5, r1
	vGBMemoryWrite(address,   data & 0xFF);
 80037d6:	b2c9      	uxtb	r1, r1
 80037d8:	f7ff ff90 	bl	80036fc <vGBMemoryWrite>
	vGBMemoryWrite(address+1, data >> 8);
 80037dc:	1c60      	adds	r0, r4, #1
 80037de:	0a29      	lsrs	r1, r5, #8
 80037e0:	b280      	uxth	r0, r0
}
 80037e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vGBMemoryWrite(address+1, data >> 8);
 80037e6:	f7ff bf89 	b.w	80036fc <vGBMemoryWrite>
 80037ea:	bf00      	nop

080037ec <vGBMemoryInit>:
void vGBMemoryInit(){
 80037ec:	b538      	push	{r3, r4, r5, lr}
	gbMBCsetControllerType(ucGBMemoryRead(0x147));
 80037ee:	f240 1047 	movw	r0, #327	; 0x147
	mem.ram[IF_ADDR] = 0xE1;
 80037f2:	25e1      	movs	r5, #225	; 0xe1
	gbMBCsetControllerType(ucGBMemoryRead(0x147));
 80037f4:	f7ff ff60 	bl	80036b8 <ucGBMemoryRead>
	mem.ram[JOY_ADDR] = 0xCF;
 80037f8:	24cf      	movs	r4, #207	; 0xcf
	gbMBCsetControllerType(ucGBMemoryRead(0x147));
 80037fa:	f7fc fde1 	bl	80003c0 <gbMBCsetControllerType>
	mem.ram[JOY_ADDR] = 0xCF;
 80037fe:	4b07      	ldr	r3, [pc, #28]	; (800381c <vGBMemoryInit+0x30>)
	mem.ram[IF_ADDR] = 0xE1;
 8003800:	f64f 700f 	movw	r0, #65295	; 0xff0f
	vGBMemoryWrite(TAC_ADDR, 0xF8);
 8003804:	21f8      	movs	r1, #248	; 0xf8
	mem.ram[JOY_ADDR] = 0xCF;
 8003806:	f503 427f 	add.w	r2, r3, #65280	; 0xff00
	mem.ram[IF_ADDR] = 0xE1;
 800380a:	541d      	strb	r5, [r3, r0]
	vGBMemoryWrite(TAC_ADDR, 0xF8);
 800380c:	f64f 7007 	movw	r0, #65287	; 0xff07
	mem.ram[JOY_ADDR] = 0xCF;
 8003810:	7014      	strb	r4, [r2, #0]
}
 8003812:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vGBMemoryWrite(TAC_ADDR, 0xF8);
 8003816:	f7ff bf71 	b.w	80036fc <vGBMemoryWrite>
 800381a:	bf00      	nop
 800381c:	2400167c 	.word	0x2400167c

08003820 <usGBMemoryReadShort>:
 *
 * @param address
 * @return
 */
uint16_t usGBMemoryReadShort(uint16_t address){
	return concat_16bit_bigEndian(mem.ram[address], mem.ram[address+1]);
 8003820:	4b02      	ldr	r3, [pc, #8]	; (800382c <usGBMemoryReadShort+0xc>)
 8003822:	181a      	adds	r2, r3, r0
 8003824:	5c18      	ldrb	r0, [r3, r0]
 8003826:	7851      	ldrb	r1, [r2, #1]
 8003828:	f7ff ba36 	b.w	8002c98 <concat_16bit_bigEndian>
 800382c:	2400167c 	.word	0x2400167c

08003830 <vGBMemoryIncTimers>:
void vGBMemoryIncTimers(uint8_t durationMcycle){
	static uint8_t timerDIV  = 0;
	static uint8_t timerTIMA = 0;
	static uint8_t oldTIMA   = 0;

	if((timerDIV + (durationMcycle << 2)) > 0xFF){
 8003830:	4a2a      	ldr	r2, [pc, #168]	; (80038dc <vGBMemoryIncTimers+0xac>)
 8003832:	4601      	mov	r1, r0
void vGBMemoryIncTimers(uint8_t durationMcycle){
 8003834:	b4f0      	push	{r4, r5, r6, r7}
	if((timerDIV + (durationMcycle << 2)) > 0xFF){
 8003836:	7813      	ldrb	r3, [r2, #0]
 8003838:	0084      	lsls	r4, r0, #2
 800383a:	eb03 0580 	add.w	r5, r3, r0, lsl #2
 800383e:	2dff      	cmp	r5, #255	; 0xff
 8003840:	dd05      	ble.n	800384e <vGBMemoryIncTimers+0x1e>
		mem.ram[DIV_ADDR]++;
 8003842:	4f27      	ldr	r7, [pc, #156]	; (80038e0 <vGBMemoryIncTimers+0xb0>)
 8003844:	f64f 7604 	movw	r6, #65284	; 0xff04
 8003848:	5dbd      	ldrb	r5, [r7, r6]
 800384a:	3501      	adds	r5, #1
 800384c:	55bd      	strb	r5, [r7, r6]
	}

	timerDIV += (durationMcycle << 2);

	if(timerStopStart){
 800384e:	4d25      	ldr	r5, [pc, #148]	; (80038e4 <vGBMemoryIncTimers+0xb4>)
	timerDIV += (durationMcycle << 2);
 8003850:	4423      	add	r3, r4
	if(timerStopStart){
 8003852:	782d      	ldrb	r5, [r5, #0]
	timerDIV += (durationMcycle << 2);
 8003854:	7013      	strb	r3, [r2, #0]
	if(timerStopStart){
 8003856:	2d00      	cmp	r5, #0
 8003858:	d02f      	beq.n	80038ba <vGBMemoryIncTimers+0x8a>
		uint16_t curDuration = 0;

		switch (clockMode) {
 800385a:	4b23      	ldr	r3, [pc, #140]	; (80038e8 <vGBMemoryIncTimers+0xb8>)
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	2b03      	cmp	r3, #3
 8003860:	d82d      	bhi.n	80038be <vGBMemoryIncTimers+0x8e>
 8003862:	e8df f003 	tbb	[pc, r3]
 8003866:	3405      	.short	0x3405
 8003868:	0237      	.short	0x0237
			case 0x0: curDuration = (durationMcycle << 0);  break;
			case 0x1: curDuration = (durationMcycle << 6);  break;
			case 0x2: curDuration = (durationMcycle << 4);  break;
			case 0x3: curDuration = (durationMcycle << 2);  break;
 800386a:	b2a1      	uxth	r1, r4
 800386c:	f004 00fc 	and.w	r0, r4, #252	; 0xfc
			default:  break;
		}

		if(timerTIMA + curDuration > 0xFF){
 8003870:	4d1e      	ldr	r5, [pc, #120]	; (80038ec <vGBMemoryIncTimers+0xbc>)
 8003872:	782a      	ldrb	r2, [r5, #0]
 8003874:	4411      	add	r1, r2
 8003876:	29ff      	cmp	r1, #255	; 0xff
 8003878:	dd24      	ble.n	80038c4 <vGBMemoryIncTimers+0x94>
			mem.ram[TIMA_ADDR]++;
 800387a:	4c19      	ldr	r4, [pc, #100]	; (80038e0 <vGBMemoryIncTimers+0xb0>)
 800387c:	f64f 7605 	movw	r6, #65285	; 0xff05
		}

		if(timerTIMA + curDuration > 0x1FE){
 8003880:	f5b1 7fff 	cmp.w	r1, #510	; 0x1fe
			mem.ram[TIMA_ADDR]++;
 8003884:	5da3      	ldrb	r3, [r4, r6]
 8003886:	bfd4      	ite	le
 8003888:	3301      	addle	r3, #1
			mem.ram[TIMA_ADDR]++;
 800388a:	3302      	addgt	r3, #2
 800388c:	b2db      	uxtb	r3, r3
 800388e:	55a3      	strb	r3, [r4, r6]
		}

		timerTIMA += curDuration;
 8003890:	4410      	add	r0, r2


		if(mem.ram[TIMA_ADDR] < 5 && oldTIMA == 0xFF){
 8003892:	2b04      	cmp	r3, #4
 8003894:	4a16      	ldr	r2, [pc, #88]	; (80038f0 <vGBMemoryIncTimers+0xc0>)
		timerTIMA += curDuration;
 8003896:	7028      	strb	r0, [r5, #0]
		if(mem.ram[TIMA_ADDR] < 5 && oldTIMA == 0xFF){
 8003898:	d80e      	bhi.n	80038b8 <vGBMemoryIncTimers+0x88>
 800389a:	7811      	ldrb	r1, [r2, #0]
 800389c:	29ff      	cmp	r1, #255	; 0xff
 800389e:	d10b      	bne.n	80038b8 <vGBMemoryIncTimers+0x88>
	mem.ram[address] |= (0x1 << bit);
 80038a0:	f64f 700f 	movw	r0, #65295	; 0xff0f
			mem.ram[TIMA_ADDR] = mem.ram[TMA_ADDR];
 80038a4:	f64f 7306 	movw	r3, #65286	; 0xff06
 80038a8:	f64f 7505 	movw	r5, #65285	; 0xff05
	mem.ram[address] |= (0x1 << bit);
 80038ac:	5c21      	ldrb	r1, [r4, r0]
			mem.ram[TIMA_ADDR] = mem.ram[TMA_ADDR];
 80038ae:	5ce3      	ldrb	r3, [r4, r3]
	mem.ram[address] |= (0x1 << bit);
 80038b0:	f041 0104 	orr.w	r1, r1, #4
			mem.ram[TIMA_ADDR] = mem.ram[TMA_ADDR];
 80038b4:	5563      	strb	r3, [r4, r5]
	mem.ram[address] |= (0x1 << bit);
 80038b6:	5421      	strb	r1, [r4, r0]
			vGBMemorySetBit(IF_ADDR, 2);
		}

		oldTIMA = mem.ram[TIMA_ADDR];
 80038b8:	7013      	strb	r3, [r2, #0]
	}

}
 80038ba:	bcf0      	pop	{r4, r5, r6, r7}
 80038bc:	4770      	bx	lr
		if(timerTIMA + curDuration > 0xFF){
 80038be:	4d0b      	ldr	r5, [pc, #44]	; (80038ec <vGBMemoryIncTimers+0xbc>)
 80038c0:	2000      	movs	r0, #0
 80038c2:	782a      	ldrb	r2, [r5, #0]
 80038c4:	4c06      	ldr	r4, [pc, #24]	; (80038e0 <vGBMemoryIncTimers+0xb0>)
 80038c6:	f64f 7305 	movw	r3, #65285	; 0xff05
 80038ca:	5ce3      	ldrb	r3, [r4, r3]
 80038cc:	e7e0      	b.n	8003890 <vGBMemoryIncTimers+0x60>
			case 0x1: curDuration = (durationMcycle << 6);  break;
 80038ce:	0181      	lsls	r1, r0, #6
 80038d0:	b2c8      	uxtb	r0, r1
 80038d2:	e7cd      	b.n	8003870 <vGBMemoryIncTimers+0x40>
			case 0x2: curDuration = (durationMcycle << 4);  break;
 80038d4:	0101      	lsls	r1, r0, #4
 80038d6:	b2c8      	uxtb	r0, r1
 80038d8:	e7ca      	b.n	8003870 <vGBMemoryIncTimers+0x40>
 80038da:	bf00      	nop
 80038dc:	240010af 	.word	0x240010af
 80038e0:	2400167c 	.word	0x2400167c
 80038e4:	2401167c 	.word	0x2401167c
 80038e8:	2401167d 	.word	0x2401167d
 80038ec:	240010b0 	.word	0x240010b0
 80038f0:	240010ae 	.word	0x240010ae

080038f4 <setMode.part.0>:
 * @return Nothing
 */
void setMode(uint8_t mode){
	Mode = mode;
	switch (mode) {
		case MODE_0: vGBMemoryResetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 00
 80038f4:	2101      	movs	r1, #1
 80038f6:	f64f 7041 	movw	r0, #65345	; 0xff41
void setMode(uint8_t mode){
 80038fa:	b508      	push	{r3, lr}
		case MODE_0: vGBMemoryResetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 00
 80038fc:	f7ff feba 	bl	8003674 <vGBMemoryResetBit>
 8003900:	2100      	movs	r1, #0
 8003902:	f64f 7041 	movw	r0, #65345	; 0xff41
		case MODE_1: vGBMemoryResetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 01
		case MODE_2:   vGBMemorySetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 10
		case MODE_3:   vGBMemorySetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 11
		default:                                                                       break;
	}
}
 8003906:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_0: vGBMemoryResetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 00
 800390a:	f7ff beb3 	b.w	8003674 <vGBMemoryResetBit>
 800390e:	bf00      	nop

08003910 <vSetFrameBuffer>:
	memset(gb_frame, 0, 160 * 144 * 4 * scaleAmount);
 8003910:	4b05      	ldr	r3, [pc, #20]	; (8003928 <vSetFrameBuffer+0x18>)
 8003912:	f44f 32b4 	mov.w	r2, #92160	; 0x16800
 8003916:	4805      	ldr	r0, [pc, #20]	; (800392c <vSetFrameBuffer+0x1c>)
 8003918:	2100      	movs	r1, #0
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	6800      	ldr	r0, [r0, #0]
 800391e:	fb02 f203 	mul.w	r2, r2, r3
 8003922:	f006 bd65 	b.w	800a3f0 <memset>
 8003926:	bf00      	nop
 8003928:	24001014 	.word	0x24001014
 800392c:	24001010 	.word	0x24001010

08003930 <vCheckBGP>:
void vCheckBGP(){
 8003930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t BGP = ucGBMemoryRead(BGP_ADDR);
 8003932:	f64f 7047 	movw	r0, #65351	; 0xff47
			case 2: BGPColorToPalette[i] = 3;  break;
 8003936:	2703      	movs	r7, #3
	uint8_t BGP = ucGBMemoryRead(BGP_ADDR);
 8003938:	f7ff febe 	bl	80036b8 <ucGBMemoryRead>
			case 3: BGPColorToPalette[i] = 4;  break;
 800393c:	2604      	movs	r6, #4
 800393e:	490c      	ldr	r1, [pc, #48]	; (8003970 <vCheckBGP+0x40>)
	uint8_t BGP = ucGBMemoryRead(BGP_ADDR);
 8003940:	2200      	movs	r2, #0
			case 1: BGPColorToPalette[i] = 2;  break;
 8003942:	2502      	movs	r5, #2
			case 0: BGPColorToPalette[i] = 1;  break;
 8003944:	2401      	movs	r4, #1
		switch ((BGP >> (i*2)) & 0x03) {
 8003946:	fa40 f302 	asr.w	r3, r0, r2
 800394a:	f003 0303 	and.w	r3, r3, #3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d00c      	beq.n	800396c <vCheckBGP+0x3c>
 8003952:	2b03      	cmp	r3, #3
 8003954:	d008      	beq.n	8003968 <vCheckBGP+0x38>
 8003956:	2b01      	cmp	r3, #1
			case 0: BGPColorToPalette[i] = 1;  break;
 8003958:	bf14      	ite	ne
 800395a:	700c      	strbne	r4, [r1, #0]
			case 1: BGPColorToPalette[i] = 2;  break;
 800395c:	700d      	strbeq	r5, [r1, #0]
	for(int i = 0; i < 4; i++){
 800395e:	3202      	adds	r2, #2
 8003960:	3101      	adds	r1, #1
 8003962:	2a08      	cmp	r2, #8
 8003964:	d1ef      	bne.n	8003946 <vCheckBGP+0x16>
}
 8003966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			case 3: BGPColorToPalette[i] = 4;  break;
 8003968:	700e      	strb	r6, [r1, #0]
 800396a:	e7f8      	b.n	800395e <vCheckBGP+0x2e>
			case 2: BGPColorToPalette[i] = 3;  break;
 800396c:	700f      	strb	r7, [r1, #0]
 800396e:	e7f6      	b.n	800395e <vCheckBGP+0x2e>
 8003970:	24011680 	.word	0x24011680

08003974 <vCheckOBP0>:
void vCheckOBP0(){
 8003974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t BGP = ucGBMemoryRead(OBP0_ADDR);
 8003976:	f64f 7048 	movw	r0, #65352	; 0xff48
			case 2: OBP0ColorToPalette[i] = 3;    break;
 800397a:	2703      	movs	r7, #3
	uint8_t BGP = ucGBMemoryRead(OBP0_ADDR);
 800397c:	f7ff fe9c 	bl	80036b8 <ucGBMemoryRead>
 8003980:	2200      	movs	r2, #0
 8003982:	490c      	ldr	r1, [pc, #48]	; (80039b4 <vCheckOBP0+0x40>)
			case 3: OBP0ColorToPalette[i] = 4;    break;
 8003984:	2504      	movs	r5, #4
			case 0: OBP0ColorToPalette[i] = 0;    break;
 8003986:	4616      	mov	r6, r2
			case 1: OBP0ColorToPalette[i] = 2;    break;
 8003988:	2402      	movs	r4, #2
		switch ((BGP >> (i*2)) & 0x03) {
 800398a:	fa40 f302 	asr.w	r3, r0, r2
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d00c      	beq.n	80039b0 <vCheckOBP0+0x3c>
 8003996:	2b03      	cmp	r3, #3
 8003998:	d008      	beq.n	80039ac <vCheckOBP0+0x38>
 800399a:	2b01      	cmp	r3, #1
			case 0: OBP0ColorToPalette[i] = 0;    break;
 800399c:	bf14      	ite	ne
 800399e:	700e      	strbne	r6, [r1, #0]
			case 1: OBP0ColorToPalette[i] = 2;    break;
 80039a0:	700c      	strbeq	r4, [r1, #0]
	for(int i = 0; i < 4; i++){
 80039a2:	3202      	adds	r2, #2
 80039a4:	3101      	adds	r1, #1
 80039a6:	2a08      	cmp	r2, #8
 80039a8:	d1ef      	bne.n	800398a <vCheckOBP0+0x16>
}
 80039aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			case 3: OBP0ColorToPalette[i] = 4;    break;
 80039ac:	700d      	strb	r5, [r1, #0]
 80039ae:	e7f8      	b.n	80039a2 <vCheckOBP0+0x2e>
			case 2: OBP0ColorToPalette[i] = 3;    break;
 80039b0:	700f      	strb	r7, [r1, #0]
 80039b2:	e7f6      	b.n	80039a2 <vCheckOBP0+0x2e>
 80039b4:	2401169c 	.word	0x2401169c

080039b8 <vCheckOBP1>:
void vCheckOBP1(){
 80039b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t BGP = ucGBMemoryRead(OBP1_ADDR);
 80039ba:	f64f 7049 	movw	r0, #65353	; 0xff49
			case 2: OBP1ColorToPalette[i] = 3;  break;
 80039be:	2703      	movs	r7, #3
	uint8_t BGP = ucGBMemoryRead(OBP1_ADDR);
 80039c0:	f7ff fe7a 	bl	80036b8 <ucGBMemoryRead>
 80039c4:	2200      	movs	r2, #0
 80039c6:	490c      	ldr	r1, [pc, #48]	; (80039f8 <vCheckOBP1+0x40>)
			case 3: OBP1ColorToPalette[i] = 4;  break;
 80039c8:	2504      	movs	r5, #4
			case 0: OBP1ColorToPalette[i] = 0;  break;
 80039ca:	4616      	mov	r6, r2
			case 1: OBP1ColorToPalette[i] = 2;  break;
 80039cc:	2402      	movs	r4, #2
		switch ((BGP >> (i*2)) & 0x03) {
 80039ce:	fa40 f302 	asr.w	r3, r0, r2
 80039d2:	f003 0303 	and.w	r3, r3, #3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d00c      	beq.n	80039f4 <vCheckOBP1+0x3c>
 80039da:	2b03      	cmp	r3, #3
 80039dc:	d008      	beq.n	80039f0 <vCheckOBP1+0x38>
 80039de:	2b01      	cmp	r3, #1
			case 0: OBP1ColorToPalette[i] = 0;  break;
 80039e0:	bf14      	ite	ne
 80039e2:	700e      	strbne	r6, [r1, #0]
			case 1: OBP1ColorToPalette[i] = 2;  break;
 80039e4:	700c      	strbeq	r4, [r1, #0]
	for(int i = 0; i < 4; i++){
 80039e6:	3202      	adds	r2, #2
 80039e8:	3101      	adds	r1, #1
 80039ea:	2a08      	cmp	r2, #8
 80039ec:	d1ef      	bne.n	80039ce <vCheckOBP1+0x16>
}
 80039ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			case 3: OBP1ColorToPalette[i] = 4;  break;
 80039f0:	700d      	strb	r5, [r1, #0]
 80039f2:	e7f8      	b.n	80039e6 <vCheckOBP1+0x2e>
			case 2: OBP1ColorToPalette[i] = 3;  break;
 80039f4:	700f      	strb	r7, [r1, #0]
 80039f6:	e7f6      	b.n	80039e6 <vCheckOBP1+0x2e>
 80039f8:	24011684 	.word	0x24011684

080039fc <getTileLineData>:
	if (TileDataAddr == 0x8000){
 80039fc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
uint16_t getTileLineData(uint16_t tile_offset, uint8_t line_offset, uint16_t TileDataAddr, uint16_t DisplayAddr){
 8003a00:	b538      	push	{r3, r4, r5, lr}
 8003a02:	460d      	mov	r5, r1
	if (TileDataAddr == 0x8000){
 8003a04:	d00e      	beq.n	8003a24 <getTileLineData+0x28>
		int8_t temp  = (int8_t)(ucGBMemoryRead(DisplayAddr + tile_offset));
 8003a06:	4418      	add	r0, r3
 8003a08:	4614      	mov	r4, r2
 8003a0a:	b280      	uxth	r0, r0
 8003a0c:	f7ff fe54 	bl	80036b8 <ucGBMemoryRead>
		return usGBMemoryReadShort(TileDataAddr + temp2 + line_offset);
 8003a10:	1961      	adds	r1, r4, r5
		uint16_t temp2 =( temp + 128) * 0x10;
 8003a12:	b240      	sxtb	r0, r0
 8003a14:	3080      	adds	r0, #128	; 0x80
		return usGBMemoryReadShort(TileDataAddr + temp2 + line_offset);
 8003a16:	eb01 1000 	add.w	r0, r1, r0, lsl #4
}
 8003a1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return usGBMemoryReadShort(TileDataAddr + temp2 + line_offset);
 8003a1e:	b280      	uxth	r0, r0
 8003a20:	f7ff befe 	b.w	8003820 <usGBMemoryReadShort>
		return usGBMemoryReadShort(TileDataAddr + (ucGBMemoryRead(DisplayAddr + tile_offset) * 0x10) + line_offset);
 8003a24:	4418      	add	r0, r3
 8003a26:	b280      	uxth	r0, r0
 8003a28:	f7ff fe46 	bl	80036b8 <ucGBMemoryRead>
 8003a2c:	f5a5 4100 	sub.w	r1, r5, #32768	; 0x8000
 8003a30:	eb01 1000 	add.w	r0, r1, r0, lsl #4
}
 8003a34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return usGBMemoryReadShort(TileDataAddr + (ucGBMemoryRead(DisplayAddr + tile_offset) * 0x10) + line_offset);
 8003a38:	b280      	uxth	r0, r0
 8003a3a:	f7ff bef1 	b.w	8003820 <usGBMemoryReadShort>
 8003a3e:	bf00      	nop

08003a40 <LYC_check>:
void LYC_check(uint8_t ly){
 8003a40:	b510      	push	{r4, lr}
 8003a42:	4604      	mov	r4, r0
	if(ly == ucGBMemoryRead(LYC_ADDR)){
 8003a44:	f64f 7045 	movw	r0, #65349	; 0xff45
 8003a48:	f7ff fe36 	bl	80036b8 <ucGBMemoryRead>
		vGBMemorySetBit(STAT_ADDR, 2);
 8003a4c:	2102      	movs	r1, #2
	if(ly == ucGBMemoryRead(LYC_ADDR)){
 8003a4e:	42a0      	cmp	r0, r4
		vGBMemorySetBit(STAT_ADDR, 2);
 8003a50:	f64f 7041 	movw	r0, #65345	; 0xff41
	if(ly == ucGBMemoryRead(LYC_ADDR)){
 8003a54:	d003      	beq.n	8003a5e <LYC_check+0x1e>
}
 8003a56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		vGBMemoryResetBit(STAT_ADDR, 2);
 8003a5a:	f7ff be0b 	b.w	8003674 <vGBMemoryResetBit>
		vGBMemorySetBit(STAT_ADDR, 2);
 8003a5e:	f7ff fde3 	bl	8003628 <vGBMemorySetBit>
		if(checkbit(ucGBMemoryRead(STAT_ADDR), 6))
 8003a62:	f64f 7041 	movw	r0, #65345	; 0xff41
 8003a66:	f7ff fe27 	bl	80036b8 <ucGBMemoryRead>
 8003a6a:	2106      	movs	r1, #6
 8003a6c:	f7ff f928 	bl	8002cc0 <checkbit>
 8003a70:	b900      	cbnz	r0, 8003a74 <LYC_check+0x34>
}
 8003a72:	bd10      	pop	{r4, pc}
			vGBMemorySetBit(IF_ADDR, 1);
 8003a74:	2101      	movs	r1, #1
 8003a76:	f64f 700f 	movw	r0, #65295	; 0xff0f
}
 8003a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			vGBMemorySetBit(IF_ADDR, 1);
 8003a7e:	f7ff bdd3 	b.w	8003628 <vGBMemorySetBit>
 8003a82:	bf00      	nop

08003a84 <setMode>:
void setMode(uint8_t mode){
 8003a84:	b508      	push	{r3, lr}
	Mode = mode;
 8003a86:	4b18      	ldr	r3, [pc, #96]	; (8003ae8 <setMode+0x64>)
 8003a88:	7018      	strb	r0, [r3, #0]
	switch (mode) {
 8003a8a:	2803      	cmp	r0, #3
 8003a8c:	d82b      	bhi.n	8003ae6 <setMode+0x62>
 8003a8e:	e8df f000 	tbb	[pc, r0]
 8003a92:	1202      	.short	0x1202
 8003a94:	061e      	.short	0x061e
}
 8003a96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003a9a:	f7ff bf2b 	b.w	80038f4 <setMode.part.0>
		case MODE_3:   vGBMemorySetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 11
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	f64f 7041 	movw	r0, #65345	; 0xff41
 8003aa4:	f7ff fdc0 	bl	8003628 <vGBMemorySetBit>
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	f64f 7041 	movw	r0, #65345	; 0xff41
}
 8003aae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_3:   vGBMemorySetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 11
 8003ab2:	f7ff bdb9 	b.w	8003628 <vGBMemorySetBit>
		case MODE_1: vGBMemoryResetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 01
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	f64f 7041 	movw	r0, #65345	; 0xff41
 8003abc:	f7ff fdda 	bl	8003674 <vGBMemoryResetBit>
 8003ac0:	2100      	movs	r1, #0
 8003ac2:	f64f 7041 	movw	r0, #65345	; 0xff41
}
 8003ac6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_1: vGBMemoryResetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 01
 8003aca:	f7ff bdad 	b.w	8003628 <vGBMemorySetBit>
		case MODE_2:   vGBMemorySetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 10
 8003ace:	2101      	movs	r1, #1
 8003ad0:	f64f 7041 	movw	r0, #65345	; 0xff41
 8003ad4:	f7ff fda8 	bl	8003628 <vGBMemorySetBit>
 8003ad8:	2100      	movs	r1, #0
 8003ada:	f64f 7041 	movw	r0, #65345	; 0xff41
}
 8003ade:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_2:   vGBMemorySetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 10
 8003ae2:	f7ff bdc7 	b.w	8003674 <vGBMemoryResetBit>
}
 8003ae6:	bd08      	pop	{r3, pc}
 8003ae8:	2401168c 	.word	0x2401168c

08003aec <updateBufferObj>:

void updateBufferObj(uint8_t data, int pixelPos){
 8003aec:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
	pixelPos *= scaleAmount;
 8003af0:	4f10      	ldr	r7, [pc, #64]	; (8003b34 <updateBufferObj+0x48>)
 8003af2:	783b      	ldrb	r3, [r7, #0]
 8003af4:	fb01 f103 	mul.w	r1, r1, r3
	for (int yStretch = 1; yStretch <= scaleAmount; yStretch++){
 8003af8:	b1cb      	cbz	r3, 8003b2e <updateBufferObj+0x42>
 8003afa:	2601      	movs	r6, #1
 8003afc:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8003b3c <updateBufferObj+0x50>
 8003b00:	4d0d      	ldr	r5, [pc, #52]	; (8003b38 <updateBufferObj+0x4c>)
 8003b02:	f8df c03c 	ldr.w	ip, [pc, #60]	; 8003b40 <updateBufferObj+0x54>
		for(int xStretch = 0; xStretch < scaleAmount; xStretch++){
 8003b06:	2200      	movs	r2, #0
			gb_frame[pixelPos + xStretch + (curLine) + (lineadd * yStretch)] = data;
 8003b08:	f8d8 3000 	ldr.w	r3, [r8]
 8003b0c:	682c      	ldr	r4, [r5, #0]
 8003b0e:	440b      	add	r3, r1
 8003b10:	4413      	add	r3, r2
		for(int xStretch = 0; xStretch < scaleAmount; xStretch++){
 8003b12:	3201      	adds	r2, #1
			gb_frame[pixelPos + xStretch + (curLine) + (lineadd * yStretch)] = data;
 8003b14:	fb04 3306 	mla	r3, r4, r6, r3
 8003b18:	f8dc 4000 	ldr.w	r4, [ip]
 8003b1c:	5518      	strb	r0, [r3, r4]
		for(int xStretch = 0; xStretch < scaleAmount; xStretch++){
 8003b1e:	783b      	ldrb	r3, [r7, #0]
 8003b20:	4293      	cmp	r3, r2
 8003b22:	dcf1      	bgt.n	8003b08 <updateBufferObj+0x1c>
	for (int yStretch = 1; yStretch <= scaleAmount; yStretch++){
 8003b24:	3601      	adds	r6, #1
 8003b26:	42b3      	cmp	r3, r6
 8003b28:	db01      	blt.n	8003b2e <updateBufferObj+0x42>
		for(int xStretch = 0; xStretch < scaleAmount; xStretch++){
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1eb      	bne.n	8003b06 <updateBufferObj+0x1a>
		}
	}
}
 8003b2e:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8003b32:	4770      	bx	lr
 8003b34:	24001014 	.word	0x24001014
 8003b38:	24011690 	.word	0x24011690
 8003b3c:	24001010 	.word	0x24001010
 8003b40:	24011694 	.word	0x24011694

08003b44 <vGBPPUDrawLineWindow.part.0>:

void vGBPPUDrawLineWindow(uint8_t ly, uint8_t WX, uint8_t WY, uint16_t TileDataAddr, uint16_t DisplayAddr){
	if(WY > ly || WY > 143 || WX > 166)
		return;

	uint16_t tile_offset = (((uint8_t)(ly - WY) / 8) * 32);			           // gives the address offset in the tile map
 8003b44:	1a82      	subs	r2, r0, r2
	uint8_t line_offset = (((ly - WY) % 8)) * 2;										   // gives the line offset in the tile
 8003b46:	4250      	negs	r0, r2
void vGBPPUDrawLineWindow(uint8_t ly, uint8_t WX, uint8_t WY, uint16_t TileDataAddr, uint16_t DisplayAddr){
 8003b48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t line_offset = (((ly - WY) % 8)) * 2;										   // gives the line offset in the tile
 8003b4c:	f000 0007 	and.w	r0, r0, #7
	uint8_t pixl_offset = (WX - 7) % 8;											                   // gives current pixel offset
 8003b50:	f1a1 0507 	sub.w	r5, r1, #7
	uint8_t line_offset = (((ly - WY) % 8)) * 2;										   // gives the line offset in the tile
 8003b54:	f002 0107 	and.w	r1, r2, #7
	uint16_t tile_offset = (((uint8_t)(ly - WY) / 8) * 32);			           // gives the address offset in the tile map
 8003b58:	f3c2 06c4 	ubfx	r6, r2, #3, #5
	uint8_t line_offset = (((ly - WY) % 8)) * 2;										   // gives the line offset in the tile
 8003b5c:	bf58      	it	pl
 8003b5e:	4241      	negpl	r1, r0
	uint8_t pixl_offset = (WX - 7) % 8;											                   // gives current pixel offset
 8003b60:	426f      	negs	r7, r5
	uint16_t tile_offset = (((uint8_t)(ly - WY) / 8) * 32);			           // gives the address offset in the tile map
 8003b62:	ea4f 1646 	mov.w	r6, r6, lsl #5
	uint8_t pixl_offset = (WX - 7) % 8;											                   // gives current pixel offset
 8003b66:	f005 0407 	and.w	r4, r5, #7
 8003b6a:	f007 0707 	and.w	r7, r7, #7
	uint8_t line_offset = (((ly - WY) % 8)) * 2;										   // gives the line offset in the tile
 8003b6e:	ea4f 0141 	mov.w	r1, r1, lsl #1

	uint16_t tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);                            // tile data holds tile line information
 8003b72:	461a      	mov	r2, r3
void vGBPPUDrawLineWindow(uint8_t ly, uint8_t WX, uint8_t WY, uint16_t TileDataAddr, uint16_t DisplayAddr){
 8003b74:	469a      	mov	sl, r3
	uint8_t pixl_offset = (WX - 7) % 8;											                   // gives current pixel offset
 8003b76:	bf58      	it	pl
 8003b78:	427c      	negpl	r4, r7
	uint8_t line_offset = (((ly - WY) % 8)) * 2;										   // gives the line offset in the tile
 8003b7a:	b2c9      	uxtb	r1, r1
	uint16_t tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);                            // tile data holds tile line information
 8003b7c:	4630      	mov	r0, r6

	for(int j = (WX - 7); j < 160; j++){
		uint8_t pixelData = 0;

		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003b7e:	f248 0780 	movw	r7, #32896	; 0x8080
	uint8_t pixl_offset = (WX - 7) % 8;											                   // gives current pixel offset
 8003b82:	b2e4      	uxtb	r4, r4
			case 0x0000: pixelData = BGPColorToPalette[0]; break;
			case 0x0080: pixelData = BGPColorToPalette[1]; break;
			case 0x8000: pixelData = BGPColorToPalette[2]; break;
 8003b84:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8003c0c <vGBPPUDrawLineWindow.part.0+0xc8>
void vGBPPUDrawLineWindow(uint8_t ly, uint8_t WX, uint8_t WY, uint16_t TileDataAddr, uint16_t DisplayAddr){
 8003b88:	ed2d 8b02 	vpush	{d8}
 8003b8c:	f8bd b030 	ldrh.w	fp, [sp, #48]	; 0x30
	uint8_t line_offset = (((ly - WY) % 8)) * 2;										   // gives the line offset in the tile
 8003b90:	ee08 1a10 	vmov	s16, r1
	uint16_t tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);                            // tile data holds tile line information
 8003b94:	465b      	mov	r3, fp
 8003b96:	f7ff ff31 	bl	80039fc <getTileLineData>
 8003b9a:	4680      	mov	r8, r0
	for(int j = (WX - 7); j < 160; j++){
 8003b9c:	e00d      	b.n	8003bba <vGBPPUDrawLineWindow.part.0+0x76>
		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003b9e:	2b80      	cmp	r3, #128	; 0x80
 8003ba0:	d11c      	bne.n	8003bdc <vGBPPUDrawLineWindow.part.0+0x98>
			case 0x0080: pixelData = BGPColorToPalette[1]; break;
 8003ba2:	f899 0001 	ldrb.w	r0, [r9, #1]
			case 0x8080: pixelData = BGPColorToPalette[3]; break;
		}
		updateBufferObj(pixelData, j);
			pixl_offset++;
 8003ba6:	3401      	adds	r4, #1
		updateBufferObj(pixelData, j);
 8003ba8:	4629      	mov	r1, r5
 8003baa:	f7ff ff9f 	bl	8003aec <updateBufferObj>
			pixl_offset++;
 8003bae:	b2e4      	uxtb	r4, r4

			if(pixl_offset == 8){
 8003bb0:	2c08      	cmp	r4, #8
 8003bb2:	d015      	beq.n	8003be0 <vGBPPUDrawLineWindow.part.0+0x9c>
	for(int j = (WX - 7); j < 160; j++){
 8003bb4:	3501      	adds	r5, #1
 8003bb6:	2da0      	cmp	r5, #160	; 0xa0
 8003bb8:	d020      	beq.n	8003bfc <vGBPPUDrawLineWindow.part.0+0xb8>
		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003bba:	fa08 f304 	lsl.w	r3, r8, r4
 8003bbe:	403b      	ands	r3, r7
 8003bc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bc4:	d01e      	beq.n	8003c04 <vGBPPUDrawLineWindow.part.0+0xc0>
 8003bc6:	dc04      	bgt.n	8003bd2 <vGBPPUDrawLineWindow.part.0+0x8e>
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d1e8      	bne.n	8003b9e <vGBPPUDrawLineWindow.part.0+0x5a>
			case 0x0000: pixelData = BGPColorToPalette[0]; break;
 8003bcc:	f899 0000 	ldrb.w	r0, [r9]
 8003bd0:	e7e9      	b.n	8003ba6 <vGBPPUDrawLineWindow.part.0+0x62>
		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003bd2:	42bb      	cmp	r3, r7
 8003bd4:	d102      	bne.n	8003bdc <vGBPPUDrawLineWindow.part.0+0x98>
			case 0x8080: pixelData = BGPColorToPalette[3]; break;
 8003bd6:	f899 0003 	ldrb.w	r0, [r9, #3]
 8003bda:	e7e4      	b.n	8003ba6 <vGBPPUDrawLineWindow.part.0+0x62>
		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003bdc:	2000      	movs	r0, #0
 8003bde:	e7e2      	b.n	8003ba6 <vGBPPUDrawLineWindow.part.0+0x62>
				tile_offset++;
 8003be0:	3601      	adds	r6, #1
	for(int j = (WX - 7); j < 160; j++){
 8003be2:	3501      	adds	r5, #1
				pixl_offset = 0;
				tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);
 8003be4:	465b      	mov	r3, fp
 8003be6:	4652      	mov	r2, sl
				tile_offset++;
 8003be8:	b2b6      	uxth	r6, r6
				tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);
 8003bea:	ee18 1a10 	vmov	r1, s16
				pixl_offset = 0;
 8003bee:	2400      	movs	r4, #0
				tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);
 8003bf0:	4630      	mov	r0, r6
 8003bf2:	f7ff ff03 	bl	80039fc <getTileLineData>
	for(int j = (WX - 7); j < 160; j++){
 8003bf6:	2da0      	cmp	r5, #160	; 0xa0
				tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);
 8003bf8:	4680      	mov	r8, r0
	for(int j = (WX - 7); j < 160; j++){
 8003bfa:	d1de      	bne.n	8003bba <vGBPPUDrawLineWindow.part.0+0x76>

			}

		}
}
 8003bfc:	ecbd 8b02 	vpop	{d8}
 8003c00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			case 0x8000: pixelData = BGPColorToPalette[2]; break;
 8003c04:	f899 0002 	ldrb.w	r0, [r9, #2]
 8003c08:	e7cd      	b.n	8003ba6 <vGBPPUDrawLineWindow.part.0+0x62>
 8003c0a:	bf00      	nop
 8003c0c:	24011680 	.word	0x24011680

08003c10 <vGBPPUDrawLineBackground>:
	uint16_t tile_offset = (((uint8_t)(SCY + ly) / 8) * 32) + (SCX / 8);			           // gives the address offset in the tile map
 8003c10:	4402      	add	r2, r0
void vGBPPUDrawLineBackground(uint8_t ly, uint8_t SCX, uint8_t SCY, uint16_t TileDataAddr, uint16_t DisplayAddr){
 8003c12:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t line_offset = (((SCY % 8) + ly) % 8) * 2;										   // gives the line offset in the tile
 8003c16:	f002 0007 	and.w	r0, r2, #7
	uint16_t tile_offset = (((uint8_t)(SCY + ly) / 8) * 32) + (SCX / 8);			           // gives the address offset in the tile map
 8003c1a:	ea4f 08d1 	mov.w	r8, r1, lsr #3
 8003c1e:	f3c2 05c4 	ubfx	r5, r2, #3, #5
void vGBPPUDrawLineBackground(uint8_t ly, uint8_t SCX, uint8_t SCY, uint16_t TileDataAddr, uint16_t DisplayAddr){
 8003c22:	469a      	mov	sl, r3
	uint8_t line_offset = (((SCY % 8) + ly) % 8) * 2;										   // gives the line offset in the tile
 8003c24:	0040      	lsls	r0, r0, #1
	uint8_t pixl_offset = SCX % 8;											                   // gives current pixel offset
 8003c26:	f001 0407 	and.w	r4, r1, #7
	uint16_t tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);                            // tile data holds tile line information
 8003c2a:	4652      	mov	r2, sl
		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003c2c:	f248 0780 	movw	r7, #32896	; 0x8080
	uint16_t tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);                            // tile data holds tile line information
 8003c30:	4601      	mov	r1, r0
			case 0x8000: pixelData = BGPColorToPalette[2]; break;
 8003c32:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8003cf8 <vGBPPUDrawLineBackground+0xe8>
void vGBPPUDrawLineBackground(uint8_t ly, uint8_t SCX, uint8_t SCY, uint16_t TileDataAddr, uint16_t DisplayAddr){
 8003c36:	ed2d 8b02 	vpush	{d8}
 8003c3a:	b083      	sub	sp, #12
	uint8_t line_offset = (((SCY % 8) + ly) % 8) * 2;										   // gives the line offset in the tile
 8003c3c:	ee08 0a10 	vmov	s16, r0
void vGBPPUDrawLineBackground(uint8_t ly, uint8_t SCX, uint8_t SCY, uint16_t TileDataAddr, uint16_t DisplayAddr){
 8003c40:	f8bd b038 	ldrh.w	fp, [sp, #56]	; 0x38
	uint16_t first_tile = tile_offset % 32;
 8003c44:	f8cd 8004 	str.w	r8, [sp, #4]
	uint16_t tile_offset = (((uint8_t)(SCY + ly) / 8) * 32) + (SCX / 8);			           // gives the address offset in the tile map
 8003c48:	eb08 1845 	add.w	r8, r8, r5, lsl #5
	uint16_t tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);                            // tile data holds tile line information
 8003c4c:	465b      	mov	r3, fp
	for(int j = 0; j < 160; j++){
 8003c4e:	2500      	movs	r5, #0
	uint16_t tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);                            // tile data holds tile line information
 8003c50:	4640      	mov	r0, r8
 8003c52:	f7ff fed3 	bl	80039fc <getTileLineData>
 8003c56:	4606      	mov	r6, r0
	for(int j = 0; j < 160; j++){
 8003c58:	e00d      	b.n	8003c76 <vGBPPUDrawLineBackground+0x66>
		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003c5a:	2b80      	cmp	r3, #128	; 0x80
 8003c5c:	d13a      	bne.n	8003cd4 <vGBPPUDrawLineBackground+0xc4>
			case 0x0080: pixelData = BGPColorToPalette[1]; break;
 8003c5e:	f899 0001 	ldrb.w	r0, [r9, #1]
		pixl_offset++;
 8003c62:	3401      	adds	r4, #1
		updateBufferObj(pixelData, j);
 8003c64:	4629      	mov	r1, r5
 8003c66:	f7ff ff41 	bl	8003aec <updateBufferObj>
		pixl_offset++;
 8003c6a:	b2e4      	uxtb	r4, r4
		if(pixl_offset == 8){
 8003c6c:	2c08      	cmp	r4, #8
 8003c6e:	d013      	beq.n	8003c98 <vGBPPUDrawLineBackground+0x88>
	for(int j = 0; j < 160; j++){
 8003c70:	3501      	adds	r5, #1
 8003c72:	2da0      	cmp	r5, #160	; 0xa0
 8003c74:	d029      	beq.n	8003cca <vGBPPUDrawLineBackground+0xba>
		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003c76:	fa06 f304 	lsl.w	r3, r6, r4
 8003c7a:	403b      	ands	r3, r7
 8003c7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c80:	d02a      	beq.n	8003cd8 <vGBPPUDrawLineBackground+0xc8>
 8003c82:	dc04      	bgt.n	8003c8e <vGBPPUDrawLineBackground+0x7e>
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1e8      	bne.n	8003c5a <vGBPPUDrawLineBackground+0x4a>
			case 0x0000: pixelData = BGPColorToPalette[0]; break;
 8003c88:	f899 0000 	ldrb.w	r0, [r9]
 8003c8c:	e7e9      	b.n	8003c62 <vGBPPUDrawLineBackground+0x52>
		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003c8e:	42bb      	cmp	r3, r7
 8003c90:	d120      	bne.n	8003cd4 <vGBPPUDrawLineBackground+0xc4>
			case 0x8080: pixelData = BGPColorToPalette[3]; break;
 8003c92:	f899 0003 	ldrb.w	r0, [r9, #3]
 8003c96:	e7e4      	b.n	8003c62 <vGBPPUDrawLineBackground+0x52>
			tile_offset++;
 8003c98:	f108 0401 	add.w	r4, r8, #1
			if(first_tile + (tile_offset % 32) >= 12 && (tile_offset % 32) < first_tile)
 8003c9c:	9901      	ldr	r1, [sp, #4]
 8003c9e:	f004 031f 	and.w	r3, r4, #31
			tile_offset++;
 8003ca2:	b2a4      	uxth	r4, r4
			if(first_tile + (tile_offset % 32) >= 12 && (tile_offset % 32) < first_tile)
 8003ca4:	18ca      	adds	r2, r1, r3
 8003ca6:	2a0b      	cmp	r2, #11
 8003ca8:	dd01      	ble.n	8003cae <vGBPPUDrawLineBackground+0x9e>
 8003caa:	4299      	cmp	r1, r3
 8003cac:	d817      	bhi.n	8003cde <vGBPPUDrawLineBackground+0xce>
	for(int j = 0; j < 160; j++){
 8003cae:	3501      	adds	r5, #1
				tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);
 8003cb0:	4620      	mov	r0, r4
 8003cb2:	465b      	mov	r3, fp
 8003cb4:	4652      	mov	r2, sl
 8003cb6:	ee18 1a10 	vmov	r1, s16
			tile_offset++;
 8003cba:	46a0      	mov	r8, r4
				tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);
 8003cbc:	f7ff fe9e 	bl	80039fc <getTileLineData>
	for(int j = 0; j < 160; j++){
 8003cc0:	2da0      	cmp	r5, #160	; 0xa0
			pixl_offset = 0;
 8003cc2:	f04f 0400 	mov.w	r4, #0
				tile_data = getTileLineData(tile_offset, line_offset, TileDataAddr, DisplayAddr);
 8003cc6:	4606      	mov	r6, r0
	for(int j = 0; j < 160; j++){
 8003cc8:	d1d5      	bne.n	8003c76 <vGBPPUDrawLineBackground+0x66>
}
 8003cca:	b003      	add	sp, #12
 8003ccc:	ecbd 8b02 	vpop	{d8}
 8003cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		switch (((tile_data << pixl_offset) & 0x8080)) {
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	e7c4      	b.n	8003c62 <vGBPPUDrawLineBackground+0x52>
			case 0x8000: pixelData = BGPColorToPalette[2]; break;
 8003cd8:	f899 0002 	ldrb.w	r0, [r9, #2]
 8003cdc:	e7c1      	b.n	8003c62 <vGBPPUDrawLineBackground+0x52>
				tile_data = getTileLineData(tile_offset - 32, line_offset, TileDataAddr, DisplayAddr);
 8003cde:	f1a8 001f 	sub.w	r0, r8, #31
 8003ce2:	465b      	mov	r3, fp
 8003ce4:	4652      	mov	r2, sl
 8003ce6:	ee18 1a10 	vmov	r1, s16
 8003cea:	b280      	uxth	r0, r0
			tile_offset++;
 8003cec:	46a0      	mov	r8, r4
				tile_data = getTileLineData(tile_offset - 32, line_offset, TileDataAddr, DisplayAddr);
 8003cee:	f7ff fe85 	bl	80039fc <getTileLineData>
			pixl_offset = 0;
 8003cf2:	2400      	movs	r4, #0
				tile_data = getTileLineData(tile_offset - 32, line_offset, TileDataAddr, DisplayAddr);
 8003cf4:	4606      	mov	r6, r0
 8003cf6:	e7bb      	b.n	8003c70 <vGBPPUDrawLineBackground+0x60>
 8003cf8:	24011680 	.word	0x24011680

08003cfc <vGBPPUDrawLineObjects>:

void vGBPPUDrawLineObjects(uint8_t ly){
 8003cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d00:	f44f 447e 	mov.w	r4, #65024	; 0xfe00
 8003d04:	b083      	sub	sp, #12
 8003d06:	4680      	mov	r8, r0
 8003d08:	e006      	b.n	8003d18 <vGBPPUDrawLineObjects+0x1c>
	for(int obj = 0; obj < 40; obj++){
 8003d0a:	3404      	adds	r4, #4
 8003d0c:	f64f 63a0 	movw	r3, #65184	; 0xfea0
 8003d10:	b2a4      	uxth	r4, r4
 8003d12:	429c      	cmp	r4, r3
 8003d14:	f000 8088 	beq.w	8003e28 <vGBPPUDrawLineObjects+0x12c>
		uint8_t yCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4)) - 16;
 8003d18:	4620      	mov	r0, r4
		uint8_t xCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4) + 1) - 8;
		uint8_t dataTile    = ucGBMemoryRead(OAM_BASE + (obj*4) + 2);
		uint8_t objPrio     = checkbit(ucGBMemoryRead(OAM_BASE + (obj*4) + 3), 7);
 8003d1a:	1ce7      	adds	r7, r4, #3
		uint8_t yCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4)) - 16;
 8003d1c:	f7ff fccc 	bl	80036b8 <ucGBMemoryRead>
		uint8_t xCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4) + 1) - 8;
 8003d20:	1c63      	adds	r3, r4, #1
		uint8_t yCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4)) - 16;
 8003d22:	f1a0 0210 	sub.w	r2, r0, #16
		uint8_t objPrio     = checkbit(ucGBMemoryRead(OAM_BASE + (obj*4) + 3), 7);
 8003d26:	b2bf      	uxth	r7, r7
		uint8_t xCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4) + 1) - 8;
 8003d28:	b298      	uxth	r0, r3
		uint8_t yCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4)) - 16;
 8003d2a:	fa5f f982 	uxtb.w	r9, r2
		uint8_t xCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4) + 1) - 8;
 8003d2e:	f7ff fcc3 	bl	80036b8 <ucGBMemoryRead>
		uint8_t dataTile    = ucGBMemoryRead(OAM_BASE + (obj*4) + 2);
 8003d32:	1ca3      	adds	r3, r4, #2
		uint8_t xCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4) + 1) - 8;
 8003d34:	4606      	mov	r6, r0
		uint8_t dataTile    = ucGBMemoryRead(OAM_BASE + (obj*4) + 2);
 8003d36:	b298      	uxth	r0, r3
 8003d38:	f7ff fcbe 	bl	80036b8 <ucGBMemoryRead>
 8003d3c:	4605      	mov	r5, r0
		uint8_t objPrio     = checkbit(ucGBMemoryRead(OAM_BASE + (obj*4) + 3), 7);
 8003d3e:	4638      	mov	r0, r7
 8003d40:	f7ff fcba 	bl	80036b8 <ucGBMemoryRead>
 8003d44:	2107      	movs	r1, #7
 8003d46:	f7fe ffbb 	bl	8002cc0 <checkbit>
		uint8_t objYFlip    = checkbit(ucGBMemoryRead(OAM_BASE + (obj*4) + 3), 6);
 8003d4a:	4638      	mov	r0, r7
 8003d4c:	f7ff fcb4 	bl	80036b8 <ucGBMemoryRead>
 8003d50:	2106      	movs	r1, #6
 8003d52:	f7fe ffb5 	bl	8002cc0 <checkbit>
 8003d56:	4683      	mov	fp, r0
		uint8_t objXFlip    = checkbit(ucGBMemoryRead(OAM_BASE + (obj*4) + 3), 5);
 8003d58:	4638      	mov	r0, r7
 8003d5a:	f7ff fcad 	bl	80036b8 <ucGBMemoryRead>
 8003d5e:	2105      	movs	r1, #5
 8003d60:	f7fe ffae 	bl	8002cc0 <checkbit>
 8003d64:	4603      	mov	r3, r0
		uint8_t objPalette  = checkbit(ucGBMemoryRead(OAM_BASE + (obj*4) + 3), 4);
 8003d66:	4638      	mov	r0, r7
		uint8_t objXFlip    = checkbit(ucGBMemoryRead(OAM_BASE + (obj*4) + 3), 5);
 8003d68:	461f      	mov	r7, r3
		uint8_t objPalette  = checkbit(ucGBMemoryRead(OAM_BASE + (obj*4) + 3), 4);
 8003d6a:	f7ff fca5 	bl	80036b8 <ucGBMemoryRead>
 8003d6e:	2104      	movs	r1, #4
 8003d70:	f7fe ffa6 	bl	8002cc0 <checkbit>

		if(yCoordinate <= ly && (yCoordinate + 8) > ly){
 8003d74:	45c1      	cmp	r9, r8
		uint8_t objPalette  = checkbit(ucGBMemoryRead(OAM_BASE + (obj*4) + 3), 4);
 8003d76:	4682      	mov	sl, r0
		if(yCoordinate <= ly && (yCoordinate + 8) > ly){
 8003d78:	d8c7      	bhi.n	8003d0a <vGBPPUDrawLineObjects+0xe>
 8003d7a:	f109 0107 	add.w	r1, r9, #7
 8003d7e:	4541      	cmp	r1, r8
 8003d80:	dbc3      	blt.n	8003d0a <vGBPPUDrawLineObjects+0xe>

			uint8_t lineOffset = objYFlip ? (7 - (ly - yCoordinate)) * 2 : (ly - yCoordinate) * 2;
 8003d82:	eba8 0009 	sub.w	r0, r8, r9
 8003d86:	f1bb 0f00 	cmp.w	fp, #0
 8003d8a:	d04a      	beq.n	8003e22 <vGBPPUDrawLineObjects+0x126>
 8003d8c:	f1c0 0007 	rsb	r0, r0, #7
 8003d90:	0040      	lsls	r0, r0, #1
 8003d92:	b2c0      	uxtb	r0, r0
			uint16_t tile_data = usGBMemoryReadShort(TILE_DATA_UNSIGNED_ADDR + (dataTile * 0x10) + lineOffset);
 8003d94:	f505 6200 	add.w	r2, r5, #2048	; 0x800
			uint8_t *palette = (objPalette) ? &OBP1ColorToPalette[0] : &OBP0ColorToPalette[0];

			for(int pixelNum = 0; pixelNum < 8; pixelNum++){
 8003d98:	2500      	movs	r5, #0
		uint8_t xCoordinate = ucGBMemoryRead(OAM_BASE + (obj*4) + 1) - 8;
 8003d9a:	3e08      	subs	r6, #8

				uint16_t colorInfo = (objXFlip) ? (((tile_data >> pixelNum) & 0x0101) << 7) : ((tile_data << pixelNum) & 0x8080);
				uint8_t pixelData = 0;

				switch (colorInfo) {
 8003d9c:	f248 0b80 	movw	fp, #32896	; 0x8080
			uint16_t tile_data = usGBMemoryReadShort(TILE_DATA_UNSIGNED_ADDR + (dataTile * 0x10) + lineOffset);
 8003da0:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 8003da4:	b2f6      	uxtb	r6, r6
 8003da6:	b280      	uxth	r0, r0
 8003da8:	f7ff fd3a 	bl	8003820 <usGBMemoryReadShort>
			uint8_t *palette = (objPalette) ? &OBP1ColorToPalette[0] : &OBP0ColorToPalette[0];
 8003dac:	4920      	ldr	r1, [pc, #128]	; (8003e30 <vGBPPUDrawLineObjects+0x134>)
 8003dae:	4b21      	ldr	r3, [pc, #132]	; (8003e34 <vGBPPUDrawLineObjects+0x138>)
			uint16_t tile_data = usGBMemoryReadShort(TILE_DATA_UNSIGNED_ADDR + (dataTile * 0x10) + lineOffset);
 8003db0:	4602      	mov	r2, r0
			uint8_t *palette = (objPalette) ? &OBP1ColorToPalette[0] : &OBP0ColorToPalette[0];
 8003db2:	45aa      	cmp	sl, r5
 8003db4:	bf08      	it	eq
 8003db6:	460b      	moveq	r3, r1
 8003db8:	469a      	mov	sl, r3
				uint16_t colorInfo = (objXFlip) ? (((tile_data >> pixelNum) & 0x0101) << 7) : ((tile_data << pixelNum) & 0x8080);
 8003dba:	b1bf      	cbz	r7, 8003dec <vGBPPUDrawLineObjects+0xf0>
 8003dbc:	fa42 f105 	asr.w	r1, r2, r5
 8003dc0:	4b1d      	ldr	r3, [pc, #116]	; (8003e38 <vGBPPUDrawLineObjects+0x13c>)
 8003dc2:	ea03 11c1 	and.w	r1, r3, r1, lsl #7
 8003dc6:	b289      	uxth	r1, r1
				switch (colorInfo) {
 8003dc8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003dcc:	d018      	beq.n	8003e00 <vGBPPUDrawLineObjects+0x104>
 8003dce:	d81a      	bhi.n	8003e06 <vGBPPUDrawLineObjects+0x10a>
 8003dd0:	b1f1      	cbz	r1, 8003e10 <vGBPPUDrawLineObjects+0x114>
 8003dd2:	2980      	cmp	r1, #128	; 0x80
 8003dd4:	d104      	bne.n	8003de0 <vGBPPUDrawLineObjects+0xe4>
					case 0x0000: pixelData = palette[0]; break;
					case 0x0080: pixelData = palette[1]; break;
 8003dd6:	f89a 0001 	ldrb.w	r0, [sl, #1]
					case 0x8000: pixelData = palette[2]; break;
					case 0x8080: pixelData = palette[3]; break;
				}

				if(pixelData != 0 && xCoordinate + pixelNum >= 0 && (xCoordinate + pixelNum) < 160){
 8003dda:	b108      	cbz	r0, 8003de0 <vGBPPUDrawLineObjects+0xe4>
 8003ddc:	2e9f      	cmp	r6, #159	; 0x9f
 8003dde:	dd1a      	ble.n	8003e16 <vGBPPUDrawLineObjects+0x11a>
			for(int pixelNum = 0; pixelNum < 8; pixelNum++){
 8003de0:	3501      	adds	r5, #1
 8003de2:	3601      	adds	r6, #1
 8003de4:	2d08      	cmp	r5, #8
 8003de6:	d090      	beq.n	8003d0a <vGBPPUDrawLineObjects+0xe>
				uint16_t colorInfo = (objXFlip) ? (((tile_data >> pixelNum) & 0x0101) << 7) : ((tile_data << pixelNum) & 0x8080);
 8003de8:	2f00      	cmp	r7, #0
 8003dea:	d1e7      	bne.n	8003dbc <vGBPPUDrawLineObjects+0xc0>
 8003dec:	fa02 f105 	lsl.w	r1, r2, r5
 8003df0:	f421 41fe 	bic.w	r1, r1, #32512	; 0x7f00
 8003df4:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8003df8:	b289      	uxth	r1, r1
				switch (colorInfo) {
 8003dfa:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003dfe:	d1e6      	bne.n	8003dce <vGBPPUDrawLineObjects+0xd2>
					case 0x8000: pixelData = palette[2]; break;
 8003e00:	f89a 0002 	ldrb.w	r0, [sl, #2]
 8003e04:	e7e9      	b.n	8003dda <vGBPPUDrawLineObjects+0xde>
				switch (colorInfo) {
 8003e06:	4559      	cmp	r1, fp
 8003e08:	d1ea      	bne.n	8003de0 <vGBPPUDrawLineObjects+0xe4>
					case 0x8080: pixelData = palette[3]; break;
 8003e0a:	f89a 0003 	ldrb.w	r0, [sl, #3]
 8003e0e:	e7e4      	b.n	8003dda <vGBPPUDrawLineObjects+0xde>
					case 0x0000: pixelData = palette[0]; break;
 8003e10:	f89a 0000 	ldrb.w	r0, [sl]
 8003e14:	e7e1      	b.n	8003dda <vGBPPUDrawLineObjects+0xde>
					updateBufferObj(pixelData, xCoordinate + pixelNum);
 8003e16:	4631      	mov	r1, r6
 8003e18:	9201      	str	r2, [sp, #4]
 8003e1a:	f7ff fe67 	bl	8003aec <updateBufferObj>
 8003e1e:	9a01      	ldr	r2, [sp, #4]
 8003e20:	e7de      	b.n	8003de0 <vGBPPUDrawLineObjects+0xe4>
			uint8_t lineOffset = objYFlip ? (7 - (ly - yCoordinate)) * 2 : (ly - yCoordinate) * 2;
 8003e22:	0040      	lsls	r0, r0, #1
 8003e24:	b2c0      	uxtb	r0, r0
 8003e26:	e7b5      	b.n	8003d94 <vGBPPUDrawLineObjects+0x98>
				}
			}

		}
	}
}
 8003e28:	b003      	add	sp, #12
 8003e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e2e:	bf00      	nop
 8003e30:	2401169c 	.word	0x2401169c
 8003e34:	24011684 	.word	0x24011684
 8003e38:	ffff8080 	.word	0xffff8080

08003e3c <vGBPPUDrawLine>:
 * @param ly lY Register Data
 * @param SCX Scroll X Register
 * @param SCY Scroll Y Register
 * @returns Nothing
 */
void vGBPPUDrawLine(uint8_t ly, uint8_t SCX, uint8_t SCY){
 8003e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e40:	b082      	sub	sp, #8
 8003e42:	4605      	mov	r5, r0
 8003e44:	460e      	mov	r6, r1
 8003e46:	4617      	mov	r7, r2
	// update Palettes
	vCheckBGP();
 8003e48:	f7ff fd72 	bl	8003930 <vCheckBGP>
	vCheckOBP0();
 8003e4c:	f7ff fd92 	bl	8003974 <vCheckOBP0>
	vCheckOBP1();
 8003e50:	f7ff fdb2 	bl	80039b8 <vCheckOBP1>
	return (ucGBMemoryRead(LCDC_ADDR) & 0x10) ? TILE_DATA_UNSIGNED_ADDR : TILE_DATA_SIGNED_ADDR;
 8003e54:	f64f 7040 	movw	r0, #65344	; 0xff40
 8003e58:	f7ff fc2e 	bl	80036b8 <ucGBMemoryRead>
	uint16_t TileDataAddr = usGetBackWinTileDataSel();
	curLine = ly * scaleAmount * scaleAmount * 160;
 8003e5c:	4b38      	ldr	r3, [pc, #224]	; (8003f40 <vGBPPUDrawLine+0x104>)
	return (ucGBMemoryRead(LCDC_ADDR) & 0x10) ? TILE_DATA_UNSIGNED_ADDR : TILE_DATA_SIGNED_ADDR;
 8003e5e:	4602      	mov	r2, r0
	curLine = ly * scaleAmount * scaleAmount * 160;
 8003e60:	4938      	ldr	r1, [pc, #224]	; (8003f44 <vGBPPUDrawLine+0x108>)
 8003e62:	781b      	ldrb	r3, [r3, #0]
	lineadd = scaleAmount * 160;

	if(ucGBMemoryRead(LCDC_ADDR) & 0x01){
 8003e64:	f64f 7040 	movw	r0, #65344	; 0xff40
	return (ucGBMemoryRead(LCDC_ADDR) & 0x10) ? TILE_DATA_UNSIGNED_ADDR : TILE_DATA_SIGNED_ADDR;
 8003e68:	f012 0f10 	tst.w	r2, #16
	curLine = ly * scaleAmount * scaleAmount * 160;
 8003e6c:	fb15 f403 	smulbb	r4, r5, r3
	lineadd = scaleAmount * 160;
 8003e70:	eb03 0283 	add.w	r2, r3, r3, lsl #2
	return (ucGBMemoryRead(LCDC_ADDR) & 0x10) ? TILE_DATA_UNSIGNED_ADDR : TILE_DATA_SIGNED_ADDR;
 8003e74:	bf14      	ite	ne
 8003e76:	f44f 4800 	movne.w	r8, #32768	; 0x8000
 8003e7a:	f44f 4808 	moveq.w	r8, #34816	; 0x8800
	curLine = ly * scaleAmount * scaleAmount * 160;
 8003e7e:	fb03 f304 	mul.w	r3, r3, r4
	lineadd = scaleAmount * 160;
 8003e82:	0152      	lsls	r2, r2, #5
 8003e84:	4c30      	ldr	r4, [pc, #192]	; (8003f48 <vGBPPUDrawLine+0x10c>)
	curLine = ly * scaleAmount * scaleAmount * 160;
 8003e86:	eb03 0383 	add.w	r3, r3, r3, lsl #2
	lineadd = scaleAmount * 160;
 8003e8a:	6022      	str	r2, [r4, #0]
	curLine = ly * scaleAmount * scaleAmount * 160;
 8003e8c:	015b      	lsls	r3, r3, #5
 8003e8e:	600b      	str	r3, [r1, #0]
	if(ucGBMemoryRead(LCDC_ADDR) & 0x01){
 8003e90:	f7ff fc12 	bl	80036b8 <ucGBMemoryRead>
 8003e94:	f010 0401 	ands.w	r4, r0, #1
 8003e98:	d10f      	bne.n	8003eba <vGBPPUDrawLine+0x7e>
		vGBPPUDrawLineBackground(ly, SCX, SCY, TileDataAddr, usGetBackTileDisplaySel());
		if(ucGBMemoryRead(LCDC_ADDR) & 0x20)
			vGBPPUDrawLineWindow(ly, ucGBMemoryRead(WX_ADDR), ucGBMemoryRead(WY_ADDR), TileDataAddr, usGetWinTileDisplaySel());
	}else{
		for(int j = 0; j < 160; j++){
			updateBufferObj(1, j);
 8003e9a:	4621      	mov	r1, r4
		for(int j = 0; j < 160; j++){
 8003e9c:	3401      	adds	r4, #1
			updateBufferObj(1, j);
 8003e9e:	2001      	movs	r0, #1
 8003ea0:	f7ff fe24 	bl	8003aec <updateBufferObj>
		for(int j = 0; j < 160; j++){
 8003ea4:	2ca0      	cmp	r4, #160	; 0xa0
 8003ea6:	d1f8      	bne.n	8003e9a <vGBPPUDrawLine+0x5e>
		}
	}
	if(ucGBMemoryRead(LCDC_ADDR) & 0x02)
 8003ea8:	f64f 7040 	movw	r0, #65344	; 0xff40
 8003eac:	f7ff fc04 	bl	80036b8 <ucGBMemoryRead>
 8003eb0:	0783      	lsls	r3, r0, #30
 8003eb2:	d43f      	bmi.n	8003f34 <vGBPPUDrawLine+0xf8>
		vGBPPUDrawLineObjects(ly);

}
 8003eb4:	b002      	add	sp, #8
 8003eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return (ucGBMemoryRead(LCDC_ADDR) & 0x08) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 8003eba:	f64f 7040 	movw	r0, #65344	; 0xff40
 8003ebe:	f7ff fbfb 	bl	80036b8 <ucGBMemoryRead>
 8003ec2:	f010 0f08 	tst.w	r0, #8
		vGBPPUDrawLineBackground(ly, SCX, SCY, TileDataAddr, usGetBackTileDisplaySel());
 8003ec6:	463a      	mov	r2, r7
 8003ec8:	4631      	mov	r1, r6
	return (ucGBMemoryRead(LCDC_ADDR) & 0x08) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 8003eca:	bf14      	ite	ne
 8003ecc:	f44f 441c 	movne.w	r4, #39936	; 0x9c00
 8003ed0:	f44f 4418 	moveq.w	r4, #38912	; 0x9800
		vGBPPUDrawLineBackground(ly, SCX, SCY, TileDataAddr, usGetBackTileDisplaySel());
 8003ed4:	4643      	mov	r3, r8
 8003ed6:	4628      	mov	r0, r5
 8003ed8:	9400      	str	r4, [sp, #0]
 8003eda:	f7ff fe99 	bl	8003c10 <vGBPPUDrawLineBackground>
		if(ucGBMemoryRead(LCDC_ADDR) & 0x20)
 8003ede:	f64f 7040 	movw	r0, #65344	; 0xff40
 8003ee2:	f7ff fbe9 	bl	80036b8 <ucGBMemoryRead>
 8003ee6:	0682      	lsls	r2, r0, #26
 8003ee8:	d5de      	bpl.n	8003ea8 <vGBPPUDrawLine+0x6c>
			vGBPPUDrawLineWindow(ly, ucGBMemoryRead(WX_ADDR), ucGBMemoryRead(WY_ADDR), TileDataAddr, usGetWinTileDisplaySel());
 8003eea:	f64f 704b 	movw	r0, #65355	; 0xff4b
 8003eee:	f7ff fbe3 	bl	80036b8 <ucGBMemoryRead>
 8003ef2:	4604      	mov	r4, r0
 8003ef4:	f64f 704a 	movw	r0, #65354	; 0xff4a
 8003ef8:	f7ff fbde 	bl	80036b8 <ucGBMemoryRead>
 8003efc:	4606      	mov	r6, r0
	return (ucGBMemoryRead(LCDC_ADDR) & 0x40) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 8003efe:	f64f 7040 	movw	r0, #65344	; 0xff40
 8003f02:	f7ff fbd9 	bl	80036b8 <ucGBMemoryRead>
 8003f06:	f010 0f40 	tst.w	r0, #64	; 0x40
	if(WY > ly || WY > 143 || WX > 166)
 8003f0a:	462a      	mov	r2, r5
	return (ucGBMemoryRead(LCDC_ADDR) & 0x40) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 8003f0c:	bf14      	ite	ne
 8003f0e:	f44f 431c 	movne.w	r3, #39936	; 0x9c00
 8003f12:	f44f 4318 	moveq.w	r3, #38912	; 0x9800
	if(WY > ly || WY > 143 || WX > 166)
 8003f16:	2d8f      	cmp	r5, #143	; 0x8f
 8003f18:	bf28      	it	cs
 8003f1a:	228f      	movcs	r2, #143	; 0x8f
 8003f1c:	4296      	cmp	r6, r2
 8003f1e:	d8c3      	bhi.n	8003ea8 <vGBPPUDrawLine+0x6c>
 8003f20:	2ca6      	cmp	r4, #166	; 0xa6
 8003f22:	d8c1      	bhi.n	8003ea8 <vGBPPUDrawLine+0x6c>
 8003f24:	9300      	str	r3, [sp, #0]
 8003f26:	4632      	mov	r2, r6
 8003f28:	4643      	mov	r3, r8
 8003f2a:	4621      	mov	r1, r4
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	f7ff fe09 	bl	8003b44 <vGBPPUDrawLineWindow.part.0>
 8003f32:	e7b9      	b.n	8003ea8 <vGBPPUDrawLine+0x6c>
		vGBPPUDrawLineObjects(ly);
 8003f34:	4628      	mov	r0, r5
}
 8003f36:	b002      	add	sp, #8
 8003f38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		vGBPPUDrawLineObjects(ly);
 8003f3c:	f7ff bede 	b.w	8003cfc <vGBPPUDrawLineObjects>
 8003f40:	24001014 	.word	0x24001014
 8003f44:	24011694 	.word	0x24011694
 8003f48:	24011690 	.word	0x24011690

08003f4c <gbPPUStep>:
void gbPPUStep(){
 8003f4c:	b570      	push	{r4, r5, r6, lr}
	if(ucGBMemoryRead(LCDC_ADDR) & 0x80){															// check MSB of LCDC for screen en
 8003f4e:	f64f 7040 	movw	r0, #65344	; 0xff40
void gbPPUStep(){
 8003f52:	b082      	sub	sp, #8
	if(ucGBMemoryRead(LCDC_ADDR) & 0x80){															// check MSB of LCDC for screen en
 8003f54:	f7ff fbb0 	bl	80036b8 <ucGBMemoryRead>
 8003f58:	0603      	lsls	r3, r0, #24
 8003f5a:	d409      	bmi.n	8003f70 <gbPPUStep+0x24>
		ly = 0;
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	4b51      	ldr	r3, [pc, #324]	; (80040a4 <gbPPUStep+0x158>)
		vGBMemoryWrite(LY_ADDR, ly);
 8003f60:	f64f 7044 	movw	r0, #65348	; 0xff44
		ly = 0;
 8003f64:	7019      	strb	r1, [r3, #0]
}
 8003f66:	b002      	add	sp, #8
 8003f68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		vGBMemoryWrite(LY_ADDR, ly);
 8003f6c:	f7ff bbc6 	b.w	80036fc <vGBMemoryWrite>
		tStatesTotal += ucGetTstate();
 8003f70:	4c4d      	ldr	r4, [pc, #308]	; (80040a8 <gbPPUStep+0x15c>)
 8003f72:	f7fe fd47 	bl	8002a04 <ucGetTstate>
			ly++;
 8003f76:	4d4b      	ldr	r5, [pc, #300]	; (80040a4 <gbPPUStep+0x158>)
		tStatesTotal += ucGetTstate();
 8003f78:	6823      	ldr	r3, [r4, #0]
 8003f7a:	4418      	add	r0, r3
		if (tStatesTotal > 456){												// end of hblank or vblank
 8003f7c:	f5b0 7fe4 	cmp.w	r0, #456	; 0x1c8
		tStatesTotal += ucGetTstate();
 8003f80:	6020      	str	r0, [r4, #0]
		if (tStatesTotal > 456){												// end of hblank or vblank
 8003f82:	d839      	bhi.n	8003ff8 <gbPPUStep+0xac>
		if (ly > 143){													// vblank
 8003f84:	782e      	ldrb	r6, [r5, #0]
 8003f86:	2e8f      	cmp	r6, #143	; 0x8f
 8003f88:	d825      	bhi.n	8003fd6 <gbPPUStep+0x8a>
			if (tStatesTotal <= 80 && Mode != MODE_2)											// oam
 8003f8a:	6823      	ldr	r3, [r4, #0]
 8003f8c:	2b50      	cmp	r3, #80	; 0x50
 8003f8e:	d91c      	bls.n	8003fca <gbPPUStep+0x7e>
			else if(tStatesTotal > 80 && tStatesTotal <= 252 && Mode != MODE_3){										// vram
 8003f90:	f1a3 0251 	sub.w	r2, r3, #81	; 0x51
 8003f94:	2aab      	cmp	r2, #171	; 0xab
 8003f96:	d841      	bhi.n	800401c <gbPPUStep+0xd0>
 8003f98:	4b44      	ldr	r3, [pc, #272]	; (80040ac <gbPPUStep+0x160>)
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	2b03      	cmp	r3, #3
 8003f9e:	d029      	beq.n	8003ff4 <gbPPUStep+0xa8>
					vGBPPUDrawLine(ly, ucGBMemoryRead(SCX_ADDR), ucGBMemoryRead(SCY_ADDR));
 8003fa0:	f64f 7043 	movw	r0, #65347	; 0xff43
 8003fa4:	f7ff fb88 	bl	80036b8 <ucGBMemoryRead>
 8003fa8:	4601      	mov	r1, r0
 8003faa:	f64f 7042 	movw	r0, #65346	; 0xff42
 8003fae:	9101      	str	r1, [sp, #4]
 8003fb0:	f7ff fb82 	bl	80036b8 <ucGBMemoryRead>
 8003fb4:	9901      	ldr	r1, [sp, #4]
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	4630      	mov	r0, r6
 8003fba:	f7ff ff3f 	bl	8003e3c <vGBPPUDrawLine>
				setMode(MODE_3);
 8003fbe:	2003      	movs	r0, #3
}
 8003fc0:	b002      	add	sp, #8
 8003fc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				setMode(MODE_3);
 8003fc6:	f7ff bd5d 	b.w	8003a84 <setMode>
			if (tStatesTotal <= 80 && Mode != MODE_2)											// oam
 8003fca:	4b38      	ldr	r3, [pc, #224]	; (80040ac <gbPPUStep+0x160>)
 8003fcc:	781b      	ldrb	r3, [r3, #0]
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d010      	beq.n	8003ff4 <gbPPUStep+0xa8>
				setMode(MODE_2);
 8003fd2:	2002      	movs	r0, #2
 8003fd4:	e7f4      	b.n	8003fc0 <gbPPUStep+0x74>
			setMode(MODE_1);
 8003fd6:	2001      	movs	r0, #1
 8003fd8:	f7ff fd54 	bl	8003a84 <setMode>
			if(checkbit(ucGBMemoryRead(STAT_ADDR), 4))
 8003fdc:	f64f 7041 	movw	r0, #65345	; 0xff41
 8003fe0:	f7ff fb6a 	bl	80036b8 <ucGBMemoryRead>
 8003fe4:	2104      	movs	r1, #4
 8003fe6:	f7fe fe6b 	bl	8002cc0 <checkbit>
 8003fea:	2800      	cmp	r0, #0
 8003fec:	d134      	bne.n	8004058 <gbPPUStep+0x10c>
			if(ly == 144)
 8003fee:	782b      	ldrb	r3, [r5, #0]
 8003ff0:	2b90      	cmp	r3, #144	; 0x90
 8003ff2:	d029      	beq.n	8004048 <gbPPUStep+0xfc>
}
 8003ff4:	b002      	add	sp, #8
 8003ff6:	bd70      	pop	{r4, r5, r6, pc}
			ly++;
 8003ff8:	7828      	ldrb	r0, [r5, #0]
 8003ffa:	3001      	adds	r0, #1
 8003ffc:	b2c0      	uxtb	r0, r0
 8003ffe:	7028      	strb	r0, [r5, #0]
			LYC_check(ly);
 8004000:	f7ff fd1e 	bl	8003a40 <LYC_check>
			if(ly > 153){												// end of vblank
 8004004:	7829      	ldrb	r1, [r5, #0]
 8004006:	2999      	cmp	r1, #153	; 0x99
 8004008:	d82c      	bhi.n	8004064 <gbPPUStep+0x118>
			vGBMemoryWrite(LY_ADDR, ly);								// update LY register
 800400a:	f64f 7044 	movw	r0, #65348	; 0xff44
 800400e:	f7ff fb75 	bl	80036fc <vGBMemoryWrite>
			tStatesTotal -= 456;
 8004012:	6823      	ldr	r3, [r4, #0]
 8004014:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8004018:	6023      	str	r3, [r4, #0]
 800401a:	e7b3      	b.n	8003f84 <gbPPUStep+0x38>
			}else if(tStatesTotal > 252 && tStatesTotal <= 456 && Mode != MODE_0){										// hblank
 800401c:	3bfd      	subs	r3, #253	; 0xfd
 800401e:	2bcb      	cmp	r3, #203	; 0xcb
 8004020:	d8e8      	bhi.n	8003ff4 <gbPPUStep+0xa8>
 8004022:	4b22      	ldr	r3, [pc, #136]	; (80040ac <gbPPUStep+0x160>)
 8004024:	781a      	ldrb	r2, [r3, #0]
 8004026:	2a00      	cmp	r2, #0
 8004028:	d0e4      	beq.n	8003ff4 <gbPPUStep+0xa8>
	Mode = mode;
 800402a:	2200      	movs	r2, #0
 800402c:	701a      	strb	r2, [r3, #0]
	switch (mode) {
 800402e:	f7ff fc61 	bl	80038f4 <setMode.part.0>
				if(checkbit(ucGBMemoryRead(STAT_ADDR), 3))
 8004032:	f64f 7041 	movw	r0, #65345	; 0xff41
 8004036:	f7ff fb3f 	bl	80036b8 <ucGBMemoryRead>
 800403a:	2103      	movs	r1, #3
 800403c:	f7fe fe40 	bl	8002cc0 <checkbit>
 8004040:	2800      	cmp	r0, #0
 8004042:	d0d7      	beq.n	8003ff4 <gbPPUStep+0xa8>
					vGBMemorySetBit(IF_ADDR, 1);
 8004044:	2101      	movs	r1, #1
 8004046:	e000      	b.n	800404a <gbPPUStep+0xfe>
				vGBMemorySetBit(IF_ADDR, 0);
 8004048:	2100      	movs	r1, #0
					vGBMemorySetBit(IF_ADDR, 1);
 800404a:	f64f 700f 	movw	r0, #65295	; 0xff0f
}
 800404e:	b002      	add	sp, #8
 8004050:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					vGBMemorySetBit(IF_ADDR, 1);
 8004054:	f7ff bae8 	b.w	8003628 <vGBMemorySetBit>
				vGBMemorySetBit(IF_ADDR, 1);
 8004058:	2101      	movs	r1, #1
 800405a:	f64f 700f 	movw	r0, #65295	; 0xff0f
 800405e:	f7ff fae3 	bl	8003628 <vGBMemorySetBit>
 8004062:	e7c4      	b.n	8003fee <gbPPUStep+0xa2>
					displayFrameBuffer(gb_frame, scaleAmount);
 8004064:	4a12      	ldr	r2, [pc, #72]	; (80040b0 <gbPPUStep+0x164>)
 8004066:	4b13      	ldr	r3, [pc, #76]	; (80040b4 <gbPPUStep+0x168>)
 8004068:	7811      	ldrb	r1, [r2, #0]
 800406a:	6818      	ldr	r0, [r3, #0]
 800406c:	f000 fb1a 	bl	80046a4 <displayFrameBuffer>
				n++;
 8004070:	4a11      	ldr	r2, [pc, #68]	; (80040b8 <gbPPUStep+0x16c>)
				setMode(MODE_2);
 8004072:	2002      	movs	r0, #2
				n++;
 8004074:	6813      	ldr	r3, [r2, #0]
 8004076:	3301      	adds	r3, #1
 8004078:	6013      	str	r3, [r2, #0]
				setMode(MODE_2);
 800407a:	f7ff fd03 	bl	8003a84 <setMode>
				ly = 0;
 800407e:	2300      	movs	r3, #0
				if(checkbit(ucGBMemoryRead(STAT_ADDR), 5))
 8004080:	f64f 7041 	movw	r0, #65345	; 0xff41
				ly = 0;
 8004084:	702b      	strb	r3, [r5, #0]
				if(checkbit(ucGBMemoryRead(STAT_ADDR), 5))
 8004086:	f7ff fb17 	bl	80036b8 <ucGBMemoryRead>
 800408a:	2105      	movs	r1, #5
 800408c:	f7fe fe18 	bl	8002cc0 <checkbit>
 8004090:	b908      	cbnz	r0, 8004096 <gbPPUStep+0x14a>
 8004092:	7829      	ldrb	r1, [r5, #0]
 8004094:	e7b9      	b.n	800400a <gbPPUStep+0xbe>
					vGBMemorySetBit(IF_ADDR, 1);
 8004096:	2101      	movs	r1, #1
 8004098:	f64f 700f 	movw	r0, #65295	; 0xff0f
 800409c:	f7ff fac4 	bl	8003628 <vGBMemorySetBit>
 80040a0:	e7f7      	b.n	8004092 <gbPPUStep+0x146>
 80040a2:	bf00      	nop
 80040a4:	240010b1 	.word	0x240010b1
 80040a8:	24011688 	.word	0x24011688
 80040ac:	2401168c 	.word	0x2401168c
 80040b0:	24001014 	.word	0x24001014
 80040b4:	24001010 	.word	0x24001010
 80040b8:	240010b4 	.word	0x240010b4

080040bc <getRomPointer>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
const unsigned char* getRomPointer(){
	return rom;
 80040bc:	4b01      	ldr	r3, [pc, #4]	; (80040c4 <getRomPointer+0x8>)
}
 80040be:	6818      	ldr	r0, [r3, #0]
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	24001018 	.word	0x24001018

080040c8 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 80040c8:	b570      	push	{r4, r5, r6, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /*!< Supply configuration update enable */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80040ca:	2004      	movs	r0, #4
{
 80040cc:	b09e      	sub	sp, #120	; 0x78
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80040ce:	f004 f825 	bl	800811c <HAL_PWREx_ConfigSupply>

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80040d2:	4a2f      	ldr	r2, [pc, #188]	; (8004190 <SystemClock_Config+0xc8>)
 80040d4:	2300      	movs	r3, #0
 80040d6:	9301      	str	r3, [sp, #4]
 80040d8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80040da:	4b2e      	ldr	r3, [pc, #184]	; (8004194 <SystemClock_Config+0xcc>)
 80040dc:	f021 0101 	bic.w	r1, r1, #1

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80040e0:	4618      	mov	r0, r3
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80040e2:	62d1      	str	r1, [r2, #44]	; 0x2c
 80040e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80040e6:	f002 0201 	and.w	r2, r2, #1
 80040ea:	9201      	str	r2, [sp, #4]
 80040ec:	699a      	ldr	r2, [r3, #24]
 80040ee:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80040f2:	619a      	str	r2, [r3, #24]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80040fa:	9301      	str	r3, [sp, #4]
 80040fc:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80040fe:	6983      	ldr	r3, [r0, #24]
 8004100:	049b      	lsls	r3, r3, #18
 8004102:	d5fc      	bpl.n	80040fe <SystemClock_Config+0x36>

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004104:	2101      	movs	r1, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004106:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 800410a:	2200      	movs	r2, #0
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800410c:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;

  RCC_OscInitStruct.PLL.PLLM = 5;
 800410e:	2605      	movs	r6, #5
  RCC_OscInitStruct.PLL.PLLN = 160;
 8004110:	25a0      	movs	r5, #160	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLQ = 16;						// changed from 4 to 16 to make i2s work

  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8004112:	2408      	movs	r4, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004114:	910b      	str	r1, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 16;						// changed from 4 to 16 to make i2s work
 8004116:	2110      	movs	r1, #16
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004118:	900c      	str	r0, [sp, #48]	; 0x30
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800411a:	a80b      	add	r0, sp, #44	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 800411c:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 800411e:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = 2;
 8004120:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004122:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLQ = 16;						// changed from 4 to 16 to make i2s work
 8004124:	9119      	str	r1, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8004126:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8004128:	e9cd 221c 	strd	r2, r2, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800412c:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8004130:	e9cd 6516 	strd	r6, r5, [sp, #88]	; 0x58
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8004134:	f004 f82e 	bl	8008194 <HAL_RCC_OscConfig>
  if(ret != HAL_OK)
 8004138:	b108      	cbz	r0, 800413e <SystemClock_Config+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800413a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800413c:	e7fe      	b.n	800413c <SystemClock_Config+0x74>
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800413e:	2340      	movs	r3, #64	; 0x40
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | \
 8004140:	263f      	movs	r6, #63	; 0x3f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004142:	2503      	movs	r5, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8004144:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8004148:	9005      	str	r0, [sp, #20]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 800414a:	2104      	movs	r1, #4
 800414c:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800414e:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004150:	e9cd 6503 	strd	r6, r5, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8004154:	e9cd 3307 	strd	r3, r3, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8004158:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 800415c:	f004 fbb0 	bl	80088c0 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK)
 8004160:	b108      	cbz	r0, 8004166 <SystemClock_Config+0x9e>
 8004162:	b672      	cpsid	i
  while (1)
 8004164:	e7fe      	b.n	8004164 <SystemClock_Config+0x9c>
  __HAL_RCC_CSI_ENABLE() ;
 8004166:	4b0c      	ldr	r3, [pc, #48]	; (8004198 <SystemClock_Config+0xd0>)
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800416e:	601a      	str	r2, [r3, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE() ;
 8004170:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8004174:	f042 0202 	orr.w	r2, r2, #2
 8004178:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 800417c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	9302      	str	r3, [sp, #8]
 8004186:	9b02      	ldr	r3, [sp, #8]
  HAL_EnableCompensationCell();
 8004188:	f001 fff4 	bl	8006174 <HAL_EnableCompensationCell>
}
 800418c:	b01e      	add	sp, #120	; 0x78
 800418e:	bd70      	pop	{r4, r5, r6, pc}
 8004190:	58000400 	.word	0x58000400
 8004194:	58024800 	.word	0x58024800
 8004198:	58024400 	.word	0x58024400

0800419c <PeriphCommonClock_Config>:
{
 800419c:	b530      	push	{r4, r5, lr}
 800419e:	b0b1      	sub	sp, #196	; 0xc4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80041a0:	229c      	movs	r2, #156	; 0x9c
 80041a2:	2100      	movs	r1, #0
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 80041a4:	250c      	movs	r5, #12
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80041a6:	a809      	add	r0, sp, #36	; 0x24
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80041a8:	24c0      	movs	r4, #192	; 0xc0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80041aa:	f006 f921 	bl	800a3f0 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80041ae:	f44f 2000 	mov.w	r0, #524288	; 0x80000
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 80041b2:	2302      	movs	r3, #2
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80041b4:	2120      	movs	r1, #32
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80041b6:	2200      	movs	r2, #0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80041b8:	9000      	str	r0, [sp, #0]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80041ba:	4668      	mov	r0, sp
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 80041bc:	9301      	str	r3, [sp, #4]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80041be:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 80041c0:	9502      	str	r5, [sp, #8]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80041c2:	9208      	str	r2, [sp, #32]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80041c4:	e9cd 3303 	strd	r3, r3, [sp, #12]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80041c8:	e9cd 4106 	strd	r4, r1, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80041cc:	f004 fdbc 	bl	8008d48 <HAL_RCCEx_PeriphCLKConfig>
 80041d0:	b108      	cbz	r0, 80041d6 <PeriphCommonClock_Config+0x3a>
 80041d2:	b672      	cpsid	i
  while (1)
 80041d4:	e7fe      	b.n	80041d4 <PeriphCommonClock_Config+0x38>
}
 80041d6:	b031      	add	sp, #196	; 0xc4
 80041d8:	bd30      	pop	{r4, r5, pc}
 80041da:	bf00      	nop

080041dc <main>:
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80041dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041e0:	49bb      	ldr	r1, [pc, #748]	; (80044d0 <main+0x2f4>)
 80041e2:	e002      	b.n	80041ea <main+0xe>
 80041e4:	3b01      	subs	r3, #1
 80041e6:	f000 811e 	beq.w	8004426 <main+0x24a>
 80041ea:	680a      	ldr	r2, [r1, #0]
 80041ec:	0410      	lsls	r0, r2, #16
 80041ee:	d4f9      	bmi.n	80041e4 <main+0x8>
{
 80041f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041f4:	b092      	sub	sp, #72	; 0x48
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80041f6:	2401      	movs	r4, #1
	HAL_MPU_Disable();
 80041f8:	f002 fe02 	bl	8006e00 <HAL_MPU_Disable>
	MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 80041fc:	4ab5      	ldr	r2, [pc, #724]	; (80044d4 <main+0x2f8>)
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80041fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	MPU_InitStruct.BaseAddress = SDRAM_DEVICE_ADDR;
 8004202:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8004206:	a80b      	add	r0, sp, #44	; 0x2c
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8004208:	f8ad 402c 	strh.w	r4, [sp, #44]	; 0x2c
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800420c:	930e      	str	r3, [sp, #56]	; 0x38
	MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 800420e:	e9cd 120c 	strd	r1, r2, [sp, #48]	; 0x30
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8004212:	f002 fe17 	bl	8006e44 <HAL_MPU_ConfigRegion>
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8004216:	2004      	movs	r0, #4
 8004218:	f002 fe02 	bl	8006e20 <HAL_MPU_Enable>
  HAL_Init();
 800421c:	f001 ff46 	bl	80060ac <HAL_Init>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8004220:	4aad      	ldr	r2, [pc, #692]	; (80044d8 <main+0x2fc>)
 8004222:	6953      	ldr	r3, [r2, #20]
 8004224:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8004228:	d111      	bne.n	800424e <main+0x72>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800422a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800422e:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8004232:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8004236:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800423a:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800423e:	6953      	ldr	r3, [r2, #20]
 8004240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004244:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8004246:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800424a:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800424e:	4aa2      	ldr	r2, [pc, #648]	; (80044d8 <main+0x2fc>)
 8004250:	6953      	ldr	r3, [r2, #20]
 8004252:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8004256:	d124      	bne.n	80042a2 <main+0xc6>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8004258:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800425c:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8004260:	f8d2 5080 	ldr.w	r5, [r2, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8004264:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8004268:	f3c5 304e 	ubfx	r0, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800426c:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8004270:	0140      	lsls	r0, r0, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8004272:	ea00 0406 	and.w	r4, r0, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8004276:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8004278:	ea44 7183 	orr.w	r1, r4, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800427c:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800427e:	f8c2 1260 	str.w	r1, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 8004282:	1c59      	adds	r1, r3, #1
 8004284:	d1f8      	bne.n	8004278 <main+0x9c>
    } while(sets-- != 0U);
 8004286:	3820      	subs	r0, #32
 8004288:	f110 0f20 	cmn.w	r0, #32
 800428c:	d1f1      	bne.n	8004272 <main+0x96>
 800428e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8004292:	6953      	ldr	r3, [r2, #20]
 8004294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004298:	6153      	str	r3, [r2, #20]
 800429a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800429e:	f3bf 8f6f 	isb	sy
__HAL_RCC_HSEM_CLK_ENABLE();
 80042a2:	4c8b      	ldr	r4, [pc, #556]	; (80044d0 <main+0x2f4>)
  SystemClock_Config();
 80042a4:	f7ff ff10 	bl	80040c8 <SystemClock_Config>
  PeriphCommonClock_Config();
 80042a8:	f7ff ff78 	bl	800419c <PeriphCommonClock_Config>
HAL_HSEM_FastTake(HSEM_ID_0);
 80042ac:	2000      	movs	r0, #0
__HAL_RCC_HSEM_CLK_ENABLE();
 80042ae:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80042b2:	4625      	mov	r5, r4
__HAL_RCC_HSEM_CLK_ENABLE();
 80042b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80042b8:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80042bc:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 80042c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	9b00      	ldr	r3, [sp, #0]
HAL_HSEM_FastTake(HSEM_ID_0);
 80042c8:	f003 fcb2 	bl	8007c30 <HAL_HSEM_FastTake>
HAL_HSEM_Release(HSEM_ID_0,0);
 80042cc:	2100      	movs	r1, #0
 80042ce:	4608      	mov	r0, r1
 80042d0:	f003 fcbc 	bl	8007c4c <HAL_HSEM_Release>
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80042d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042d8:	e002      	b.n	80042e0 <main+0x104>
 80042da:	3b01      	subs	r3, #1
 80042dc:	f000 80a5 	beq.w	800442a <main+0x24e>
 80042e0:	682a      	ldr	r2, [r5, #0]
 80042e2:	0412      	lsls	r2, r2, #16
 80042e4:	d5f9      	bpl.n	80042da <main+0xfe>
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042e6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042ea:	2601      	movs	r6, #1
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ec:	2202      	movs	r2, #2
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ee:	2400      	movs	r4, #0
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042f0:	f043 0301 	orr.w	r3, r3, #1
	  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 80042f4:	f44f 7880 	mov.w	r8, #256	; 0x100
	  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 80042f8:	a90b      	add	r1, sp, #44	; 0x2c
 80042fa:	4878      	ldr	r0, [pc, #480]	; (80044dc <main+0x300>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042fc:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8004300:	f44f 2900 	mov.w	r9, #524288	; 0x80000
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004304:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004308:	2704      	movs	r7, #4
  hadc1.Instance = ADC1;
 800430a:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 80044f0 <main+0x314>
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800430e:	4033      	ands	r3, r6
 8004310:	9302      	str	r3, [sp, #8]
 8004312:	9b02      	ldr	r3, [sp, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004314:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004318:	4313      	orrs	r3, r2
 800431a:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800431e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004322:	4013      	ands	r3, r2
 8004324:	9303      	str	r3, [sp, #12]
 8004326:	9b03      	ldr	r3, [sp, #12]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004328:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800432c:	f043 0308 	orr.w	r3, r3, #8
 8004330:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8004334:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004338:	f003 0308 	and.w	r3, r3, #8
 800433c:	9304      	str	r3, [sp, #16]
 800433e:	9b04      	ldr	r3, [sp, #16]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004340:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004344:	f043 0304 	orr.w	r3, r3, #4
 8004348:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800434c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	9305      	str	r3, [sp, #20]
 8004356:	9b05      	ldr	r3, [sp, #20]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004358:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800435c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004360:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8004364:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800436c:	9306      	str	r3, [sp, #24]
 800436e:	9b06      	ldr	r3, [sp, #24]
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004370:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004374:	f043 0320 	orr.w	r3, r3, #32
 8004378:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800437c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004380:	920c      	str	r2, [sp, #48]	; 0x30
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004382:	f003 0320 	and.w	r3, r3, #32
	  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 8004386:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 800438a:	9307      	str	r3, [sp, #28]
 800438c:	9b07      	ldr	r3, [sp, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800438e:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
	  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004392:	940f      	str	r4, [sp, #60]	; 0x3c
	  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 8004394:	f003 fb20 	bl	80079d8 <HAL_GPIO_Init>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004398:	940f      	str	r4, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 800439a:	f44f 4270 	mov.w	r2, #61440	; 0xf000
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 800439e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80043a2:	a90b      	add	r1, sp, #44	; 0x2c
 80043a4:	484e      	ldr	r0, [pc, #312]	; (80044e0 <main+0x304>)
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 80043a6:	ea43 0308 	orr.w	r3, r3, r8
 80043aa:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80043ae:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80043b2:	920b      	str	r2, [sp, #44]	; 0x2c
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 80043b4:	ea03 0308 	and.w	r3, r3, r8
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b8:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043ba:	940e      	str	r4, [sp, #56]	; 0x38
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 80043bc:	9301      	str	r3, [sp, #4]
 80043be:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043c0:	960c      	str	r6, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80043c2:	f003 fb09 	bl	80079d8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80043c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043ca:	a90b      	add	r1, sp, #44	; 0x2c
 80043cc:	4845      	ldr	r0, [pc, #276]	; (80044e4 <main+0x308>)
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80043ce:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043d0:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d2:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043d6:	f003 faff 	bl	80079d8 <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 80043da:	4b43      	ldr	r3, [pc, #268]	; (80044e8 <main+0x30c>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80043dc:	4650      	mov	r0, sl
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80043de:	f8aa 4014 	strh.w	r4, [sl, #20]
  ADC_MultiModeTypeDef multimode = {0};
 80043e2:	9408      	str	r4, [sp, #32]
  ADC_ChannelConfTypeDef sConfig = {0};
 80043e4:	9411      	str	r4, [sp, #68]	; 0x44
  hadc1.Init.NbrOfConversion = 1;
 80043e6:	f8ca 6018 	str.w	r6, [sl, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80043ea:	f88a 401c 	strb.w	r4, [sl, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80043ee:	f8ca 4034 	str.w	r4, [sl, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80043f2:	f88a 4038 	strb.w	r4, [sl, #56]	; 0x38
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043f6:	f8ca 7010 	str.w	r7, [sl, #16]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80043fa:	e9ca 3900 	strd	r3, r9, [sl]
  ADC_ChannelConfTypeDef sConfig = {0};
 80043fe:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8004402:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8004406:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  ADC_MultiModeTypeDef multimode = {0};
 800440a:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800440e:	e9ca 4402 	strd	r4, r4, [sl, #8]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004412:	e9ca 4409 	strd	r4, r4, [sl, #36]	; 0x24
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004416:	e9ca 440b 	strd	r4, r4, [sl, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800441a:	f002 fb09 	bl	8006a30 <HAL_ADC_Init>
 800441e:	4603      	mov	r3, r0
 8004420:	b128      	cbz	r0, 800442e <main+0x252>
  __ASM volatile ("cpsid i" : : : "memory");
 8004422:	b672      	cpsid	i
  while (1)
 8004424:	e7fe      	b.n	8004424 <main+0x248>
 8004426:	b672      	cpsid	i
 8004428:	e7fe      	b.n	8004428 <main+0x24c>
 800442a:	b672      	cpsid	i
 800442c:	e7fe      	b.n	800442c <main+0x250>
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800442e:	a908      	add	r1, sp, #32
 8004430:	4650      	mov	r0, sl
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004432:	9308      	str	r3, [sp, #32]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004434:	f002 fc08 	bl	8006c48 <HAL_ADCEx_MultiModeConfigChannel>
 8004438:	4603      	mov	r3, r0
 800443a:	b108      	cbz	r0, 8004440 <main+0x264>
 800443c:	b672      	cpsid	i
  while (1)
 800443e:	e7fe      	b.n	800443e <main+0x262>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004440:	2506      	movs	r5, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004442:	f240 74ff 	movw	r4, #2047	; 0x7ff
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004446:	4650      	mov	r0, sl
 8004448:	a90b      	add	r1, sp, #44	; 0x2c
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800444a:	930d      	str	r3, [sp, #52]	; 0x34
  sConfig.OffsetSignedSaturation = DISABLE;
 800444c:	f88d 3045 	strb.w	r3, [sp, #69]	; 0x45
  sConfig.Channel = ADC_CHANNEL_0;
 8004450:	960b      	str	r6, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004452:	950c      	str	r5, [sp, #48]	; 0x30
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004454:	940e      	str	r4, [sp, #56]	; 0x38
  sConfig.Offset = 0;
 8004456:	e9cd 730f 	strd	r7, r3, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800445a:	f001 ff21 	bl	80062a0 <HAL_ADC_ConfigChannel>
 800445e:	4603      	mov	r3, r0
 8004460:	b108      	cbz	r0, 8004466 <main+0x28a>
 8004462:	b672      	cpsid	i
  while (1)
 8004464:	e7fe      	b.n	8004464 <main+0x288>
  hadc3.Instance = ADC3;
 8004466:	f8df a08c 	ldr.w	sl, [pc, #140]	; 80044f4 <main+0x318>
 800446a:	4a20      	ldr	r2, [pc, #128]	; (80044ec <main+0x310>)
  ADC_ChannelConfTypeDef sConfig = {0};
 800446c:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800446e:	4650      	mov	r0, sl
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8004470:	f8aa 3014 	strh.w	r3, [sl, #20]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8004474:	f88a 301c 	strb.w	r3, [sl, #28]
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8004478:	f8ca 3034 	str.w	r3, [sl, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800447c:	f88a 3038 	strb.w	r3, [sl, #56]	; 0x38
  hadc3.Init.NbrOfConversion = 1;
 8004480:	f8ca 6018 	str.w	r6, [sl, #24]
  hadc3.Instance = ADC3;
 8004484:	f8ca 2000 	str.w	r2, [sl]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004488:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800448c:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
 8004490:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8004494:	e9ca 9301 	strd	r9, r3, [sl, #4]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004498:	e9ca 3703 	strd	r3, r7, [sl, #12]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800449c:	e9ca 3309 	strd	r3, r3, [sl, #36]	; 0x24
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80044a0:	e9ca 330b 	strd	r3, r3, [sl, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80044a4:	f002 fac4 	bl	8006a30 <HAL_ADC_Init>
 80044a8:	4603      	mov	r3, r0
 80044aa:	b108      	cbz	r0, 80044b0 <main+0x2d4>
 80044ac:	b672      	cpsid	i
  while (1)
 80044ae:	e7fe      	b.n	80044ae <main+0x2d2>
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80044b0:	a90b      	add	r1, sp, #44	; 0x2c
 80044b2:	4650      	mov	r0, sl
  sConfig.OffsetSignedSaturation = DISABLE;
 80044b4:	f88d 3045 	strb.w	r3, [sp, #69]	; 0x45
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80044b8:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80044bc:	e9cd 650b 	strd	r6, r5, [sp, #44]	; 0x2c
  sConfig.Offset = 0;
 80044c0:	e9cd 730f 	strd	r7, r3, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80044c4:	f001 feec 	bl	80062a0 <HAL_ADC_ConfigChannel>
 80044c8:	4604      	mov	r4, r0
 80044ca:	b1a8      	cbz	r0, 80044f8 <main+0x31c>
 80044cc:	b672      	cpsid	i
  while (1)
 80044ce:	e7fe      	b.n	80044ce <main+0x2f2>
 80044d0:	58024400 	.word	0x58024400
 80044d4:	03000018 	.word	0x03000018
 80044d8:	e000ed00 	.word	0xe000ed00
 80044dc:	58020000 	.word	0x58020000
 80044e0:	58022000 	.word	0x58022000
 80044e4:	58020800 	.word	0x58020800
 80044e8:	40022000 	.word	0x40022000
 80044ec:	58026000 	.word	0x58026000
 80044f0:	24011768 	.word	0x24011768
 80044f4:	240117cc 	.word	0x240117cc
  stm32h7_displaySetPalette();
 80044f8:	f000 f836 	bl	8004568 <stm32h7_displaySetPalette>
  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 80044fc:	4631      	mov	r1, r6
 80044fe:	4620      	mov	r0, r4
 8004500:	f001 fc72 	bl	8005de8 <BSP_LCD_Init>
  UTIL_LCD_SetFuncDriver(&LCD_Driver);
 8004504:	4813      	ldr	r0, [pc, #76]	; (8004554 <main+0x378>)
 8004506:	f005 feab 	bl	800a260 <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetLayer(0);
 800450a:	4620      	mov	r0, r4
 800450c:	f005 feda 	bl	800a2c4 <UTIL_LCD_SetLayer>
  UTIL_LCD_Clear(UTIL_LCD_COLOR_WHITE);
 8004510:	f04f 30ff 	mov.w	r0, #4294967295
 8004514:	f005 ff2a 	bl	800a36c <UTIL_LCD_Clear>
  UTIL_LCD_SetBackColor(UTIL_LCD_COLOR_WHITE);
 8004518:	f04f 30ff 	mov.w	r0, #4294967295
 800451c:	f005 feea 	bl	800a2f4 <UTIL_LCD_SetBackColor>
  UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_BLUE);
 8004520:	480d      	ldr	r0, [pc, #52]	; (8004558 <main+0x37c>)
 8004522:	f005 fedf 	bl	800a2e4 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetFont(&Font24);
 8004526:	480d      	ldr	r0, [pc, #52]	; (800455c <main+0x380>)
 8004528:	f005 feec 	bl	800a304 <UTIL_LCD_SetFont>
  vGBMemoryLoad(rom, 32768);														// load rom into memory
 800452c:	4b0c      	ldr	r3, [pc, #48]	; (8004560 <main+0x384>)
 800452e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004532:	6818      	ldr	r0, [r3, #0]
 8004534:	f7ff f81c 	bl	8003570 <vGBMemoryLoad>
  vGBMemoryLoad(dmg_boot_bin, 256);													// load boot rom into appropriate place in memory map
 8004538:	4641      	mov	r1, r8
 800453a:	480a      	ldr	r0, [pc, #40]	; (8004564 <main+0x388>)
 800453c:	f7ff f818 	bl	8003570 <vGBMemoryLoad>
  vGBMemoryInit();
 8004540:	f7ff f954 	bl	80037ec <vGBMemoryInit>
  vSetFrameBuffer();
 8004544:	f7ff f9e4 	bl	8003910 <vSetFrameBuffer>
	  vGBCPUboot();
 8004548:	f7fe fb7a 	bl	8002c40 <vGBCPUboot>
	  gbPPUStep();
 800454c:	f7ff fcfe 	bl	8003f4c <gbPPUStep>
  while (1)
 8004550:	e7fa      	b.n	8004548 <main+0x36c>
 8004552:	bf00      	nop
 8004554:	0801a69c 	.word	0x0801a69c
 8004558:	ff0000ff 	.word	0xff0000ff
 800455c:	24001074 	.word	0x24001074
 8004560:	24001018 	.word	0x24001018
 8004564:	0801a428 	.word	0x0801a428

08004568 <stm32h7_displaySetPalette>:
};

static uint32_t clut_argb8888[256];
DMA2D_CLUTCfgTypeDef clut_cfg;

void stm32h7_displaySetPalette(){
 8004568:	b430      	push	{r4, r5}

	clut_argb8888[1] = LIGHTEST_GREEN;
 800456a:	4b08      	ldr	r3, [pc, #32]	; (800458c <stm32h7_displaySetPalette+0x24>)
	clut_argb8888[2] = LIGHT_GREEN;
	clut_argb8888[3] = DARK_GREEN;
	clut_argb8888[4] = DARKEST_GREEN;

	clut_cfg.pCLUT = clut_argb8888;
	clut_cfg.CLUTColorMode = DMA2D_CCM_ARGB8888;
 800456c:	2000      	movs	r0, #0
	clut_argb8888[1] = LIGHTEST_GREEN;
 800456e:	4c08      	ldr	r4, [pc, #32]	; (8004590 <stm32h7_displaySetPalette+0x28>)
	clut_cfg.Size = 255;
 8004570:	21ff      	movs	r1, #255	; 0xff
	clut_argb8888[2] = LIGHT_GREEN;
 8004572:	4a08      	ldr	r2, [pc, #32]	; (8004594 <stm32h7_displaySetPalette+0x2c>)
	clut_argb8888[3] = DARK_GREEN;
 8004574:	4d08      	ldr	r5, [pc, #32]	; (8004598 <stm32h7_displaySetPalette+0x30>)
	clut_argb8888[1] = LIGHTEST_GREEN;
 8004576:	605c      	str	r4, [r3, #4]
	clut_argb8888[2] = LIGHT_GREEN;
 8004578:	609a      	str	r2, [r3, #8]
	clut_argb8888[4] = DARKEST_GREEN;
 800457a:	4c08      	ldr	r4, [pc, #32]	; (800459c <stm32h7_displaySetPalette+0x34>)
	clut_cfg.pCLUT = clut_argb8888;
 800457c:	4a08      	ldr	r2, [pc, #32]	; (80045a0 <stm32h7_displaySetPalette+0x38>)
	clut_argb8888[4] = DARKEST_GREEN;
 800457e:	e9c3 5403 	strd	r5, r4, [r3, #12]
	clut_cfg.CLUTColorMode = DMA2D_CCM_ARGB8888;
 8004582:	e9c2 3000 	strd	r3, r0, [r2]
}
 8004586:	bc30      	pop	{r4, r5}
	clut_cfg.Size = 255;
 8004588:	6091      	str	r1, [r2, #8]
}
 800458a:	4770      	bx	lr
 800458c:	240010b8 	.word	0x240010b8
 8004590:	ff9bbc0f 	.word	0xff9bbc0f
 8004594:	ff8bac0f 	.word	0xff8bac0f
 8004598:	ff306230 	.word	0xff306230
 800459c:	ff0f380f 	.word	0xff0f380f
 80045a0:	24011884 	.word	0x24011884

080045a4 <HAL_LTDC_LineEventCallback>:
  *                the configuration information for the LTDC.
  * @retval None
  */
void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
  if(pend_buffer >= 0)
 80045a4:	4b0e      	ldr	r3, [pc, #56]	; (80045e0 <HAL_LTDC_LineEventCallback+0x3c>)
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	2a00      	cmp	r2, #0
 80045aa:	db15      	blt.n	80045d8 <HAL_LTDC_LineEventCallback+0x34>
  {
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 80045ac:	490d      	ldr	r1, [pc, #52]	; (80045e4 <HAL_LTDC_LineEventCallback+0x40>)
 80045ae:	6802      	ldr	r2, [r0, #0]
{
 80045b0:	b470      	push	{r4, r5, r6}
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 80045b2:	681d      	ldr	r5, [r3, #0]
    __HAL_LTDC_RELOAD_CONFIG(hltdc);

    front_buffer = pend_buffer;
    pend_buffer = -1;
 80045b4:	f04f 34ff 	mov.w	r4, #4294967295
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 80045b8:	f851 6025 	ldr.w	r6, [r1, r5, lsl #2]
    front_buffer = pend_buffer;
 80045bc:	4d0a      	ldr	r5, [pc, #40]	; (80045e8 <HAL_LTDC_LineEventCallback+0x44>)
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 80045be:	f8c2 60ac 	str.w	r6, [r2, #172]	; 0xac
    __HAL_LTDC_RELOAD_CONFIG(hltdc);
 80045c2:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80045c4:	f041 0101 	orr.w	r1, r1, #1
 80045c8:	6251      	str	r1, [r2, #36]	; 0x24
  }

  HAL_LTDC_ProgramLineEvent(hltdc, 0);
 80045ca:	2100      	movs	r1, #0
    front_buffer = pend_buffer;
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	602a      	str	r2, [r5, #0]
    pend_buffer = -1;
 80045d0:	601c      	str	r4, [r3, #0]
}
 80045d2:	bc70      	pop	{r4, r5, r6}
  HAL_LTDC_ProgramLineEvent(hltdc, 0);
 80045d4:	f003 bce6 	b.w	8007fa4 <HAL_LTDC_ProgramLineEvent>
 80045d8:	2100      	movs	r1, #0
 80045da:	f003 bce3 	b.w	8007fa4 <HAL_LTDC_ProgramLineEvent>
 80045de:	bf00      	nop
 80045e0:	2400101c 	.word	0x2400101c
 80045e4:	0801a528 	.word	0x0801a528
 80045e8:	240014b8 	.word	0x240014b8

080045ec <CopyBuffer>:

void CopyBuffer(uint32_t *pSrc, uint32_t *pDst, uint16_t x, uint16_t y, uint16_t xsize, uint16_t ysize)
{
 80045ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045f0:	b083      	sub	sp, #12

  uint32_t destination = (uint32_t)pDst + (y * LCD_X_Size + x) * 4;
  uint32_t source      = (uint32_t)pSrc;

  /*##-1- Configure the DMA2D Mode, Color Mode and output offset #############*/
  hdma2d.Init.Mode         = DMA2D_M2M_PFC;
 80045f2:	4c29      	ldr	r4, [pc, #164]	; (8004698 <CopyBuffer+0xac>)
 80045f4:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
  /*##-2- DMA2D Callbacks Configuration ######################################*/
  hdma2d.XferCpltCallback  = NULL;

  /*##-3- Foreground Configuration ###########################################*/
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
  hdma2d.LayerCfg[1].InputAlpha = 0xFF;
 80045f8:	f04f 0eff 	mov.w	lr, #255	; 0xff
{
 80045fc:	f8bd a030 	ldrh.w	sl, [sp, #48]	; 0x30
  //hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_L8;
 8004600:	f04f 0c05 	mov.w	ip, #5
{
 8004604:	461e      	mov	r6, r3
  hdma2d.LayerCfg[1].InputOffset = 0;
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR; /* No ForeGround Red/Blue swap */
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; /* No ForeGround Alpha inversion */

  hdma2d.Instance          = DMA2D;
 8004606:	4b25      	ldr	r3, [pc, #148]	; (800469c <CopyBuffer+0xb0>)
  hdma2d.Init.OutputOffset = LCD_X_Size - xsize;
 8004608:	f5ca 7548 	rsb	r5, sl, #800	; 0x320
{
 800460c:	4680      	mov	r8, r0

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d) == HAL_OK)
 800460e:	4620      	mov	r0, r4
{
 8004610:	460f      	mov	r7, r1
  hdma2d.Init.OutputOffset = LCD_X_Size - xsize;
 8004612:	60e5      	str	r5, [r4, #12]
  hdma2d.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 8004614:	2500      	movs	r5, #0
{
 8004616:	4691      	mov	r9, r2
  hdma2d.Init.Mode         = DMA2D_M2M_PFC;
 8004618:	f8c4 b004 	str.w	fp, [r4, #4]
  hdma2d.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 800461c:	60a5      	str	r5, [r4, #8]
  hdma2d.XferCpltCallback  = NULL;
 800461e:	6225      	str	r5, [r4, #32]
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8004620:	64e5      	str	r5, [r4, #76]	; 0x4c
  hdma2d.LayerCfg[1].InputOffset = 0;
 8004622:	6465      	str	r5, [r4, #68]	; 0x44
  hdma2d.LayerCfg[1].InputAlpha = 0xFF;
 8004624:	f8c4 e050 	str.w	lr, [r4, #80]	; 0x50
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_L8;
 8004628:	f8c4 c048 	str.w	ip, [r4, #72]	; 0x48
  hdma2d.Instance          = DMA2D;
 800462c:	6023      	str	r3, [r4, #0]
  hdma2d.Init.RedBlueSwap   = DMA2D_RB_REGULAR;     /* No Output Red & Blue swap */
 800462e:	e9c4 5504 	strd	r5, r5, [r4, #16]
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; /* No ForeGround Alpha inversion */
 8004632:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
{
 8004636:	f8bd 5034 	ldrh.w	r5, [sp, #52]	; 0x34
  if(HAL_DMA2D_Init(&hdma2d) == HAL_OK)
 800463a:	f002 fc79 	bl	8006f30 <HAL_DMA2D_Init>
 800463e:	b110      	cbz	r0, 8004646 <CopyBuffer+0x5a>
			HAL_DMA2D_PollForTransfer(&hdma2d, 10);
		  }
    }
    }
  }
}
 8004640:	b003      	add	sp, #12
 8004642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(HAL_DMA2D_ConfigLayer(&hdma2d, 1) == HAL_OK)
 8004646:	2101      	movs	r1, #1
 8004648:	4620      	mov	r0, r4
 800464a:	f002 fd93 	bl	8007174 <HAL_DMA2D_ConfigLayer>
 800464e:	2800      	cmp	r0, #0
 8004650:	d1f6      	bne.n	8004640 <CopyBuffer+0x54>
      if(HAL_DMA2D_CLUTLoad(&hdma2d, clut_cfg, 1) == HAL_OK){
 8004652:	2201      	movs	r2, #1
 8004654:	4b12      	ldr	r3, [pc, #72]	; (80046a0 <CopyBuffer+0xb4>)
 8004656:	4620      	mov	r0, r4
 8004658:	9200      	str	r2, [sp, #0]
 800465a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800465c:	f002 fcc6 	bl	8006fec <HAL_DMA2D_CLUTLoad>
 8004660:	2800      	cmp	r0, #0
 8004662:	d1ed      	bne.n	8004640 <CopyBuffer+0x54>
    	  HAL_DMA2D_PollForTransfer(&hdma2d, 10);
 8004664:	210a      	movs	r1, #10
 8004666:	4620      	mov	r0, r4
 8004668:	f002 fcfe 	bl	8007068 <HAL_DMA2D_PollForTransfer>
  uint32_t destination = (uint32_t)pDst + (y * LCD_X_Size + x) * 4;
 800466c:	f44f 7248 	mov.w	r2, #800	; 0x320
		  if (HAL_DMA2D_Start(&hdma2d, source, destination, xsize, ysize) == HAL_OK)
 8004670:	4653      	mov	r3, sl
 8004672:	4641      	mov	r1, r8
  uint32_t destination = (uint32_t)pDst + (y * LCD_X_Size + x) * 4;
 8004674:	fb02 9206 	mla	r2, r2, r6, r9
		  if (HAL_DMA2D_Start(&hdma2d, source, destination, xsize, ysize) == HAL_OK)
 8004678:	4620      	mov	r0, r4
 800467a:	9500      	str	r5, [sp, #0]
 800467c:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8004680:	f002 fc98 	bl	8006fb4 <HAL_DMA2D_Start>
 8004684:	2800      	cmp	r0, #0
 8004686:	d1db      	bne.n	8004640 <CopyBuffer+0x54>
			HAL_DMA2D_PollForTransfer(&hdma2d, 10);
 8004688:	4620      	mov	r0, r4
 800468a:	210a      	movs	r1, #10
}
 800468c:	b003      	add	sp, #12
 800468e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			HAL_DMA2D_PollForTransfer(&hdma2d, 10);
 8004692:	f002 bce9 	b.w	8007068 <HAL_DMA2D_PollForTransfer>
 8004696:	bf00      	nop
 8004698:	240014bc 	.word	0x240014bc
 800469c:	52001000 	.word	0x52001000
 80046a0:	24011884 	.word	0x24011884

080046a4 <displayFrameBuffer>:

void displayFrameBuffer(uint8_t* gb_frame, uint8_t scaleAmount){
 80046a4:	b530      	push	{r4, r5, lr}
 80046a6:	460c      	mov	r4, r1
 80046a8:	b083      	sub	sp, #12
	CopyBuffer((uint32_t *) gb_frame, (uint32_t *)Buffers[0], 0, (480 - (144*3))/2, 160 * scaleAmount, 144 * scaleAmount);
 80046aa:	2318      	movs	r3, #24
 80046ac:	2200      	movs	r2, #0
 80046ae:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 80046b2:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80046b6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80046ba:	012d      	lsls	r5, r5, #4
 80046bc:	0164      	lsls	r4, r4, #5
 80046be:	e9cd 4500 	strd	r4, r5, [sp]
 80046c2:	f7ff ff93 	bl	80045ec <CopyBuffer>
	LTDC_LAYER(&hlcd_ltdc, 0)->CFBAR = ((uint32_t)Buffers[0]);
 80046c6:	4b04      	ldr	r3, [pc, #16]	; (80046d8 <displayFrameBuffer+0x34>)
 80046c8:	f04f 4250 	mov.w	r2, #3489660928	; 0xd0000000
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	 //__HAL_LTDC_RELOAD_CONFIG(&hlcd_ltdc);
}
 80046d2:	b003      	add	sp, #12
 80046d4:	bd30      	pop	{r4, r5, pc}
 80046d6:	bf00      	nop
 80046d8:	24011890 	.word	0x24011890

080046dc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046dc:	4b07      	ldr	r3, [pc, #28]	; (80046fc <HAL_MspInit+0x20>)
{
 80046de:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046e0:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80046e4:	f042 0202 	orr.w	r2, r2, #2
 80046e8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80046ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	9301      	str	r3, [sp, #4]
 80046f6:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046f8:	b002      	add	sp, #8
 80046fa:	4770      	bx	lr
 80046fc:	58024400 	.word	0x58024400

08004700 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8004700:	4938      	ldr	r1, [pc, #224]	; (80047e4 <HAL_ADC_MspInit+0xe4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004702:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8004704:	6802      	ldr	r2, [r0, #0]
{
 8004706:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 8004708:	428a      	cmp	r2, r1
{
 800470a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800470c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8004710:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004714:	9309      	str	r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 8004716:	d004      	beq.n	8004722 <HAL_ADC_MspInit+0x22>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8004718:	4933      	ldr	r1, [pc, #204]	; (80047e8 <HAL_ADC_MspInit+0xe8>)
 800471a:	428a      	cmp	r2, r1
 800471c:	d026      	beq.n	800476c <HAL_ADC_MspInit+0x6c>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800471e:	b00a      	add	sp, #40	; 0x28
 8004720:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004722:	4b32      	ldr	r3, [pc, #200]	; (80047ec <HAL_ADC_MspInit+0xec>)
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8004724:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004728:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 800472c:	4608      	mov	r0, r1
    __HAL_RCC_ADC12_CLK_ENABLE();
 800472e:	f042 0220 	orr.w	r2, r2, #32
 8004732:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8004736:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800473a:	f002 0220 	and.w	r2, r2, #32
 800473e:	9200      	str	r2, [sp, #0]
 8004740:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004742:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8004746:	f042 0201 	orr.w	r2, r2, #1
 800474a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800474e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	9301      	str	r3, [sp, #4]
 8004758:	9b01      	ldr	r3, [sp, #4]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 800475a:	f001 fd01 	bl	8006160 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 800475e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004762:	4608      	mov	r0, r1
 8004764:	f001 fcfc 	bl	8006160 <HAL_SYSCFG_AnalogSwitchConfig>
}
 8004768:	b00a      	add	sp, #40	; 0x28
 800476a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 800476c:	4a1f      	ldr	r2, [pc, #124]	; (80047ec <HAL_ADC_MspInit+0xec>)
    GPIO_InitStruct.Pin = ARD_A1_Pin;
 800476e:	f44f 6680 	mov.w	r6, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004772:	2503      	movs	r5, #3
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 8004774:	a905      	add	r1, sp, #20
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004776:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 800477a:	481d      	ldr	r0, [pc, #116]	; (80047f0 <HAL_ADC_MspInit+0xf0>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 800477c:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 8004780:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
 8004784:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8004788:	f004 7480 	and.w	r4, r4, #16777216	; 0x1000000
 800478c:	9402      	str	r4, [sp, #8]
 800478e:	9c02      	ldr	r4, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004790:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8004794:	f044 0420 	orr.w	r4, r4, #32
 8004798:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
 800479c:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 80047a0:	f004 0420 	and.w	r4, r4, #32
 80047a4:	9403      	str	r4, [sp, #12]
 80047a6:	9c03      	ldr	r4, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047a8:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 80047ac:	f044 0404 	orr.w	r4, r4, #4
 80047b0:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
 80047b4:	f8d2 20e0 	ldr.w	r2, [r2, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b8:	9307      	str	r3, [sp, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047ba:	f002 0204 	and.w	r2, r2, #4
 80047be:	9204      	str	r2, [sp, #16]
 80047c0:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047c2:	e9cd 6505 	strd	r6, r5, [sp, #20]
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 80047c6:	f003 f907 	bl	80079d8 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 80047ca:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 80047ce:	4608      	mov	r0, r1
 80047d0:	f001 fcc6 	bl	8006160 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 80047d4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 80047d8:	4608      	mov	r0, r1
 80047da:	f001 fcc1 	bl	8006160 <HAL_SYSCFG_AnalogSwitchConfig>
}
 80047de:	b00a      	add	sp, #40	; 0x28
 80047e0:	bd70      	pop	{r4, r5, r6, pc}
 80047e2:	bf00      	nop
 80047e4:	40022000 	.word	0x40022000
 80047e8:	58026000 	.word	0x58026000
 80047ec:	58024400 	.word	0x58024400
 80047f0:	58021400 	.word	0x58021400

080047f4 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop

080047f8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_14);
 80047f8:	4c05      	ldr	r4, [pc, #20]	; (8004810 <HardFault_Handler+0x18>)
{
 80047fa:	b508      	push	{r3, lr}
	  HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_14);
 80047fc:	4620      	mov	r0, r4
 80047fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004802:	f003 fa0b 	bl	8007c1c <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8004806:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800480a:	f001 fc91 	bl	8006130 <HAL_Delay>
  while (1)
 800480e:	e7f5      	b.n	80047fc <HardFault_Handler+0x4>
 8004810:	58022000 	.word	0x58022000

08004814 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8004814:	e7fe      	b.n	8004814 <MemManage_Handler>
 8004816:	bf00      	nop

08004818 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8004818:	e7fe      	b.n	8004818 <BusFault_Handler>
 800481a:	bf00      	nop

0800481c <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800481c:	e7fe      	b.n	800481c <UsageFault_Handler>
 800481e:	bf00      	nop

08004820 <SVC_Handler>:
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop

08004824 <DebugMon_Handler>:
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop

08004828 <PendSV_Handler>:
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop

0800482c <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 800482c:	f001 bc6e 	b.w	800610c <HAL_IncTick>

08004830 <LTDC_IRQHandler>:
  * @param  None
  * @retval None
  */
void LTDC_IRQHandler(void)
{
  HAL_LTDC_IRQHandler(&hlcd_ltdc);
 8004830:	4801      	ldr	r0, [pc, #4]	; (8004838 <LTDC_IRQHandler+0x8>)
 8004832:	f003 bb25 	b.w	8007e80 <HAL_LTDC_IRQHandler>
 8004836:	bf00      	nop
 8004838:	24011890 	.word	0x24011890

0800483c <LTDC_ER_IRQHandler>:
 800483c:	f7ff bff8 	b.w	8004830 <LTDC_IRQHandler>

08004840 <DSI_IRQHandler>:
  * @param  None
  * @retval None
  */
void DSI_IRQHandler(void)
{
  HAL_DSI_IRQHandler(&hlcd_dsi);
 8004840:	4801      	ldr	r0, [pc, #4]	; (8004848 <DSI_IRQHandler+0x8>)
 8004842:	f002 bdeb 	b.w	800741c <HAL_DSI_IRQHandler>
 8004846:	bf00      	nop
 8004848:	24011954 	.word	0x24011954

0800484c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800484c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004884 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004850:	f7fb fd42 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004854:	480c      	ldr	r0, [pc, #48]	; (8004888 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004856:	490d      	ldr	r1, [pc, #52]	; (800488c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004858:	4a0d      	ldr	r2, [pc, #52]	; (8004890 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800485a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800485c:	e002      	b.n	8004864 <LoopCopyDataInit>

0800485e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800485e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004860:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004862:	3304      	adds	r3, #4

08004864 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004864:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004866:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004868:	d3f9      	bcc.n	800485e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800486a:	4a0a      	ldr	r2, [pc, #40]	; (8004894 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800486c:	4c0a      	ldr	r4, [pc, #40]	; (8004898 <LoopFillZerobss+0x22>)
  movs r3, #0
 800486e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004870:	e001      	b.n	8004876 <LoopFillZerobss>

08004872 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004872:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004874:	3204      	adds	r2, #4

08004876 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004876:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004878:	d3fb      	bcc.n	8004872 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800487a:	f005 fd87 	bl	800a38c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800487e:	f7ff fcad 	bl	80041dc <main>
  bx  lr
 8004882:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004884:	24040000 	.word	0x24040000
  ldr r0, =_sdata
 8004888:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800488c:	2400107c 	.word	0x2400107c
  ldr r2, =_sidata
 8004890:	0801c188 	.word	0x0801c188
  ldr r2, =_sbss
 8004894:	24001080 	.word	0x24001080
  ldr r4, =_ebss
 8004898:	24011a10 	.word	0x24011a10

0800489c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800489c:	e7fe      	b.n	800489c <ADC3_IRQHandler>
	...

080048a0 <IS42S32800J_ModeRegConfig>:
  * @param  Ctx Component object pointer
  * @param  pRegMode : Pointer to Register Mode structure
  * @retval error status
  */
int32_t IS42S32800J_ModeRegConfig(SDRAM_HandleTypeDef *Ctx, IS42S32800J_Context_t *pRegMode) 
{
 80048a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                     pRegMode->BurstType     |\
                     pRegMode->CASLatency    |\
                     pRegMode->OperationMode |\
                     pRegMode->WriteBurstMode;
  
  Command.CommandMode            = IS42S32800J_LOAD_MODE_CMD;
 80048a2:	4c0e      	ldr	r4, [pc, #56]	; (80048dc <IS42S32800J_ModeRegConfig+0x3c>)
 80048a4:	2304      	movs	r3, #4
{
 80048a6:	460a      	mov	r2, r1
  Command.CommandTarget          = pRegMode->TargetBank;
  Command.AutoRefreshNumber      = 1;
 80048a8:	2601      	movs	r6, #1
  Command.CommandMode            = IS42S32800J_LOAD_MODE_CMD;
 80048aa:	6023      	str	r3, [r4, #0]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80048ac:	69d7      	ldr	r7, [r2, #28]
 80048ae:	e9d1 3503 	ldrd	r3, r5, [r1, #12]
  Command.ModeRegisterDefinition = tmpmrd;
  
  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 80048b2:	4621      	mov	r1, r4
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80048b4:	432b      	orrs	r3, r5
                     pRegMode->BurstType     |\
 80048b6:	6955      	ldr	r5, [r2, #20]
 80048b8:	432b      	orrs	r3, r5
                     pRegMode->CASLatency    |\
 80048ba:	6995      	ldr	r5, [r2, #24]
 80048bc:	432b      	orrs	r3, r5
  Command.CommandTarget          = pRegMode->TargetBank;
 80048be:	6815      	ldr	r5, [r2, #0]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 80048c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.AutoRefreshNumber      = 1;
 80048c4:	60a6      	str	r6, [r4, #8]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80048c6:	433b      	orrs	r3, r7
  Command.CommandTarget          = pRegMode->TargetBank;
 80048c8:	6065      	str	r5, [r4, #4]
  Command.ModeRegisterDefinition = tmpmrd;
 80048ca:	60e3      	str	r3, [r4, #12]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 80048cc:	f005 fbe4 	bl	800a098 <HAL_SDRAM_SendCommand>
 80048d0:	3800      	subs	r0, #0
 80048d2:	bf18      	it	ne
 80048d4:	2001      	movne	r0, #1
  }
  else
  {
    return IS42S32800J_OK;
  }
}
 80048d6:	4240      	negs	r0, r0
 80048d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048da:	bf00      	nop
 80048dc:	24001524 	.word	0x24001524

080048e0 <IS42S32800J_Init>:
  if(IS42S32800J_ClockEnable(Ctx, pRegMode->TargetBank) == IS42S32800J_OK)
 80048e0:	680a      	ldr	r2, [r1, #0]
{
 80048e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  Command.CommandMode            = IS42S32800J_CLK_ENABLE_CMD;
 80048e4:	4c22      	ldr	r4, [pc, #136]	; (8004970 <IS42S32800J_Init+0x90>)
 80048e6:	2301      	movs	r3, #1
  Command.ModeRegisterDefinition = 0;
 80048e8:	2700      	movs	r7, #0
{
 80048ea:	460d      	mov	r5, r1
  Command.CommandTarget          = Interface;
 80048ec:	6062      	str	r2, [r4, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 80048ee:	4621      	mov	r1, r4
 80048f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
{
 80048f4:	4606      	mov	r6, r0
  Command.ModeRegisterDefinition = 0;
 80048f6:	60e7      	str	r7, [r4, #12]
  Command.CommandMode            = IS42S32800J_CLK_ENABLE_CMD;
 80048f8:	6023      	str	r3, [r4, #0]
  Command.AutoRefreshNumber      = 1;
 80048fa:	60a3      	str	r3, [r4, #8]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 80048fc:	f005 fbcc 	bl	800a098 <HAL_SDRAM_SendCommand>
 8004900:	2800      	cmp	r0, #0
 8004902:	d132      	bne.n	800496a <IS42S32800J_Init+0x8a>
  * @retval IS42S32800J_OK
  */
static int32_t IS42S32800J_Delay(uint32_t Delay)
{  
  uint32_t tickstart;
  tickstart = HAL_GetTick();
 8004904:	f001 fc0e 	bl	8006124 <HAL_GetTick>
 8004908:	4607      	mov	r7, r0
  while((HAL_GetTick() - tickstart) < Delay)
 800490a:	f001 fc0b 	bl	8006124 <HAL_GetTick>
 800490e:	4287      	cmp	r7, r0
 8004910:	d0fb      	beq.n	800490a <IS42S32800J_Init+0x2a>
    if(IS42S32800J_Precharge(Ctx, pRegMode->TargetBank) == IS42S32800J_OK)
 8004912:	682a      	ldr	r2, [r5, #0]
  Command.CommandMode            = IS42S32800J_PALL_CMD;
 8004914:	2002      	movs	r0, #2
  Command.AutoRefreshNumber      = 1;
 8004916:	2101      	movs	r1, #1
  Command.ModeRegisterDefinition = 0;
 8004918:	2300      	movs	r3, #0
  Command.CommandTarget          = Interface;
 800491a:	6062      	str	r2, [r4, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 800491c:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.CommandMode            = IS42S32800J_PALL_CMD;
 8004920:	6020      	str	r0, [r4, #0]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004922:	4630      	mov	r0, r6
  Command.AutoRefreshNumber      = 1;
 8004924:	60a1      	str	r1, [r4, #8]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004926:	4912      	ldr	r1, [pc, #72]	; (8004970 <IS42S32800J_Init+0x90>)
  Command.ModeRegisterDefinition = 0;
 8004928:	60e3      	str	r3, [r4, #12]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 800492a:	f005 fbb5 	bl	800a098 <HAL_SDRAM_SendCommand>
 800492e:	4603      	mov	r3, r0
 8004930:	b9d8      	cbnz	r0, 800496a <IS42S32800J_Init+0x8a>
      if(IS42S32800J_RefreshMode(Ctx, pRegMode->TargetBank, pRegMode->RefreshMode) == IS42S32800J_OK)
 8004932:	6828      	ldr	r0, [r5, #0]
  Command.AutoRefreshNumber      = 8;
 8004934:	2708      	movs	r7, #8
  Command.CommandMode            = RefreshMode;
 8004936:	6869      	ldr	r1, [r5, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004938:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.CommandTarget          = Interface;
 800493c:	6060      	str	r0, [r4, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 800493e:	4630      	mov	r0, r6
  Command.CommandMode            = RefreshMode;
 8004940:	6021      	str	r1, [r4, #0]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004942:	490b      	ldr	r1, [pc, #44]	; (8004970 <IS42S32800J_Init+0x90>)
  Command.ModeRegisterDefinition = 0;
 8004944:	60e3      	str	r3, [r4, #12]
  Command.AutoRefreshNumber      = 8;
 8004946:	60a7      	str	r7, [r4, #8]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8004948:	f005 fba6 	bl	800a098 <HAL_SDRAM_SendCommand>
 800494c:	b968      	cbnz	r0, 800496a <IS42S32800J_Init+0x8a>
        if(IS42S32800J_ModeRegConfig(Ctx, pRegMode) == IS42S32800J_OK)
 800494e:	4629      	mov	r1, r5
 8004950:	4630      	mov	r0, r6
 8004952:	f7ff ffa5 	bl	80048a0 <IS42S32800J_ModeRegConfig>
 8004956:	b940      	cbnz	r0, 800496a <IS42S32800J_Init+0x8a>
  if(HAL_SDRAM_ProgramRefreshRate(Ctx, RefreshCount) != HAL_OK)
 8004958:	68a9      	ldr	r1, [r5, #8]
 800495a:	4630      	mov	r0, r6
 800495c:	f005 fbbc 	bl	800a0d8 <HAL_SDRAM_ProgramRefreshRate>
 8004960:	3800      	subs	r0, #0
 8004962:	bf18      	it	ne
 8004964:	2001      	movne	r0, #1
 8004966:	4240      	negs	r0, r0
}
 8004968:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  int32_t ret = IS42S32800J_ERROR;
 800496a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800496e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004970:	24001524 	.word	0x24001524

08004974 <OTM8009A_DeInit>:
  * @retval Component status
  */
int32_t OTM8009A_DeInit(OTM8009A_Object_t *pObj)
{
  return OTM8009A_ERROR;
}
 8004974:	f04f 30ff 	mov.w	r0, #4294967295
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop

0800497c <OTM8009A_GetBrightness>:
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t OTM8009A_GetBrightness(OTM8009A_Object_t *pObj, uint32_t *Brightness)
{
  *Brightness = OTM8009ACtx.Brightness;
 800497c:	4b02      	ldr	r3, [pc, #8]	; (8004988 <OTM8009A_GetBrightness+0xc>)
  return OTM8009A_OK;  
}
 800497e:	2000      	movs	r0, #0
  *Brightness = OTM8009ACtx.Brightness;
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	600b      	str	r3, [r1, #0]
}
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	24001534 	.word	0x24001534

0800498c <OTM8009A_GetOrientation>:
int32_t OTM8009A_GetOrientation(OTM8009A_Object_t *pObj, uint32_t *Orientation)
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  *Orientation = OTM8009ACtx.Orientation;
 800498c:	4b02      	ldr	r3, [pc, #8]	; (8004998 <OTM8009A_GetOrientation+0xc>)
  
  return OTM8009A_OK;
}
 800498e:	2000      	movs	r0, #0
  *Orientation = OTM8009ACtx.Orientation;
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	600b      	str	r3, [r1, #0]
}
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	24001534 	.word	0x24001534

0800499c <OTM8009A_GetXSize>:
int32_t OTM8009A_GetXSize(OTM8009A_Object_t *pObj, uint32_t *Xsize)
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  switch(OTM8009ACtx.Orientation)
 800499c:	4b06      	ldr	r3, [pc, #24]	; (80049b8 <OTM8009A_GetXSize+0x1c>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	b123      	cbz	r3, 80049ac <OTM8009A_GetXSize+0x10>
  {
  case OTM8009A_ORIENTATION_PORTRAIT:
    *Xsize = OTM8009A_480X800_WIDTH;
    break;
  case OTM8009A_ORIENTATION_LANDSCAPE:
    *Xsize = OTM8009A_800X480_WIDTH;
 80049a2:	f44f 7348 	mov.w	r3, #800	; 0x320
    *Xsize = OTM8009A_800X480_WIDTH;
    break;
  }
  
  return OTM8009A_OK;
}
 80049a6:	2000      	movs	r0, #0
    *Xsize = OTM8009A_800X480_WIDTH;
 80049a8:	600b      	str	r3, [r1, #0]
}
 80049aa:	4770      	bx	lr
    *Xsize = OTM8009A_480X800_WIDTH;
 80049ac:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
}
 80049b0:	2000      	movs	r0, #0
    *Xsize = OTM8009A_480X800_WIDTH;
 80049b2:	600b      	str	r3, [r1, #0]
}
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	24001534 	.word	0x24001534

080049bc <OTM8009A_GetYSize>:
int32_t OTM8009A_GetYSize(OTM8009A_Object_t *pObj, uint32_t *Ysize)
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  switch(OTM8009ACtx.Orientation)
 80049bc:	4b06      	ldr	r3, [pc, #24]	; (80049d8 <OTM8009A_GetYSize+0x1c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	b123      	cbz	r3, 80049cc <OTM8009A_GetYSize+0x10>
  {
  case OTM8009A_ORIENTATION_PORTRAIT:
    *Ysize = OTM8009A_480X800_HEIGHT;
    break;
  case OTM8009A_ORIENTATION_LANDSCAPE:
    *Ysize = OTM8009A_800X480_HEIGHT;
 80049c2:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
    *Ysize = OTM8009A_800X480_HEIGHT;
    break;
  }
  
  return OTM8009A_OK;
}
 80049c6:	2000      	movs	r0, #0
    *Ysize = OTM8009A_800X480_HEIGHT;
 80049c8:	600b      	str	r3, [r1, #0]
}
 80049ca:	4770      	bx	lr
    *Ysize = OTM8009A_480X800_HEIGHT;
 80049cc:	f44f 7348 	mov.w	r3, #800	; 0x320
}
 80049d0:	2000      	movs	r0, #0
    *Ysize = OTM8009A_480X800_HEIGHT;
 80049d2:	600b      	str	r3, [r1, #0]
}
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	24001534 	.word	0x24001534

080049dc <OTM8009A_SetCursor>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 80049dc:	f04f 30ff 	mov.w	r0, #4294967295
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop

080049e4 <OTM8009A_DrawBitmap>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 80049e4:	f04f 30ff 	mov.w	r0, #4294967295
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop

080049ec <OTM8009A_FillRGBRect>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 80049ec:	f04f 30ff 	mov.w	r0, #4294967295
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop

080049f4 <OTM8009A_DrawHLine>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 80049f4:	f04f 30ff 	mov.w	r0, #4294967295
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop

080049fc <OTM8009A_FillRect>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 80049fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop

08004a04 <OTM8009A_SetPixel>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8004a04:	f04f 30ff 	mov.w	r0, #4294967295
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop

08004a0c <OTM8009A_ReadRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OTM8009A_ReadRegWrap(void *Handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8004a0c:	b410      	push	{r4}
  OTM8009A_Object_t *pObj = (OTM8009A_Object_t *)Handle;

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8004a0e:	6884      	ldr	r4, [r0, #8]
 8004a10:	8800      	ldrh	r0, [r0, #0]
 8004a12:	46a4      	mov	ip, r4
}
 8004a14:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8004a18:	4760      	bx	ip
 8004a1a:	bf00      	nop

08004a1c <OTM8009A_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OTM8009A_WriteRegWrap(void *Handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8004a1c:	b410      	push	{r4}
  OTM8009A_Object_t *pObj = (OTM8009A_Object_t *)Handle;

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8004a1e:	6844      	ldr	r4, [r0, #4]
 8004a20:	8800      	ldrh	r0, [r0, #0]
 8004a22:	46a4      	mov	ip, r4
}
 8004a24:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8004a28:	4760      	bx	ip
 8004a2a:	bf00      	nop

08004a2c <OTM8009A_Init>:
{
 8004a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004a30:	2300      	movs	r3, #0
 8004a32:	f100 0710 	add.w	r7, r0, #16
{
 8004a36:	b082      	sub	sp, #8
 8004a38:	4680      	mov	r8, r0
 8004a3a:	4689      	mov	r9, r1
 8004a3c:	4692      	mov	sl, r2
  ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004a3e:	4619      	mov	r1, r3
 8004a40:	4ae0      	ldr	r2, [pc, #896]	; (8004dc4 <OTM8009A_Init+0x398>)
 8004a42:	4638      	mov	r0, r7
 8004a44:	f000 fcd6 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8004a48:	2303      	movs	r3, #3
  ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004a4a:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8004a4c:	4ade      	ldr	r2, [pc, #888]	; (8004dc8 <OTM8009A_Init+0x39c>)
 8004a4e:	21ff      	movs	r1, #255	; 0xff
 8004a50:	4638      	mov	r0, r7
 8004a52:	f000 fccf 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004a56:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8004a58:	4605      	mov	r5, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004a5a:	4adc      	ldr	r2, [pc, #880]	; (8004dcc <OTM8009A_Init+0x3a0>)
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4638      	mov	r0, r7
 8004a60:	f000 fcc8 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8004a64:	4425      	add	r5, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8004a66:	2302      	movs	r3, #2
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004a68:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8004a6a:	4ad9      	ldr	r2, [pc, #868]	; (8004dd0 <OTM8009A_Init+0x3a4>)
 8004a6c:	21ff      	movs	r1, #255	; 0xff
 8004a6e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004a70:	442c      	add	r4, r5
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8004a72:	f000 fcbf 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004a76:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8004a78:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004a7a:	4ad4      	ldr	r2, [pc, #848]	; (8004dcc <OTM8009A_Init+0x3a0>)
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	4638      	mov	r0, r7
 8004a80:	f000 fcb8 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8004a84:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004a86:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[3], 0);
 8004a88:	2300      	movs	r3, #0
 8004a8a:	4ad2      	ldr	r2, [pc, #840]	; (8004dd4 <OTM8009A_Init+0x3a8>)
 8004a8c:	21c4      	movs	r1, #196	; 0xc4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004a8e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[3], 0);
 8004a90:	4638      	mov	r0, r7
 8004a92:	f000 fcaf 	bl	80053f4 <otm8009a_write_reg>
  * @param  Delay  Delay in ms
  */
static int32_t OTM8009A_IO_Delay(OTM8009A_Object_t *pObj, uint32_t Delay)
{
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8004a96:	f8d8 300c 	ldr.w	r3, [r8, #12]
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[3], 0);
 8004a9a:	4406      	add	r6, r0
  tickstart = pObj->IO.GetTick();
 8004a9c:	4798      	blx	r3
 8004a9e:	4604      	mov	r4, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8004aa0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004aa4:	4798      	blx	r3
 8004aa6:	1b00      	subs	r0, r0, r4
 8004aa8:	2809      	cmp	r0, #9
 8004aaa:	d9f9      	bls.n	8004aa0 <OTM8009A_Init+0x74>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[4], 0);
 8004aac:	2300      	movs	r3, #0
 8004aae:	4aca      	ldr	r2, [pc, #808]	; (8004dd8 <OTM8009A_Init+0x3ac>)
 8004ab0:	4638      	mov	r0, r7
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	f000 fc9e 	bl	80053f4 <otm8009a_write_reg>
 8004ab8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[5], 0);
 8004aba:	2300      	movs	r3, #0
 8004abc:	4ac7      	ldr	r2, [pc, #796]	; (8004ddc <OTM8009A_Init+0x3b0>)
 8004abe:	21c4      	movs	r1, #196	; 0xc4
 8004ac0:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[4], 0);
 8004ac2:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[5], 0);
 8004ac4:	f000 fc96 	bl	80053f4 <otm8009a_write_reg>
  tickstart = pObj->IO.GetTick();
 8004ac8:	f8d8 300c 	ldr.w	r3, [r8, #12]
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[5], 0);
 8004acc:	4404      	add	r4, r0
  tickstart = pObj->IO.GetTick();
 8004ace:	4798      	blx	r3
 8004ad0:	4605      	mov	r5, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8004ad2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004ad6:	4798      	blx	r3
 8004ad8:	1b40      	subs	r0, r0, r5
 8004ada:	2809      	cmp	r0, #9
 8004adc:	d9f9      	bls.n	8004ad2 <OTM8009A_Init+0xa6>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[6], 0);
 8004ade:	2300      	movs	r3, #0
 8004ae0:	4abf      	ldr	r2, [pc, #764]	; (8004de0 <OTM8009A_Init+0x3b4>)
 8004ae2:	4638      	mov	r0, r7
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	f000 fc85 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8004aea:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[6], 0);
 8004aec:	4605      	mov	r5, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8004aee:	4abd      	ldr	r2, [pc, #756]	; (8004de4 <OTM8009A_Init+0x3b8>)
 8004af0:	21c5      	movs	r1, #197	; 0xc5
 8004af2:	4638      	mov	r0, r7
 8004af4:	f000 fc7e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8004af8:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[6], 0);
 8004afa:	4425      	add	r5, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8004afc:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8004afe:	4619      	mov	r1, r3
 8004b00:	4ab9      	ldr	r2, [pc, #740]	; (8004de8 <OTM8009A_Init+0x3bc>)
 8004b02:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8004b04:	442c      	add	r4, r5
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8004b06:	f000 fc75 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004b0a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8004b0c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004b0e:	4ab7      	ldr	r2, [pc, #732]	; (8004dec <OTM8009A_Init+0x3c0>)
 8004b10:	21c5      	movs	r1, #197	; 0xc5
 8004b12:	4638      	mov	r0, r7
 8004b14:	f000 fc6e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8004b18:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8004b1a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004b1c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8004b1e:	4619      	mov	r1, r3
 8004b20:	4ab3      	ldr	r2, [pc, #716]	; (8004df0 <OTM8009A_Init+0x3c4>)
 8004b22:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004b24:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8004b26:	f000 fc65 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8004b2a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8004b2c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8004b2e:	4ab1      	ldr	r2, [pc, #708]	; (8004df4 <OTM8009A_Init+0x3c8>)
 8004b30:	21c0      	movs	r1, #192	; 0xc0
 8004b32:	4638      	mov	r0, r7
 8004b34:	f000 fc5e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004b38:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8004b3a:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8004b3c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004b3e:	4619      	mov	r1, r3
 8004b40:	4aa0      	ldr	r2, [pc, #640]	; (8004dc4 <OTM8009A_Init+0x398>)
 8004b42:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8004b44:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004b46:	f000 fc55 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8004b4a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004b4c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8004b4e:	4aaa      	ldr	r2, [pc, #680]	; (8004df8 <OTM8009A_Init+0x3cc>)
 8004b50:	21d9      	movs	r1, #217	; 0xd9
 8004b52:	4638      	mov	r0, r7
 8004b54:	f000 fc4e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004b58:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004b5a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8004b5c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004b5e:	4619      	mov	r1, r3
 8004b60:	4aa6      	ldr	r2, [pc, #664]	; (8004dfc <OTM8009A_Init+0x3d0>)
 8004b62:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8004b64:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004b66:	f000 fc45 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8004b6a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004b6c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8004b6e:	4aa4      	ldr	r2, [pc, #656]	; (8004e00 <OTM8009A_Init+0x3d4>)
 8004b70:	21c1      	movs	r1, #193	; 0xc1
 8004b72:	4638      	mov	r0, r7
 8004b74:	f000 fc3e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004b78:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004b7a:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8004b7c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004b7e:	4619      	mov	r1, r3
 8004b80:	4aa0      	ldr	r2, [pc, #640]	; (8004e04 <OTM8009A_Init+0x3d8>)
 8004b82:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8004b84:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004b86:	f000 fc35 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 8004b8a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004b8c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 8004b8e:	4a9e      	ldr	r2, [pc, #632]	; (8004e08 <OTM8009A_Init+0x3dc>)
 8004b90:	21c1      	movs	r1, #193	; 0xc1
 8004b92:	4638      	mov	r0, r7
 8004b94:	f000 fc2e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8004b98:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004b9a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 8004b9c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4a9a      	ldr	r2, [pc, #616]	; (8004e0c <OTM8009A_Init+0x3e0>)
 8004ba2:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 8004ba4:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8004ba6:	f000 fc25 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 8004baa:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8004bac:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 8004bae:	4a98      	ldr	r2, [pc, #608]	; (8004e10 <OTM8009A_Init+0x3e4>)
 8004bb0:	21c5      	movs	r1, #197	; 0xc5
 8004bb2:	4638      	mov	r0, r7
 8004bb4:	f000 fc1e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8004bb8:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8004bba:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 8004bbc:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	4a94      	ldr	r2, [pc, #592]	; (8004e14 <OTM8009A_Init+0x3e8>)
 8004bc2:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 8004bc4:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8004bc6:	f000 fc15 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004bca:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8004bcc:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004bce:	4a87      	ldr	r2, [pc, #540]	; (8004dec <OTM8009A_Init+0x3c0>)
 8004bd0:	21c5      	movs	r1, #197	; 0xc5
 8004bd2:	4638      	mov	r0, r7
 8004bd4:	f000 fc0e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004bd8:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8004bda:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004bdc:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004bde:	4619      	mov	r1, r3
 8004be0:	4a78      	ldr	r2, [pc, #480]	; (8004dc4 <OTM8009A_Init+0x398>)
 8004be2:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8004be4:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004be6:	f000 fc05 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8004bea:	2302      	movs	r3, #2
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004bec:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8004bee:	4a8a      	ldr	r2, [pc, #552]	; (8004e18 <OTM8009A_Init+0x3ec>)
 8004bf0:	21d8      	movs	r1, #216	; 0xd8
 8004bf2:	4638      	mov	r0, r7
 8004bf4:	f000 fbfe 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004bf8:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004bfa:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8004bfc:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004bfe:	4619      	mov	r1, r3
 8004c00:	4a86      	ldr	r2, [pc, #536]	; (8004e1c <OTM8009A_Init+0x3f0>)
 8004c02:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8004c04:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004c06:	f000 fbf5 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004c0a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004c0c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004c0e:	4a84      	ldr	r2, [pc, #528]	; (8004e20 <OTM8009A_Init+0x3f4>)
 8004c10:	21c5      	movs	r1, #197	; 0xc5
 8004c12:	4638      	mov	r0, r7
 8004c14:	f000 fbee 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004c18:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004c1a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004c1c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004c1e:	4619      	mov	r1, r3
 8004c20:	4a80      	ldr	r2, [pc, #512]	; (8004e24 <OTM8009A_Init+0x3f8>)
 8004c22:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004c24:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004c26:	f000 fbe5 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004c2a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004c2c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004c2e:	4a7e      	ldr	r2, [pc, #504]	; (8004e28 <OTM8009A_Init+0x3fc>)
 8004c30:	21c0      	movs	r1, #192	; 0xc0
 8004c32:	4638      	mov	r0, r7
 8004c34:	f000 fbde 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004c38:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004c3a:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004c3c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004c3e:	4619      	mov	r1, r3
 8004c40:	4a7a      	ldr	r2, [pc, #488]	; (8004e2c <OTM8009A_Init+0x400>)
 8004c42:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004c44:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004c46:	f000 fbd5 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004c4a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004c4c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004c4e:	4a78      	ldr	r2, [pc, #480]	; (8004e30 <OTM8009A_Init+0x404>)
 8004c50:	21c5      	movs	r1, #197	; 0xc5
 8004c52:	4638      	mov	r0, r7
 8004c54:	f000 fbce 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004c58:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004c5a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004c5c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004c5e:	4619      	mov	r1, r3
 8004c60:	4a66      	ldr	r2, [pc, #408]	; (8004dfc <OTM8009A_Init+0x3d0>)
 8004c62:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004c64:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004c66:	f000 fbc5 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 8004c6a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004c6c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 8004c6e:	4a71      	ldr	r2, [pc, #452]	; (8004e34 <OTM8009A_Init+0x408>)
 8004c70:	21c4      	movs	r1, #196	; 0xc4
 8004c72:	4638      	mov	r0, r7
 8004c74:	f000 fbbe 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004c78:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004c7a:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 8004c7c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004c7e:	4619      	mov	r1, r3
 8004c80:	4a60      	ldr	r2, [pc, #384]	; (8004e04 <OTM8009A_Init+0x3d8>)
 8004c82:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 8004c84:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004c86:	f000 fbb5 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 8004c8a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004c8c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 8004c8e:	4a6a      	ldr	r2, [pc, #424]	; (8004e38 <OTM8009A_Init+0x40c>)
 8004c90:	21c1      	movs	r1, #193	; 0xc1
 8004c92:	4638      	mov	r0, r7
 8004c94:	f000 fbae 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 8004c98:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004c9a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 8004c9c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	4a66      	ldr	r2, [pc, #408]	; (8004e3c <OTM8009A_Init+0x410>)
 8004ca2:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 8004ca4:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 8004ca6:	f000 fba5 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 8004caa:	2302      	movs	r3, #2
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 8004cac:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 8004cae:	4a64      	ldr	r2, [pc, #400]	; (8004e40 <OTM8009A_Init+0x414>)
 8004cb0:	21b3      	movs	r1, #179	; 0xb3
 8004cb2:	4638      	mov	r0, r7
 8004cb4:	f000 fb9e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004cb8:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 8004cba:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 8004cbc:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	4a42      	ldr	r2, [pc, #264]	; (8004dcc <OTM8009A_Init+0x3a0>)
 8004cc2:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 8004cc4:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004cc6:	f000 fb95 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 8004cca:	2306      	movs	r3, #6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004ccc:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 8004cce:	4a5d      	ldr	r2, [pc, #372]	; (8004e44 <OTM8009A_Init+0x418>)
 8004cd0:	21ce      	movs	r1, #206	; 0xce
 8004cd2:	4638      	mov	r0, r7
 8004cd4:	f000 fb8e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004cd8:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004cda:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 8004cdc:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4a59      	ldr	r2, [pc, #356]	; (8004e48 <OTM8009A_Init+0x41c>)
 8004ce2:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 8004ce4:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004ce6:	f000 fb85 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 8004cea:	230e      	movs	r3, #14
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004cec:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 8004cee:	4a57      	ldr	r2, [pc, #348]	; (8004e4c <OTM8009A_Init+0x420>)
 8004cf0:	21ce      	movs	r1, #206	; 0xce
 8004cf2:	4638      	mov	r0, r7
 8004cf4:	f000 fb7e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004cf8:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004cfa:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 8004cfc:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004cfe:	4619      	mov	r1, r3
 8004d00:	4a53      	ldr	r2, [pc, #332]	; (8004e50 <OTM8009A_Init+0x424>)
 8004d02:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 8004d04:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004d06:	f000 fb75 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004d0a:	230e      	movs	r3, #14
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004d0c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004d0e:	4a51      	ldr	r2, [pc, #324]	; (8004e54 <OTM8009A_Init+0x428>)
 8004d10:	21ce      	movs	r1, #206	; 0xce
 8004d12:	4638      	mov	r0, r7
 8004d14:	f000 fb6e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004d18:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004d1a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004d1c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004d1e:	4619      	mov	r1, r3
 8004d20:	4a4d      	ldr	r2, [pc, #308]	; (8004e58 <OTM8009A_Init+0x42c>)
 8004d22:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004d24:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004d26:	f000 fb65 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004d2a:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004d2c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004d2e:	4a4b      	ldr	r2, [pc, #300]	; (8004e5c <OTM8009A_Init+0x430>)
 8004d30:	21cf      	movs	r1, #207	; 0xcf
 8004d32:	4638      	mov	r0, r7
 8004d34:	f000 fb5e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004d38:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004d3a:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004d3c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004d3e:	4619      	mov	r1, r3
 8004d40:	4a47      	ldr	r2, [pc, #284]	; (8004e60 <OTM8009A_Init+0x434>)
 8004d42:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004d44:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004d46:	f000 fb55 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004d4a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004d4c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004d4e:	4a45      	ldr	r2, [pc, #276]	; (8004e64 <OTM8009A_Init+0x438>)
 8004d50:	21cf      	movs	r1, #207	; 0xcf
 8004d52:	4638      	mov	r0, r7
 8004d54:	f000 fb4e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004d58:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004d5a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004d5c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004d5e:	4619      	mov	r1, r3
 8004d60:	4a1a      	ldr	r2, [pc, #104]	; (8004dcc <OTM8009A_Init+0x3a0>)
 8004d62:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004d64:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004d66:	f000 fb45 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 8004d6a:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004d6c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 8004d6e:	4a3e      	ldr	r2, [pc, #248]	; (8004e68 <OTM8009A_Init+0x43c>)
 8004d70:	21cb      	movs	r1, #203	; 0xcb
 8004d72:	4638      	mov	r0, r7
 8004d74:	f000 fb3e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004d78:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004d7a:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 8004d7c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004d7e:	4619      	mov	r1, r3
 8004d80:	4a3a      	ldr	r2, [pc, #232]	; (8004e6c <OTM8009A_Init+0x440>)
 8004d82:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 8004d84:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004d86:	f000 fb35 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 8004d8a:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004d8c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 8004d8e:	4a38      	ldr	r2, [pc, #224]	; (8004e70 <OTM8009A_Init+0x444>)
 8004d90:	21cb      	movs	r1, #203	; 0xcb
 8004d92:	4638      	mov	r0, r7
 8004d94:	f000 fb2e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004d98:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004d9a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 8004d9c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004d9e:	4619      	mov	r1, r3
 8004da0:	4a29      	ldr	r2, [pc, #164]	; (8004e48 <OTM8009A_Init+0x41c>)
 8004da2:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 8004da4:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004da6:	f000 fb25 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 8004daa:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004dac:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 8004dae:	4a31      	ldr	r2, [pc, #196]	; (8004e74 <OTM8009A_Init+0x448>)
 8004db0:	21cb      	movs	r1, #203	; 0xcb
 8004db2:	4638      	mov	r0, r7
 8004db4:	f000 fb1e 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004db8:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004dba:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 8004dbc:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	e05a      	b.n	8004e78 <OTM8009A_Init+0x44c>
 8004dc2:	bf00      	nop
 8004dc4:	0801a669 	.word	0x0801a669
 8004dc8:	0801a538 	.word	0x0801a538
 8004dcc:	0801a66a 	.word	0x0801a66a
 8004dd0:	0801a5c4 	.word	0x0801a5c4
 8004dd4:	0801a66b 	.word	0x0801a66b
 8004dd8:	0801a66c 	.word	0x0801a66c
 8004ddc:	0801a66d 	.word	0x0801a66d
 8004de0:	0801a66e 	.word	0x0801a66e
 8004de4:	0801a66f 	.word	0x0801a66f
 8004de8:	0801a670 	.word	0x0801a670
 8004dec:	0801a671 	.word	0x0801a671
 8004df0:	0801a672 	.word	0x0801a672
 8004df4:	0801a673 	.word	0x0801a673
 8004df8:	0801a674 	.word	0x0801a674
 8004dfc:	0801a675 	.word	0x0801a675
 8004e00:	0801a676 	.word	0x0801a676
 8004e04:	0801a677 	.word	0x0801a677
 8004e08:	0801a678 	.word	0x0801a678
 8004e0c:	0801a679 	.word	0x0801a679
 8004e10:	0801a67a 	.word	0x0801a67a
 8004e14:	0801a67b 	.word	0x0801a67b
 8004e18:	0801a638 	.word	0x0801a638
 8004e1c:	0801a67c 	.word	0x0801a67c
 8004e20:	0801a67d 	.word	0x0801a67d
 8004e24:	0801a67e 	.word	0x0801a67e
 8004e28:	0801a67f 	.word	0x0801a67f
 8004e2c:	0801a680 	.word	0x0801a680
 8004e30:	0801a681 	.word	0x0801a681
 8004e34:	0801a682 	.word	0x0801a682
 8004e38:	0801a683 	.word	0x0801a683
 8004e3c:	0801a684 	.word	0x0801a684
 8004e40:	0801a63c 	.word	0x0801a63c
 8004e44:	0801a640 	.word	0x0801a640
 8004e48:	0801a685 	.word	0x0801a685
 8004e4c:	0801a648 	.word	0x0801a648
 8004e50:	0801a686 	.word	0x0801a686
 8004e54:	0801a658 	.word	0x0801a658
 8004e58:	0801a687 	.word	0x0801a687
 8004e5c:	0801a53c 	.word	0x0801a53c
 8004e60:	0801a688 	.word	0x0801a688
 8004e64:	0801a695 	.word	0x0801a695
 8004e68:	0801a548 	.word	0x0801a548
 8004e6c:	0801a689 	.word	0x0801a689
 8004e70:	0801a554 	.word	0x0801a554
 8004e74:	0801a564 	.word	0x0801a564
 8004e78:	4ad1      	ldr	r2, [pc, #836]	; (80051c0 <OTM8009A_Init+0x794>)
 8004e7a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 8004e7c:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004e7e:	f000 fab9 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 8004e82:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004e84:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 8004e86:	4acf      	ldr	r2, [pc, #828]	; (80051c4 <OTM8009A_Init+0x798>)
 8004e88:	21cb      	movs	r1, #203	; 0xcb
 8004e8a:	4638      	mov	r0, r7
 8004e8c:	f000 fab2 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004e90:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004e92:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 8004e94:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004e96:	4619      	mov	r1, r3
 8004e98:	4acb      	ldr	r2, [pc, #812]	; (80051c8 <OTM8009A_Init+0x79c>)
 8004e9a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 8004e9c:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004e9e:	f000 faa9 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 8004ea2:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004ea4:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 8004ea6:	4ac9      	ldr	r2, [pc, #804]	; (80051cc <OTM8009A_Init+0x7a0>)
 8004ea8:	21cb      	movs	r1, #203	; 0xcb
 8004eaa:	4638      	mov	r0, r7
 8004eac:	f000 faa2 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004eb0:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004eb2:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 8004eb4:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	4ac5      	ldr	r2, [pc, #788]	; (80051d0 <OTM8009A_Init+0x7a4>)
 8004eba:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 8004ebc:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004ebe:	f000 fa99 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 8004ec2:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004ec4:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 8004ec6:	4ac3      	ldr	r2, [pc, #780]	; (80051d4 <OTM8009A_Init+0x7a8>)
 8004ec8:	21cb      	movs	r1, #203	; 0xcb
 8004eca:	4638      	mov	r0, r7
 8004ecc:	f000 fa92 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 8004ed0:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004ed2:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 8004ed4:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 8004ed6:	4619      	mov	r1, r3
 8004ed8:	4abf      	ldr	r2, [pc, #764]	; (80051d8 <OTM8009A_Init+0x7ac>)
 8004eda:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 8004edc:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 8004ede:	f000 fa89 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 8004ee2:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 8004ee4:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 8004ee6:	4abd      	ldr	r2, [pc, #756]	; (80051dc <OTM8009A_Init+0x7b0>)
 8004ee8:	21cb      	movs	r1, #203	; 0xcb
 8004eea:	4638      	mov	r0, r7
 8004eec:	f000 fa82 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 8004ef0:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 8004ef2:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 8004ef4:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	4ab9      	ldr	r2, [pc, #740]	; (80051e0 <OTM8009A_Init+0x7b4>)
 8004efa:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 8004efc:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 8004efe:	f000 fa79 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 8004f02:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 8004f04:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 8004f06:	4ab7      	ldr	r2, [pc, #732]	; (80051e4 <OTM8009A_Init+0x7b8>)
 8004f08:	21cb      	movs	r1, #203	; 0xcb
 8004f0a:	4638      	mov	r0, r7
 8004f0c:	f000 fa72 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004f10:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 8004f12:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 8004f14:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004f16:	4619      	mov	r1, r3
 8004f18:	4ab3      	ldr	r2, [pc, #716]	; (80051e8 <OTM8009A_Init+0x7bc>)
 8004f1a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 8004f1c:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004f1e:	f000 fa69 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004f22:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004f24:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004f26:	4ab1      	ldr	r2, [pc, #708]	; (80051ec <OTM8009A_Init+0x7c0>)
 8004f28:	21cc      	movs	r1, #204	; 0xcc
 8004f2a:	4638      	mov	r0, r7
 8004f2c:	f000 fa62 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004f30:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004f32:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004f34:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004f36:	4619      	mov	r1, r3
 8004f38:	4aad      	ldr	r2, [pc, #692]	; (80051f0 <OTM8009A_Init+0x7c4>)
 8004f3a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004f3c:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004f3e:	f000 fa59 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004f42:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004f44:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004f46:	4aab      	ldr	r2, [pc, #684]	; (80051f4 <OTM8009A_Init+0x7c8>)
 8004f48:	21cc      	movs	r1, #204	; 0xcc
 8004f4a:	4638      	mov	r0, r7
 8004f4c:	f000 fa52 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004f50:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004f52:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004f54:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004f56:	4619      	mov	r1, r3
 8004f58:	4aa7      	ldr	r2, [pc, #668]	; (80051f8 <OTM8009A_Init+0x7cc>)
 8004f5a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004f5c:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004f5e:	f000 fa49 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004f62:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004f64:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004f66:	4aa5      	ldr	r2, [pc, #660]	; (80051fc <OTM8009A_Init+0x7d0>)
 8004f68:	21cc      	movs	r1, #204	; 0xcc
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	f000 fa42 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004f70:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004f72:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004f74:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004f76:	4619      	mov	r1, r3
 8004f78:	4a91      	ldr	r2, [pc, #580]	; (80051c0 <OTM8009A_Init+0x794>)
 8004f7a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004f7c:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004f7e:	f000 fa39 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 8004f82:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004f84:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 8004f86:	4a9e      	ldr	r2, [pc, #632]	; (8005200 <OTM8009A_Init+0x7d4>)
 8004f88:	21cc      	movs	r1, #204	; 0xcc
 8004f8a:	4638      	mov	r0, r7
 8004f8c:	f000 fa32 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004f90:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004f92:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 8004f94:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004f96:	4619      	mov	r1, r3
 8004f98:	4a8b      	ldr	r2, [pc, #556]	; (80051c8 <OTM8009A_Init+0x79c>)
 8004f9a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 8004f9c:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004f9e:	f000 fa29 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 8004fa2:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004fa4:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 8004fa6:	4a97      	ldr	r2, [pc, #604]	; (8005204 <OTM8009A_Init+0x7d8>)
 8004fa8:	21cc      	movs	r1, #204	; 0xcc
 8004faa:	4638      	mov	r0, r7
 8004fac:	f000 fa22 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004fb0:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004fb2:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 8004fb4:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	4a85      	ldr	r2, [pc, #532]	; (80051d0 <OTM8009A_Init+0x7a4>)
 8004fba:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 8004fbc:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004fbe:	f000 fa19 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 8004fc2:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004fc4:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 8004fc6:	4a90      	ldr	r2, [pc, #576]	; (8005208 <OTM8009A_Init+0x7dc>)
 8004fc8:	21cc      	movs	r1, #204	; 0xcc
 8004fca:	4638      	mov	r0, r7
 8004fcc:	f000 fa12 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004fd0:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004fd2:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 8004fd4:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	4a8c      	ldr	r2, [pc, #560]	; (800520c <OTM8009A_Init+0x7e0>)
 8004fda:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 8004fdc:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004fde:	f000 fa09 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 8004fe2:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004fe4:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 8004fe6:	4a8a      	ldr	r2, [pc, #552]	; (8005210 <OTM8009A_Init+0x7e4>)
 8004fe8:	21c5      	movs	r1, #197	; 0xc5
 8004fea:	4638      	mov	r0, r7
 8004fec:	f000 fa02 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 8004ff0:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004ff2:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 8004ff4:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	4a86      	ldr	r2, [pc, #536]	; (8005214 <OTM8009A_Init+0x7e8>)
 8004ffa:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 8004ffc:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 8004ffe:	f000 f9f9 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 8005002:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 8005004:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 8005006:	4a84      	ldr	r2, [pc, #528]	; (8005218 <OTM8009A_Init+0x7ec>)
 8005008:	21f5      	movs	r1, #245	; 0xf5
 800500a:	4638      	mov	r0, r7
 800500c:	f000 f9f2 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8005010:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 8005012:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 8005014:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8005016:	4619      	mov	r1, r3
 8005018:	4a80      	ldr	r2, [pc, #512]	; (800521c <OTM8009A_Init+0x7f0>)
 800501a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 800501c:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 800501e:	f000 f9e9 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 8005022:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8005024:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 8005026:	4a7e      	ldr	r2, [pc, #504]	; (8005220 <OTM8009A_Init+0x7f4>)
 8005028:	21c6      	movs	r1, #198	; 0xc6
 800502a:	4638      	mov	r0, r7
 800502c:	f000 f9e2 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005030:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8005032:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 8005034:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005036:	4619      	mov	r1, r3
 8005038:	4a7a      	ldr	r2, [pc, #488]	; (8005224 <OTM8009A_Init+0x7f8>)
 800503a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 800503c:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800503e:	f000 f9d9 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 8005042:	2303      	movs	r3, #3
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005044:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 8005046:	4a78      	ldr	r2, [pc, #480]	; (8005228 <OTM8009A_Init+0x7fc>)
 8005048:	21ff      	movs	r1, #255	; 0xff
 800504a:	4638      	mov	r0, r7
 800504c:	f000 f9d2 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005050:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005052:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005054:	4a73      	ldr	r2, [pc, #460]	; (8005224 <OTM8009A_Init+0x7f8>)
 8005056:	4619      	mov	r1, r3
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 8005058:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800505a:	4638      	mov	r0, r7
 800505c:	f000 f9ca 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005060:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 8005062:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005064:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005066:	4619      	mov	r1, r3
 8005068:	4a6e      	ldr	r2, [pc, #440]	; (8005224 <OTM8009A_Init+0x7f8>)
 800506a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800506c:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800506e:	f000 f9c1 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 8005072:	2310      	movs	r3, #16
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005074:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 8005076:	4a6d      	ldr	r2, [pc, #436]	; (800522c <OTM8009A_Init+0x800>)
 8005078:	21e1      	movs	r1, #225	; 0xe1
 800507a:	4638      	mov	r0, r7
 800507c:	f000 f9ba 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005080:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005082:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 8005084:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005086:	4619      	mov	r1, r3
 8005088:	4a66      	ldr	r2, [pc, #408]	; (8005224 <OTM8009A_Init+0x7f8>)
 800508a:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 800508c:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800508e:	f000 f9b1 	bl	80053f4 <otm8009a_write_reg>
 8005092:	4605      	mov	r5, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE2, lcd_reg_data4, 16);
 8005094:	2310      	movs	r3, #16
 8005096:	4a66      	ldr	r2, [pc, #408]	; (8005230 <OTM8009A_Init+0x804>)
 8005098:	21e2      	movs	r1, #226	; 0xe2
 800509a:	4638      	mov	r0, r7
 800509c:	f000 f9aa 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 80050a0:	4425      	add	r5, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE2, lcd_reg_data4, 16);
 80050a2:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_SLPOUT, &short_reg_data[36], 0);
 80050a4:	2300      	movs	r3, #0
 80050a6:	4a63      	ldr	r2, [pc, #396]	; (8005234 <OTM8009A_Init+0x808>)
 80050a8:	2111      	movs	r1, #17
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE2, lcd_reg_data4, 16);
 80050aa:	442c      	add	r4, r5
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_SLPOUT, &short_reg_data[36], 0);
 80050ac:	4638      	mov	r0, r7
 80050ae:	f000 f9a1 	bl	80053f4 <otm8009a_write_reg>
  tickstart = pObj->IO.GetTick();
 80050b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_SLPOUT, &short_reg_data[36], 0);
 80050b6:	4404      	add	r4, r0
  tickstart = pObj->IO.GetTick();
 80050b8:	4798      	blx	r3
 80050ba:	4605      	mov	r5, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80050bc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80050c0:	4798      	blx	r3
 80050c2:	1b40      	subs	r0, r0, r5
 80050c4:	2877      	cmp	r0, #119	; 0x77
 80050c6:	d9f9      	bls.n	80050bc <OTM8009A_Init+0x690>
  switch(ColorCoding)
 80050c8:	f1b9 0f00 	cmp.w	r9, #0
 80050cc:	d074      	beq.n	80051b8 <OTM8009A_Init+0x78c>
 80050ce:	f1b9 0f02 	cmp.w	r9, #2
 80050d2:	d14f      	bne.n	8005174 <OTM8009A_Init+0x748>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[37], 0);
 80050d4:	2300      	movs	r3, #0
 80050d6:	4a58      	ldr	r2, [pc, #352]	; (8005238 <OTM8009A_Init+0x80c>)
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[38], 0);
 80050d8:	213a      	movs	r1, #58	; 0x3a
 80050da:	4638      	mov	r0, r7
 80050dc:	f000 f98a 	bl	80053f4 <otm8009a_write_reg>
    OTM8009ACtx.ColorCode = OTM8009A_FORMAT_RGB888;
 80050e0:	4d56      	ldr	r5, [pc, #344]	; (800523c <OTM8009A_Init+0x810>)
  if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80050e2:	f1ba 0f01 	cmp.w	sl, #1
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[38], 0);
 80050e6:	4404      	add	r4, r0
    OTM8009ACtx.ColorCode = OTM8009A_FORMAT_RGB888;
 80050e8:	f8c5 9004 	str.w	r9, [r5, #4]
  if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80050ec:	d046      	beq.n	800517c <OTM8009A_Init+0x750>
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_PORTRAIT;
 80050ee:	2300      	movs	r3, #0
 80050f0:	602b      	str	r3, [r5, #0]
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &short_reg_data[39], 0);
 80050f2:	2300      	movs	r3, #0
 80050f4:	4a52      	ldr	r2, [pc, #328]	; (8005240 <OTM8009A_Init+0x814>)
 80050f6:	2151      	movs	r1, #81	; 0x51
 80050f8:	4638      	mov	r0, r7
  OTM8009ACtx.Brightness = ((uint32_t)short_reg_data[39] / 0xFFU) * 100U;
 80050fa:	469a      	mov	sl, r3
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &short_reg_data[39], 0);
 80050fc:	f000 f97a 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 8005100:	4a50      	ldr	r2, [pc, #320]	; (8005244 <OTM8009A_Init+0x818>)
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &short_reg_data[39], 0);
 8005102:	eb04 0900 	add.w	r9, r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 8005106:	4653      	mov	r3, sl
 8005108:	2153      	movs	r1, #83	; 0x53
 800510a:	4638      	mov	r0, r7
  OTM8009ACtx.Brightness = ((uint32_t)short_reg_data[39] / 0xFFU) * 100U;
 800510c:	f8c5 a008 	str.w	sl, [r5, #8]
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 8005110:	f000 f970 	bl	80053f4 <otm8009a_write_reg>
 8005114:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABC, &short_reg_data[41], 0);
 8005116:	4653      	mov	r3, sl
 8005118:	4a4b      	ldr	r2, [pc, #300]	; (8005248 <OTM8009A_Init+0x81c>)
 800511a:	2155      	movs	r1, #85	; 0x55
 800511c:	4638      	mov	r0, r7
 800511e:	f000 f969 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 8005122:	444c      	add	r4, r9
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABC, &short_reg_data[41], 0);
 8005124:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABCMB, &short_reg_data[42], 0);
 8005126:	4653      	mov	r3, sl
 8005128:	4a48      	ldr	r2, [pc, #288]	; (800524c <OTM8009A_Init+0x820>)
 800512a:	215e      	movs	r1, #94	; 0x5e
 800512c:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABC, &short_reg_data[41], 0);
 800512e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABCMB, &short_reg_data[42], 0);
 8005130:	f000 f960 	bl	80053f4 <otm8009a_write_reg>
 8005134:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &short_reg_data[43], 0);
 8005136:	4653      	mov	r3, sl
 8005138:	4a45      	ldr	r2, [pc, #276]	; (8005250 <OTM8009A_Init+0x824>)
 800513a:	2129      	movs	r1, #41	; 0x29
 800513c:	4638      	mov	r0, r7
 800513e:	f000 f959 	bl	80053f4 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABCMB, &short_reg_data[42], 0);
 8005142:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &short_reg_data[43], 0);
 8005144:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005146:	4653      	mov	r3, sl
 8005148:	4651      	mov	r1, sl
 800514a:	4a36      	ldr	r2, [pc, #216]	; (8005224 <OTM8009A_Init+0x7f8>)
 800514c:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &short_reg_data[43], 0);
 800514e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8005150:	f000 f950 	bl	80053f4 <otm8009a_write_reg>
 8005154:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_RAMWR, &short_reg_data[44], 0);
 8005156:	4653      	mov	r3, sl
 8005158:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800515a:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_RAMWR, &short_reg_data[44], 0);
 800515c:	4a3d      	ldr	r2, [pc, #244]	; (8005254 <OTM8009A_Init+0x828>)
 800515e:	212c      	movs	r1, #44	; 0x2c
 8005160:	f000 f948 	bl	80053f4 <otm8009a_write_reg>
  if(ret != OTM8009A_OK)
 8005164:	42c4      	cmn	r4, r0
}
 8005166:	bf14      	ite	ne
 8005168:	f04f 30ff 	movne.w	r0, #4294967295
 800516c:	4650      	moveq	r0, sl
 800516e:	b002      	add	sp, #8
 8005170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8005174:	f1ba 0f01 	cmp.w	sl, #1
 8005178:	4d30      	ldr	r5, [pc, #192]	; (800523c <OTM8009A_Init+0x810>)
 800517a:	d1b8      	bne.n	80050ee <OTM8009A_Init+0x6c2>
	uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 800517c:	2660      	movs	r6, #96	; 0x60
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 800517e:	2300      	movs	r3, #0
 8005180:	f10d 0207 	add.w	r2, sp, #7
 8005184:	2136      	movs	r1, #54	; 0x36
 8005186:	4638      	mov	r0, r7
	uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 8005188:	f88d 6007 	strb.w	r6, [sp, #7]
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 800518c:	f000 f932 	bl	80053f4 <otm8009a_write_reg>
 8005190:	4606      	mov	r6, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8005192:	2304      	movs	r3, #4
 8005194:	4a30      	ldr	r2, [pc, #192]	; (8005258 <OTM8009A_Init+0x82c>)
 8005196:	212a      	movs	r1, #42	; 0x2a
 8005198:	4638      	mov	r0, r7
 800519a:	f000 f92b 	bl	80053f4 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 800519e:	4434      	add	r4, r6
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 80051a0:	4606      	mov	r6, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 80051a2:	2304      	movs	r3, #4
 80051a4:	4a2d      	ldr	r2, [pc, #180]	; (800525c <OTM8009A_Init+0x830>)
 80051a6:	212b      	movs	r1, #43	; 0x2b
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 80051a8:	4434      	add	r4, r6
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 80051aa:	4638      	mov	r0, r7
 80051ac:	f000 f922 	bl	80053f4 <otm8009a_write_reg>
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 80051b0:	f8c5 a000 	str.w	sl, [r5]
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 80051b4:	4404      	add	r4, r0
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 80051b6:	e79c      	b.n	80050f2 <OTM8009A_Init+0x6c6>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[38], 0);
 80051b8:	464b      	mov	r3, r9
 80051ba:	4a29      	ldr	r2, [pc, #164]	; (8005260 <OTM8009A_Init+0x834>)
 80051bc:	e78c      	b.n	80050d8 <OTM8009A_Init+0x6ac>
 80051be:	bf00      	nop
 80051c0:	0801a686 	.word	0x0801a686
 80051c4:	0801a574 	.word	0x0801a574
 80051c8:	0801a687 	.word	0x0801a687
 80051cc:	0801a580 	.word	0x0801a580
 80051d0:	0801a688 	.word	0x0801a688
 80051d4:	0801a590 	.word	0x0801a590
 80051d8:	0801a68a 	.word	0x0801a68a
 80051dc:	0801a5a0 	.word	0x0801a5a0
 80051e0:	0801a68b 	.word	0x0801a68b
 80051e4:	0801a5ac 	.word	0x0801a5ac
 80051e8:	0801a66a 	.word	0x0801a66a
 80051ec:	0801a5b8 	.word	0x0801a5b8
 80051f0:	0801a689 	.word	0x0801a689
 80051f4:	0801a5c8 	.word	0x0801a5c8
 80051f8:	0801a685 	.word	0x0801a685
 80051fc:	0801a5d8 	.word	0x0801a5d8
 8005200:	0801a5e8 	.word	0x0801a5e8
 8005204:	0801a5f4 	.word	0x0801a5f4
 8005208:	0801a604 	.word	0x0801a604
 800520c:	0801a675 	.word	0x0801a675
 8005210:	0801a696 	.word	0x0801a696
 8005214:	0801a697 	.word	0x0801a697
 8005218:	0801a698 	.word	0x0801a698
 800521c:	0801a699 	.word	0x0801a699
 8005220:	0801a69a 	.word	0x0801a69a
 8005224:	0801a669 	.word	0x0801a669
 8005228:	0801a614 	.word	0x0801a614
 800522c:	0801a618 	.word	0x0801a618
 8005230:	0801a628 	.word	0x0801a628
 8005234:	0801a68c 	.word	0x0801a68c
 8005238:	0801a68d 	.word	0x0801a68d
 800523c:	24001534 	.word	0x24001534
 8005240:	0801a68f 	.word	0x0801a68f
 8005244:	0801a690 	.word	0x0801a690
 8005248:	0801a691 	.word	0x0801a691
 800524c:	0801a692 	.word	0x0801a692
 8005250:	0801a693 	.word	0x0801a693
 8005254:	0801a694 	.word	0x0801a694
 8005258:	0801a530 	.word	0x0801a530
 800525c:	0801a534 	.word	0x0801a534
 8005260:	0801a68e 	.word	0x0801a68e

08005264 <OTM8009A_SetBrightness>:
{
 8005264:	b570      	push	{r4, r5, r6, lr}
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8005266:	ebc1 2401 	rsb	r4, r1, r1, lsl #8
 800526a:	4e0b      	ldr	r6, [pc, #44]	; (8005298 <OTM8009A_SetBrightness+0x34>)
{
 800526c:	b082      	sub	sp, #8
 800526e:	460d      	mov	r5, r1
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8005270:	fba6 6404 	umull	r6, r4, r6, r4
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &brightness, 0) != OTM8009A_OK)
 8005274:	2300      	movs	r3, #0
 8005276:	f10d 0207 	add.w	r2, sp, #7
 800527a:	3010      	adds	r0, #16
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 800527c:	0964      	lsrs	r4, r4, #5
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &brightness, 0) != OTM8009A_OK)
 800527e:	2151      	movs	r1, #81	; 0x51
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8005280:	f88d 4007 	strb.w	r4, [sp, #7]
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &brightness, 0) != OTM8009A_OK)
 8005284:	f000 f8b6 	bl	80053f4 <otm8009a_write_reg>
 8005288:	b918      	cbnz	r0, 8005292 <OTM8009A_SetBrightness+0x2e>
    OTM8009ACtx.Brightness = Brightness;
 800528a:	4b04      	ldr	r3, [pc, #16]	; (800529c <OTM8009A_SetBrightness+0x38>)
 800528c:	609d      	str	r5, [r3, #8]
}
 800528e:	b002      	add	sp, #8
 8005290:	bd70      	pop	{r4, r5, r6, pc}
    ret = OTM8009A_ERROR;
 8005292:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;  
 8005296:	e7fa      	b.n	800528e <OTM8009A_SetBrightness+0x2a>
 8005298:	51eb851f 	.word	0x51eb851f
 800529c:	24001534 	.word	0x24001534

080052a0 <OTM8009A_DisplayOn>:
{
 80052a0:	b500      	push	{lr}
 80052a2:	b083      	sub	sp, #12
  uint8_t display = 0;
 80052a4:	2300      	movs	r3, #0
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &display, 0) != OTM8009A_OK)
 80052a6:	2129      	movs	r1, #41	; 0x29
 80052a8:	3010      	adds	r0, #16
 80052aa:	f10d 0207 	add.w	r2, sp, #7
  uint8_t display = 0;
 80052ae:	f88d 3007 	strb.w	r3, [sp, #7]
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &display, 0) != OTM8009A_OK)
 80052b2:	f000 f89f 	bl	80053f4 <otm8009a_write_reg>
 80052b6:	3800      	subs	r0, #0
 80052b8:	bf18      	it	ne
 80052ba:	2001      	movne	r0, #1
}
 80052bc:	4240      	negs	r0, r0
 80052be:	b003      	add	sp, #12
 80052c0:	f85d fb04 	ldr.w	pc, [sp], #4

080052c4 <OTM8009A_DisplayOff>:
{
 80052c4:	b500      	push	{lr}
 80052c6:	b083      	sub	sp, #12
  uint8_t display = 0;
 80052c8:	2300      	movs	r3, #0
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPOFF, &display, 0) != OTM8009A_OK)
 80052ca:	2128      	movs	r1, #40	; 0x28
 80052cc:	3010      	adds	r0, #16
 80052ce:	f10d 0207 	add.w	r2, sp, #7
  uint8_t display = 0;
 80052d2:	f88d 3007 	strb.w	r3, [sp, #7]
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPOFF, &display, 0) != OTM8009A_OK)
 80052d6:	f000 f88d 	bl	80053f4 <otm8009a_write_reg>
 80052da:	3800      	subs	r0, #0
 80052dc:	bf18      	it	ne
 80052de:	2001      	movne	r0, #1
}
 80052e0:	4240      	negs	r0, r0
 80052e2:	b003      	add	sp, #12
 80052e4:	f85d fb04 	ldr.w	pc, [sp], #4

080052e8 <OTM8009A_SetOrientation>:
{
 80052e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 80052ea:	2360      	movs	r3, #96	; 0x60
{
 80052ec:	b083      	sub	sp, #12
  uint8_t tmp1 = OTM8009A_MADCTR_MODE_PORTRAIT;
 80052ee:	2600      	movs	r6, #0
  if((Orientation != OTM8009A_ORIENTATION_LANDSCAPE) && (Orientation != OTM8009A_ORIENTATION_PORTRAIT))
 80052f0:	2901      	cmp	r1, #1
  uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 80052f2:	f88d 3006 	strb.w	r3, [sp, #6]
  uint8_t tmp1 = OTM8009A_MADCTR_MODE_PORTRAIT;
 80052f6:	f88d 6007 	strb.w	r6, [sp, #7]
  if((Orientation != OTM8009A_ORIENTATION_LANDSCAPE) && (Orientation != OTM8009A_ORIENTATION_PORTRAIT))
 80052fa:	d83e      	bhi.n	800537a <OTM8009A_SetOrientation+0x92>
  else if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80052fc:	d020      	beq.n	8005340 <OTM8009A_SetOrientation+0x58>
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp1, 0);
 80052fe:	f100 0510 	add.w	r5, r0, #16
 8005302:	4633      	mov	r3, r6
 8005304:	f10d 0207 	add.w	r2, sp, #7
 8005308:	2136      	movs	r1, #54	; 0x36
 800530a:	4628      	mov	r0, r5
 800530c:	f000 f872 	bl	80053f4 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8005310:	2304      	movs	r3, #4
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp1, 0);
 8005312:	4604      	mov	r4, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8005314:	4a1a      	ldr	r2, [pc, #104]	; (8005380 <OTM8009A_SetOrientation+0x98>)
 8005316:	212a      	movs	r1, #42	; 0x2a
 8005318:	4628      	mov	r0, r5
 800531a:	f000 f86b 	bl	80053f4 <otm8009a_write_reg>
 800531e:	4607      	mov	r7, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8005320:	2304      	movs	r3, #4
 8005322:	4628      	mov	r0, r5
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8005324:	443c      	add	r4, r7
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8005326:	4a17      	ldr	r2, [pc, #92]	; (8005384 <OTM8009A_SetOrientation+0x9c>)
 8005328:	212b      	movs	r1, #43	; 0x2b
 800532a:	f000 f863 	bl	80053f4 <otm8009a_write_reg>
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_PORTRAIT;
 800532e:	4b16      	ldr	r3, [pc, #88]	; (8005388 <OTM8009A_SetOrientation+0xa0>)
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8005330:	4420      	add	r0, r4
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_PORTRAIT;
 8005332:	601e      	str	r6, [r3, #0]
  if(ret != OTM8009A_OK)
 8005334:	3800      	subs	r0, #0
 8005336:	bf18      	it	ne
 8005338:	2001      	movne	r0, #1
 800533a:	4240      	negs	r0, r0
}
 800533c:	b003      	add	sp, #12
 800533e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 8005340:	f100 0510 	add.w	r5, r0, #16
 8005344:	4633      	mov	r3, r6
 8005346:	460f      	mov	r7, r1
 8005348:	f10d 0206 	add.w	r2, sp, #6
 800534c:	2136      	movs	r1, #54	; 0x36
 800534e:	4628      	mov	r0, r5
 8005350:	f000 f850 	bl	80053f4 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8005354:	2304      	movs	r3, #4
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 8005356:	4604      	mov	r4, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8005358:	4a09      	ldr	r2, [pc, #36]	; (8005380 <OTM8009A_SetOrientation+0x98>)
 800535a:	212a      	movs	r1, #42	; 0x2a
 800535c:	4628      	mov	r0, r5
 800535e:	f000 f849 	bl	80053f4 <otm8009a_write_reg>
 8005362:	4606      	mov	r6, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8005364:	2304      	movs	r3, #4
 8005366:	4628      	mov	r0, r5
 8005368:	4a06      	ldr	r2, [pc, #24]	; (8005384 <OTM8009A_SetOrientation+0x9c>)
 800536a:	212b      	movs	r1, #43	; 0x2b
 800536c:	f000 f842 	bl	80053f4 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8005370:	4434      	add	r4, r6
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 8005372:	4b05      	ldr	r3, [pc, #20]	; (8005388 <OTM8009A_SetOrientation+0xa0>)
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8005374:	4420      	add	r0, r4
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 8005376:	601f      	str	r7, [r3, #0]
 8005378:	e7dc      	b.n	8005334 <OTM8009A_SetOrientation+0x4c>
    ret = OTM8009A_ERROR;
 800537a:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 800537e:	e7dd      	b.n	800533c <OTM8009A_SetOrientation+0x54>
 8005380:	0801a530 	.word	0x0801a530
 8005384:	0801a534 	.word	0x0801a534
 8005388:	24001534 	.word	0x24001534

0800538c <OTM8009A_ReadID>:
{ 
 800538c:	460a      	mov	r2, r1
  if(otm8009a_read_reg(&pObj->Ctx, OTM8009A_CMD_ID1, (uint8_t *)Id, 0)!= OTM8009A_OK)
 800538e:	3010      	adds	r0, #16
 8005390:	21da      	movs	r1, #218	; 0xda
{ 
 8005392:	b508      	push	{r3, lr}
  if(otm8009a_read_reg(&pObj->Ctx, OTM8009A_CMD_ID1, (uint8_t *)Id, 0)!= OTM8009A_OK)
 8005394:	2300      	movs	r3, #0
 8005396:	f000 f825 	bl	80053e4 <otm8009a_read_reg>
 800539a:	3800      	subs	r0, #0
 800539c:	bf18      	it	ne
 800539e:	2001      	movne	r0, #1
}  
 80053a0:	4240      	negs	r0, r0
 80053a2:	bd08      	pop	{r3, pc}

080053a4 <OTM8009A_DrawVLine>:
 80053a4:	f04f 30ff 	mov.w	r0, #4294967295
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop

080053ac <OTM8009A_GetPixel>:
 80053ac:	f04f 30ff 	mov.w	r0, #4294967295
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop

080053b4 <OTM8009A_RegisterBusIO>:
  if(pObj == NULL)
 80053b4:	b178      	cbz	r0, 80053d6 <OTM8009A_RegisterBusIO+0x22>
    pObj->IO.WriteReg  = pIO->WriteReg;
 80053b6:	684a      	ldr	r2, [r1, #4]
 80053b8:	4603      	mov	r3, r0
  int32_t ret = OTM8009A_OK;
 80053ba:	2000      	movs	r0, #0
{
 80053bc:	b430      	push	{r4, r5}
    pObj->IO.GetTick   = pIO->GetTick;
 80053be:	e9d1 5402 	ldrd	r5, r4, [r1, #8]
    pObj->Ctx.ReadReg  = OTM8009A_ReadRegWrap;
 80053c2:	4906      	ldr	r1, [pc, #24]	; (80053dc <OTM8009A_RegisterBusIO+0x28>)
    pObj->IO.WriteReg  = pIO->WriteReg;
 80053c4:	605a      	str	r2, [r3, #4]
    pObj->Ctx.WriteReg = OTM8009A_WriteRegWrap;
 80053c6:	4a06      	ldr	r2, [pc, #24]	; (80053e0 <OTM8009A_RegisterBusIO+0x2c>)
    pObj->IO.GetTick   = pIO->GetTick;
 80053c8:	e9c3 5402 	strd	r5, r4, [r3, #8]
    pObj->Ctx.ReadReg  = OTM8009A_ReadRegWrap;
 80053cc:	e9c3 1305 	strd	r1, r3, [r3, #20]
}
 80053d0:	bc30      	pop	{r4, r5}
    pObj->Ctx.WriteReg = OTM8009A_WriteRegWrap;
 80053d2:	611a      	str	r2, [r3, #16]
}
 80053d4:	4770      	bx	lr
    ret = OTM8009A_ERROR;
 80053d6:	f04f 30ff 	mov.w	r0, #4294967295
}
 80053da:	4770      	bx	lr
 80053dc:	08004a0d 	.word	0x08004a0d
 80053e0:	08004a1d 	.word	0x08004a1d

080053e4 <otm8009a_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : Data Read
*******************************************************************************/
int32_t otm8009a_read_reg(otm8009a_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 80053e4:	b410      	push	{r4}
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 80053e6:	e9d0 4001 	ldrd	r4, r0, [r0, #4]
 80053ea:	46a4      	mov	ip, r4
}
 80053ec:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 80053f0:	4760      	bx	ip
 80053f2:	bf00      	nop

080053f4 <otm8009a_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, Data to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t otm8009a_write_reg(otm8009a_ctx_t *ctx, uint16_t reg, const uint8_t *pdata, uint16_t length)
{
 80053f4:	b410      	push	{r4}
  return ctx->WriteReg(ctx->handle, reg, (uint8_t *)pdata, length);
 80053f6:	6804      	ldr	r4, [r0, #0]
 80053f8:	6880      	ldr	r0, [r0, #8]
 80053fa:	46a4      	mov	ip, r4
}
 80053fc:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->WriteReg(ctx->handle, reg, (uint8_t *)pdata, length);
 8005400:	4760      	bx	ip
 8005402:	bf00      	nop

08005404 <BSP_GetTick>:
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
  return (int32_t)HAL_GetTick();
 8005404:	f000 be8e 	b.w	8006124 <HAL_GetTick>

08005408 <BSP_LCD_SetActiveLayer>:
  */
int32_t BSP_LCD_SetActiveLayer(uint32_t Instance, uint32_t LayerIndex)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8005408:	b910      	cbnz	r0, 8005410 <BSP_LCD_SetActiveLayer+0x8>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    Lcd_Ctx[Instance].ActiveLayer = LayerIndex;
 800540a:	4b03      	ldr	r3, [pc, #12]	; (8005418 <BSP_LCD_SetActiveLayer+0x10>)
 800540c:	6099      	str	r1, [r3, #8]
 800540e:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8005410:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	24011938 	.word	0x24011938

0800541c <BSP_LCD_GetPixelFormat>:
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 800541c:	b918      	cbnz	r0, 8005426 <BSP_LCD_GetPixelFormat+0xa>
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    /* Only RGB565 format is supported */
    *PixelFormat = Lcd_Ctx[Instance].PixelFormat;
 800541e:	4b03      	ldr	r3, [pc, #12]	; (800542c <BSP_LCD_GetPixelFormat+0x10>)
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	600b      	str	r3, [r1, #0]
 8005424:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8005426:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 800542a:	4770      	bx	lr
 800542c:	24011938 	.word	0x24011938

08005430 <BSP_LCD_GetXSize>:
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *XSize)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8005430:	b948      	cbnz	r0, 8005446 <BSP_LCD_GetXSize+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else if(Lcd_Drv->GetXSize != NULL)
 8005432:	4b06      	ldr	r3, [pc, #24]	; (800544c <BSP_LCD_GetXSize+0x1c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005438:	b11b      	cbz	r3, 8005442 <BSP_LCD_GetXSize+0x12>
  {
    *XSize = Lcd_Ctx[Instance].XSize;
 800543a:	4b05      	ldr	r3, [pc, #20]	; (8005450 <BSP_LCD_GetXSize+0x20>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	600b      	str	r3, [r1, #0]
 8005440:	4770      	bx	lr
  int32_t ret = BSP_ERROR_NONE;
 8005442:	4618      	mov	r0, r3
  }

  return ret;
}
 8005444:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8005446:	f06f 0001 	mvn.w	r0, #1
 800544a:	4770      	bx	lr
 800544c:	24001544 	.word	0x24001544
 8005450:	24011938 	.word	0x24011938

08005454 <BSP_LCD_GetYSize>:
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *YSize)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8005454:	b948      	cbnz	r0, 800546a <BSP_LCD_GetYSize+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else if(Lcd_Drv->GetYSize != NULL)
 8005456:	4b06      	ldr	r3, [pc, #24]	; (8005470 <BSP_LCD_GetYSize+0x1c>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800545c:	b11b      	cbz	r3, 8005466 <BSP_LCD_GetYSize+0x12>
  {
    *YSize = Lcd_Ctx[Instance].YSize;
 800545e:	4b05      	ldr	r3, [pc, #20]	; (8005474 <BSP_LCD_GetYSize+0x20>)
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	600b      	str	r3, [r1, #0]
 8005464:	4770      	bx	lr
  int32_t ret = BSP_ERROR_NONE;
 8005466:	4618      	mov	r0, r3
  }

  return ret;
}
 8005468:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 800546a:	f06f 0001 	mvn.w	r0, #1
 800546e:	4770      	bx	lr
 8005470:	24001544 	.word	0x24001544
 8005474:	24011938 	.word	0x24011938

08005478 <BSP_LCD_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle Height.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8005478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800547c:	e9dd b409 	ldrd	fp, r4, [sp, #36]	; 0x24
    }
    pData += Lcd_Ctx[Instance].BppFactor*Width;
  }
#else
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 8005480:	b39c      	cbz	r4, 80054ea <BSP_LCD_FillRGBRect+0x72>
  * @param  Color Pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005482:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8005486:	4d1a      	ldr	r5, [pc, #104]	; (80054f0 <BSP_LCD_FillRGBRect+0x78>)
 8005488:	eb04 0802 	add.w	r8, r4, r2
 800548c:	eb0b 0e01 	add.w	lr, fp, r1
 8005490:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8005494:	f8df c05c 	ldr.w	ip, [pc, #92]	; 80054f4 <BSP_LCD_FillRGBRect+0x7c>
 8005498:	2734      	movs	r7, #52	; 0x34
    for(j = 0; j < Width; j++)
 800549a:	f1bb 0f00 	cmp.w	fp, #0
 800549e:	d021      	beq.n	80054e4 <BSP_LCD_FillRGBRect+0x6c>
 80054a0:	460c      	mov	r4, r1
 80054a2:	e00a      	b.n	80054ba <BSP_LCD_FillRGBRect+0x42>
  {
    /* Write data value to SDRAM memory */
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 80054a4:	682e      	ldr	r6, [r5, #0]
 80054a6:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 80054a8:	fb06 4602 	mla	r6, r6, r2, r4
 80054ac:	3401      	adds	r4, #1
 80054ae:	f840 9026 	str.w	r9, [r0, r6, lsl #2]
    for(j = 0; j < Width; j++)
 80054b2:	4574      	cmp	r4, lr
      pData += Lcd_Ctx[Instance].BppFactor;
 80054b4:	6928      	ldr	r0, [r5, #16]
 80054b6:	4403      	add	r3, r0
    for(j = 0; j < Width; j++)
 80054b8:	d014      	beq.n	80054e4 <BSP_LCD_FillRGBRect+0x6c>
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80054ba:	68a8      	ldr	r0, [r5, #8]
 80054bc:	f8d3 9000 	ldr.w	r9, [r3]
 80054c0:	fb07 c000 	mla	r0, r7, r0, ip
  }
  else
  {
    /* Write data value to SDRAM memory */
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 80054c4:	fa1f fa89 	uxth.w	sl, r9
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80054c8:	6c86      	ldr	r6, [r0, #72]	; 0x48
 80054ca:	2e00      	cmp	r6, #0
 80054cc:	d0ea      	beq.n	80054a4 <BSP_LCD_FillRGBRect+0x2c>
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 80054ce:	682e      	ldr	r6, [r5, #0]
 80054d0:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 80054d2:	fb06 4602 	mla	r6, r6, r2, r4
 80054d6:	3401      	adds	r4, #1
 80054d8:	f820 a016 	strh.w	sl, [r0, r6, lsl #1]
    for(j = 0; j < Width; j++)
 80054dc:	4574      	cmp	r4, lr
      pData += Lcd_Ctx[Instance].BppFactor;
 80054de:	6928      	ldr	r0, [r5, #16]
 80054e0:	4403      	add	r3, r0
    for(j = 0; j < Width; j++)
 80054e2:	d1ea      	bne.n	80054ba <BSP_LCD_FillRGBRect+0x42>
  for(i = 0; i < Height; i++)
 80054e4:	3201      	adds	r2, #1
 80054e6:	4542      	cmp	r2, r8
 80054e8:	d1d7      	bne.n	800549a <BSP_LCD_FillRGBRect+0x22>
}
 80054ea:	2000      	movs	r0, #0
 80054ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054f0:	24011938 	.word	0x24011938
 80054f4:	24011890 	.word	0x24011890

080054f8 <BSP_LCD_ReadPixel>:
{
 80054f8:	b4f0      	push	{r4, r5, r6, r7}
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80054fa:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 80054fe:	4e10      	ldr	r6, [pc, #64]	; (8005540 <BSP_LCD_ReadPixel+0x48>)
 8005500:	4f10      	ldr	r7, [pc, #64]	; (8005544 <BSP_LCD_ReadPixel+0x4c>)
 8005502:	f04f 0c34 	mov.w	ip, #52	; 0x34
 8005506:	eb06 0580 	add.w	r5, r6, r0, lsl #2
 800550a:	0080      	lsls	r0, r0, #2
 800550c:	68ac      	ldr	r4, [r5, #8]
 800550e:	fb0c 7404 	mla	r4, ip, r4, r7
 8005512:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8005514:	b94d      	cbnz	r5, 800552a <BSP_LCD_ReadPixel+0x32>
    *Color = *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8005516:	5830      	ldr	r0, [r6, r0]
 8005518:	6de4      	ldr	r4, [r4, #92]	; 0x5c
 800551a:	fb00 1202 	mla	r2, r0, r2, r1
}
 800551e:	2000      	movs	r0, #0
    *Color = *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8005520:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
}
 8005524:	bcf0      	pop	{r4, r5, r6, r7}
 8005526:	601a      	str	r2, [r3, #0]
 8005528:	4770      	bx	lr
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 800552a:	5835      	ldr	r5, [r6, r0]
 800552c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800552e:	fb05 1202 	mla	r2, r5, r2, r1
 8005532:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
}
 8005536:	2000      	movs	r0, #0
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8005538:	b292      	uxth	r2, r2
}
 800553a:	bcf0      	pop	{r4, r5, r6, r7}
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	4770      	bx	lr
 8005540:	24011938 	.word	0x24011938
 8005544:	24011890 	.word	0x24011890

08005548 <BSP_LCD_WritePixel>:
{
 8005548:	b4f0      	push	{r4, r5, r6, r7}
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800554a:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 800554e:	4e0f      	ldr	r6, [pc, #60]	; (800558c <BSP_LCD_WritePixel+0x44>)
 8005550:	4f0f      	ldr	r7, [pc, #60]	; (8005590 <BSP_LCD_WritePixel+0x48>)
 8005552:	f04f 0c34 	mov.w	ip, #52	; 0x34
 8005556:	eb06 0580 	add.w	r5, r6, r0, lsl #2
 800555a:	0080      	lsls	r0, r0, #2
 800555c:	68ac      	ldr	r4, [r5, #8]
 800555e:	fb0c 7404 	mla	r4, ip, r4, r7
 8005562:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8005564:	b945      	cbnz	r5, 8005578 <BSP_LCD_WritePixel+0x30>
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8005566:	5830      	ldr	r0, [r6, r0]
 8005568:	6de4      	ldr	r4, [r4, #92]	; 0x5c
 800556a:	fb00 1202 	mla	r2, r0, r2, r1
  }

  return BSP_ERROR_NONE;
}
 800556e:	2000      	movs	r0, #0
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8005570:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
}
 8005574:	bcf0      	pop	{r4, r5, r6, r7}
 8005576:	4770      	bx	lr
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8005578:	5835      	ldr	r5, [r6, r0]
 800557a:	b29b      	uxth	r3, r3
 800557c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800557e:	fb05 1202 	mla	r2, r5, r2, r1
}
 8005582:	bcf0      	pop	{r4, r5, r6, r7}
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8005584:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
}
 8005588:	2000      	movs	r0, #0
 800558a:	4770      	bx	lr
 800558c:	24011938 	.word	0x24011938
 8005590:	24011890 	.word	0x24011890

08005594 <DSI_IO_Read>:
  * @param  pData pointer to a buffer to store the payload of a read back operation.
  * @param  Size  Data size to be read (in byte).
  * @retval BSP status
  */
static int32_t DSI_IO_Read(uint16_t ChannelNbr, uint16_t Reg, uint8_t *pData, uint16_t Size)
{
 8005594:	b510      	push	{r4, lr}
  int32_t ret = BSP_ERROR_NONE;

  if(HAL_DSI_Read(&hlcd_dsi, ChannelNbr, pData, Size, DSI_DCS_SHORT_PKT_READ, Reg, pData) != HAL_OK)
 8005596:	2406      	movs	r4, #6
{
 8005598:	b084      	sub	sp, #16
  if(HAL_DSI_Read(&hlcd_dsi, ChannelNbr, pData, Size, DSI_DCS_SHORT_PKT_READ, Reg, pData) != HAL_OK)
 800559a:	9101      	str	r1, [sp, #4]
 800559c:	4601      	mov	r1, r0
 800559e:	9202      	str	r2, [sp, #8]
 80055a0:	9400      	str	r4, [sp, #0]
 80055a2:	4805      	ldr	r0, [pc, #20]	; (80055b8 <DSI_IO_Read+0x24>)
 80055a4:	f002 f990 	bl	80078c8 <HAL_DSI_Read>
 80055a8:	2800      	cmp	r0, #0
  {
    ret = BSP_ERROR_BUS_FAILURE;
  }

  return ret;
}
 80055aa:	bf14      	ite	ne
 80055ac:	f06f 0007 	mvnne.w	r0, #7
 80055b0:	2000      	moveq	r0, #0
 80055b2:	b004      	add	sp, #16
 80055b4:	bd10      	pop	{r4, pc}
 80055b6:	bf00      	nop
 80055b8:	24011954 	.word	0x24011954

080055bc <BSP_LCD_DrawBitmap>:
{
 80055bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80055c0:	ebc0 0cc0 	rsb	ip, r0, r0, lsl #3
 80055c4:	4e4f      	ldr	r6, [pc, #316]	; (8005704 <BSP_LCD_DrawBitmap+0x148>)
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80055c6:	7d1c      	ldrb	r4, [r3, #20]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80055c8:	f04f 0934 	mov.w	r9, #52	; 0x34
 80055cc:	eb06 078c 	add.w	r7, r6, ip, lsl #2
 80055d0:	f856 802c 	ldr.w	r8, [r6, ip, lsl #2]
 80055d4:	f8df e138 	ldr.w	lr, [pc, #312]	; 8005710 <BSP_LCD_DrawBitmap+0x154>
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80055d8:	0424      	lsls	r4, r4, #16
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80055da:	fb08 1202 	mla	r2, r8, r2, r1
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80055de:	f893 c013 	ldrb.w	ip, [r3, #19]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80055e2:	68b9      	ldr	r1, [r7, #8]
{
 80055e4:	b085      	sub	sp, #20
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80055e6:	7b1d      	ldrb	r5, [r3, #12]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80055e8:	eb04 240c 	add.w	r4, r4, ip, lsl #8
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80055ec:	fb09 e101 	mla	r1, r9, r1, lr
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80055f0:	f893 800b 	ldrb.w	r8, [r3, #11]
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 80055f4:	f893 c01d 	ldrb.w	ip, [r3, #29]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80055f8:	042d      	lsls	r5, r5, #16
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 80055fa:	f893 a018 	ldrb.w	sl, [r3, #24]
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 80055fe:	f893 901c 	ldrb.w	r9, [r3, #28]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8005602:	eb05 2508 	add.w	r5, r5, r8, lsl #8
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8005606:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8005608:	ea4f 4a0a 	mov.w	sl, sl, lsl #16
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 800560c:	f8d7 8010 	ldr.w	r8, [r7, #16]
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 8005610:	eb09 290c 	add.w	r9, r9, ip, lsl #8
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8005614:	7c9f      	ldrb	r7, [r3, #18]
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8005616:	f893 e017 	ldrb.w	lr, [r3, #23]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 800561a:	fb08 1802 	mla	r8, r8, r2, r1
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 800561e:	f893 c00a 	ldrb.w	ip, [r3, #10]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8005622:	443c      	add	r4, r7
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8005624:	eb0a 2a0e 	add.w	sl, sl, lr, lsl #8
 8005628:	7d9f      	ldrb	r7, [r3, #22]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 800562a:	4465      	add	r5, ip
 800562c:	7b59      	ldrb	r1, [r3, #13]
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 800562e:	44ba      	add	sl, r7
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8005630:	7d5f      	ldrb	r7, [r3, #21]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8005632:	eb05 6101 	add.w	r1, r5, r1, lsl #24
  if ((bit_pixel/8U) == 4U)
 8005636:	f1a9 0520 	sub.w	r5, r9, #32
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 800563a:	7e5a      	ldrb	r2, [r3, #25]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 800563c:	eb04 6407 	add.w	r4, r4, r7, lsl #24
  if ((bit_pixel/8U) == 4U)
 8005640:	2d07      	cmp	r5, #7
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8005642:	eb0a 6a02 	add.w	sl, sl, r2, lsl #24
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8005646:	9403      	str	r4, [sp, #12]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8005648:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  if ((bit_pixel/8U) == 4U)
 800564c:	d957      	bls.n	80056fe <BSP_LCD_DrawBitmap+0x142>
  else if ((bit_pixel/8U) == 2U)
 800564e:	f1a9 0410 	sub.w	r4, r9, #16
    input_color_mode = DMA2D_INPUT_RGB888;
 8005652:	2c08      	cmp	r4, #8
 8005654:	bf34      	ite	cc
 8005656:	f04f 0b02 	movcc.w	fp, #2
 800565a:	f04f 0b01 	movcs.w	fp, #1
  pbmp = pBmp + (index + (width * (height - 1U) * (bit_pixel/8U)));
 800565e:	ea4f 09d9 	mov.w	r9, r9, lsr #3
 8005662:	9c03      	ldr	r4, [sp, #12]
 8005664:	f10a 35ff 	add.w	r5, sl, #4294967295
 8005668:	fb04 f909 	mul.w	r9, r4, r9
 800566c:	fb09 1505 	mla	r5, r9, r5, r1
 8005670:	441d      	add	r5, r3
  for(index=0; index < height; index++)
 8005672:	f1ba 0f00 	cmp.w	sl, #0
 8005676:	d03e      	beq.n	80056f6 <BSP_LCD_DrawBitmap+0x13a>
  switch(Lcd_Ctx[Instance].PixelFormat)
 8005678:	1a10      	subs	r0, r2, r0
    pbmp -= width*(bit_pixel/8U);
 800567a:	f1c9 0900 	rsb	r9, r9, #0
  for(index=0; index < height; index++)
 800567e:	2700      	movs	r7, #0
 8005680:	4c21      	ldr	r4, [pc, #132]	; (8005708 <BSP_LCD_DrawBitmap+0x14c>)
  switch(Lcd_Ctx[Instance].PixelFormat)
 8005682:	eb06 0680 	add.w	r6, r6, r0, lsl #2
 8005686:	e006      	b.n	8005696 <BSP_LCD_DrawBitmap+0xda>
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 8005688:	6833      	ldr	r3, [r6, #0]
  for(index=0; index < height; index++)
 800568a:	45ba      	cmp	sl, r7
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 800568c:	6932      	ldr	r2, [r6, #16]
    pbmp -= width*(bit_pixel/8U);
 800568e:	444d      	add	r5, r9
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 8005690:	fb02 8803 	mla	r8, r2, r3, r8
  for(index=0; index < height; index++)
 8005694:	d02f      	beq.n	80056f6 <BSP_LCD_DrawBitmap+0x13a>
  switch(Lcd_Ctx[Instance].PixelFormat)
 8005696:	68f3      	ldr	r3, [r6, #12]
  hlcd_dma2d.Init.OutputOffset = 0;
 8005698:	2200      	movs	r2, #0
  hlcd_dma2d.Init.Mode         = DMA2D_M2M_PFC;
 800569a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 800569e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 80056a2:	2b02      	cmp	r3, #2
  hlcd_dma2d.Instance = DMA2D;
 80056a4:	4919      	ldr	r1, [pc, #100]	; (800570c <BSP_LCD_DrawBitmap+0x150>)
  hlcd_dma2d.LayerCfg[1].InputColorMode = ColorMode;
 80056a6:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
  for(index=0; index < height; index++)
 80056aa:	f107 0701 	add.w	r7, r7, #1
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 80056ae:	bf18      	it	ne
 80056b0:	4613      	movne	r3, r2
  hlcd_dma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80056b2:	64e2      	str	r2, [r4, #76]	; 0x4c
  hlcd_dma2d.LayerCfg[1].InputOffset = 0;
 80056b4:	6462      	str	r2, [r4, #68]	; 0x44
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 80056b6:	f8c4 c050 	str.w	ip, [r4, #80]	; 0x50
  hlcd_dma2d.Init.Mode         = DMA2D_M2M_PFC;
 80056ba:	e9c4 1000 	strd	r1, r0, [r4]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 80056be:	4812      	ldr	r0, [pc, #72]	; (8005708 <BSP_LCD_DrawBitmap+0x14c>)
  hlcd_dma2d.Init.OutputOffset = 0;
 80056c0:	e9c4 3202 	strd	r3, r2, [r4, #8]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 80056c4:	f001 fc34 	bl	8006f30 <HAL_DMA2D_Init>
 80056c8:	2800      	cmp	r0, #0
 80056ca:	d1dd      	bne.n	8005688 <BSP_LCD_DrawBitmap+0xcc>
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 80056cc:	2101      	movs	r1, #1
 80056ce:	480e      	ldr	r0, [pc, #56]	; (8005708 <BSP_LCD_DrawBitmap+0x14c>)
 80056d0:	f001 fd50 	bl	8007174 <HAL_DMA2D_ConfigLayer>
 80056d4:	2800      	cmp	r0, #0
 80056d6:	d1d7      	bne.n	8005688 <BSP_LCD_DrawBitmap+0xcc>
      if (HAL_DMA2D_Start(&hlcd_dma2d, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 80056d8:	2001      	movs	r0, #1
 80056da:	9b03      	ldr	r3, [sp, #12]
 80056dc:	4642      	mov	r2, r8
 80056de:	4629      	mov	r1, r5
 80056e0:	9000      	str	r0, [sp, #0]
 80056e2:	4809      	ldr	r0, [pc, #36]	; (8005708 <BSP_LCD_DrawBitmap+0x14c>)
 80056e4:	f001 fc66 	bl	8006fb4 <HAL_DMA2D_Start>
 80056e8:	2800      	cmp	r0, #0
 80056ea:	d1cd      	bne.n	8005688 <BSP_LCD_DrawBitmap+0xcc>
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 50);
 80056ec:	2132      	movs	r1, #50	; 0x32
 80056ee:	4806      	ldr	r0, [pc, #24]	; (8005708 <BSP_LCD_DrawBitmap+0x14c>)
 80056f0:	f001 fcba 	bl	8007068 <HAL_DMA2D_PollForTransfer>
 80056f4:	e7c8      	b.n	8005688 <BSP_LCD_DrawBitmap+0xcc>
}
 80056f6:	2000      	movs	r0, #0
 80056f8:	b005      	add	sp, #20
 80056fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    input_color_mode = DMA2D_INPUT_ARGB8888;
 80056fe:	f04f 0b00 	mov.w	fp, #0
 8005702:	e7ac      	b.n	800565e <BSP_LCD_DrawBitmap+0xa2>
 8005704:	24011938 	.word	0x24011938
 8005708:	24011970 	.word	0x24011970
 800570c:	52001000 	.word	0x52001000
 8005710:	24011890 	.word	0x24011890

08005714 <LL_FillBuffer>:
{
 8005714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch(Lcd_Ctx[Instance].PixelFormat)
 8005718:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 800571c:	4c28      	ldr	r4, [pc, #160]	; (80057c0 <LL_FillBuffer+0xac>)
{
 800571e:	4617      	mov	r7, r2
 8005720:	b082      	sub	sp, #8
  switch(Lcd_Ctx[Instance].PixelFormat)
 8005722:	eb04 0080 	add.w	r0, r4, r0, lsl #2
{
 8005726:	4698      	mov	r8, r3
 8005728:	460e      	mov	r6, r1
 800572a:	9b08      	ldr	r3, [sp, #32]
  switch(Lcd_Ctx[Instance].PixelFormat)
 800572c:	68c2      	ldr	r2, [r0, #12]
{
 800572e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  switch(Lcd_Ctx[Instance].PixelFormat)
 8005730:	2a02      	cmp	r2, #2
 8005732:	d00f      	beq.n	8005754 <LL_FillBuffer+0x40>
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8005734:	2200      	movs	r2, #0
  hlcd_dma2d.Init.Mode         = DMA2D_R2M;
 8005736:	4c23      	ldr	r4, [pc, #140]	; (80057c4 <LL_FillBuffer+0xb0>)
 8005738:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
  hlcd_dma2d.Instance = DMA2D;
 800573c:	4922      	ldr	r1, [pc, #136]	; (80057c8 <LL_FillBuffer+0xb4>)
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 800573e:	4620      	mov	r0, r4
  hlcd_dma2d.Init.ColorMode    = output_color_mode;
 8005740:	60a2      	str	r2, [r4, #8]
  hlcd_dma2d.Init.OutputOffset = OffLine;
 8005742:	60e3      	str	r3, [r4, #12]
  hlcd_dma2d.Instance = DMA2D;
 8005744:	e9c4 1c00 	strd	r1, ip, [r4]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8005748:	f001 fbf2 	bl	8006f30 <HAL_DMA2D_Init>
 800574c:	b308      	cbz	r0, 8005792 <LL_FillBuffer+0x7e>
}
 800574e:	b002      	add	sp, #8
 8005750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    input_color = CONVERTRGB5652ARGB8888(Color);
 8005754:	f3c5 1045 	ubfx	r0, r5, #5, #6
 8005758:	f3c5 21c4 	ubfx	r1, r5, #11, #5
 800575c:	f005 041f 	and.w	r4, r5, #31
 8005760:	eb00 15c0 	add.w	r5, r0, r0, lsl #7
 8005764:	eb01 1101 	add.w	r1, r1, r1, lsl #4
 8005768:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 800576c:	ebc1 1141 	rsb	r1, r1, r1, lsl #5
 8005770:	3521      	adds	r5, #33	; 0x21
 8005772:	eb04 1004 	add.w	r0, r4, r4, lsl #4
 8005776:	3117      	adds	r1, #23
 8005778:	09ad      	lsrs	r5, r5, #6
 800577a:	0989      	lsrs	r1, r1, #6
 800577c:	022d      	lsls	r5, r5, #8
 800577e:	ebc0 1040 	rsb	r0, r0, r0, lsl #5
 8005782:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8005786:	3017      	adds	r0, #23
 8005788:	ea45 1590 	orr.w	r5, r5, r0, lsr #6
 800578c:	f045 457f 	orr.w	r5, r5, #4278190080	; 0xff000000
    break;
 8005790:	e7d1      	b.n	8005736 <LL_FillBuffer+0x22>
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 8005792:	2101      	movs	r1, #1
 8005794:	4620      	mov	r0, r4
 8005796:	f001 fced 	bl	8007174 <HAL_DMA2D_ConfigLayer>
 800579a:	2800      	cmp	r0, #0
 800579c:	d1d7      	bne.n	800574e <LL_FillBuffer+0x3a>
      if (HAL_DMA2D_Start(&hlcd_dma2d, input_color, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800579e:	463b      	mov	r3, r7
 80057a0:	4632      	mov	r2, r6
 80057a2:	4629      	mov	r1, r5
 80057a4:	4620      	mov	r0, r4
 80057a6:	f8cd 8000 	str.w	r8, [sp]
 80057aa:	f001 fc03 	bl	8006fb4 <HAL_DMA2D_Start>
 80057ae:	2800      	cmp	r0, #0
 80057b0:	d1cd      	bne.n	800574e <LL_FillBuffer+0x3a>
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 25);
 80057b2:	4620      	mov	r0, r4
 80057b4:	2119      	movs	r1, #25
}
 80057b6:	b002      	add	sp, #8
 80057b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 25);
 80057bc:	f001 bc54 	b.w	8007068 <HAL_DMA2D_PollForTransfer>
 80057c0:	24011938 	.word	0x24011938
 80057c4:	24011970 	.word	0x24011970
 80057c8:	52001000 	.word	0x52001000

080057cc <BSP_LCD_DrawHLine>:
{
 80057cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 80057d0:	ebc0 0cc0 	rsb	ip, r0, r0, lsl #3
 80057d4:	4f12      	ldr	r7, [pc, #72]	; (8005820 <BSP_LCD_DrawHLine+0x54>)
{
 80057d6:	460c      	mov	r4, r1
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 80057d8:	f8df e048 	ldr.w	lr, [pc, #72]	; 8005824 <BSP_LCD_DrawHLine+0x58>
 80057dc:	eb07 018c 	add.w	r1, r7, ip, lsl #2
 80057e0:	f04f 0834 	mov.w	r8, #52	; 0x34
 80057e4:	f857 702c 	ldr.w	r7, [r7, ip, lsl #2]
  if((Xpos + Length) > Lcd_Ctx[Instance].XSize)
 80057e8:	eb04 0c03 	add.w	ip, r4, r3
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 80057ec:	688d      	ldr	r5, [r1, #8]
{
 80057ee:	b082      	sub	sp, #8
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 80057f0:	690e      	ldr	r6, [r1, #16]
 80057f2:	fb02 4207 	mla	r2, r2, r7, r4
 80057f6:	fb08 e505 	mla	r5, r8, r5, lr
  if((Xpos + Length) > Lcd_Ctx[Instance].XSize)
 80057fa:	4567      	cmp	r7, ip
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 80057fc:	6de9      	ldr	r1, [r5, #92]	; 0x5c
    Length = Lcd_Ctx[Instance].XSize - Xpos;
 80057fe:	bf38      	it	cc
 8005800:	1b3b      	subcc	r3, r7, r4
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Length, 1, 0, Color);
 8005802:	2400      	movs	r4, #0
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8005804:	fb06 1102 	mla	r1, r6, r2, r1
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Length, 1, 0, Color);
 8005808:	9a08      	ldr	r2, [sp, #32]
 800580a:	9400      	str	r4, [sp, #0]
 800580c:	9201      	str	r2, [sp, #4]
 800580e:	461a      	mov	r2, r3
 8005810:	2301      	movs	r3, #1
 8005812:	f7ff ff7f 	bl	8005714 <LL_FillBuffer>
}
 8005816:	4620      	mov	r0, r4
 8005818:	b002      	add	sp, #8
 800581a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800581e:	bf00      	nop
 8005820:	24011938 	.word	0x24011938
 8005824:	24011890 	.word	0x24011890

08005828 <BSP_LCD_DrawVLine>:
{
 8005828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 800582c:	ebc0 0cc0 	rsb	ip, r0, r0, lsl #3
 8005830:	4c11      	ldr	r4, [pc, #68]	; (8005878 <BSP_LCD_DrawVLine+0x50>)
 8005832:	4d12      	ldr	r5, [pc, #72]	; (800587c <BSP_LCD_DrawVLine+0x54>)
 8005834:	f04f 0834 	mov.w	r8, #52	; 0x34
 8005838:	eb04 078c 	add.w	r7, r4, ip, lsl #2
 800583c:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 8005840:	eb02 0c03 	add.w	ip, r2, r3
{
 8005844:	b082      	sub	sp, #8
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8005846:	68be      	ldr	r6, [r7, #8]
 8005848:	fb02 1104 	mla	r1, r2, r4, r1
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 800584c:	3c01      	subs	r4, #1
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 800584e:	fb08 5606 	mla	r6, r8, r6, r5
 8005852:	693d      	ldr	r5, [r7, #16]
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 8005854:	687f      	ldr	r7, [r7, #4]
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8005856:	6df6      	ldr	r6, [r6, #92]	; 0x5c
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 8005858:	45bc      	cmp	ip, r7
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 800585a:	fb05 6101 	mla	r1, r5, r1, r6
    Length = Lcd_Ctx[Instance].YSize - Ypos;
 800585e:	bf88      	it	hi
 8005860:	1abb      	subhi	r3, r7, r2
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 8005862:	9a08      	ldr	r2, [sp, #32]
 8005864:	e9cd 4200 	strd	r4, r2, [sp]
 8005868:	2201      	movs	r2, #1
 800586a:	f7ff ff53 	bl	8005714 <LL_FillBuffer>
}
 800586e:	2000      	movs	r0, #0
 8005870:	b002      	add	sp, #8
 8005872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005876:	bf00      	nop
 8005878:	24011938 	.word	0x24011938
 800587c:	24011890 	.word	0x24011890

08005880 <BSP_LCD_FillRect>:
{
 8005880:	b5f0      	push	{r4, r5, r6, r7, lr}
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8005882:	ebc0 04c0 	rsb	r4, r0, r0, lsl #3
 8005886:	4f0e      	ldr	r7, [pc, #56]	; (80058c0 <BSP_LCD_FillRect+0x40>)
 8005888:	f04f 0e34 	mov.w	lr, #52	; 0x34
 800588c:	4d0d      	ldr	r5, [pc, #52]	; (80058c4 <BSP_LCD_FillRect+0x44>)
 800588e:	eb07 0684 	add.w	r6, r7, r4, lsl #2
 8005892:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
{
 8005896:	b083      	sub	sp, #12
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8005898:	68b7      	ldr	r7, [r6, #8]
 800589a:	fb02 1104 	mla	r1, r2, r4, r1
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 800589e:	1ae4      	subs	r4, r4, r3
 80058a0:	461a      	mov	r2, r3
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 80058a2:	fb0e 5507 	mla	r5, lr, r7, r5
 80058a6:	6937      	ldr	r7, [r6, #16]
{
 80058a8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 80058aa:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 80058ac:	9400      	str	r4, [sp, #0]
 80058ae:	fb07 3101 	mla	r1, r7, r1, r3
 80058b2:	9b08      	ldr	r3, [sp, #32]
 80058b4:	9601      	str	r6, [sp, #4]
 80058b6:	f7ff ff2d 	bl	8005714 <LL_FillBuffer>
}
 80058ba:	2000      	movs	r0, #0
 80058bc:	b003      	add	sp, #12
 80058be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058c0:	24011938 	.word	0x24011938
 80058c4:	24011890 	.word	0x24011890

080058c8 <LTDC_MspInit.part.0>:
    __HAL_RCC_LTDC_CLK_ENABLE();
 80058c8:	4b0d      	ldr	r3, [pc, #52]	; (8005900 <LTDC_MspInit.part.0+0x38>)
static void LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
 80058ca:	b082      	sub	sp, #8
    __HAL_RCC_LTDC_CLK_ENABLE();
 80058cc:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 80058d0:	f042 0208 	orr.w	r2, r2, #8
 80058d4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 80058d8:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 80058dc:	f002 0208 	and.w	r2, r2, #8
 80058e0:	9201      	str	r2, [sp, #4]
 80058e2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_LTDC_FORCE_RESET();
 80058e4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80058e8:	f042 0208 	orr.w	r2, r2, #8
 80058ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    __HAL_RCC_LTDC_RELEASE_RESET();
 80058f0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80058f4:	f022 0208 	bic.w	r2, r2, #8
 80058f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 80058fc:	b002      	add	sp, #8
 80058fe:	4770      	bx	lr
 8005900:	58024400 	.word	0x58024400

08005904 <DMA2D_MspInit.part.0>:
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8005904:	4b0b      	ldr	r3, [pc, #44]	; (8005934 <DMA2D_MspInit.part.0+0x30>)
static void DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
 8005906:	b082      	sub	sp, #8
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8005908:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800590c:	f042 0210 	orr.w	r2, r2, #16
 8005910:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005914:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005918:	f002 0210 	and.w	r2, r2, #16
 800591c:	9201      	str	r2, [sp, #4]
 800591e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_DMA2D_FORCE_RESET();
 8005920:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8005922:	f042 0210 	orr.w	r2, r2, #16
 8005926:	67da      	str	r2, [r3, #124]	; 0x7c
    __HAL_RCC_DMA2D_RELEASE_RESET();
 8005928:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800592a:	f022 0210 	bic.w	r2, r2, #16
 800592e:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8005930:	b002      	add	sp, #8
 8005932:	4770      	bx	lr
 8005934:	58024400 	.word	0x58024400

08005938 <DSI_MspInit.part.0>:
    __HAL_RCC_DSI_CLK_ENABLE();
 8005938:	4b0d      	ldr	r3, [pc, #52]	; (8005970 <DSI_MspInit.part.0+0x38>)
static void DSI_MspInit(DSI_HandleTypeDef *hdsi)
 800593a:	b082      	sub	sp, #8
    __HAL_RCC_DSI_CLK_ENABLE();
 800593c:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8005940:	f042 0210 	orr.w	r2, r2, #16
 8005944:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8005948:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 800594c:	f002 0210 	and.w	r2, r2, #16
 8005950:	9201      	str	r2, [sp, #4]
 8005952:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_DSI_FORCE_RESET();
 8005954:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005958:	f042 0210 	orr.w	r2, r2, #16
 800595c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    __HAL_RCC_DSI_RELEASE_RESET();
 8005960:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005964:	f022 0210 	bic.w	r2, r2, #16
 8005968:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 800596c:	b002      	add	sp, #8
 800596e:	4770      	bx	lr
 8005970:	58024400 	.word	0x58024400

08005974 <DSI_IO_Write>:
  if(Size <= 1U)
 8005974:	2b01      	cmp	r3, #1
{
 8005976:	b530      	push	{r4, r5, lr}
 8005978:	460d      	mov	r5, r1
 800597a:	b083      	sub	sp, #12
 800597c:	4601      	mov	r1, r0
  if(Size <= 1U)
 800597e:	d909      	bls.n	8005994 <DSI_IO_Write+0x20>
    if(HAL_DSI_LongWrite(&hlcd_dsi, ChannelNbr, DSI_DCS_LONG_PKT_WRITE, Size, (uint32_t)Reg, pData) != HAL_OK)
 8005980:	480a      	ldr	r0, [pc, #40]	; (80059ac <DSI_IO_Write+0x38>)
 8005982:	e9cd 5200 	strd	r5, r2, [sp]
 8005986:	2239      	movs	r2, #57	; 0x39
 8005988:	f001 ff32 	bl	80077f0 <HAL_DSI_LongWrite>
 800598c:	b958      	cbnz	r0, 80059a6 <DSI_IO_Write+0x32>
  int32_t ret = BSP_ERROR_NONE;
 800598e:	2000      	movs	r0, #0
}
 8005990:	b003      	add	sp, #12
 8005992:	bd30      	pop	{r4, r5, pc}
    if(HAL_DSI_ShortWrite(&hlcd_dsi, ChannelNbr, DSI_DCS_SHORT_PKT_WRITE_P1, Reg, (uint32_t)pData[Size]) != HAL_OK)
 8005994:	5cd0      	ldrb	r0, [r2, r3]
 8005996:	462b      	mov	r3, r5
 8005998:	2215      	movs	r2, #21
 800599a:	9000      	str	r0, [sp, #0]
 800599c:	4803      	ldr	r0, [pc, #12]	; (80059ac <DSI_IO_Write+0x38>)
 800599e:	f001 ff13 	bl	80077c8 <HAL_DSI_ShortWrite>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	d0f3      	beq.n	800598e <DSI_IO_Write+0x1a>
      ret = BSP_ERROR_BUS_FAILURE;
 80059a6:	f06f 0007 	mvn.w	r0, #7
 80059aa:	e7f1      	b.n	8005990 <DSI_IO_Write+0x1c>
 80059ac:	24011954 	.word	0x24011954

080059b0 <BSP_LCD_Reset>:
  LCD_RESET_GPIO_CLK_ENABLE();
 80059b0:	4b16      	ldr	r3, [pc, #88]	; (8005a0c <BSP_LCD_Reset+0x5c>)
 80059b2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80059b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
{
 80059ba:	b5f0      	push	{r4, r5, r6, r7, lr}
  LCD_RESET_GPIO_CLK_ENABLE();
 80059bc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
{
 80059c0:	b087      	sub	sp, #28
  LCD_RESET_GPIO_CLK_ENABLE();
 80059c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
  gpio_init_structure.Pin   = LCD_RESET_PIN;
 80059c6:	2508      	movs	r5, #8
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 80059c8:	4c11      	ldr	r4, [pc, #68]	; (8005a10 <BSP_LCD_Reset+0x60>)
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80059ca:	2601      	movs	r6, #1
  LCD_RESET_GPIO_CLK_ENABLE();
 80059cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059d0:	2703      	movs	r7, #3
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 80059d2:	4620      	mov	r0, r4
 80059d4:	a901      	add	r1, sp, #4
  LCD_RESET_GPIO_CLK_ENABLE();
 80059d6:	9300      	str	r3, [sp, #0]
 80059d8:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Pin   = LCD_RESET_PIN;
 80059da:	9501      	str	r5, [sp, #4]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059dc:	9704      	str	r7, [sp, #16]
  gpio_init_structure.Pull  = GPIO_PULLUP;
 80059de:	e9cd 6602 	strd	r6, r6, [sp, #8]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 80059e2:	f001 fff9 	bl	80079d8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT , LCD_RESET_PIN, GPIO_PIN_RESET);
 80059e6:	4629      	mov	r1, r5
 80059e8:	4620      	mov	r0, r4
 80059ea:	2200      	movs	r2, #0
 80059ec:	f002 f912 	bl	8007c14 <HAL_GPIO_WritePin>
  HAL_Delay(20);/* wait 20 ms */
 80059f0:	2014      	movs	r0, #20
 80059f2:	f000 fb9d 	bl	8006130 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT , LCD_RESET_PIN, GPIO_PIN_SET);/* Deactivate XRES */
 80059f6:	4632      	mov	r2, r6
 80059f8:	4629      	mov	r1, r5
 80059fa:	4620      	mov	r0, r4
 80059fc:	f002 f90a 	bl	8007c14 <HAL_GPIO_WritePin>
  HAL_Delay(10);/* Wait for 10ms after releasing XRES before sending commands */
 8005a00:	200a      	movs	r0, #10
 8005a02:	f000 fb95 	bl	8006130 <HAL_Delay>
}
 8005a06:	b007      	add	sp, #28
 8005a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	58024400 	.word	0x58024400
 8005a10:	58021800 	.word	0x58021800

08005a14 <MX_DSIHOST_DSI_Init>:
{
 8005a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  hdsi->Instance = DSI;
 8005a18:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
{
 8005a1c:	b09e      	sub	sp, #120	; 0x78
  hdsi->Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8005a1e:	2500      	movs	r5, #0
  hdsi->Init.TXEscapeCkdiv = 4;
 8005a20:	f04f 0904 	mov.w	r9, #4
  hdsi->Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8005a24:	2601      	movs	r6, #1
  PLLInit.PLLNDIV = 100;
 8005a26:	f04f 0e64 	mov.w	lr, #100	; 0x64
  PLLInit.PLLIDF = DSI_PLL_IN_DIV5;
 8005a2a:	f04f 0c05 	mov.w	ip, #5
  hdsi->Instance = DSI;
 8005a2e:	6007      	str	r7, [r0, #0]
  hdsi->Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8005a30:	60c6      	str	r6, [r0, #12]
{
 8005a32:	460f      	mov	r7, r1
  if (HAL_DSI_Init(hdsi, &PLLInit) != HAL_OK)
 8005a34:	4669      	mov	r1, sp
{
 8005a36:	4604      	mov	r4, r0
 8005a38:	4690      	mov	r8, r2
 8005a3a:	469a      	mov	sl, r3
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 8005a3c:	9502      	str	r5, [sp, #8]
  hdsi->Init.TXEscapeCkdiv = 4;
 8005a3e:	e9c0 5901 	strd	r5, r9, [r0, #4]
  PLLInit.PLLIDF = DSI_PLL_IN_DIV5;
 8005a42:	e9cd ec00 	strd	lr, ip, [sp]
  if (HAL_DSI_Init(hdsi, &PLLInit) != HAL_OK)
 8005a46:	f001 fc27 	bl	8007298 <HAL_DSI_Init>
 8005a4a:	b118      	cbz	r0, 8005a54 <MX_DSIHOST_DSI_Init+0x40>
    return HAL_ERROR;
 8005a4c:	4630      	mov	r0, r6
}
 8005a4e:	b01e      	add	sp, #120	; 0x78
 8005a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8005a54:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005a58:	4a22      	ldr	r2, [pc, #136]	; (8005ae4 <MX_DSIHOST_DSI_Init+0xd0>)
 8005a5a:	4605      	mov	r5, r0
  if (HAL_DSI_ConfigVideoMode(hdsi, &VidCfg) != HAL_OK)
 8005a5c:	4620      	mov	r0, r4
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8005a5e:	fb03 2207 	mla	r2, r3, r7, r2
 8005a62:	4b21      	ldr	r3, [pc, #132]	; (8005ae8 <MX_DSIHOST_DSI_Init+0xd4>)
  VidCfg.Mode = DSI_VID_MODE_BURST;
 8005a64:	2402      	movs	r4, #2
  VidCfg.VerticalFrontPorch = OTM8009A_480X800_VFP;
 8005a66:	2110      	movs	r1, #16
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8005a68:	fba3 2302 	umull	r2, r3, r3, r2
  VidCfg.NullPacketSize = 0xFFFU;
 8005a6c:	f640 72ff 	movw	r2, #4095	; 0xfff
  VidCfg.HorizontalBackPorch = (OTM8009A_480X800_HBP * 62500U)/27429U;
 8005a70:	f04f 0c4d 	mov.w	ip, #77	; 0x4d
  VidCfg.LPHorizontalFrontPorchEnable  = DSI_LP_HFP_ENABLE;
 8005a74:	f44f 5e00 	mov.w	lr, #8192	; 0x2000
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8005a78:	0b5b      	lsrs	r3, r3, #13
  VidCfg.VirtualChannelID = 0;
 8005a7a:	9503      	str	r5, [sp, #12]
  VidCfg.LooselyPacked = DSI_LOOSELY_PACKED_DISABLE;
 8005a7c:	9505      	str	r5, [sp, #20]
  VidCfg.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8005a7e:	950a      	str	r5, [sp, #40]	; 0x28
  VidCfg.VerticalSyncActive = OTM8009A_480X800_VSYNC;
 8005a80:	9610      	str	r6, [sp, #64]	; 0x40
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_ENABLE;
 8005a82:	f44f 4600 	mov.w	r6, #32768	; 0x8000
  VidCfg.VerticalActive = Height;
 8005a86:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  VidCfg.LPVerticalActiveEnable        = DSI_LP_VACT_ENABLE;
 8005a8a:	f44f 6800 	mov.w	r8, #2048	; 0x800
  VidCfg.FrameBTAAcknowledgeEnable     = DSI_FBTAA_DISABLE;
 8005a8e:	951d      	str	r5, [sp, #116]	; 0x74
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8005a90:	930f      	str	r3, [sp, #60]	; 0x3c
  VidCfg.LPVerticalSyncActiveEnable    = DSI_LP_VSYNC_ENABLE;
 8005a92:	f44f 7380 	mov.w	r3, #256	; 0x100
  VidCfg.Mode = DSI_VID_MODE_BURST;
 8005a96:	9406      	str	r4, [sp, #24]
  VidCfg.LPVerticalFrontPorchEnable    = DSI_LP_VFP_ENABLE;
 8005a98:	f44f 6480 	mov.w	r4, #1024	; 0x400
  VidCfg.NullPacketSize = 0xFFFU;
 8005a9c:	9209      	str	r2, [sp, #36]	; 0x24
  VidCfg.LPVerticalBackPorchEnable     = DSI_LP_VBP_ENABLE;
 8005a9e:	f44f 7200 	mov.w	r2, #512	; 0x200
  VidCfg.ColorCoding = PixelFormat;
 8005aa2:	f8cd a010 	str.w	sl, [sp, #16]
  VidCfg.HorizontalSyncActive = (OTM8009A_480X800_HSYNC * 62500U)/27429U;
 8005aa6:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  VidCfg.HorizontalBackPorch = (OTM8009A_480X800_HBP * 62500U)/27429U;
 8005aaa:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_ENABLE;
 8005aae:	9614      	str	r6, [sp, #80]	; 0x50
  VidCfg.NumberOfChunks = 0;
 8005ab0:	e9cd 7507 	strd	r7, r5, [sp, #28]
  VidCfg.VerticalBackPorch = OTM8009A_480X800_VBP;
 8005ab4:	270f      	movs	r7, #15
  VidCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 8005ab6:	e9cd 550b 	strd	r5, r5, [sp, #44]	; 0x2c
  VidCfg.LPHorizontalBackPorchEnable   = DSI_LP_HBP_ENABLE;
 8005aba:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  VidCfg.VerticalFrontPorch = OTM8009A_480X800_VFP;
 8005abe:	e9cd 7111 	strd	r7, r1, [sp, #68]	; 0x44
  if (HAL_DSI_ConfigVideoMode(hdsi, &VidCfg) != HAL_OK)
 8005ac2:	a903      	add	r1, sp, #12
  VidCfg.LPVACTLargestPacketSize = 4;
 8005ac4:	e9cd 9915 	strd	r9, r9, [sp, #84]	; 0x54
  VidCfg.LPHorizontalBackPorchEnable   = DSI_LP_HBP_ENABLE;
 8005ac8:	e9cd e517 	strd	lr, r5, [sp, #92]	; 0x5c
  VidCfg.LPVerticalFrontPorchEnable    = DSI_LP_VFP_ENABLE;
 8005acc:	e9cd 8419 	strd	r8, r4, [sp, #100]	; 0x64
  VidCfg.LPVerticalSyncActiveEnable    = DSI_LP_VSYNC_ENABLE;
 8005ad0:	e9cd 231b 	strd	r2, r3, [sp, #108]	; 0x6c
  if (HAL_DSI_ConfigVideoMode(hdsi, &VidCfg) != HAL_OK)
 8005ad4:	f001 fd18 	bl	8007508 <HAL_DSI_ConfigVideoMode>
  return HAL_OK;
 8005ad8:	3800      	subs	r0, #0
 8005ada:	bf18      	it	ne
 8005adc:	2001      	movne	r0, #1
}
 8005ade:	b01e      	add	sp, #120	; 0x78
 8005ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ae4:	0042c1d8 	.word	0x0042c1d8
 8005ae8:	4c751ce3 	.word	0x4c751ce3

08005aec <MX_LTDC_Init>:
{
 8005aec:	b4f0      	push	{r4, r5, r6, r7}
  hltdc->Instance = LTDC;
 8005aee:	4d0e      	ldr	r5, [pc, #56]	; (8005b28 <MX_LTDC_Init+0x3c>)
  hltdc->Init.AccumulatedActiveW = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP - 1;
 8005af0:	f101 0423 	add.w	r4, r1, #35	; 0x23
  hltdc->Init.TotalWidth         = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP - 1;
 8005af4:	3145      	adds	r1, #69	; 0x45
  hltdc->Init.HorizontalSync     = OTM8009A_480X800_HSYNC - 1;
 8005af6:	2701      	movs	r7, #1
  hltdc->Instance = LTDC;
 8005af8:	6005      	str	r5, [r0, #0]
  hltdc->Init.AccumulatedVBP     = OTM8009A_480X800_VSYNC + OTM8009A_480X800_VBP - 1;
 8005afa:	250f      	movs	r5, #15
  hltdc->Init.AccumulatedHBP     = OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP - 1;
 8005afc:	2623      	movs	r6, #35	; 0x23
  hltdc->Init.AccumulatedActiveW = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP - 1;
 8005afe:	6244      	str	r4, [r0, #36]	; 0x24
  hltdc->Init.TotalWidth         = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP - 1;
 8005b00:	62c1      	str	r1, [r0, #44]	; 0x2c
  hltdc->Init.AccumulatedActiveH = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP - 1;
 8005b02:	1954      	adds	r4, r2, r5
  hltdc->Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8005b04:	2100      	movs	r1, #0
  hltdc->Init.TotalHeigh         = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP + OTM8009A_480X800_VFP - 1;
 8005b06:	321f      	adds	r2, #31
  hltdc->Init.HorizontalSync     = OTM8009A_480X800_HSYNC - 1;
 8005b08:	6147      	str	r7, [r0, #20]
  hltdc->Init.AccumulatedHBP     = OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP - 1;
 8005b0a:	61c6      	str	r6, [r0, #28]
  hltdc->Init.AccumulatedVBP     = OTM8009A_480X800_VSYNC + OTM8009A_480X800_VBP - 1;
 8005b0c:	6205      	str	r5, [r0, #32]
  hltdc->Init.AccumulatedActiveH = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP - 1;
 8005b0e:	6284      	str	r4, [r0, #40]	; 0x28
  hltdc->Init.Backcolor.Blue  = 0x00;
 8005b10:	8681      	strh	r1, [r0, #52]	; 0x34
  hltdc->Init.Backcolor.Red   = 0x00;
 8005b12:	f880 1036 	strb.w	r1, [r0, #54]	; 0x36
  hltdc->Init.TotalHeigh         = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP + OTM8009A_480X800_VFP - 1;
 8005b16:	6302      	str	r2, [r0, #48]	; 0x30
  hltdc->Init.VerticalSync       = OTM8009A_480X800_VSYNC - 1;
 8005b18:	6181      	str	r1, [r0, #24]
}
 8005b1a:	bcf0      	pop	{r4, r5, r6, r7}
  hltdc->Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8005b1c:	e9c0 1101 	strd	r1, r1, [r0, #4]
  hltdc->Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8005b20:	e9c0 1103 	strd	r1, r1, [r0, #12]
  return HAL_LTDC_Init(hltdc);
 8005b24:	f002 b934 	b.w	8007d90 <HAL_LTDC_Init>
 8005b28:	50001000 	.word	0x50001000

08005b2c <MX_LTDC_ConfigLayer>:
{
 8005b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b2e:	4613      	mov	r3, r2
 8005b30:	b08f      	sub	sp, #60	; 0x3c
  pLayerCfg.Alpha = 255;
 8005b32:	24ff      	movs	r4, #255	; 0xff
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8005b34:	460a      	mov	r2, r1
  pLayerCfg.WindowY0 = Config->Y0;
 8005b36:	6899      	ldr	r1, [r3, #8]
  pLayerCfg.Alpha0 = 0;
 8005b38:	2500      	movs	r5, #0
  pLayerCfg.Alpha = 255;
 8005b3a:	9406      	str	r4, [sp, #24]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8005b3c:	f44f 67c0 	mov.w	r7, #1536	; 0x600
  pLayerCfg.WindowY0 = Config->Y0;
 8005b40:	9103      	str	r1, [sp, #12]
  pLayerCfg.Alpha0 = 0;
 8005b42:	9507      	str	r5, [sp, #28]
  pLayerCfg.Backcolor.Blue = 0;
 8005b44:	f8ad 5034 	strh.w	r5, [sp, #52]	; 0x34
  pLayerCfg.Backcolor.Red = 0;
 8005b48:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  pLayerCfg.WindowX1 = Config->X1;
 8005b4c:	e9d3 4600 	ldrd	r4, r6, [r3]
  pLayerCfg.WindowX0 = Config->X0;
 8005b50:	9401      	str	r4, [sp, #4]
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 8005b52:	1b34      	subs	r4, r6, r4
  pLayerCfg.WindowX1 = Config->X1;
 8005b54:	9602      	str	r6, [sp, #8]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8005b56:	2607      	movs	r6, #7
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 8005b58:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg.WindowY1 = Config->Y1;
 8005b5a:	68dc      	ldr	r4, [r3, #12]
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 8005b5c:	1a61      	subs	r1, r4, r1
  pLayerCfg.WindowY1 = Config->Y1;
 8005b5e:	9404      	str	r4, [sp, #16]
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 8005b60:	910c      	str	r1, [sp, #48]	; 0x30
  pLayerCfg.FBStartAdress = Config->Address;
 8005b62:	e9d3 1304 	ldrd	r1, r3, [r3, #16]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8005b66:	e9cd 7608 	strd	r7, r6, [sp, #32]
  pLayerCfg.PixelFormat = Config->PixelFormat;
 8005b6a:	9105      	str	r1, [sp, #20]
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8005b6c:	a901      	add	r1, sp, #4
  pLayerCfg.FBStartAdress = Config->Address;
 8005b6e:	930a      	str	r3, [sp, #40]	; 0x28
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8005b70:	f002 f9e8 	bl	8007f44 <HAL_LTDC_ConfigLayer>
}
 8005b74:	b00f      	add	sp, #60	; 0x3c
 8005b76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005b78 <MX_LTDC_ClockConfig>:
{
 8005b78:	b530      	push	{r4, r5, lr}
  PeriphClkInitStruct.PeriphClockSelection   = RCC_PERIPHCLK_LTDC;
 8005b7a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
{
 8005b7e:	b0b1      	sub	sp, #196	; 0xc4
  PeriphClkInitStruct.PLL3.PLL3M      = 5U;
 8005b80:	2005      	movs	r0, #5
  PeriphClkInitStruct.PLL3.PLL3P      = 2U;
 8005b82:	2202      	movs	r2, #2
  PeriphClkInitStruct.PLL3.PLL3RGE    = RCC_PLLCFGR_PLL3RGE_2;
 8005b84:	f44f 6100 	mov.w	r1, #2048	; 0x800
  PeriphClkInitStruct.PeriphClockSelection   = RCC_PERIPHCLK_LTDC;
 8005b88:	9300      	str	r3, [sp, #0]
  PeriphClkInitStruct.PLL3.PLL3N      = 132U;
 8005b8a:	2584      	movs	r5, #132	; 0x84
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8005b8c:	2300      	movs	r3, #0
  PeriphClkInitStruct.PLL3.PLL3R      = 24U;
 8005b8e:	2418      	movs	r4, #24
  PeriphClkInitStruct.PLL3.PLL3M      = 5U;
 8005b90:	9009      	str	r0, [sp, #36]	; 0x24
  return HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8005b92:	4668      	mov	r0, sp
  PeriphClkInitStruct.PLL3.PLL3FRACN  = 0U;
 8005b94:	9310      	str	r3, [sp, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3P      = 2U;
 8005b96:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3R      = 24U;
 8005b9a:	e9cd 240c 	strd	r2, r4, [sp, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8005b9e:	e9cd 130e 	strd	r1, r3, [sp, #56]	; 0x38
  return HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8005ba2:	f003 f8d1 	bl	8008d48 <HAL_RCCEx_PeriphCLKConfig>
}
 8005ba6:	b031      	add	sp, #196	; 0xc4
 8005ba8:	bd30      	pop	{r4, r5, pc}
 8005baa:	bf00      	nop

08005bac <BSP_LCD_InitEx>:
{
 8005bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 8005bb0:	2901      	cmp	r1, #1
{
 8005bb2:	b093      	sub	sp, #76	; 0x4c
 8005bb4:	461d      	mov	r5, r3
 8005bb6:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8005bba:	9103      	str	r1, [sp, #12]
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 8005bbc:	f200 80f2 	bhi.w	8005da4 <BSP_LCD_InitEx+0x1f8>
 8005bc0:	1e03      	subs	r3, r0, #0
 8005bc2:	bf18      	it	ne
 8005bc4:	2301      	movne	r3, #1
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	f040 80ec 	bne.w	8005da4 <BSP_LCD_InitEx+0x1f8>
     ((PixelFormat != LCD_PIXEL_FORMAT_RGB565) && (PixelFormat != LTDC_PIXEL_FORMAT_RGB888)))
 8005bcc:	1e51      	subs	r1, r2, #1
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 8005bce:	2901      	cmp	r1, #1
 8005bd0:	f200 80e8 	bhi.w	8005da4 <BSP_LCD_InitEx+0x1f8>
    if(PixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8005bd4:	2a02      	cmp	r2, #2
 8005bd6:	f000 80ab 	beq.w	8005d30 <BSP_LCD_InitEx+0x184>
      ctrl_pixel_format = OTM8009A_FORMAT_RGB888;
 8005bda:	9301      	str	r3, [sp, #4]
      Lcd_Ctx[Instance].BppFactor = 4U;
 8005bdc:	2104      	movs	r1, #4
      dsi_pixel_format = DSI_RGB888;
 8005bde:	2305      	movs	r3, #5
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005be0:	4c72      	ldr	r4, [pc, #456]	; (8005dac <BSP_LCD_InitEx+0x200>)
    BSP_LCD_Reset(Instance);
 8005be2:	2000      	movs	r0, #0
 8005be4:	4f72      	ldr	r7, [pc, #456]	; (8005db0 <BSP_LCD_InitEx+0x204>)
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005be6:	2600      	movs	r6, #0
 8005be8:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 8005bea:	f44f 5980 	mov.w	r9, #4096	; 0x1000
 8005bee:	6139      	str	r1, [r7, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005bf0:	f04f 0b02 	mov.w	fp, #2
    Lcd_Ctx[Instance].PixelFormat = PixelFormat;
 8005bf4:	60fa      	str	r2, [r7, #12]
  gpio_init_structure.Pin       = LCD_TE_PIN;
 8005bf6:	f04f 0a04 	mov.w	sl, #4
    Lcd_Ctx[Instance].XSize  = Width;
 8005bfa:	603d      	str	r5, [r7, #0]
    Lcd_Ctx[Instance].YSize  = Height;
 8005bfc:	f8c7 8004 	str.w	r8, [r7, #4]
    BSP_LCD_Reset(Instance);
 8005c00:	f7ff fed6 	bl	80059b0 <BSP_LCD_Reset>
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005c04:	f8d4 c0e0 	ldr.w	ip, [r4, #224]	; 0xe0
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8005c08:	2201      	movs	r2, #1
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8005c0a:	a90c      	add	r1, sp, #48	; 0x30
 8005c0c:	4869      	ldr	r0, [pc, #420]	; (8005db4 <BSP_LCD_InitEx+0x208>)
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005c0e:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
 8005c12:	f8c4 c0e0 	str.w	ip, [r4, #224]	; 0xe0
 8005c16:	f8d4 c0e0 	ldr.w	ip, [r4, #224]	; 0xe0
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 8005c1a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005c1e:	f40c 7c00 	and.w	ip, ip, #512	; 0x200
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8005c22:	920d      	str	r2, [sp, #52]	; 0x34
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005c24:	960e      	str	r6, [sp, #56]	; 0x38
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005c26:	f8cd c014 	str.w	ip, [sp, #20]
 8005c2a:	f8dd c014 	ldr.w	ip, [sp, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005c2e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8005c32:	f001 fed1 	bl	80079d8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8005c36:	2201      	movs	r2, #1
 8005c38:	4649      	mov	r1, r9
 8005c3a:	485e      	ldr	r0, [pc, #376]	; (8005db4 <BSP_LCD_InitEx+0x208>)
 8005c3c:	f001 ffea 	bl	8007c14 <HAL_GPIO_WritePin>
  LCD_TE_GPIO_CLK_ENABLE();
 8005c40:	f8d4 c0e0 	ldr.w	ip, [r4, #224]	; 0xe0
  HAL_GPIO_Init(LCD_TE_GPIO_PORT, &gpio_init_structure);
 8005c44:	a90c      	add	r1, sp, #48	; 0x30
 8005c46:	485b      	ldr	r0, [pc, #364]	; (8005db4 <BSP_LCD_InitEx+0x208>)
  LCD_TE_GPIO_CLK_ENABLE();
 8005c48:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
    hlcd_dma2d.Instance = DMA2D;
 8005c4c:	f8df 9194 	ldr.w	r9, [pc, #404]	; 8005de4 <BSP_LCD_InitEx+0x238>
  LCD_TE_GPIO_CLK_ENABLE();
 8005c50:	f8c4 c0e0 	str.w	ip, [r4, #224]	; 0xe0
 8005c54:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8005c58:	960d      	str	r6, [sp, #52]	; 0x34
  LCD_TE_GPIO_CLK_ENABLE();
 8005c5a:	f404 7400 	and.w	r4, r4, #512	; 0x200
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005c5e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  gpio_init_structure.Pin       = LCD_TE_PIN;
 8005c62:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
  LCD_TE_GPIO_CLK_ENABLE();
 8005c66:	9406      	str	r4, [sp, #24]
 8005c68:	9c06      	ldr	r4, [sp, #24]
  HAL_GPIO_Init(LCD_TE_GPIO_PORT, &gpio_init_structure);
 8005c6a:	f001 feb5 	bl	80079d8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_TE_GPIO_PORT, LCD_TE_PIN, GPIO_PIN_SET);
 8005c6e:	2201      	movs	r2, #1
 8005c70:	4651      	mov	r1, sl
 8005c72:	4850      	ldr	r0, [pc, #320]	; (8005db4 <BSP_LCD_InitEx+0x208>)
 8005c74:	f001 ffce 	bl	8007c14 <HAL_GPIO_WritePin>
  HAL_NVIC_SetPriority(LTDC_IRQn, 0x0F, 0);
 8005c78:	4632      	mov	r2, r6
 8005c7a:	210f      	movs	r1, #15
 8005c7c:	2058      	movs	r0, #88	; 0x58
 8005c7e:	f001 f85f 	bl	8006d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8005c82:	2058      	movs	r0, #88	; 0x58
 8005c84:	f001 f896 	bl	8006db4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2D_IRQn, 0x0F, 0);
 8005c88:	4632      	mov	r2, r6
 8005c8a:	210f      	movs	r1, #15
 8005c8c:	205a      	movs	r0, #90	; 0x5a
 8005c8e:	f001 f857 	bl	8006d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8005c92:	205a      	movs	r0, #90	; 0x5a
 8005c94:	f001 f88e 	bl	8006db4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DSI_IRQn, 0x0F, 0);
 8005c98:	4632      	mov	r2, r6
 8005c9a:	210f      	movs	r1, #15
 8005c9c:	207b      	movs	r0, #123	; 0x7b
 8005c9e:	f001 f84f 	bl	8006d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8005ca2:	207b      	movs	r0, #123	; 0x7b
 8005ca4:	f001 f886 	bl	8006db4 <HAL_NVIC_EnableIRQ>
    hlcd_ltdc.Instance = LTDC;
 8005ca8:	4c43      	ldr	r4, [pc, #268]	; (8005db8 <BSP_LCD_InitEx+0x20c>)
    hlcd_dma2d.Instance = DMA2D;
 8005caa:	4844      	ldr	r0, [pc, #272]	; (8005dbc <BSP_LCD_InitEx+0x210>)
    hlcd_dsi.Instance = DSI;
 8005cac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8005cb0:	4943      	ldr	r1, [pc, #268]	; (8005dc0 <BSP_LCD_InitEx+0x214>)
    hlcd_ltdc.Instance = LTDC;
 8005cb2:	4e44      	ldr	r6, [pc, #272]	; (8005dc4 <BSP_LCD_InitEx+0x218>)
    hlcd_dsi.Instance = DSI;
 8005cb4:	600a      	str	r2, [r1, #0]
    hlcd_ltdc.Instance = LTDC;
 8005cb6:	6026      	str	r6, [r4, #0]
    hlcd_dma2d.Instance = DMA2D;
 8005cb8:	f8c9 0000 	str.w	r0, [r9]
  if(hltdc->Instance == LTDC)
 8005cbc:	f7ff fe04 	bl	80058c8 <LTDC_MspInit.part.0>
  if(hdma2d->Instance == DMA2D)
 8005cc0:	f8d9 2000 	ldr.w	r2, [r9]
 8005cc4:	9b02      	ldr	r3, [sp, #8]
 8005cc6:	4282      	cmp	r2, r0
 8005cc8:	d03a      	beq.n	8005d40 <BSP_LCD_InitEx+0x194>
  if(hdsi->Instance == DSI)
 8005cca:	680a      	ldr	r2, [r1, #0]
 8005ccc:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005cd0:	d031      	beq.n	8005d36 <BSP_LCD_InitEx+0x18a>
    if(MX_DSIHOST_DSI_Init(&hlcd_dsi, Width, Height, dsi_pixel_format) != HAL_OK)
 8005cd2:	4642      	mov	r2, r8
 8005cd4:	4629      	mov	r1, r5
 8005cd6:	483a      	ldr	r0, [pc, #232]	; (8005dc0 <BSP_LCD_InitEx+0x214>)
 8005cd8:	f7ff fe9c 	bl	8005a14 <MX_DSIHOST_DSI_Init>
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	d15c      	bne.n	8005d9a <BSP_LCD_InitEx+0x1ee>
    else if(MX_LTDC_ClockConfig(&hlcd_ltdc) != HAL_OK)
 8005ce0:	4835      	ldr	r0, [pc, #212]	; (8005db8 <BSP_LCD_InitEx+0x20c>)
 8005ce2:	f7ff ff49 	bl	8005b78 <MX_LTDC_ClockConfig>
 8005ce6:	2800      	cmp	r0, #0
 8005ce8:	d157      	bne.n	8005d9a <BSP_LCD_InitEx+0x1ee>
     if(MX_LTDC_Init(&hlcd_ltdc, Width, Height) != HAL_OK)
 8005cea:	4642      	mov	r2, r8
 8005cec:	4629      	mov	r1, r5
 8005cee:	4832      	ldr	r0, [pc, #200]	; (8005db8 <BSP_LCD_InitEx+0x20c>)
 8005cf0:	f7ff fefc 	bl	8005aec <MX_LTDC_Init>
 8005cf4:	2800      	cmp	r0, #0
 8005cf6:	d150      	bne.n	8005d9a <BSP_LCD_InitEx+0x1ee>
      if(BSP_SDRAM_Init(0) != BSP_ERROR_NONE)
 8005cf8:	f000 f8b2 	bl	8005e60 <BSP_SDRAM_Init>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	d14c      	bne.n	8005d9a <BSP_LCD_InitEx+0x1ee>
      config.PixelFormat = ltdc_pixel_format;
 8005d00:	9c01      	ldr	r4, [sp, #4]
      config.Address     = LCD_LAYER_0_ADDRESS;
 8005d02:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8005d06:	4601      	mov	r1, r0
      config.X0          = 0;
 8005d08:	900c      	str	r0, [sp, #48]	; 0x30
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8005d0a:	aa0c      	add	r2, sp, #48	; 0x30
      config.Y1          = Height;
 8005d0c:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
      config.Y0          = 0;
 8005d10:	e9cd 500d 	strd	r5, r0, [sp, #52]	; 0x34
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8005d14:	4828      	ldr	r0, [pc, #160]	; (8005db8 <BSP_LCD_InitEx+0x20c>)
      config.Address     = LCD_LAYER_0_ADDRESS;
 8005d16:	e9cd 4310 	strd	r4, r3, [sp, #64]	; 0x40
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8005d1a:	f7ff ff07 	bl	8005b2c <MX_LTDC_ConfigLayer>
 8005d1e:	4604      	mov	r4, r0
 8005d20:	b190      	cbz	r0, 8005d48 <BSP_LCD_InitEx+0x19c>
        ret = BSP_ERROR_PERIPH_FAILURE;
 8005d22:	f06f 0003 	mvn.w	r0, #3
    Lcd_Ctx[Instance].ReloadEnable = 1U;
 8005d26:	2301      	movs	r3, #1
 8005d28:	61bb      	str	r3, [r7, #24]
}
 8005d2a:	b013      	add	sp, #76	; 0x4c
 8005d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      Lcd_Ctx[Instance].BppFactor = 2U;
 8005d30:	4611      	mov	r1, r2
      ctrl_pixel_format = OTM8009A_FORMAT_RBG565;
 8005d32:	9201      	str	r2, [sp, #4]
 8005d34:	e754      	b.n	8005be0 <BSP_LCD_InitEx+0x34>
 8005d36:	9302      	str	r3, [sp, #8]
 8005d38:	f7ff fdfe 	bl	8005938 <DSI_MspInit.part.0>
 8005d3c:	9b02      	ldr	r3, [sp, #8]
 8005d3e:	e7c8      	b.n	8005cd2 <BSP_LCD_InitEx+0x126>
 8005d40:	f7ff fde0 	bl	8005904 <DMA2D_MspInit.part.0>
 8005d44:	9b02      	ldr	r3, [sp, #8]
 8005d46:	e7c0      	b.n	8005cca <BSP_LCD_InitEx+0x11e>
        (void)HAL_DSI_Start(&hlcd_dsi);
 8005d48:	481d      	ldr	r0, [pc, #116]	; (8005dc0 <BSP_LCD_InitEx+0x214>)
 8005d4a:	f001 fd15 	bl	8007778 <HAL_DSI_Start>
        (void)HAL_DSI_ConfigFlowControl(&hlcd_dsi, DSI_FLOW_CONTROL_BTA);
 8005d4e:	2104      	movs	r1, #4
 8005d50:	481b      	ldr	r0, [pc, #108]	; (8005dc0 <BSP_LCD_InitEx+0x214>)
 8005d52:	f001 fcfd 	bl	8007750 <HAL_DSI_ConfigFlowControl>
  OTM8009A_IO_t              IOCtx;
  static OTM8009A_Object_t   OTM8009AObj;

  /* Configure the audio driver */
  IOCtx.Address     = 0;
  IOCtx.GetTick     = BSP_GetTick;
 8005d56:	4b1c      	ldr	r3, [pc, #112]	; (8005dc8 <BSP_LCD_InitEx+0x21c>)
  IOCtx.WriteReg    = DSI_IO_Write;
  IOCtx.ReadReg     = DSI_IO_Read;

  if(OTM8009A_RegisterBusIO(&OTM8009AObj, &IOCtx) != OTM8009A_OK)
 8005d58:	4d1c      	ldr	r5, [pc, #112]	; (8005dcc <BSP_LCD_InitEx+0x220>)
 8005d5a:	a908      	add	r1, sp, #32
  IOCtx.WriteReg    = DSI_IO_Write;
 8005d5c:	4a1c      	ldr	r2, [pc, #112]	; (8005dd0 <BSP_LCD_InitEx+0x224>)
  IOCtx.GetTick     = BSP_GetTick;
 8005d5e:	930b      	str	r3, [sp, #44]	; 0x2c
  if(OTM8009A_RegisterBusIO(&OTM8009AObj, &IOCtx) != OTM8009A_OK)
 8005d60:	4628      	mov	r0, r5
  IOCtx.ReadReg     = DSI_IO_Read;
 8005d62:	4b1c      	ldr	r3, [pc, #112]	; (8005dd4 <BSP_LCD_InitEx+0x228>)
  IOCtx.Address     = 0;
 8005d64:	f8ad 4020 	strh.w	r4, [sp, #32]
  IOCtx.ReadReg     = DSI_IO_Read;
 8005d68:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
  if(OTM8009A_RegisterBusIO(&OTM8009AObj, &IOCtx) != OTM8009A_OK)
 8005d6c:	f7ff fb22 	bl	80053b4 <OTM8009A_RegisterBusIO>
 8005d70:	b980      	cbnz	r0, 8005d94 <BSP_LCD_InitEx+0x1e8>
  {
    ret = BSP_ERROR_BUS_FAILURE;
  }
  else
  {
    Lcd_CompObj = &OTM8009AObj;
 8005d72:	4c19      	ldr	r4, [pc, #100]	; (8005dd8 <BSP_LCD_InitEx+0x22c>)

    if(OTM8009A_ReadID(Lcd_CompObj, &id) != OTM8009A_OK)
 8005d74:	4628      	mov	r0, r5
 8005d76:	a907      	add	r1, sp, #28
    Lcd_CompObj = &OTM8009AObj;
 8005d78:	6025      	str	r5, [r4, #0]
    if(OTM8009A_ReadID(Lcd_CompObj, &id) != OTM8009A_OK)
 8005d7a:	f7ff fb07 	bl	800538c <OTM8009A_ReadID>
 8005d7e:	b948      	cbnz	r0, 8005d94 <BSP_LCD_InitEx+0x1e8>
      ret = BSP_ERROR_COMPONENT_FAILURE;
    }

    else
    {
      Lcd_Drv = (LCD_Drv_t *)(void *) &OTM8009A_LCD_Driver;
 8005d80:	4b16      	ldr	r3, [pc, #88]	; (8005ddc <BSP_LCD_InitEx+0x230>)
 8005d82:	4d17      	ldr	r5, [pc, #92]	; (8005de0 <BSP_LCD_InitEx+0x234>)
      if(Lcd_Drv->Init(Lcd_CompObj, ColorCoding, Orientation) != OTM8009A_OK)
 8005d84:	6820      	ldr	r0, [r4, #0]
 8005d86:	9a03      	ldr	r2, [sp, #12]
 8005d88:	9901      	ldr	r1, [sp, #4]
 8005d8a:	681c      	ldr	r4, [r3, #0]
      Lcd_Drv = (LCD_Drv_t *)(void *) &OTM8009A_LCD_Driver;
 8005d8c:	602b      	str	r3, [r5, #0]
      if(Lcd_Drv->Init(Lcd_CompObj, ColorCoding, Orientation) != OTM8009A_OK)
 8005d8e:	47a0      	blx	r4
 8005d90:	2800      	cmp	r0, #0
 8005d92:	d0c8      	beq.n	8005d26 <BSP_LCD_InitEx+0x17a>
          ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005d94:	f06f 0006 	mvn.w	r0, #6
 8005d98:	e7c5      	b.n	8005d26 <BSP_LCD_InitEx+0x17a>
      ret = BSP_ERROR_PERIPH_FAILURE;
 8005d9a:	f06f 0003 	mvn.w	r0, #3
}
 8005d9e:	b013      	add	sp, #76	; 0x4c
 8005da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 8005da4:	f06f 0001 	mvn.w	r0, #1
 8005da8:	e7bf      	b.n	8005d2a <BSP_LCD_InitEx+0x17e>
 8005daa:	bf00      	nop
 8005dac:	58024400 	.word	0x58024400
 8005db0:	24011938 	.word	0x24011938
 8005db4:	58022400 	.word	0x58022400
 8005db8:	24011890 	.word	0x24011890
 8005dbc:	52001000 	.word	0x52001000
 8005dc0:	24011954 	.word	0x24011954
 8005dc4:	50001000 	.word	0x50001000
 8005dc8:	08005405 	.word	0x08005405
 8005dcc:	24001548 	.word	0x24001548
 8005dd0:	08005975 	.word	0x08005975
 8005dd4:	08005595 	.word	0x08005595
 8005dd8:	24001540 	.word	0x24001540
 8005ddc:	24001020 	.word	0x24001020
 8005de0:	24001544 	.word	0x24001544
 8005de4:	24011970 	.word	0x24011970

08005de8 <BSP_LCD_Init>:
{
 8005de8:	b510      	push	{r4, lr}
  return BSP_LCD_InitEx(Instance, Orientation, LCD_PIXEL_FORMAT_RGB888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 8005dea:	f44f 74f0 	mov.w	r4, #480	; 0x1e0
{
 8005dee:	b082      	sub	sp, #8
  return BSP_LCD_InitEx(Instance, Orientation, LCD_PIXEL_FORMAT_RGB888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 8005df0:	f44f 7348 	mov.w	r3, #800	; 0x320
 8005df4:	2201      	movs	r2, #1
 8005df6:	9400      	str	r4, [sp, #0]
 8005df8:	f7ff fed8 	bl	8005bac <BSP_LCD_InitEx>
}
 8005dfc:	b002      	add	sp, #8
 8005dfe:	bd10      	pop	{r4, pc}

08005e00 <MX_SDRAM_Init>:
  * @param  hSdram SDRAM handle
  * @retval HAL status
  */

__weak HAL_StatusTypeDef MX_SDRAM_Init(SDRAM_HandleTypeDef *hSdram)
{
 8005e00:	b5f0      	push	{r4, r5, r6, r7, lr}
  FMC_SDRAM_TimingTypeDef sdram_timing;

  /* SDRAM device configuration */
  hSdram->Instance = FMC_SDRAM_DEVICE;
 8005e02:	4915      	ldr	r1, [pc, #84]	; (8005e58 <MX_SDRAM_Init+0x58>)

  /* SDRAM handle configuration */
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
  hSdram->Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_9;
  hSdram->Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
  hSdram->Init.MemoryDataWidth    = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8005e04:	2620      	movs	r6, #32
  hSdram->Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8005e06:	2540      	movs	r5, #64	; 0x40
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  hSdram->Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 8005e08:	f44f 6200 	mov.w	r2, #2048	; 0x800
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8005e0c:	f44f 5480 	mov.w	r4, #4096	; 0x1000
{
 8005e10:	b089      	sub	sp, #36	; 0x24
  hsdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8005e12:	4b12      	ldr	r3, [pc, #72]	; (8005e5c <MX_SDRAM_Init+0x5c>)
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8005e14:	f44f 77c0 	mov.w	r7, #384	; 0x180
  hSdram->Instance = FMC_SDRAM_DEVICE;
 8005e18:	6001      	str	r1, [r0, #0]
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
 8005e1a:	2101      	movs	r1, #1
  hSdram->Init.MemoryDataWidth    = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8005e1c:	6106      	str	r6, [r0, #16]
  hSdram->Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8005e1e:	2604      	movs	r6, #4
  hSdram->Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8005e20:	6145      	str	r5, [r0, #20]
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8005e22:	2500      	movs	r5, #0
  hSdram->Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 8005e24:	6202      	str	r2, [r0, #32]

  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  sdram_timing.LoadToActiveDelay    = 2;
 8005e26:	2202      	movs	r2, #2
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8005e28:	6244      	str	r4, [r0, #36]	; 0x24
  sdram_timing.ExitSelfRefreshDelay = 7;
 8005e2a:	2407      	movs	r4, #7
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8005e2c:	6187      	str	r7, [r0, #24]
  hSdram->Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8005e2e:	60c6      	str	r6, [r0, #12]
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8005e30:	61c5      	str	r5, [r0, #28]
  sdram_timing.SelfRefreshTime      = 4;
 8005e32:	9603      	str	r6, [sp, #12]
  sdram_timing.LoadToActiveDelay    = 2;
 8005e34:	9201      	str	r2, [sp, #4]
  sdram_timing.RowCycleDelay        = 7;
  sdram_timing.WriteRecoveryTime    = 2;
  sdram_timing.RPDelay              = 2;
  sdram_timing.RCDDelay             = 2;
 8005e36:	9207      	str	r2, [sp, #28]
  sdram_timing.ExitSelfRefreshDelay = 7;
 8005e38:	9402      	str	r4, [sp, #8]
  sdram_timing.RowCycleDelay        = 7;
 8005e3a:	9404      	str	r4, [sp, #16]
  hSdram->Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8005e3c:	e9c0 1101 	strd	r1, r1, [r0, #4]

  /* SDRAM controller initialization */
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 8005e40:	eb0d 0106 	add.w	r1, sp, r6
  hsdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8005e44:	629d      	str	r5, [r3, #40]	; 0x28
  sdram_timing.RPDelay              = 2;
 8005e46:	e9cd 2205 	strd	r2, r2, [sp, #20]
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 8005e4a:	f004 f8fb 	bl	800a044 <HAL_SDRAM_Init>
  {
    return  HAL_ERROR;
  }
  return HAL_OK;
}
 8005e4e:	1b40      	subs	r0, r0, r5
 8005e50:	bf18      	it	ne
 8005e52:	2001      	movne	r0, #1
 8005e54:	b009      	add	sp, #36	; 0x24
 8005e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e58:	52004140 	.word	0x52004140
 8005e5c:	240119d8 	.word	0x240119d8

08005e60 <BSP_SDRAM_Init>:
  if(Instance >=SDRAM_INSTANCES_NBR)
 8005e60:	2800      	cmp	r0, #0
 8005e62:	f040 80e1 	bne.w	8006028 <BSP_SDRAM_Init+0x1c8>
{
  static MDMA_HandleTypeDef mdma_handle;
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005e66:	4b73      	ldr	r3, [pc, #460]	; (8006034 <BSP_SDRAM_Init+0x1d4>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOI_CLK_ENABLE();

  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8005e68:	2101      	movs	r1, #1
  __HAL_RCC_FMC_CLK_ENABLE();
 8005e6a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005e6e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
{
 8005e72:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_FMC_CLK_ENABLE();
 8005e74:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
{
 8005e78:	b08f      	sub	sp, #60	; 0x3c
  __HAL_RCC_FMC_CLK_ENABLE();
 8005e7a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005e7e:	4605      	mov	r5, r0
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005e80:	2002      	movs	r0, #2
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8005e82:	240c      	movs	r4, #12
  __HAL_RCC_FMC_CLK_ENABLE();
 8005e84:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e88:	2703      	movs	r7, #3
  /* Configure common MDMA parameters */
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
  mdma_handle.Init.Endianness               = MDMA_LITTLE_ENDIANNESS_PRESERVE;
  mdma_handle.Init.SourceInc                = MDMA_SRC_INC_WORD;
 8005e8a:	f240 2602 	movw	r6, #514	; 0x202
  __HAL_RCC_FMC_CLK_ENABLE();
 8005e8e:	9201      	str	r2, [sp, #4]
 8005e90:	9a01      	ldr	r2, [sp, #4]
  SDRAM_MDMAx_CLK_ENABLE();
 8005e92:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005e96:	430a      	orrs	r2, r1
 8005e98:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005e9c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005ea0:	400a      	ands	r2, r1
 8005ea2:	9202      	str	r2, [sp, #8]
 8005ea4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ea6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005eaa:	f042 0208 	orr.w	r2, r2, #8
 8005eae:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005eb2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005eb6:	f002 0208 	and.w	r2, r2, #8
 8005eba:	9203      	str	r2, [sp, #12]
 8005ebc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005ebe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005ec2:	f042 0210 	orr.w	r2, r2, #16
 8005ec6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005eca:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005ece:	f002 0210 	and.w	r2, r2, #16
 8005ed2:	9204      	str	r2, [sp, #16]
 8005ed4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005ed6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005eda:	f042 0220 	orr.w	r2, r2, #32
 8005ede:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005ee2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005ee6:	f002 0220 	and.w	r2, r2, #32
 8005eea:	9205      	str	r2, [sp, #20]
 8005eec:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005eee:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005ef2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ef6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005efa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005efe:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8005f02:	9206      	str	r2, [sp, #24]
 8005f04:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005f06:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005f0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005f0e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005f12:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005f16:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005f1a:	9207      	str	r2, [sp, #28]
 8005f1c:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005f1e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005f22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f26:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8005f2a:	f24c 7203 	movw	r2, #50947	; 0xc703
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005f2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005f32:	900a      	str	r0, [sp, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005f38:	483f      	ldr	r0, [pc, #252]	; (8006038 <BSP_SDRAM_Init+0x1d8>)
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8005f3a:	910b      	str	r1, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005f3c:	a909      	add	r1, sp, #36	; 0x24
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005f3e:	9308      	str	r3, [sp, #32]
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8005f40:	9209      	str	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005f42:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8005f44:	940d      	str	r4, [sp, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f46:	970c      	str	r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005f48:	f001 fd46 	bl	80079d8 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005f4c:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8005f50:	a909      	add	r1, sp, #36	; 0x24
 8005f52:	483a      	ldr	r0, [pc, #232]	; (800603c <BSP_SDRAM_Init+0x1dc>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005f54:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8005f56:	f001 fd3f 	bl	80079d8 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8005f5a:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8005f5e:	a909      	add	r1, sp, #36	; 0x24
 8005f60:	4837      	ldr	r0, [pc, #220]	; (8006040 <BSP_SDRAM_Init+0x1e0>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8005f62:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8005f64:	f001 fd38 	bl	80079d8 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 /*| GPIO_PIN_3 */|\
 8005f68:	f248 1337 	movw	r3, #33079	; 0x8137
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8005f6c:	a909      	add	r1, sp, #36	; 0x24
 8005f6e:	4835      	ldr	r0, [pc, #212]	; (8006044 <BSP_SDRAM_Init+0x1e4>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 /*| GPIO_PIN_3 */|\
 8005f70:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8005f72:	f001 fd31 	bl	80079d8 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8005f76:	f64f 73e0 	movw	r3, #65504	; 0xffe0
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8005f7a:	a909      	add	r1, sp, #36	; 0x24
 8005f7c:	4832      	ldr	r0, [pc, #200]	; (8006048 <BSP_SDRAM_Init+0x1e8>)
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8005f7e:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8005f80:	f001 fd2a 	bl	80079d8 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8005f84:	f240 63ff 	movw	r3, #1791	; 0x6ff
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8005f88:	a909      	add	r1, sp, #36	; 0x24
 8005f8a:	4830      	ldr	r0, [pc, #192]	; (800604c <BSP_SDRAM_Init+0x1ec>)
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 8005f8c:	4c30      	ldr	r4, [pc, #192]	; (8006050 <BSP_SDRAM_Init+0x1f0>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8005f8e:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8005f90:	f001 fd22 	bl	80079d8 <HAL_GPIO_Init>
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 8005f94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  mdma_handle.Init.DestinationInc           = MDMA_DEST_INC_WORD;
 8005f98:	f640 0008 	movw	r0, #2056	; 0x808
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
 8005f9c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  mdma_handle.Init.SourceDataSize           = MDMA_SRC_DATASIZE_WORD;
 8005fa0:	2120      	movs	r1, #32
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 8005fa2:	6062      	str	r2, [r4, #4]
  mdma_handle.Init.DestDataSize             = MDMA_DEST_DATASIZE_WORD;
  mdma_handle.Init.DataAlignment            = MDMA_DATAALIGN_PACKENABLE;
 8005fa4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
 8005fa8:	60a3      	str	r3, [r4, #8]
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
 8005faa:	2380      	movs	r3, #128	; 0x80
  mdma_handle.Init.DataAlignment            = MDMA_DATAALIGN_PACKENABLE;
 8005fac:	6262      	str	r2, [r4, #36]	; 0x24
  mdma_handle.Init.SourceBurst              = MDMA_SOURCE_BURST_SINGLE;
  mdma_handle.Init.DestBurst                = MDMA_DEST_BURST_SINGLE;
  mdma_handle.Init.BufferTransferLength     = 128;
  mdma_handle.Init.SourceBlockAddressOffset = 0;
  mdma_handle.Init.DestBlockAddressOffset   = 0;
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;
 8005fae:	4a29      	ldr	r2, [pc, #164]	; (8006054 <BSP_SDRAM_Init+0x1f4>)
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
 8005fb0:	60e3      	str	r3, [r4, #12]
  mdma_handle.Init.DestDataSize             = MDMA_DEST_DATASIZE_WORD;
 8005fb2:	6223      	str	r3, [r4, #32]
  mdma_handle.Init.BufferTransferLength     = 128;
 8005fb4:	62a3      	str	r3, [r4, #40]	; 0x28
  mdma_handle.Init.SourceDataSize           = MDMA_SRC_DATASIZE_WORD;
 8005fb6:	61e1      	str	r1, [r4, #28]
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;
 8005fb8:	6022      	str	r2, [r4, #0]
  mdma_handle.Init.Endianness               = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8005fba:	6125      	str	r5, [r4, #16]
  mdma_handle.Init.DestinationInc           = MDMA_DEST_INC_WORD;
 8005fbc:	e9c4 6005 	strd	r6, r0, [r4, #20]

   /* Associate the MDMA handle */
  __HAL_LINKDMA(hsdram, hmdma, mdma_handle);
 8005fc0:	4e25      	ldr	r6, [pc, #148]	; (8006058 <BSP_SDRAM_Init+0x1f8>)

  /* Deinitialize the stream for new transfer */
  (void)HAL_MDMA_DeInit(&mdma_handle);
 8005fc2:	4620      	mov	r0, r4
  __HAL_LINKDMA(hsdram, hmdma, mdma_handle);
 8005fc4:	6334      	str	r4, [r6, #48]	; 0x30
 8005fc6:	6426      	str	r6, [r4, #64]	; 0x40
  mdma_handle.Init.DestBurst                = MDMA_DEST_BURST_SINGLE;
 8005fc8:	e9c4 550b 	strd	r5, r5, [r4, #44]	; 0x2c
  mdma_handle.Init.DestBlockAddressOffset   = 0;
 8005fcc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
  (void)HAL_MDMA_DeInit(&mdma_handle);
 8005fd0:	f002 f882 	bl	80080d8 <HAL_MDMA_DeInit>

  /* Configure the MDMA stream */
  (void)HAL_MDMA_Init(&mdma_handle);
 8005fd4:	4620      	mov	r0, r4
 8005fd6:	f002 f805 	bl	8007fe4 <HAL_MDMA_Init>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_MDMAx_IRQn, BSP_SDRAM_IT_PRIORITY, 0);
 8005fda:	462a      	mov	r2, r5
 8005fdc:	210f      	movs	r1, #15
 8005fde:	207a      	movs	r0, #122	; 0x7a
 8005fe0:	f000 feae 	bl	8006d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_MDMAx_IRQn);
 8005fe4:	207a      	movs	r0, #122	; 0x7a
 8005fe6:	f000 fee5 	bl	8006db4 <HAL_NVIC_EnableIRQ>
    if(MX_SDRAM_Init(&hsdram[0]) != HAL_OK)
 8005fea:	4630      	mov	r0, r6
 8005fec:	f7ff ff08 	bl	8005e00 <MX_SDRAM_Init>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	b9e0      	cbnz	r0, 800602e <BSP_SDRAM_Init+0x1ce>
      pRegMode.TargetBank      = FMC_SDRAM_CMD_TARGET_BANK2;
 8005ff4:	4919      	ldr	r1, [pc, #100]	; (800605c <BSP_SDRAM_Init+0x1fc>)
 8005ff6:	f04f 0c08 	mov.w	ip, #8
      pRegMode.WriteBurstMode  = IS42S32800J_WRITEBURST_MODE_SINGLE;
 8005ffa:	f44f 7200 	mov.w	r2, #512	; 0x200
      pRegMode.RefreshRate     = REFRESH_COUNT;
 8005ffe:	f240 6503 	movw	r5, #1539	; 0x603
      pRegMode.CASLatency      = IS42S32800J_CAS_LATENCY_3;
 8006002:	2430      	movs	r4, #48	; 0x30
      if(IS42S32800J_Init(&hsdram[0], &pRegMode) != IS42S32800J_OK)
 8006004:	4630      	mov	r0, r6
      pRegMode.RefreshMode     = IS42S32800J_AUTOREFRESH_MODE_CMD;
 8006006:	604f      	str	r7, [r1, #4]
      pRegMode.BurstLength     = IS42S32800J_BURST_LENGTH_1;
 8006008:	60cb      	str	r3, [r1, #12]
      pRegMode.BurstType       = IS42S32800J_BURST_TYPE_SEQUENTIAL;
 800600a:	610b      	str	r3, [r1, #16]
      pRegMode.OperationMode   = IS42S32800J_OPERATING_MODE_STANDARD;
 800600c:	618b      	str	r3, [r1, #24]
      pRegMode.TargetBank      = FMC_SDRAM_CMD_TARGET_BANK2;
 800600e:	f8c1 c000 	str.w	ip, [r1]
      pRegMode.RefreshRate     = REFRESH_COUNT;
 8006012:	608d      	str	r5, [r1, #8]
      pRegMode.CASLatency      = IS42S32800J_CAS_LATENCY_3;
 8006014:	614c      	str	r4, [r1, #20]
      pRegMode.WriteBurstMode  = IS42S32800J_WRITEBURST_MODE_SINGLE;
 8006016:	61ca      	str	r2, [r1, #28]
      if(IS42S32800J_Init(&hsdram[0], &pRegMode) != IS42S32800J_OK)
 8006018:	f7fe fc62 	bl	80048e0 <IS42S32800J_Init>
        ret =  BSP_ERROR_COMPONENT_FAILURE;
 800601c:	2800      	cmp	r0, #0
 800601e:	bf18      	it	ne
 8006020:	f06f 0004 	mvnne.w	r0, #4
}
 8006024:	b00f      	add	sp, #60	; 0x3c
 8006026:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ret =  BSP_ERROR_WRONG_PARAM;
 8006028:	f06f 0001 	mvn.w	r0, #1
}
 800602c:	4770      	bx	lr
      ret = BSP_ERROR_NO_INIT;
 800602e:	f04f 30ff 	mov.w	r0, #4294967295
 8006032:	e7f7      	b.n	8006024 <BSP_SDRAM_Init+0x1c4>
 8006034:	58024400 	.word	0x58024400
 8006038:	58020c00 	.word	0x58020c00
 800603c:	58021000 	.word	0x58021000
 8006040:	58021400 	.word	0x58021400
 8006044:	58021800 	.word	0x58021800
 8006048:	58021c00 	.word	0x58021c00
 800604c:	58022000 	.word	0x58022000
 8006050:	24001568 	.word	0x24001568
 8006054:	52000040 	.word	0x52000040
 8006058:	240119d8 	.word	0x240119d8
 800605c:	240015d4 	.word	0x240015d4

08006060 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006060:	4b0f      	ldr	r3, [pc, #60]	; (80060a0 <HAL_InitTick+0x40>)
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	b90b      	cbnz	r3, 800606a <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8006066:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8006068:	4770      	bx	lr
{
 800606a:	b510      	push	{r4, lr}
 800606c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800606e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006072:	4a0c      	ldr	r2, [pc, #48]	; (80060a4 <HAL_InitTick+0x44>)
 8006074:	fbb0 f3f3 	udiv	r3, r0, r3
 8006078:	6810      	ldr	r0, [r2, #0]
 800607a:	fbb0 f0f3 	udiv	r0, r0, r3
 800607e:	f000 fea7 	bl	8006dd0 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006082:	2c0f      	cmp	r4, #15
 8006084:	d800      	bhi.n	8006088 <HAL_InitTick+0x28>
 8006086:	b108      	cbz	r0, 800608c <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8006088:	2001      	movs	r0, #1
}
 800608a:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800608c:	2200      	movs	r2, #0
 800608e:	4621      	mov	r1, r4
 8006090:	f04f 30ff 	mov.w	r0, #4294967295
 8006094:	f000 fe54 	bl	8006d40 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006098:	4b03      	ldr	r3, [pc, #12]	; (80060a8 <HAL_InitTick+0x48>)
 800609a:	2000      	movs	r0, #0
 800609c:	601c      	str	r4, [r3, #0]
}
 800609e:	bd10      	pop	{r4, pc}
 80060a0:	2400106c 	.word	0x2400106c
 80060a4:	24000000 	.word	0x24000000
 80060a8:	24001070 	.word	0x24001070

080060ac <HAL_Init>:
{
 80060ac:	b538      	push	{r3, r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060ae:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060b0:	4c12      	ldr	r4, [pc, #72]	; (80060fc <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060b2:	f000 fe31 	bl	8006d18 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060b6:	4d12      	ldr	r5, [pc, #72]	; (8006100 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060b8:	f002 fb62 	bl	8008780 <HAL_RCC_GetSysClockFreq>
 80060bc:	4b11      	ldr	r3, [pc, #68]	; (8006104 <HAL_Init+0x58>)
 80060be:	4602      	mov	r2, r0
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80060c0:	200f      	movs	r0, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060c2:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060c4:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060c6:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060ca:	4003      	ands	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060cc:	5c61      	ldrb	r1, [r4, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060ce:	5ce3      	ldrb	r3, [r4, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060d0:	f001 011f 	and.w	r1, r1, #31
  SystemCoreClock = common_system_clock;
 80060d4:	4c0c      	ldr	r4, [pc, #48]	; (8006108 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060d6:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060da:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060dc:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 80060e0:	6022      	str	r2, [r4, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060e2:	602b      	str	r3, [r5, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80060e4:	f7ff ffbc 	bl	8006060 <HAL_InitTick>
 80060e8:	b110      	cbz	r0, 80060f0 <HAL_Init+0x44>
    return HAL_ERROR;
 80060ea:	2401      	movs	r4, #1
}
 80060ec:	4620      	mov	r0, r4
 80060ee:	bd38      	pop	{r3, r4, r5, pc}
 80060f0:	4604      	mov	r4, r0
  HAL_MspInit();
 80060f2:	f7fe faf3 	bl	80046dc <HAL_MspInit>
}
 80060f6:	4620      	mov	r0, r4
 80060f8:	bd38      	pop	{r3, r4, r5, pc}
 80060fa:	bf00      	nop
 80060fc:	0800a418 	.word	0x0800a418
 8006100:	24000004 	.word	0x24000004
 8006104:	58024400 	.word	0x58024400
 8006108:	24000000 	.word	0x24000000

0800610c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800610c:	4a03      	ldr	r2, [pc, #12]	; (800611c <HAL_IncTick+0x10>)
 800610e:	4b04      	ldr	r3, [pc, #16]	; (8006120 <HAL_IncTick+0x14>)
 8006110:	6811      	ldr	r1, [r2, #0]
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	440b      	add	r3, r1
 8006116:	6013      	str	r3, [r2, #0]
}
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	24011a0c 	.word	0x24011a0c
 8006120:	2400106c 	.word	0x2400106c

08006124 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8006124:	4b01      	ldr	r3, [pc, #4]	; (800612c <HAL_GetTick+0x8>)
 8006126:	6818      	ldr	r0, [r3, #0]
}
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	24011a0c 	.word	0x24011a0c

08006130 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006130:	b538      	push	{r3, r4, r5, lr}
 8006132:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006134:	f7ff fff6 	bl	8006124 <HAL_GetTick>
 8006138:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800613a:	1c63      	adds	r3, r4, #1
 800613c:	d002      	beq.n	8006144 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800613e:	4b04      	ldr	r3, [pc, #16]	; (8006150 <HAL_Delay+0x20>)
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006144:	f7ff ffee 	bl	8006124 <HAL_GetTick>
 8006148:	1b43      	subs	r3, r0, r5
 800614a:	42a3      	cmp	r3, r4
 800614c:	d3fa      	bcc.n	8006144 <HAL_Delay+0x14>
  {
  }
}
 800614e:	bd38      	pop	{r3, r4, r5, pc}
 8006150:	2400106c 	.word	0x2400106c

08006154 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8006154:	4b01      	ldr	r3, [pc, #4]	; (800615c <HAL_GetREVID+0x8>)
 8006156:	6818      	ldr	r0, [r3, #0]
}
 8006158:	0c00      	lsrs	r0, r0, #16
 800615a:	4770      	bx	lr
 800615c:	5c001000 	.word	0x5c001000

08006160 <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8006160:	4a03      	ldr	r2, [pc, #12]	; (8006170 <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 8006162:	6853      	ldr	r3, [r2, #4]
 8006164:	ea23 0000 	bic.w	r0, r3, r0
 8006168:	4301      	orrs	r1, r0
 800616a:	6051      	str	r1, [r2, #4]
}
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop
 8006170:	58000400 	.word	0x58000400

08006174 <HAL_EnableCompensationCell>:
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 8006174:	4a02      	ldr	r2, [pc, #8]	; (8006180 <HAL_EnableCompensationCell+0xc>)
 8006176:	6a13      	ldr	r3, [r2, #32]
 8006178:	f043 0301 	orr.w	r3, r3, #1
 800617c:	6213      	str	r3, [r2, #32]
}
 800617e:	4770      	bx	lr
 8006180:	58000400 	.word	0x58000400

08006184 <HAL_ADC_PollForConversion>:
{
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006184:	4a40      	ldr	r2, [pc, #256]	; (8006288 <HAL_ADC_PollForConversion+0x104>)
 8006186:	6803      	ldr	r3, [r0, #0]
 8006188:	4293      	cmp	r3, r2
{
 800618a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800618e:	4606      	mov	r6, r0
 8006190:	460d      	mov	r5, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006192:	d044      	beq.n	800621e <HAL_ADC_PollForConversion+0x9a>
 8006194:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006198:	4293      	cmp	r3, r2
 800619a:	d040      	beq.n	800621e <HAL_ADC_PollForConversion+0x9a>
 800619c:	4a3b      	ldr	r2, [pc, #236]	; (800628c <HAL_ADC_PollForConversion+0x108>)

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800619e:	6934      	ldr	r4, [r6, #16]
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80061a0:	6897      	ldr	r7, [r2, #8]
 80061a2:	2c08      	cmp	r4, #8
 80061a4:	f007 071f 	and.w	r7, r7, #31
 80061a8:	d00a      	beq.n	80061c0 <HAL_ADC_PollForConversion+0x3c>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80061aa:	2f09      	cmp	r7, #9
 80061ac:	d84d      	bhi.n	800624a <HAL_ADC_PollForConversion+0xc6>
 80061ae:	f240 2121 	movw	r1, #545	; 0x221
 80061b2:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80061b4:	07c9      	lsls	r1, r1, #31
 80061b6:	d548      	bpl.n	800624a <HAL_ADC_PollForConversion+0xc6>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	07da      	lsls	r2, r3, #31
 80061bc:	d449      	bmi.n	8006252 <HAL_ADC_PollForConversion+0xce>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
        return HAL_ERROR;
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80061be:	2404      	movs	r4, #4
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80061c0:	f7ff ffb0 	bl	8006124 <HAL_GetTick>
 80061c4:	6832      	ldr	r2, [r6, #0]
 80061c6:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80061c8:	e001      	b.n	80061ce <HAL_ADC_PollForConversion+0x4a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80061ca:	1c6b      	adds	r3, r5, #1
 80061cc:	d129      	bne.n	8006222 <HAL_ADC_PollForConversion+0x9e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80061ce:	6813      	ldr	r3, [r2, #0]
 80061d0:	4223      	tst	r3, r4
 80061d2:	d0fa      	beq.n	80061ca <HAL_ADC_PollForConversion+0x46>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80061d4:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80061d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061da:	6573      	str	r3, [r6, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80061dc:	68d3      	ldr	r3, [r2, #12]
 80061de:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 80061e2:	d10f      	bne.n	8006204 <HAL_ADC_PollForConversion+0x80>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80061e4:	7d73      	ldrb	r3, [r6, #21]
 80061e6:	b96b      	cbnz	r3, 8006204 <HAL_ADC_PollForConversion+0x80>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80061e8:	6813      	ldr	r3, [r2, #0]
 80061ea:	0718      	lsls	r0, r3, #28
 80061ec:	d50a      	bpl.n	8006204 <HAL_ADC_PollForConversion+0x80>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80061ee:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80061f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061f4:	6573      	str	r3, [r6, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80061f6:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80061f8:	04d9      	lsls	r1, r3, #19
 80061fa:	d403      	bmi.n	8006204 <HAL_ADC_PollForConversion+0x80>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80061fc:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80061fe:	f043 0301 	orr.w	r3, r3, #1
 8006202:	6573      	str	r3, [r6, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006204:	4b22      	ldr	r3, [pc, #136]	; (8006290 <HAL_ADC_PollForConversion+0x10c>)
 8006206:	429a      	cmp	r2, r3
 8006208:	d02e      	beq.n	8006268 <HAL_ADC_PollForConversion+0xe4>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800620a:	68d0      	ldr	r0, [r2, #12]
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800620c:	2c08      	cmp	r4, #8
 800620e:	d027      	beq.n	8006260 <HAL_ADC_PollForConversion+0xdc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006210:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8006214:	d134      	bne.n	8006280 <HAL_ADC_PollForConversion+0xfc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006216:	230c      	movs	r3, #12
 8006218:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
}
 800621a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800621e:	4a1d      	ldr	r2, [pc, #116]	; (8006294 <HAL_ADC_PollForConversion+0x110>)
 8006220:	e7bd      	b.n	800619e <HAL_ADC_PollForConversion+0x1a>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006222:	f7ff ff7f 	bl	8006124 <HAL_GetTick>
 8006226:	eba0 0008 	sub.w	r0, r0, r8
 800622a:	6832      	ldr	r2, [r6, #0]
 800622c:	42a8      	cmp	r0, r5
 800622e:	d801      	bhi.n	8006234 <HAL_ADC_PollForConversion+0xb0>
 8006230:	2d00      	cmp	r5, #0
 8006232:	d1cc      	bne.n	80061ce <HAL_ADC_PollForConversion+0x4a>
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006234:	6813      	ldr	r3, [r2, #0]
 8006236:	4023      	ands	r3, r4
 8006238:	d1c9      	bne.n	80061ce <HAL_ADC_PollForConversion+0x4a>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800623a:	6d72      	ldr	r2, [r6, #84]	; 0x54
          return HAL_TIMEOUT;
 800623c:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 800623e:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006242:	f042 0204 	orr.w	r2, r2, #4
 8006246:	6572      	str	r2, [r6, #84]	; 0x54
          return HAL_TIMEOUT;
 8006248:	e7e7      	b.n	800621a <HAL_ADC_PollForConversion+0x96>
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800624a:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800624c:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 8006250:	d0b5      	beq.n	80061be <HAL_ADC_PollForConversion+0x3a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006252:	6d73      	ldr	r3, [r6, #84]	; 0x54
        return HAL_ERROR;
 8006254:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006256:	f043 0320 	orr.w	r3, r3, #32
 800625a:	6573      	str	r3, [r6, #84]	; 0x54
}
 800625c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8006260:	2000      	movs	r0, #0
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006262:	6014      	str	r4, [r2, #0]
}
 8006264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006268:	2f09      	cmp	r7, #9
 800626a:	d902      	bls.n	8006272 <HAL_ADC_PollForConversion+0xee>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800626c:	4b06      	ldr	r3, [pc, #24]	; (8006288 <HAL_ADC_PollForConversion+0x104>)
 800626e:	68d8      	ldr	r0, [r3, #12]
 8006270:	e7cc      	b.n	800620c <HAL_ADC_PollForConversion+0x88>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006272:	f240 2321 	movw	r3, #545	; 0x221
 8006276:	fa23 f707 	lsr.w	r7, r3, r7
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800627a:	07fb      	lsls	r3, r7, #31
 800627c:	d4c5      	bmi.n	800620a <HAL_ADC_PollForConversion+0x86>
 800627e:	e7f5      	b.n	800626c <HAL_ADC_PollForConversion+0xe8>
  return HAL_OK;
 8006280:	2000      	movs	r0, #0
}
 8006282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006286:	bf00      	nop
 8006288:	40022000 	.word	0x40022000
 800628c:	58026300 	.word	0x58026300
 8006290:	40022100 	.word	0x40022100
 8006294:	40022300 	.word	0x40022300

08006298 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006298:	6803      	ldr	r3, [r0, #0]
 800629a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop

080062a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80062a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80062a2:	2200      	movs	r2, #0
{
 80062a4:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 80062a6:	9201      	str	r2, [sp, #4]
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80062a8:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 80062ac:	2a01      	cmp	r2, #1
 80062ae:	f000 813a 	beq.w	8006526 <HAL_ADC_ConfigChannel+0x286>
 80062b2:	4603      	mov	r3, r0
 80062b4:	2001      	movs	r0, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80062b6:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80062b8:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80062bc:	6894      	ldr	r4, [r2, #8]
 80062be:	0766      	lsls	r6, r4, #29
 80062c0:	f100 8099 	bmi.w	80063f6 <HAL_ADC_ConfigChannel+0x156>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80062c4:	680c      	ldr	r4, [r1, #0]
 80062c6:	f3c4 0513 	ubfx	r5, r4, #0, #20
 80062ca:	2d00      	cmp	r5, #0
 80062cc:	f040 809e 	bne.w	800640c <HAL_ADC_ConfigChannel+0x16c>
 80062d0:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 80062d4:	fa00 f00c 	lsl.w	r0, r0, ip
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80062d8:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 80062da:	261f      	movs	r6, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80062dc:	69d5      	ldr	r5, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80062de:	09a7      	lsrs	r7, r4, #6
  MODIFY_REG(*preg,
 80062e0:	4034      	ands	r4, r6
 80062e2:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80062e4:	f102 0530 	add.w	r5, r2, #48	; 0x30
 80062e8:	f007 070c 	and.w	r7, r7, #12
  MODIFY_REG(*preg,
 80062ec:	40a6      	lsls	r6, r4
 80062ee:	61d0      	str	r0, [r2, #28]
 80062f0:	fa0c f404 	lsl.w	r4, ip, r4
 80062f4:	5978      	ldr	r0, [r7, r5]
 80062f6:	ea20 0006 	bic.w	r0, r0, r6
 80062fa:	4320      	orrs	r0, r4
 80062fc:	5178      	str	r0, [r7, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80062fe:	6890      	ldr	r0, [r2, #8]
 8006300:	0745      	lsls	r5, r0, #29
 8006302:	f100 8081 	bmi.w	8006408 <HAL_ADC_ConfigChannel+0x168>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006306:	6895      	ldr	r5, [r2, #8]
 8006308:	f015 0508 	ands.w	r5, r5, #8
 800630c:	d157      	bne.n	80063be <HAL_ADC_ConfigChannel+0x11e>
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800630e:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006310:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8006314:	2007      	movs	r0, #7
 8006316:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006318:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 800631c:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006320:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8006324:	fa00 fe04 	lsl.w	lr, r0, r4
 8006328:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800632c:	4fc3      	ldr	r7, [pc, #780]	; (800663c <HAL_ADC_ConfigChannel+0x39c>)
 800632e:	f85c 0006 	ldr.w	r0, [ip, r6]
 8006332:	ea20 000e 	bic.w	r0, r0, lr
 8006336:	4320      	orrs	r0, r4
 8006338:	f84c 0006 	str.w	r0, [ip, r6]
 800633c:	6838      	ldr	r0, [r7, #0]
 800633e:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8006342:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8006346:	f000 8098 	beq.w	800647a <HAL_ADC_ConfigChannel+0x1da>
 800634a:	68d0      	ldr	r0, [r2, #12]
 800634c:	68d6      	ldr	r6, [r2, #12]
 800634e:	f010 0f10 	tst.w	r0, #16
 8006352:	6948      	ldr	r0, [r1, #20]
 8006354:	f040 8107 	bne.w	8006566 <HAL_ADC_ConfigChannel+0x2c6>
 8006358:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800635c:	0076      	lsls	r6, r6, #1
 800635e:	fa00 f606 	lsl.w	r6, r0, r6
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006362:	690f      	ldr	r7, [r1, #16]
 8006364:	2f04      	cmp	r7, #4
 8006366:	f000 80e1 	beq.w	800652c <HAL_ADC_ConfigChannel+0x28c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800636a:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 800636e:	6808      	ldr	r0, [r1, #0]
 8006370:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8006374:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006378:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800637c:	ea40 000c 	orr.w	r0, r0, ip
 8006380:	4330      	orrs	r0, r6
 8006382:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006386:	7e4f      	ldrb	r7, [r1, #25]
 8006388:	690e      	ldr	r6, [r1, #16]
 800638a:	2f01      	cmp	r7, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800638c:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8006390:	bf0c      	ite	eq
 8006392:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 8006396:	2700      	movne	r7, #0
 8006398:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800639c:	4338      	orrs	r0, r7
 800639e:	f844 0026 	str.w	r0, [r4, r6, lsl #2]

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80063a2:	7e0c      	ldrb	r4, [r1, #24]
 80063a4:	6908      	ldr	r0, [r1, #16]
 80063a6:	2c01      	cmp	r4, #1
 80063a8:	d104      	bne.n	80063b4 <HAL_ADC_ConfigChannel+0x114>
 80063aa:	f000 001f 	and.w	r0, r0, #31
 80063ae:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80063b2:	4085      	lsls	r5, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80063b4:	6910      	ldr	r0, [r2, #16]
 80063b6:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 80063ba:	4305      	orrs	r5, r0
 80063bc:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80063be:	6890      	ldr	r0, [r2, #8]

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80063c0:	07c4      	lsls	r4, r0, #31
 80063c2:	d416      	bmi.n	80063f2 <HAL_ADC_ConfigChannel+0x152>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80063c4:	68ce      	ldr	r6, [r1, #12]
 80063c6:	6808      	ldr	r0, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80063c8:	f006 0718 	and.w	r7, r6, #24
 80063cc:	4c9c      	ldr	r4, [pc, #624]	; (8006640 <HAL_ADC_ConfigChannel+0x3a0>)
 80063ce:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 80063d2:	40fc      	lsrs	r4, r7
 80063d4:	f3c0 0713 	ubfx	r7, r0, #0, #20

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80063d8:	f8df c288 	ldr.w	ip, [pc, #648]	; 8006664 <HAL_ADC_ConfigChannel+0x3c4>
 80063dc:	4004      	ands	r4, r0
 80063de:	ea25 0507 	bic.w	r5, r5, r7
 80063e2:	4566      	cmp	r6, ip
 80063e4:	ea44 0405 	orr.w	r4, r4, r5
 80063e8:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
 80063ec:	d04d      	beq.n	800648a <HAL_ADC_ConfigChannel+0x1ea>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80063ee:	2800      	cmp	r0, #0
 80063f0:	db15      	blt.n	800641e <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063f2:	2000      	movs	r0, #0
 80063f4:	e003      	b.n	80063fe <HAL_ADC_ConfigChannel+0x15e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063f6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063f8:	f042 0220 	orr.w	r2, r2, #32
 80063fc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8006404:	b003      	add	sp, #12
 8006406:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006408:	6890      	ldr	r0, [r2, #8]
 800640a:	e7d8      	b.n	80063be <HAL_ADC_ConfigChannel+0x11e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800640c:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006410:	b115      	cbz	r5, 8006418 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8006412:	fab5 f585 	clz	r5, r5
 8006416:	40a8      	lsls	r0, r5
 8006418:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 800641c:	e75c      	b.n	80062d8 <HAL_ADC_ConfigChannel+0x38>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800641e:	4989      	ldr	r1, [pc, #548]	; (8006644 <HAL_ADC_ConfigChannel+0x3a4>)
 8006420:	428a      	cmp	r2, r1
 8006422:	f000 80c6 	beq.w	80065b2 <HAL_ADC_ConfigChannel+0x312>
 8006426:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800642a:	428a      	cmp	r2, r1
 800642c:	f000 80c1 	beq.w	80065b2 <HAL_ADC_ConfigChannel+0x312>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006430:	4e85      	ldr	r6, [pc, #532]	; (8006648 <HAL_ADC_ConfigChannel+0x3a8>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006432:	4d86      	ldr	r5, [pc, #536]	; (800664c <HAL_ADC_ConfigChannel+0x3ac>)
 8006434:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006436:	68b4      	ldr	r4, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006438:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800643c:	43e4      	mvns	r4, r4
 800643e:	f004 0401 	and.w	r4, r4, #1
 8006442:	2c00      	cmp	r4, #0
 8006444:	f000 80c3 	beq.w	80065ce <HAL_ADC_ConfigChannel+0x32e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006448:	4c81      	ldr	r4, [pc, #516]	; (8006650 <HAL_ADC_ConfigChannel+0x3b0>)
 800644a:	42a0      	cmp	r0, r4
 800644c:	f000 810c 	beq.w	8006668 <HAL_ADC_ConfigChannel+0x3c8>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006450:	4c80      	ldr	r4, [pc, #512]	; (8006654 <HAL_ADC_ConfigChannel+0x3b4>)
 8006452:	42a0      	cmp	r0, r4
 8006454:	f000 812b 	beq.w	80066ae <HAL_ADC_ConfigChannel+0x40e>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006458:	4c7f      	ldr	r4, [pc, #508]	; (8006658 <HAL_ADC_ConfigChannel+0x3b8>)
 800645a:	42a0      	cmp	r0, r4
 800645c:	d1c9      	bne.n	80063f2 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 800645e:	0249      	lsls	r1, r1, #9
 8006460:	d4c7      	bmi.n	80063f2 <HAL_ADC_ConfigChannel+0x152>
 8006462:	4979      	ldr	r1, [pc, #484]	; (8006648 <HAL_ADC_ConfigChannel+0x3a8>)
 8006464:	428a      	cmp	r2, r1
 8006466:	d1c4      	bne.n	80063f2 <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006468:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800646a:	2000      	movs	r0, #0
 800646c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8006470:	4332      	orrs	r2, r6
 8006472:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006476:	60aa      	str	r2, [r5, #8]
}
 8006478:	e7c1      	b.n	80063fe <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800647a:	68d6      	ldr	r6, [r2, #12]
 800647c:	6948      	ldr	r0, [r1, #20]
 800647e:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8006482:	0076      	lsls	r6, r6, #1
 8006484:	fa00 f606 	lsl.w	r6, r0, r6
 8006488:	e76b      	b.n	8006362 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800648a:	2f00      	cmp	r7, #0
 800648c:	d071      	beq.n	8006572 <HAL_ADC_ConfigChannel+0x2d2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800648e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8006492:	2c00      	cmp	r4, #0
 8006494:	f000 80af 	beq.w	80065f6 <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8006498:	fab4 f484 	clz	r4, r4
 800649c:	3401      	adds	r4, #1
 800649e:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80064a2:	2c09      	cmp	r4, #9
 80064a4:	f240 80a7 	bls.w	80065f6 <HAL_ADC_ConfigChannel+0x356>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064a8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80064ac:	2d00      	cmp	r5, #0
 80064ae:	f000 8112 	beq.w	80066d6 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80064b2:	fab5 f585 	clz	r5, r5
 80064b6:	3501      	adds	r5, #1
 80064b8:	06ad      	lsls	r5, r5, #26
 80064ba:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064be:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80064c2:	2c00      	cmp	r4, #0
 80064c4:	f000 8105 	beq.w	80066d2 <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 80064c8:	2601      	movs	r6, #1
 80064ca:	fab4 f484 	clz	r4, r4
 80064ce:	4434      	add	r4, r6
 80064d0:	f004 041f 	and.w	r4, r4, #31
 80064d4:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80064d8:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064da:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80064de:	2800      	cmp	r0, #0
 80064e0:	f000 80f5 	beq.w	80066ce <HAL_ADC_ConfigChannel+0x42e>
  return __builtin_clz(value);
 80064e4:	fab0 f480 	clz	r4, r0
 80064e8:	3401      	adds	r4, #1
 80064ea:	f004 041f 	and.w	r4, r4, #31
 80064ee:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80064f2:	f1a4 001e 	sub.w	r0, r4, #30
 80064f6:	0500      	lsls	r0, r0, #20
 80064f8:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80064fc:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 80064fe:	f04f 0c07 	mov.w	ip, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006502:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8006506:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006508:	0dc7      	lsrs	r7, r0, #23
  MODIFY_REG(*preg,
 800650a:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800650e:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8006512:	fa0c fc00 	lsl.w	ip, ip, r0
 8006516:	4086      	lsls	r6, r0
 8006518:	597c      	ldr	r4, [r7, r5]
 800651a:	ea24 000c 	bic.w	r0, r4, ip
 800651e:	4330      	orrs	r0, r6
 8006520:	5178      	str	r0, [r7, r5]
 8006522:	6808      	ldr	r0, [r1, #0]
}
 8006524:	e763      	b.n	80063ee <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8006526:	2002      	movs	r0, #2
}
 8006528:	b003      	add	sp, #12
 800652a:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800652c:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800652e:	680d      	ldr	r5, [r1, #0]
 8006530:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006534:	06ac      	lsls	r4, r5, #26
 8006536:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 800653a:	d030      	beq.n	800659e <HAL_ADC_ConfigChannel+0x2fe>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800653c:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800653e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006542:	4284      	cmp	r4, r0
 8006544:	d026      	beq.n	8006594 <HAL_ADC_ConfigChannel+0x2f4>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006546:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8006548:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800654c:	4284      	cmp	r4, r0
 800654e:	d02b      	beq.n	80065a8 <HAL_ADC_ConfigChannel+0x308>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006550:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8006552:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006556:	4284      	cmp	r4, r0
 8006558:	f47f af31 	bne.w	80063be <HAL_ADC_ConfigChannel+0x11e>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800655c:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 800655e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006562:	66d0      	str	r0, [r2, #108]	; 0x6c
 8006564:	e72b      	b.n	80063be <HAL_ADC_ConfigChannel+0x11e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006566:	0876      	lsrs	r6, r6, #1
 8006568:	f006 0608 	and.w	r6, r6, #8
 800656c:	fa00 f606 	lsl.w	r6, r0, r6
 8006570:	e6f7      	b.n	8006362 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006572:	0e80      	lsrs	r0, r0, #26
 8006574:	1c44      	adds	r4, r0, #1
 8006576:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800657a:	2e09      	cmp	r6, #9
 800657c:	d82d      	bhi.n	80065da <HAL_ADC_ConfigChannel+0x33a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800657e:	06a5      	lsls	r5, r4, #26
 8006580:	2401      	movs	r4, #1
 8006582:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8006586:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800658a:	fa04 f606 	lsl.w	r6, r4, r6
 800658e:	0500      	lsls	r0, r0, #20
 8006590:	4335      	orrs	r5, r6
 8006592:	e7b3      	b.n	80064fc <HAL_ADC_ConfigChannel+0x25c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006594:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8006596:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800659a:	6650      	str	r0, [r2, #100]	; 0x64
 800659c:	e7d3      	b.n	8006546 <HAL_ADC_ConfigChannel+0x2a6>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800659e:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80065a0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80065a4:	6610      	str	r0, [r2, #96]	; 0x60
 80065a6:	e7c9      	b.n	800653c <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80065a8:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80065aa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80065ae:	6690      	str	r0, [r2, #104]	; 0x68
 80065b0:	e7ce      	b.n	8006550 <HAL_ADC_ConfigChannel+0x2b0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80065b2:	492a      	ldr	r1, [pc, #168]	; (800665c <HAL_ADC_ConfigChannel+0x3bc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80065b4:	4e23      	ldr	r6, [pc, #140]	; (8006644 <HAL_ADC_ConfigChannel+0x3a4>)
 80065b6:	4c2a      	ldr	r4, [pc, #168]	; (8006660 <HAL_ADC_ConfigChannel+0x3c0>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80065b8:	460d      	mov	r5, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80065ba:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80065bc:	68b7      	ldr	r7, [r6, #8]
 80065be:	68a4      	ldr	r4, [r4, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80065c0:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80065c4:	433c      	orrs	r4, r7
 80065c6:	43e4      	mvns	r4, r4
 80065c8:	f004 0401 	and.w	r4, r4, #1
 80065cc:	e739      	b.n	8006442 <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80065ce:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80065d0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80065d2:	f042 0220 	orr.w	r2, r2, #32
 80065d6:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80065d8:	e711      	b.n	80063fe <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80065da:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80065de:	2701      	movs	r7, #1
 80065e0:	06a5      	lsls	r5, r4, #26
 80065e2:	381e      	subs	r0, #30
 80065e4:	fa07 f606 	lsl.w	r6, r7, r6
 80065e8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80065ec:	0500      	lsls	r0, r0, #20
 80065ee:	4335      	orrs	r5, r6
 80065f0:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 80065f4:	e782      	b.n	80064fc <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065f6:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80065fa:	2c00      	cmp	r4, #0
 80065fc:	d073      	beq.n	80066e6 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 80065fe:	fab4 f484 	clz	r4, r4
 8006602:	3401      	adds	r4, #1
 8006604:	06a4      	lsls	r4, r4, #26
 8006606:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800660a:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 800660e:	2e00      	cmp	r6, #0
 8006610:	d067      	beq.n	80066e2 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8006612:	2501      	movs	r5, #1
 8006614:	fab6 f686 	clz	r6, r6
 8006618:	442e      	add	r6, r5
 800661a:	f006 061f 	and.w	r6, r6, #31
 800661e:	40b5      	lsls	r5, r6
 8006620:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006622:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006626:	2800      	cmp	r0, #0
 8006628:	d058      	beq.n	80066dc <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 800662a:	fab0 f480 	clz	r4, r0
 800662e:	3401      	adds	r4, #1
 8006630:	f004 041f 	and.w	r4, r4, #31
 8006634:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8006638:	0520      	lsls	r0, r4, #20
 800663a:	e75f      	b.n	80064fc <HAL_ADC_ConfigChannel+0x25c>
 800663c:	5c001000 	.word	0x5c001000
 8006640:	000fffff 	.word	0x000fffff
 8006644:	40022000 	.word	0x40022000
 8006648:	58026000 	.word	0x58026000
 800664c:	58026300 	.word	0x58026300
 8006650:	cb840000 	.word	0xcb840000
 8006654:	c7520000 	.word	0xc7520000
 8006658:	cfb80000 	.word	0xcfb80000
 800665c:	40022300 	.word	0x40022300
 8006660:	40022100 	.word	0x40022100
 8006664:	47ff0000 	.word	0x47ff0000
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006668:	0208      	lsls	r0, r1, #8
 800666a:	f53f aec2 	bmi.w	80063f2 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800666e:	491f      	ldr	r1, [pc, #124]	; (80066ec <HAL_ADC_ConfigChannel+0x44c>)
 8006670:	428a      	cmp	r2, r1
 8006672:	f47f aebe 	bne.w	80063f2 <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006676:	4a1e      	ldr	r2, [pc, #120]	; (80066f0 <HAL_ADC_ConfigChannel+0x450>)
 8006678:	481e      	ldr	r0, [pc, #120]	; (80066f4 <HAL_ADC_ConfigChannel+0x454>)
 800667a:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800667c:	68a9      	ldr	r1, [r5, #8]
 800667e:	0992      	lsrs	r2, r2, #6
 8006680:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8006684:	fba0 0202 	umull	r0, r2, r0, r2
 8006688:	4331      	orrs	r1, r6
 800668a:	0992      	lsrs	r2, r2, #6
 800668c:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8006690:	3201      	adds	r2, #1
 8006692:	60a9      	str	r1, [r5, #8]
 8006694:	0052      	lsls	r2, r2, #1
 8006696:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8006698:	9a01      	ldr	r2, [sp, #4]
 800669a:	2a00      	cmp	r2, #0
 800669c:	f43f aea9 	beq.w	80063f2 <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 80066a0:	9a01      	ldr	r2, [sp, #4]
 80066a2:	3a01      	subs	r2, #1
 80066a4:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80066a6:	9a01      	ldr	r2, [sp, #4]
 80066a8:	2a00      	cmp	r2, #0
 80066aa:	d1f9      	bne.n	80066a0 <HAL_ADC_ConfigChannel+0x400>
 80066ac:	e6a1      	b.n	80063f2 <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80066ae:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 80066b2:	f47f ae9e 	bne.w	80063f2 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80066b6:	490d      	ldr	r1, [pc, #52]	; (80066ec <HAL_ADC_ConfigChannel+0x44c>)
 80066b8:	428a      	cmp	r2, r1
 80066ba:	f47f ae9a 	bne.w	80063f2 <HAL_ADC_ConfigChannel+0x152>
 80066be:	68aa      	ldr	r2, [r5, #8]
 80066c0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80066c4:	4332      	orrs	r2, r6
 80066c6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80066ca:	60aa      	str	r2, [r5, #8]
}
 80066cc:	e697      	b.n	80063fe <HAL_ADC_ConfigChannel+0x15e>
 80066ce:	480a      	ldr	r0, [pc, #40]	; (80066f8 <HAL_ADC_ConfigChannel+0x458>)
 80066d0:	e714      	b.n	80064fc <HAL_ADC_ConfigChannel+0x25c>
 80066d2:	2402      	movs	r4, #2
 80066d4:	e700      	b.n	80064d8 <HAL_ADC_ConfigChannel+0x238>
 80066d6:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80066da:	e6f0      	b.n	80064be <HAL_ADC_ConfigChannel+0x21e>
 80066dc:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80066e0:	e70c      	b.n	80064fc <HAL_ADC_ConfigChannel+0x25c>
 80066e2:	2502      	movs	r5, #2
 80066e4:	e79c      	b.n	8006620 <HAL_ADC_ConfigChannel+0x380>
 80066e6:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 80066ea:	e78e      	b.n	800660a <HAL_ADC_ConfigChannel+0x36a>
 80066ec:	58026000 	.word	0x58026000
 80066f0:	24000000 	.word	0x24000000
 80066f4:	053e2d63 	.word	0x053e2d63
 80066f8:	fe500000 	.word	0xfe500000

080066fc <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80066fc:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80066fe:	689a      	ldr	r2, [r3, #8]
 8006700:	07d1      	lsls	r1, r2, #31
 8006702:	d501      	bpl.n	8006708 <ADC_Enable+0xc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006704:	2000      	movs	r0, #0
}
 8006706:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006708:	6899      	ldr	r1, [r3, #8]
 800670a:	4a21      	ldr	r2, [pc, #132]	; (8006790 <ADC_Enable+0x94>)
 800670c:	4211      	tst	r1, r2
{
 800670e:	b570      	push	{r4, r5, r6, lr}
 8006710:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006712:	d008      	beq.n	8006726 <ADC_Enable+0x2a>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006714:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8006716:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006718:	f043 0310 	orr.w	r3, r3, #16
 800671c:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800671e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006720:	4303      	orrs	r3, r0
 8006722:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8006724:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8006726:	6899      	ldr	r1, [r3, #8]
 8006728:	4a1a      	ldr	r2, [pc, #104]	; (8006794 <ADC_Enable+0x98>)
 800672a:	400a      	ands	r2, r1
 800672c:	f042 0201 	orr.w	r2, r2, #1
 8006730:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8006732:	f7ff fcf7 	bl	8006124 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	4a17      	ldr	r2, [pc, #92]	; (8006798 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 800673a:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800673c:	4293      	cmp	r3, r2
 800673e:	d01f      	beq.n	8006780 <ADC_Enable+0x84>
 8006740:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006744:	4293      	cmp	r3, r2
 8006746:	d01b      	beq.n	8006780 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006748:	4a14      	ldr	r2, [pc, #80]	; (800679c <ADC_Enable+0xa0>)
 800674a:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	07d6      	lsls	r6, r2, #31
 8006750:	d414      	bmi.n	800677c <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 8006752:	4e10      	ldr	r6, [pc, #64]	; (8006794 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006754:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006756:	07d0      	lsls	r0, r2, #31
 8006758:	d404      	bmi.n	8006764 <ADC_Enable+0x68>
  MODIFY_REG(ADCx->CR,
 800675a:	689a      	ldr	r2, [r3, #8]
 800675c:	4032      	ands	r2, r6
 800675e:	f042 0201 	orr.w	r2, r2, #1
 8006762:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006764:	f7ff fcde 	bl	8006124 <HAL_GetTick>
 8006768:	1b43      	subs	r3, r0, r5
 800676a:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800676c:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800676e:	d902      	bls.n	8006776 <ADC_Enable+0x7a>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	07d1      	lsls	r1, r2, #31
 8006774:	d5ce      	bpl.n	8006714 <ADC_Enable+0x18>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	07d2      	lsls	r2, r2, #31
 800677a:	d5eb      	bpl.n	8006754 <ADC_Enable+0x58>
  return HAL_OK;
 800677c:	2000      	movs	r0, #0
}
 800677e:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006780:	4a07      	ldr	r2, [pc, #28]	; (80067a0 <ADC_Enable+0xa4>)
 8006782:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006784:	06d2      	lsls	r2, r2, #27
 8006786:	d0e1      	beq.n	800674c <ADC_Enable+0x50>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006788:	4a06      	ldr	r2, [pc, #24]	; (80067a4 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800678a:	4293      	cmp	r3, r2
 800678c:	d1de      	bne.n	800674c <ADC_Enable+0x50>
 800678e:	e7f5      	b.n	800677c <ADC_Enable+0x80>
 8006790:	8000003f 	.word	0x8000003f
 8006794:	7fffffc0 	.word	0x7fffffc0
 8006798:	40022000 	.word	0x40022000
 800679c:	58026300 	.word	0x58026300
 80067a0:	40022300 	.word	0x40022300
 80067a4:	40022100 	.word	0x40022100

080067a8 <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80067a8:	4a39      	ldr	r2, [pc, #228]	; (8006890 <HAL_ADC_Start+0xe8>)
 80067aa:	6803      	ldr	r3, [r0, #0]
 80067ac:	4293      	cmp	r3, r2
{
 80067ae:	b570      	push	{r4, r5, r6, lr}
 80067b0:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80067b2:	d045      	beq.n	8006840 <HAL_ADC_Start+0x98>
 80067b4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d041      	beq.n	8006840 <HAL_ADC_Start+0x98>
 80067bc:	4a35      	ldr	r2, [pc, #212]	; (8006894 <HAL_ADC_Start+0xec>)
 80067be:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80067c0:	689d      	ldr	r5, [r3, #8]
 80067c2:	f015 0504 	ands.w	r5, r5, #4
 80067c6:	d141      	bne.n	800684c <HAL_ADC_Start+0xa4>
    __HAL_LOCK(hadc);
 80067c8:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d03d      	beq.n	800684c <HAL_ADC_Start+0xa4>
 80067d0:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80067d2:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80067d4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 80067d8:	f7ff ff90 	bl	80066fc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80067dc:	2800      	cmp	r0, #0
 80067de:	d137      	bne.n	8006850 <HAL_ADC_Start+0xa8>
      ADC_STATE_CLR_SET(hadc->State,
 80067e0:	6d61      	ldr	r1, [r4, #84]	; 0x54
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80067e2:	f006 061f 	and.w	r6, r6, #31
 80067e6:	4a2c      	ldr	r2, [pc, #176]	; (8006898 <HAL_ADC_Start+0xf0>)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80067e8:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80067ea:	400a      	ands	r2, r1
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80067ec:	492b      	ldr	r1, [pc, #172]	; (800689c <HAL_ADC_Start+0xf4>)
      ADC_STATE_CLR_SET(hadc->State,
 80067ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80067f2:	428b      	cmp	r3, r1
      ADC_STATE_CLR_SET(hadc->State,
 80067f4:	6562      	str	r2, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80067f6:	d044      	beq.n	8006882 <HAL_ADC_Start+0xda>
 80067f8:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80067fa:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80067fc:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006800:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006802:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006804:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006808:	d03f      	beq.n	800688a <HAL_ADC_Start+0xe2>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800680a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800680c:	f022 0206 	bic.w	r2, r2, #6
 8006810:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006812:	251c      	movs	r5, #28
      __HAL_UNLOCK(hadc);
 8006814:	2200      	movs	r2, #0
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006816:	428b      	cmp	r3, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006818:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 800681a:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800681e:	d020      	beq.n	8006862 <HAL_ADC_Start+0xba>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006820:	2e09      	cmp	r6, #9
 8006822:	d918      	bls.n	8006856 <HAL_ADC_Start+0xae>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006824:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006826:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800682a:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800682c:	68cb      	ldr	r3, [r1, #12]
 800682e:	019b      	lsls	r3, r3, #6
 8006830:	d505      	bpl.n	800683e <HAL_ADC_Start+0x96>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006832:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006834:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006838:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800683c:	6563      	str	r3, [r4, #84]	; 0x54
}
 800683e:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006840:	4a17      	ldr	r2, [pc, #92]	; (80068a0 <HAL_ADC_Start+0xf8>)
 8006842:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006844:	689d      	ldr	r5, [r3, #8]
 8006846:	f015 0504 	ands.w	r5, r5, #4
 800684a:	d0bd      	beq.n	80067c8 <HAL_ADC_Start+0x20>
    tmp_hal_status = HAL_BUSY;
 800684c:	2002      	movs	r0, #2
}
 800684e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8006850:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
}
 8006854:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006856:	f240 2221 	movw	r2, #545	; 0x221
 800685a:	fa22 f606 	lsr.w	r6, r2, r6
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800685e:	07f5      	lsls	r5, r6, #31
 8006860:	d5e0      	bpl.n	8006824 <HAL_ADC_Start+0x7c>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006862:	68da      	ldr	r2, [r3, #12]
 8006864:	0192      	lsls	r2, r2, #6
 8006866:	d505      	bpl.n	8006874 <HAL_ADC_Start+0xcc>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006868:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800686a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800686e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006872:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8006874:	6899      	ldr	r1, [r3, #8]
 8006876:	4a0b      	ldr	r2, [pc, #44]	; (80068a4 <HAL_ADC_Start+0xfc>)
 8006878:	400a      	ands	r2, r1
 800687a:	f042 0204 	orr.w	r2, r2, #4
 800687e:	609a      	str	r2, [r3, #8]
}
 8006880:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006882:	4903      	ldr	r1, [pc, #12]	; (8006890 <HAL_ADC_Start+0xe8>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006884:	2e00      	cmp	r6, #0
 8006886:	d0b8      	beq.n	80067fa <HAL_ADC_Start+0x52>
 8006888:	e7bb      	b.n	8006802 <HAL_ADC_Start+0x5a>
        ADC_CLEAR_ERRORCODE(hadc);
 800688a:	65a2      	str	r2, [r4, #88]	; 0x58
 800688c:	e7c1      	b.n	8006812 <HAL_ADC_Start+0x6a>
 800688e:	bf00      	nop
 8006890:	40022000 	.word	0x40022000
 8006894:	58026300 	.word	0x58026300
 8006898:	fffff0fe 	.word	0xfffff0fe
 800689c:	40022100 	.word	0x40022100
 80068a0:	40022300 	.word	0x40022300
 80068a4:	7fffffc0 	.word	0x7fffffc0

080068a8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80068a8:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80068aa:	4a5a      	ldr	r2, [pc, #360]	; (8006a14 <ADC_ConfigureBoostMode+0x16c>)
{
 80068ac:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80068ae:	6803      	ldr	r3, [r0, #0]
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d029      	beq.n	8006908 <ADC_ConfigureBoostMode+0x60>
 80068b4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d025      	beq.n	8006908 <ADC_ConfigureBoostMode+0x60>
 80068bc:	4b56      	ldr	r3, [pc, #344]	; (8006a18 <ADC_ConfigureBoostMode+0x170>)
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 80068c4:	bf14      	ite	ne
 80068c6:	2301      	movne	r3, #1
 80068c8:	2300      	moveq	r3, #0
 80068ca:	b333      	cbz	r3, 800691a <ADC_ConfigureBoostMode+0x72>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80068cc:	f002 f922 	bl	8008b14 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80068d0:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 80068d2:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 80068d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068d8:	f000 808b 	beq.w	80069f2 <ADC_ConfigureBoostMode+0x14a>
 80068dc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80068e0:	d06f      	beq.n	80069c2 <ADC_ConfigureBoostMode+0x11a>
 80068e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068e6:	f000 8084 	beq.w	80069f2 <ADC_ConfigureBoostMode+0x14a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80068ea:	f7ff fc33 	bl	8006154 <HAL_GetREVID>
 80068ee:	f241 0303 	movw	r3, #4099	; 0x1003
 80068f2:	4298      	cmp	r0, r3
 80068f4:	d84e      	bhi.n	8006994 <ADC_ConfigureBoostMode+0xec>
  {
    if (freq > 20000000UL)
 80068f6:	4b49      	ldr	r3, [pc, #292]	; (8006a1c <ADC_ConfigureBoostMode+0x174>)
 80068f8:	429d      	cmp	r5, r3
 80068fa:	d92d      	bls.n	8006958 <ADC_ConfigureBoostMode+0xb0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80068fc:	6822      	ldr	r2, [r4, #0]
 80068fe:	6893      	ldr	r3, [r2, #8]
 8006900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006904:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8006906:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006908:	4b45      	ldr	r3, [pc, #276]	; (8006a20 <ADC_ConfigureBoostMode+0x178>)
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8006910:	bf14      	ite	ne
 8006912:	2301      	movne	r3, #1
 8006914:	2300      	moveq	r3, #0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1d8      	bne.n	80068cc <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800691a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800691e:	f003 fa0d 	bl	8009d3c <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8006922:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006924:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8006926:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800692a:	d06c      	beq.n	8006a06 <ADC_ConfigureBoostMode+0x15e>
 800692c:	d808      	bhi.n	8006940 <ADC_ConfigureBoostMode+0x98>
 800692e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8006932:	d050      	beq.n	80069d6 <ADC_ConfigureBoostMode+0x12e>
 8006934:	d916      	bls.n	8006964 <ADC_ConfigureBoostMode+0xbc>
 8006936:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800693a:	d1d6      	bne.n	80068ea <ADC_ConfigureBoostMode+0x42>
        freq /= 32UL;
 800693c:	0945      	lsrs	r5, r0, #5
        break;
 800693e:	e7d4      	b.n	80068ea <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 8006940:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8006944:	d045      	beq.n	80069d2 <ADC_ConfigureBoostMode+0x12a>
 8006946:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800694a:	d1ce      	bne.n	80068ea <ADC_ConfigureBoostMode+0x42>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800694c:	f7ff fc02 	bl	8006154 <HAL_GetREVID>
 8006950:	f241 0303 	movw	r3, #4099	; 0x1003
 8006954:	4298      	cmp	r0, r3
 8006956:	d840      	bhi.n	80069da <ADC_ConfigureBoostMode+0x132>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006958:	6822      	ldr	r2, [r4, #0]
 800695a:	6893      	ldr	r3, [r2, #8]
 800695c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006960:	6093      	str	r3, [r2, #8]
}
 8006962:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8006964:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006968:	d006      	beq.n	8006978 <ADC_ConfigureBoostMode+0xd0>
 800696a:	d90a      	bls.n	8006982 <ADC_ConfigureBoostMode+0xda>
 800696c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8006970:	d002      	beq.n	8006978 <ADC_ConfigureBoostMode+0xd0>
 8006972:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8006976:	d1b8      	bne.n	80068ea <ADC_ConfigureBoostMode+0x42>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006978:	0c9b      	lsrs	r3, r3, #18
 800697a:	005b      	lsls	r3, r3, #1
 800697c:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8006980:	e7b3      	b.n	80068ea <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 8006982:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006986:	d0f7      	beq.n	8006978 <ADC_ConfigureBoostMode+0xd0>
 8006988:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800698c:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8006990:	d0f2      	beq.n	8006978 <ADC_ConfigureBoostMode+0xd0>
 8006992:	e7aa      	b.n	80068ea <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 8006994:	4b23      	ldr	r3, [pc, #140]	; (8006a24 <ADC_ConfigureBoostMode+0x17c>)
 8006996:	429d      	cmp	r5, r3
 8006998:	d805      	bhi.n	80069a6 <ADC_ConfigureBoostMode+0xfe>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800699a:	6822      	ldr	r2, [r4, #0]
 800699c:	6893      	ldr	r3, [r2, #8]
 800699e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069a2:	6093      	str	r3, [r2, #8]
}
 80069a4:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 80069a6:	4b20      	ldr	r3, [pc, #128]	; (8006a28 <ADC_ConfigureBoostMode+0x180>)
 80069a8:	429d      	cmp	r5, r3
 80069aa:	d91a      	bls.n	80069e2 <ADC_ConfigureBoostMode+0x13a>
    else if (freq <= 25000000UL)
 80069ac:	4b1f      	ldr	r3, [pc, #124]	; (8006a2c <ADC_ConfigureBoostMode+0x184>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80069ae:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 80069b0:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80069b2:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 80069b4:	d829      	bhi.n	8006a0a <ADC_ConfigureBoostMode+0x162>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80069b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80069be:	6093      	str	r3, [r2, #8]
}
 80069c0:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 80069c2:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80069c4:	f7ff fbc6 	bl	8006154 <HAL_GetREVID>
 80069c8:	f241 0303 	movw	r3, #4099	; 0x1003
 80069cc:	4298      	cmp	r0, r3
 80069ce:	d8e1      	bhi.n	8006994 <ADC_ConfigureBoostMode+0xec>
 80069d0:	e791      	b.n	80068f6 <ADC_ConfigureBoostMode+0x4e>
        freq /= 128UL;
 80069d2:	09c5      	lsrs	r5, r0, #7
        break;
 80069d4:	e789      	b.n	80068ea <ADC_ConfigureBoostMode+0x42>
        freq /= 16UL;
 80069d6:	0905      	lsrs	r5, r0, #4
        break;
 80069d8:	e787      	b.n	80068ea <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 80069da:	4b12      	ldr	r3, [pc, #72]	; (8006a24 <ADC_ConfigureBoostMode+0x17c>)
 80069dc:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 80069e0:	d2db      	bcs.n	800699a <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80069e2:	6822      	ldr	r2, [r4, #0]
 80069e4:	6893      	ldr	r3, [r2, #8]
 80069e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069ee:	6093      	str	r3, [r2, #8]
}
 80069f0:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80069f2:	0c1b      	lsrs	r3, r3, #16
 80069f4:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80069f8:	f7ff fbac 	bl	8006154 <HAL_GetREVID>
 80069fc:	f241 0303 	movw	r3, #4099	; 0x1003
 8006a00:	4298      	cmp	r0, r3
 8006a02:	d8c7      	bhi.n	8006994 <ADC_ConfigureBoostMode+0xec>
 8006a04:	e777      	b.n	80068f6 <ADC_ConfigureBoostMode+0x4e>
        freq /= 64UL;
 8006a06:	0985      	lsrs	r5, r0, #6
        break;
 8006a08:	e76f      	b.n	80068ea <ADC_ConfigureBoostMode+0x42>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006a0a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006a0e:	6093      	str	r3, [r2, #8]
}
 8006a10:	bd38      	pop	{r3, r4, r5, pc}
 8006a12:	bf00      	nop
 8006a14:	40022000 	.word	0x40022000
 8006a18:	58026300 	.word	0x58026300
 8006a1c:	01312d00 	.word	0x01312d00
 8006a20:	40022300 	.word	0x40022300
 8006a24:	00bebc21 	.word	0x00bebc21
 8006a28:	017d7841 	.word	0x017d7841
 8006a2c:	02faf081 	.word	0x02faf081

08006a30 <HAL_ADC_Init>:
{
 8006a30:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8006a32:	2300      	movs	r3, #0
{
 8006a34:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8006a36:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	f000 80d0 	beq.w	8006bde <HAL_ADC_Init+0x1ae>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006a3e:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8006a40:	4604      	mov	r4, r0
 8006a42:	2d00      	cmp	r5, #0
 8006a44:	f000 80ba 	beq.w	8006bbc <HAL_ADC_Init+0x18c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006a48:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006a4a:	6893      	ldr	r3, [r2, #8]
 8006a4c:	009d      	lsls	r5, r3, #2
 8006a4e:	d503      	bpl.n	8006a58 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006a50:	6891      	ldr	r1, [r2, #8]
 8006a52:	4b71      	ldr	r3, [pc, #452]	; (8006c18 <HAL_ADC_Init+0x1e8>)
 8006a54:	400b      	ands	r3, r1
 8006a56:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006a58:	6893      	ldr	r3, [r2, #8]
 8006a5a:	00d8      	lsls	r0, r3, #3
 8006a5c:	d416      	bmi.n	8006a8c <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006a5e:	4b6f      	ldr	r3, [pc, #444]	; (8006c1c <HAL_ADC_Init+0x1ec>)
 8006a60:	4d6f      	ldr	r5, [pc, #444]	; (8006c20 <HAL_ADC_Init+0x1f0>)
 8006a62:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8006a64:	6890      	ldr	r0, [r2, #8]
 8006a66:	099b      	lsrs	r3, r3, #6
 8006a68:	496e      	ldr	r1, [pc, #440]	; (8006c24 <HAL_ADC_Init+0x1f4>)
 8006a6a:	fba5 5303 	umull	r5, r3, r5, r3
 8006a6e:	4001      	ands	r1, r0
 8006a70:	099b      	lsrs	r3, r3, #6
 8006a72:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8006a76:	3301      	adds	r3, #1
 8006a78:	6091      	str	r1, [r2, #8]
 8006a7a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006a7c:	9b01      	ldr	r3, [sp, #4]
 8006a7e:	b12b      	cbz	r3, 8006a8c <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8006a80:	9b01      	ldr	r3, [sp, #4]
 8006a82:	3b01      	subs	r3, #1
 8006a84:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006a86:	9b01      	ldr	r3, [sp, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1f9      	bne.n	8006a80 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006a8c:	6893      	ldr	r3, [r2, #8]
 8006a8e:	00d9      	lsls	r1, r3, #3
 8006a90:	d424      	bmi.n	8006adc <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a92:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006a94:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a96:	f043 0310 	orr.w	r3, r3, #16
 8006a9a:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a9e:	432b      	orrs	r3, r5
 8006aa0:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006aa2:	6893      	ldr	r3, [r2, #8]
 8006aa4:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006aa8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006aaa:	d11d      	bne.n	8006ae8 <HAL_ADC_Init+0xb8>
 8006aac:	06db      	lsls	r3, r3, #27
 8006aae:	d41b      	bmi.n	8006ae8 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8006ab0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006ab2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006ab6:	f043 0302 	orr.w	r3, r3, #2
 8006aba:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006abc:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006abe:	07de      	lsls	r6, r3, #31
 8006ac0:	d428      	bmi.n	8006b14 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ac2:	4b59      	ldr	r3, [pc, #356]	; (8006c28 <HAL_ADC_Init+0x1f8>)
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d017      	beq.n	8006af8 <HAL_ADC_Init+0xc8>
 8006ac8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d013      	beq.n	8006af8 <HAL_ADC_Init+0xc8>
 8006ad0:	4b56      	ldr	r3, [pc, #344]	; (8006c2c <HAL_ADC_Init+0x1fc>)
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	07d9      	lsls	r1, r3, #31
 8006ad6:	d41d      	bmi.n	8006b14 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006ad8:	4a55      	ldr	r2, [pc, #340]	; (8006c30 <HAL_ADC_Init+0x200>)
 8006ada:	e015      	b.n	8006b08 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006adc:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ade:	2500      	movs	r5, #0
 8006ae0:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006ae4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006ae6:	d0e1      	beq.n	8006aac <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ae8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006aea:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006aec:	f043 0310 	orr.w	r3, r3, #16
}
 8006af0:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006af2:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006af4:	b002      	add	sp, #8
 8006af6:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006af8:	4a4b      	ldr	r2, [pc, #300]	; (8006c28 <HAL_ADC_Init+0x1f8>)
 8006afa:	4b4e      	ldr	r3, [pc, #312]	; (8006c34 <HAL_ADC_Init+0x204>)
 8006afc:	6892      	ldr	r2, [r2, #8]
 8006afe:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b00:	4313      	orrs	r3, r2
 8006b02:	07d8      	lsls	r0, r3, #31
 8006b04:	d406      	bmi.n	8006b14 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006b06:	4a4c      	ldr	r2, [pc, #304]	; (8006c38 <HAL_ADC_Init+0x208>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006b08:	6893      	ldr	r3, [r2, #8]
 8006b0a:	6861      	ldr	r1, [r4, #4]
 8006b0c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8006b10:	430b      	orrs	r3, r1
 8006b12:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006b14:	f7ff fb1e 	bl	8006154 <HAL_GetREVID>
 8006b18:	f241 0303 	movw	r3, #4099	; 0x1003
 8006b1c:	68a1      	ldr	r1, [r4, #8]
 8006b1e:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006b20:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006b22:	d851      	bhi.n	8006bc8 <HAL_ADC_Init+0x198>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006b24:	7d66      	ldrb	r6, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006b26:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006b28:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006b2a:	ea42 3246 	orr.w	r2, r2, r6, lsl #13
 8006b2e:	4302      	orrs	r2, r0
 8006b30:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d103      	bne.n	8006b3e <HAL_ADC_Init+0x10e>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006b36:	6a23      	ldr	r3, [r4, #32]
 8006b38:	3b01      	subs	r3, #1
 8006b3a:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006b3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b40:	b123      	cbz	r3, 8006b4c <HAL_ADC_Init+0x11c>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006b42:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006b46:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006b48:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006b4a:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006b4c:	6823      	ldr	r3, [r4, #0]
 8006b4e:	493b      	ldr	r1, [pc, #236]	; (8006c3c <HAL_ADC_Init+0x20c>)
 8006b50:	68d8      	ldr	r0, [r3, #12]
 8006b52:	4001      	ands	r1, r0
 8006b54:	430a      	orrs	r2, r1
 8006b56:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b58:	689a      	ldr	r2, [r3, #8]
 8006b5a:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006b5e:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b60:	d11c      	bne.n	8006b9c <HAL_ADC_Init+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006b62:	0712      	lsls	r2, r2, #28
 8006b64:	d41a      	bmi.n	8006b9c <HAL_ADC_Init+0x16c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006b66:	68d9      	ldr	r1, [r3, #12]
 8006b68:	4a35      	ldr	r2, [pc, #212]	; (8006c40 <HAL_ADC_Init+0x210>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006b6a:	7d20      	ldrb	r0, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006b6c:	400a      	ands	r2, r1
 8006b6e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006b70:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 8006b74:	430a      	orrs	r2, r1
 8006b76:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8006b78:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8006b7c:	2a01      	cmp	r2, #1
 8006b7e:	d03a      	beq.n	8006bf6 <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006b80:	691a      	ldr	r2, [r3, #16]
 8006b82:	f022 0201 	bic.w	r2, r2, #1
 8006b86:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006b88:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8006b8a:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006b8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b8e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006b92:	430a      	orrs	r2, r1
 8006b94:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8006b96:	f7ff fe87 	bl	80068a8 <ADC_ConfigureBoostMode>
 8006b9a:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006b9c:	68e2      	ldr	r2, [r4, #12]
 8006b9e:	2a01      	cmp	r2, #1
 8006ba0:	d021      	beq.n	8006be6 <HAL_ADC_Init+0x1b6>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006ba2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ba4:	f022 020f 	bic.w	r2, r2, #15
 8006ba8:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006baa:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8006bac:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006bae:	f023 0303 	bic.w	r3, r3, #3
 8006bb2:	f043 0301 	orr.w	r3, r3, #1
 8006bb6:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006bb8:	b002      	add	sp, #8
 8006bba:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8006bbc:	f7fd fda0 	bl	8004700 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8006bc0:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8006bc2:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8006bc6:	e73f      	b.n	8006a48 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006bc8:	2910      	cmp	r1, #16
 8006bca:	d1ab      	bne.n	8006b24 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006bcc:	7d60      	ldrb	r0, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006bce:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006bd0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006bd2:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	f042 021c 	orr.w	r2, r2, #28
 8006bdc:	e7a9      	b.n	8006b32 <HAL_ADC_Init+0x102>
    return HAL_ERROR;
 8006bde:	2501      	movs	r5, #1
}
 8006be0:	4628      	mov	r0, r5
 8006be2:	b002      	add	sp, #8
 8006be4:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006be6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006be8:	69a2      	ldr	r2, [r4, #24]
 8006bea:	f021 010f 	bic.w	r1, r1, #15
 8006bee:	3a01      	subs	r2, #1
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	631a      	str	r2, [r3, #48]	; 0x30
 8006bf4:	e7d9      	b.n	8006baa <HAL_ADC_Init+0x17a>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006bf6:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8006bfa:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8006bfc:	3901      	subs	r1, #1
 8006bfe:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006c00:	4332      	orrs	r2, r6
 8006c02:	691e      	ldr	r6, [r3, #16]
 8006c04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006c08:	490e      	ldr	r1, [pc, #56]	; (8006c44 <HAL_ADC_Init+0x214>)
 8006c0a:	4302      	orrs	r2, r0
 8006c0c:	4031      	ands	r1, r6
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	f042 0201 	orr.w	r2, r2, #1
 8006c14:	611a      	str	r2, [r3, #16]
 8006c16:	e7b7      	b.n	8006b88 <HAL_ADC_Init+0x158>
 8006c18:	5fffffc0 	.word	0x5fffffc0
 8006c1c:	24000000 	.word	0x24000000
 8006c20:	053e2d63 	.word	0x053e2d63
 8006c24:	6fffffc0 	.word	0x6fffffc0
 8006c28:	40022000 	.word	0x40022000
 8006c2c:	58026000 	.word	0x58026000
 8006c30:	58026300 	.word	0x58026300
 8006c34:	40022100 	.word	0x40022100
 8006c38:	40022300 	.word	0x40022300
 8006c3c:	fff0c003 	.word	0xfff0c003
 8006c40:	ffffbffc 	.word	0xffffbffc
 8006c44:	fc00f81e 	.word	0xfc00f81e

08006c48 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006c48:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006c4a:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8006c4e:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006c50:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8006c52:	2a01      	cmp	r2, #1
 8006c54:	d04d      	beq.n	8006cf2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8006c56:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006c58:	4c2b      	ldr	r4, [pc, #172]	; (8006d08 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006c5a:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8006c5c:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006c5e:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006c60:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006c62:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8006c64:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006c68:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006c6a:	d008      	beq.n	8006c7e <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c6c:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006c6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c72:	f041 0120 	orr.w	r1, r1, #32
 8006c76:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8006c78:	b01a      	add	sp, #104	; 0x68
 8006c7a:	bcf0      	pop	{r4, r5, r6, r7}
 8006c7c:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006c7e:	4c23      	ldr	r4, [pc, #140]	; (8006d0c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8006c80:	68a2      	ldr	r2, [r4, #8]
 8006c82:	0752      	lsls	r2, r2, #29
 8006c84:	d50b      	bpl.n	8006c9e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8006c86:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006c8a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c8c:	f042 0220 	orr.w	r2, r2, #32
 8006c90:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8006c92:	2200      	movs	r2, #0
 8006c94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8006c98:	b01a      	add	sp, #104	; 0x68
 8006c9a:	bcf0      	pop	{r4, r5, r6, r7}
 8006c9c:	4770      	bx	lr
 8006c9e:	68a8      	ldr	r0, [r5, #8]
 8006ca0:	f010 0004 	ands.w	r0, r0, #4
 8006ca4:	d1f0      	bne.n	8006c88 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006ca6:	b1c6      	cbz	r6, 8006cda <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006ca8:	f8df c068 	ldr.w	ip, [pc, #104]	; 8006d14 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8006cac:	684f      	ldr	r7, [r1, #4]
 8006cae:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8006cb2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006cb6:	433a      	orrs	r2, r7
 8006cb8:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006cbc:	68ad      	ldr	r5, [r5, #8]
 8006cbe:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006cc0:	432a      	orrs	r2, r5
 8006cc2:	07d4      	lsls	r4, r2, #31
 8006cc4:	d413      	bmi.n	8006cee <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 8006cc6:	688a      	ldr	r2, [r1, #8]
 8006cc8:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8006ccc:	4910      	ldr	r1, [pc, #64]	; (8006d10 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8006cce:	4316      	orrs	r6, r2
 8006cd0:	4021      	ands	r1, r4
 8006cd2:	430e      	orrs	r6, r1
 8006cd4:	f8cc 6008 	str.w	r6, [ip, #8]
 8006cd8:	e7db      	b.n	8006c92 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8006cda:	490e      	ldr	r1, [pc, #56]	; (8006d14 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8006cdc:	688a      	ldr	r2, [r1, #8]
 8006cde:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006ce2:	608a      	str	r2, [r1, #8]
 8006ce4:	68a8      	ldr	r0, [r5, #8]
 8006ce6:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ce8:	4302      	orrs	r2, r0
 8006cea:	07d0      	lsls	r0, r2, #31
 8006cec:	d505      	bpl.n	8006cfa <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006cee:	2000      	movs	r0, #0
 8006cf0:	e7cf      	b.n	8006c92 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8006cf2:	2002      	movs	r0, #2
}
 8006cf4:	b01a      	add	sp, #104	; 0x68
 8006cf6:	bcf0      	pop	{r4, r5, r6, r7}
 8006cf8:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006cfa:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006cfc:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006cfe:	4a04      	ldr	r2, [pc, #16]	; (8006d10 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8006d00:	4022      	ands	r2, r4
 8006d02:	608a      	str	r2, [r1, #8]
 8006d04:	e7c5      	b.n	8006c92 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8006d06:	bf00      	nop
 8006d08:	40022000 	.word	0x40022000
 8006d0c:	40022100 	.word	0x40022100
 8006d10:	fffff0e0 	.word	0xfffff0e0
 8006d14:	40022300 	.word	0x40022300

08006d18 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d18:	4907      	ldr	r1, [pc, #28]	; (8006d38 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006d1a:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8006d1c:	4b07      	ldr	r3, [pc, #28]	; (8006d3c <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d1e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006d20:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d24:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d26:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8006d2a:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006d2c:	f85d 4b04 	ldr.w	r4, [sp], #4
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d30:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8006d32:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8006d34:	60cb      	str	r3, [r1, #12]
 8006d36:	4770      	bx	lr
 8006d38:	e000ed00 	.word	0xe000ed00
 8006d3c:	05fa0000 	.word	0x05fa0000

08006d40 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d40:	4b19      	ldr	r3, [pc, #100]	; (8006da8 <HAL_NVIC_SetPriority+0x68>)
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d48:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006d4a:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d4e:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006d50:	2d04      	cmp	r5, #4
 8006d52:	bf28      	it	cs
 8006d54:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d56:	2c06      	cmp	r4, #6
 8006d58:	d919      	bls.n	8006d8e <HAL_NVIC_SetPriority+0x4e>
 8006d5a:	3b03      	subs	r3, #3
 8006d5c:	f04f 34ff 	mov.w	r4, #4294967295
 8006d60:	409c      	lsls	r4, r3
 8006d62:	ea22 0204 	bic.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d66:	f04f 34ff 	mov.w	r4, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8006d6a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d6c:	fa04 f405 	lsl.w	r4, r4, r5
 8006d70:	ea21 0104 	bic.w	r1, r1, r4
 8006d74:	fa01 f103 	lsl.w	r1, r1, r3
 8006d78:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8006d7c:	db0a      	blt.n	8006d94 <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d7e:	0109      	lsls	r1, r1, #4
 8006d80:	4b0a      	ldr	r3, [pc, #40]	; (8006dac <HAL_NVIC_SetPriority+0x6c>)
 8006d82:	b2c9      	uxtb	r1, r1
 8006d84:	4403      	add	r3, r0
 8006d86:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006d8a:	bc30      	pop	{r4, r5}
 8006d8c:	4770      	bx	lr
 8006d8e:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d90:	4613      	mov	r3, r2
 8006d92:	e7e8      	b.n	8006d66 <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d94:	f000 000f 	and.w	r0, r0, #15
 8006d98:	0109      	lsls	r1, r1, #4
 8006d9a:	4b05      	ldr	r3, [pc, #20]	; (8006db0 <HAL_NVIC_SetPriority+0x70>)
 8006d9c:	b2c9      	uxtb	r1, r1
 8006d9e:	4403      	add	r3, r0
 8006da0:	7619      	strb	r1, [r3, #24]
 8006da2:	bc30      	pop	{r4, r5}
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	e000ed00 	.word	0xe000ed00
 8006dac:	e000e100 	.word	0xe000e100
 8006db0:	e000ecfc 	.word	0xe000ecfc

08006db4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006db4:	2800      	cmp	r0, #0
 8006db6:	db07      	blt.n	8006dc8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006db8:	2301      	movs	r3, #1
 8006dba:	f000 011f 	and.w	r1, r0, #31
 8006dbe:	4a03      	ldr	r2, [pc, #12]	; (8006dcc <HAL_NVIC_EnableIRQ+0x18>)
 8006dc0:	0940      	lsrs	r0, r0, #5
 8006dc2:	408b      	lsls	r3, r1
 8006dc4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	e000e100 	.word	0xe000e100

08006dd0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006dd0:	3801      	subs	r0, #1
 8006dd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006dd6:	d20d      	bcs.n	8006df4 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006dd8:	4b07      	ldr	r3, [pc, #28]	; (8006df8 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006dda:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006ddc:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006dde:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006de0:	25f0      	movs	r5, #240	; 0xf0
 8006de2:	4c06      	ldr	r4, [pc, #24]	; (8006dfc <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006de4:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006de6:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006de8:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006dee:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8006df0:	bc30      	pop	{r4, r5}
 8006df2:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8006df4:	2001      	movs	r0, #1
 8006df6:	4770      	bx	lr
 8006df8:	e000e010 	.word	0xe000e010
 8006dfc:	e000ed00 	.word	0xe000ed00

08006e00 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8006e00:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006e04:	4a04      	ldr	r2, [pc, #16]	; (8006e18 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8006e06:	2000      	movs	r0, #0
 8006e08:	4904      	ldr	r1, [pc, #16]	; (8006e1c <HAL_MPU_Disable+0x1c>)
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006e0a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8006e0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e10:	6253      	str	r3, [r2, #36]	; 0x24
  MPU->CTRL = 0;
 8006e12:	6048      	str	r0, [r1, #4]
}
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	e000ed00 	.word	0xe000ed00
 8006e1c:	e000ed90 	.word	0xe000ed90

08006e20 <HAL_MPU_Enable>:
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006e20:	4a06      	ldr	r2, [pc, #24]	; (8006e3c <HAL_MPU_Enable+0x1c>)
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006e22:	f040 0001 	orr.w	r0, r0, #1
 8006e26:	4b06      	ldr	r3, [pc, #24]	; (8006e40 <HAL_MPU_Enable+0x20>)
 8006e28:	6058      	str	r0, [r3, #4]
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006e2a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8006e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e30:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8006e32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006e36:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8006e3a:	4770      	bx	lr
 8006e3c:	e000ed00 	.word	0xe000ed00
 8006e40:	e000ed90 	.word	0xe000ed90

08006e44 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006e44:	4a12      	ldr	r2, [pc, #72]	; (8006e90 <HAL_MPU_ConfigRegion+0x4c>)
 8006e46:	7843      	ldrb	r3, [r0, #1]
 8006e48:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != 0UL)
 8006e4a:	7801      	ldrb	r1, [r0, #0]
 8006e4c:	b1e9      	cbz	r1, 8006e8a <HAL_MPU_ConfigRegion+0x46>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8006e4e:	6843      	ldr	r3, [r0, #4]
{
 8006e50:	b470      	push	{r4, r5, r6}
    MPU->RBAR = MPU_Init->BaseAddress;
 8006e52:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006e54:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006e56:	7b04      	ldrb	r4, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006e58:	061b      	lsls	r3, r3, #24
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006e5a:	7a85      	ldrb	r5, [r0, #10]
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006e5c:	7b86      	ldrb	r6, [r0, #14]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006e5e:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006e62:	7b44      	ldrb	r4, [r0, #13]
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006e64:	430b      	orrs	r3, r1
 8006e66:	7a01      	ldrb	r1, [r0, #8]
 8006e68:	ea43 43c5 	orr.w	r3, r3, r5, lsl #19
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006e6c:	7bc5      	ldrb	r5, [r0, #15]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006e6e:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006e72:	7a44      	ldrb	r4, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006e74:	ea43 4346 	orr.w	r3, r3, r6, lsl #17
 8006e78:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8006e7c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8006e80:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8006e84:	bc70      	pop	{r4, r5, r6}
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006e86:	6113      	str	r3, [r2, #16]
}
 8006e88:	4770      	bx	lr
    MPU->RBAR = 0x00;
 8006e8a:	60d1      	str	r1, [r2, #12]
    MPU->RASR = 0x00;
 8006e8c:	6111      	str	r1, [r2, #16]
 8006e8e:	4770      	bx	lr
 8006e90:	e000ed90 	.word	0xe000ed90

08006e94 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8006e94:	b470      	push	{r4, r5, r6}
 8006e96:	9c03      	ldr	r4, [sp, #12]

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8006e98:	e9d0 5600 	ldrd	r5, r6, [r0]
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8006e9c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8006ea0:	6c6c      	ldr	r4, [r5, #68]	; 0x44
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8006ea2:	f5b6 3f40 	cmp.w	r6, #196608	; 0x30000
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8006ea6:	f004 4440 	and.w	r4, r4, #3221225472	; 0xc0000000
 8006eaa:	ea43 0304 	orr.w	r3, r3, r4
 8006eae:	646b      	str	r3, [r5, #68]	; 0x44
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8006eb0:	63ea      	str	r2, [r5, #60]	; 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8006eb2:	d008      	beq.n	8006ec6 <DMA2D_SetConfig+0x32>
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 8006eb4:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 8006eb8:	d002      	beq.n	8006ec0 <DMA2D_SetConfig+0x2c>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
  }
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8006eba:	60e9      	str	r1, [r5, #12]
  }
}
 8006ebc:	bc70      	pop	{r4, r5, r6}
 8006ebe:	4770      	bx	lr
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 8006ec0:	6169      	str	r1, [r5, #20]
}
 8006ec2:	bc70      	pop	{r4, r5, r6}
 8006ec4:	4770      	bx	lr
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8006ec6:	6883      	ldr	r3, [r0, #8]
 8006ec8:	b1b3      	cbz	r3, 8006ef8 <DMA2D_SetConfig+0x64>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d017      	beq.n	8006efe <DMA2D_SetConfig+0x6a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006ece:	2b02      	cmp	r3, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8006ed0:	f401 027f 	and.w	r2, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8006ed4:	f401 447f 	and.w	r4, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8006ed8:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006eda:	d01e      	beq.n	8006f1a <DMA2D_SetConfig+0x86>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006edc:	2b03      	cmp	r3, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8006ede:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006ee2:	d00f      	beq.n	8006f04 <DMA2D_SetConfig+0x70>
      tmp2 = (tmp2 >> 20U);
 8006ee4:	0d13      	lsrs	r3, r2, #20
      tmp3 = (tmp3 >> 12U);
 8006ee6:	0b24      	lsrs	r4, r4, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006ee8:	021b      	lsls	r3, r3, #8
      tmp1 = (tmp1 >> 28U);
 8006eea:	0f09      	lsrs	r1, r1, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006eec:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8006ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8006ef4:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8006ef8:	63a9      	str	r1, [r5, #56]	; 0x38
}
 8006efa:	bc70      	pop	{r4, r5, r6}
 8006efc:	4770      	bx	lr
      tmp = (tmp3 | tmp2 | tmp4);
 8006efe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8006f02:	e7f9      	b.n	8006ef8 <DMA2D_SetConfig+0x64>
      tmp2 = (tmp2 >> 19U);
 8006f04:	0cd2      	lsrs	r2, r2, #19
      tmp3 = (tmp3 >> 11U);
 8006f06:	0ae4      	lsrs	r4, r4, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006f08:	0293      	lsls	r3, r2, #10
      tmp1 = (tmp1 >> 31U);
 8006f0a:	0fc9      	lsrs	r1, r1, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006f0c:	ea43 1344 	orr.w	r3, r3, r4, lsl #5
 8006f10:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
 8006f14:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 8006f18:	e7ee      	b.n	8006ef8 <DMA2D_SetConfig+0x64>
      tmp2 = (tmp2 >> 19U);
 8006f1a:	0cd1      	lsrs	r1, r2, #19
      tmp3 = (tmp3 >> 10U);
 8006f1c:	0aa4      	lsrs	r4, r4, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8006f1e:	02c9      	lsls	r1, r1, #11
 8006f20:	ea41 1144 	orr.w	r1, r1, r4, lsl #5
 8006f24:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 8006f28:	e7e6      	b.n	8006ef8 <DMA2D_SetConfig+0x64>
 8006f2a:	bf00      	nop

08006f2c <HAL_DMA2D_MspInit>:
}
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop

08006f30 <HAL_DMA2D_Init>:
  if (hdma2d == NULL)
 8006f30:	2800      	cmp	r0, #0
 8006f32:	d036      	beq.n	8006fa2 <HAL_DMA2D_Init+0x72>
{
 8006f34:	b570      	push	{r4, r5, r6, lr}
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8006f36:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
 8006f3a:	4604      	mov	r4, r0
 8006f3c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006f40:	b353      	cbz	r3, 8006f98 <HAL_DMA2D_Init+0x68>
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8006f42:	6823      	ldr	r3, [r4, #0]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006f44:	2202      	movs	r2, #2
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8006f46:	69e0      	ldr	r0, [r4, #28]
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006f48:	2500      	movs	r5, #0
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006f4a:	f884 2061 	strb.w	r2, [r4, #97]	; 0x61
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8006f4e:	4916      	ldr	r1, [pc, #88]	; (8006fa8 <HAL_DMA2D_Init+0x78>)
 8006f50:	681e      	ldr	r6, [r3, #0]
 8006f52:	6862      	ldr	r2, [r4, #4]
 8006f54:	4031      	ands	r1, r6
 8006f56:	4302      	orrs	r2, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8006f58:	4814      	ldr	r0, [pc, #80]	; (8006fac <HAL_DMA2D_Init+0x7c>)
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8006f5a:	4311      	orrs	r1, r2
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8006f5c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8006f5e:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8006f60:	69a1      	ldr	r1, [r4, #24]
 8006f62:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 8006f64:	430a      	orrs	r2, r1
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006f66:	4912      	ldr	r1, [pc, #72]	; (8006fb0 <HAL_DMA2D_Init+0x80>)
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8006f68:	4030      	ands	r0, r6
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006f6a:	2601      	movs	r6, #1
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8006f6c:	4302      	orrs	r2, r0
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006f6e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8006f70:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006f72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f74:	4011      	ands	r1, r2
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8006f76:	6962      	ldr	r2, [r4, #20]
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006f78:	4301      	orrs	r1, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8006f7a:	0552      	lsls	r2, r2, #21
 8006f7c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006f7e:	6419      	str	r1, [r3, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8006f80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006f82:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
  return HAL_OK;
 8006f86:	4628      	mov	r0, r5
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8006f88:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8006f8c:	430a      	orrs	r2, r1
 8006f8e:	635a      	str	r2, [r3, #52]	; 0x34
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006f90:	6665      	str	r5, [r4, #100]	; 0x64
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006f92:	f884 6061 	strb.w	r6, [r4, #97]	; 0x61
}
 8006f96:	bd70      	pop	{r4, r5, r6, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8006f98:	f880 2060 	strb.w	r2, [r0, #96]	; 0x60
    HAL_DMA2D_MspInit(hdma2d);
 8006f9c:	f7ff ffc6 	bl	8006f2c <HAL_DMA2D_MspInit>
 8006fa0:	e7cf      	b.n	8006f42 <HAL_DMA2D_Init+0x12>
    return HAL_ERROR;
 8006fa2:	2001      	movs	r0, #1
}
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	fff8ffbf 	.word	0xfff8ffbf
 8006fac:	fffffef8 	.word	0xfffffef8
 8006fb0:	ffff0000 	.word	0xffff0000

08006fb4 <HAL_DMA2D_Start>:
{
 8006fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma2d);
 8006fb6:	f890 5060 	ldrb.w	r5, [r0, #96]	; 0x60
{
 8006fba:	b083      	sub	sp, #12
  __HAL_LOCK(hdma2d);
 8006fbc:	2d01      	cmp	r5, #1
 8006fbe:	d011      	beq.n	8006fe4 <HAL_DMA2D_Start+0x30>
 8006fc0:	2601      	movs	r6, #1
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8006fc2:	9f08      	ldr	r7, [sp, #32]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006fc4:	2502      	movs	r5, #2
 8006fc6:	4604      	mov	r4, r0
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8006fc8:	9700      	str	r7, [sp, #0]
  __HAL_LOCK(hdma2d);
 8006fca:	f880 6060 	strb.w	r6, [r0, #96]	; 0x60
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006fce:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8006fd2:	f7ff ff5f 	bl	8006e94 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 8006fd6:	6822      	ldr	r2, [r4, #0]
  return HAL_OK;
 8006fd8:	2000      	movs	r0, #0
  __HAL_DMA2D_ENABLE(hdma2d);
 8006fda:	6813      	ldr	r3, [r2, #0]
 8006fdc:	4333      	orrs	r3, r6
 8006fde:	6013      	str	r3, [r2, #0]
}
 8006fe0:	b003      	add	sp, #12
 8006fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma2d);
 8006fe4:	2002      	movs	r0, #2
}
 8006fe6:	b003      	add	sp, #12
 8006fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fea:	bf00      	nop

08006fec <HAL_DMA2D_CLUTLoad>:
{
 8006fec:	b430      	push	{r4, r5}
 8006fee:	b084      	sub	sp, #16
  __HAL_LOCK(hdma2d);
 8006ff0:	f890 4060 	ldrb.w	r4, [r0, #96]	; 0x60
{
 8006ff4:	ad04      	add	r5, sp, #16
  __HAL_LOCK(hdma2d);
 8006ff6:	2c01      	cmp	r4, #1
{
 8006ff8:	e905 000e 	stmdb	r5, {r1, r2, r3}
 8006ffc:	e9dd 5301 	ldrd	r5, r3, [sp, #4]
 8007000:	9903      	ldr	r1, [sp, #12]
  __HAL_LOCK(hdma2d);
 8007002:	d02b      	beq.n	800705c <HAL_DMA2D_CLUTLoad+0x70>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007004:	2202      	movs	r2, #2
  __HAL_LOCK(hdma2d);
 8007006:	2401      	movs	r4, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007008:	f880 2061 	strb.w	r2, [r0, #97]	; 0x61
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800700c:	9a06      	ldr	r2, [sp, #24]
  __HAL_LOCK(hdma2d);
 800700e:	f880 4060 	strb.w	r4, [r0, #96]	; 0x60
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8007012:	b18a      	cbz	r2, 8007038 <HAL_DMA2D_CLUTLoad+0x4c>
    WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg.pCLUT);
 8007014:	6802      	ldr	r2, [r0, #0]
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM),
 8007016:	011b      	lsls	r3, r3, #4
 8007018:	4c12      	ldr	r4, [pc, #72]	; (8007064 <HAL_DMA2D_CLUTLoad+0x78>)
  return HAL_OK;
 800701a:	2000      	movs	r0, #0
    WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg.pCLUT);
 800701c:	62d5      	str	r5, [r2, #44]	; 0x2c
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM),
 800701e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007022:	69d1      	ldr	r1, [r2, #28]
 8007024:	400c      	ands	r4, r1
 8007026:	4323      	orrs	r3, r4
 8007028:	61d3      	str	r3, [r2, #28]
    SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START);
 800702a:	69d3      	ldr	r3, [r2, #28]
 800702c:	f043 0320 	orr.w	r3, r3, #32
 8007030:	61d3      	str	r3, [r2, #28]
}
 8007032:	b004      	add	sp, #16
 8007034:	bc30      	pop	{r4, r5}
 8007036:	4770      	bx	lr
    WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg.pCLUT);
 8007038:	6802      	ldr	r2, [r0, #0]
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM),
 800703a:	011b      	lsls	r3, r3, #4
 800703c:	4c09      	ldr	r4, [pc, #36]	; (8007064 <HAL_DMA2D_CLUTLoad+0x78>)
    WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg.pCLUT);
 800703e:	6315      	str	r5, [r2, #48]	; 0x30
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM),
 8007040:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007044:	6a51      	ldr	r1, [r2, #36]	; 0x24
  return HAL_OK;
 8007046:	9806      	ldr	r0, [sp, #24]
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM),
 8007048:	400c      	ands	r4, r1
 800704a:	4323      	orrs	r3, r4
 800704c:	6253      	str	r3, [r2, #36]	; 0x24
    SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START);
 800704e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8007050:	f043 0320 	orr.w	r3, r3, #32
 8007054:	6253      	str	r3, [r2, #36]	; 0x24
}
 8007056:	b004      	add	sp, #16
 8007058:	bc30      	pop	{r4, r5}
 800705a:	4770      	bx	lr
  __HAL_LOCK(hdma2d);
 800705c:	2002      	movs	r0, #2
}
 800705e:	b004      	add	sp, #16
 8007060:	bc30      	pop	{r4, r5}
 8007062:	4770      	bx	lr
 8007064:	ffff00ef 	.word	0xffff00ef

08007068 <HAL_DMA2D_PollForTransfer>:
{
 8007068:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
 800706a:	2300      	movs	r3, #0
{
 800706c:	b082      	sub	sp, #8
 800706e:	4605      	mov	r5, r0
 8007070:	460c      	mov	r4, r1
  __IO uint32_t isrflags = 0x0U;
 8007072:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8007074:	6803      	ldr	r3, [r0, #0]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	07d2      	lsls	r2, r2, #31
 800707a:	d40f      	bmi.n	800709c <HAL_DMA2D_PollForTransfer+0x34>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800707c:	69da      	ldr	r2, [r3, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800707e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007080:	430a      	orrs	r2, r1
  if (layer_start != 0U)
 8007082:	0692      	lsls	r2, r2, #26
 8007084:	d433      	bmi.n	80070ee <HAL_DMA2D_PollForTransfer+0x86>
  __HAL_UNLOCK(hdma2d);
 8007086:	2200      	movs	r2, #0
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8007088:	2412      	movs	r4, #18
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800708a:	2101      	movs	r1, #1
  return HAL_OK;
 800708c:	4610      	mov	r0, r2
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800708e:	609c      	str	r4, [r3, #8]
  __HAL_UNLOCK(hdma2d);
 8007090:	f885 2060 	strb.w	r2, [r5, #96]	; 0x60
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8007094:	f885 1061 	strb.w	r1, [r5, #97]	; 0x61
}
 8007098:	b002      	add	sp, #8
 800709a:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 800709c:	f7ff f842 	bl	8006124 <HAL_GetTick>
 80070a0:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80070a2:	682b      	ldr	r3, [r5, #0]
 80070a4:	e001      	b.n	80070aa <HAL_DMA2D_PollForTransfer+0x42>
      if (Timeout != HAL_MAX_DELAY)
 80070a6:	1c60      	adds	r0, r4, #1
 80070a8:	d148      	bne.n	800713c <HAL_DMA2D_PollForTransfer+0xd4>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80070aa:	685a      	ldr	r2, [r3, #4]
 80070ac:	0791      	lsls	r1, r2, #30
 80070ae:	d4e5      	bmi.n	800707c <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80070b0:	685a      	ldr	r2, [r3, #4]
 80070b2:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80070b4:	9a01      	ldr	r2, [sp, #4]
 80070b6:	f012 0f21 	tst.w	r2, #33	; 0x21
 80070ba:	d0f4      	beq.n	80070a6 <HAL_DMA2D_PollForTransfer+0x3e>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80070bc:	9a01      	ldr	r2, [sp, #4]
 80070be:	0696      	lsls	r6, r2, #26
 80070c0:	d503      	bpl.n	80070ca <HAL_DMA2D_PollForTransfer+0x62>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80070c2:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80070c4:	f042 0202 	orr.w	r2, r2, #2
 80070c8:	666a      	str	r2, [r5, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80070ca:	9a01      	ldr	r2, [sp, #4]
 80070cc:	07d4      	lsls	r4, r2, #31
 80070ce:	d503      	bpl.n	80070d8 <HAL_DMA2D_PollForTransfer+0x70>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80070d0:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80070d2:	f042 0201 	orr.w	r2, r2, #1
 80070d6:	666a      	str	r2, [r5, #100]	; 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80070d8:	2421      	movs	r4, #33	; 0x21
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80070da:	2104      	movs	r1, #4
        __HAL_UNLOCK(hdma2d);
 80070dc:	2200      	movs	r2, #0
        return HAL_ERROR;
 80070de:	2001      	movs	r0, #1
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80070e0:	609c      	str	r4, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80070e2:	f885 1061 	strb.w	r1, [r5, #97]	; 0x61
        __HAL_UNLOCK(hdma2d);
 80070e6:	f885 2060 	strb.w	r2, [r5, #96]	; 0x60
}
 80070ea:	b002      	add	sp, #8
 80070ec:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 80070ee:	f7ff f819 	bl	8006124 <HAL_GetTick>
 80070f2:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80070f4:	682b      	ldr	r3, [r5, #0]
 80070f6:	e001      	b.n	80070fc <HAL_DMA2D_PollForTransfer+0x94>
      if (Timeout != HAL_MAX_DELAY)
 80070f8:	1c61      	adds	r1, r4, #1
 80070fa:	d132      	bne.n	8007162 <HAL_DMA2D_PollForTransfer+0xfa>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80070fc:	685a      	ldr	r2, [r3, #4]
 80070fe:	06d2      	lsls	r2, r2, #27
 8007100:	d4c1      	bmi.n	8007086 <HAL_DMA2D_PollForTransfer+0x1e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8007102:	685a      	ldr	r2, [r3, #4]
 8007104:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8007106:	9a01      	ldr	r2, [sp, #4]
 8007108:	f012 0f29 	tst.w	r2, #41	; 0x29
 800710c:	d0f4      	beq.n	80070f8 <HAL_DMA2D_PollForTransfer+0x90>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800710e:	9a01      	ldr	r2, [sp, #4]
 8007110:	0716      	lsls	r6, r2, #28
 8007112:	d503      	bpl.n	800711c <HAL_DMA2D_PollForTransfer+0xb4>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8007114:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8007116:	f042 0204 	orr.w	r2, r2, #4
 800711a:	666a      	str	r2, [r5, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800711c:	9a01      	ldr	r2, [sp, #4]
 800711e:	0694      	lsls	r4, r2, #26
 8007120:	d503      	bpl.n	800712a <HAL_DMA2D_PollForTransfer+0xc2>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007122:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8007124:	f042 0202 	orr.w	r2, r2, #2
 8007128:	666a      	str	r2, [r5, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800712a:	9a01      	ldr	r2, [sp, #4]
 800712c:	07d0      	lsls	r0, r2, #31
 800712e:	d503      	bpl.n	8007138 <HAL_DMA2D_PollForTransfer+0xd0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007130:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8007132:	f042 0201 	orr.w	r2, r2, #1
 8007136:	666a      	str	r2, [r5, #100]	; 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8007138:	2429      	movs	r4, #41	; 0x29
 800713a:	e7ce      	b.n	80070da <HAL_DMA2D_PollForTransfer+0x72>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800713c:	f7fe fff2 	bl	8006124 <HAL_GetTick>
 8007140:	1b80      	subs	r0, r0, r6
 8007142:	42a0      	cmp	r0, r4
 8007144:	d801      	bhi.n	800714a <HAL_DMA2D_PollForTransfer+0xe2>
 8007146:	2c00      	cmp	r4, #0
 8007148:	d1ab      	bne.n	80070a2 <HAL_DMA2D_PollForTransfer+0x3a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800714a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800714c:	2203      	movs	r2, #3
          __HAL_UNLOCK(hdma2d);
 800714e:	2100      	movs	r1, #0
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8007150:	f043 0320 	orr.w	r3, r3, #32
          return HAL_TIMEOUT;
 8007154:	4610      	mov	r0, r2
          __HAL_UNLOCK(hdma2d);
 8007156:	f885 1060 	strb.w	r1, [r5, #96]	; 0x60
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800715a:	666b      	str	r3, [r5, #100]	; 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800715c:	f885 2061 	strb.w	r2, [r5, #97]	; 0x61
          return HAL_TIMEOUT;
 8007160:	e79a      	b.n	8007098 <HAL_DMA2D_PollForTransfer+0x30>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007162:	f7fe ffdf 	bl	8006124 <HAL_GetTick>
 8007166:	1b80      	subs	r0, r0, r6
 8007168:	42a0      	cmp	r0, r4
 800716a:	d8ee      	bhi.n	800714a <HAL_DMA2D_PollForTransfer+0xe2>
 800716c:	2c00      	cmp	r4, #0
 800716e:	d1c1      	bne.n	80070f4 <HAL_DMA2D_PollForTransfer+0x8c>
 8007170:	e7eb      	b.n	800714a <HAL_DMA2D_PollForTransfer+0xe2>
 8007172:	bf00      	nop

08007174 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8007174:	f890 2060 	ldrb.w	r2, [r0, #96]	; 0x60
 8007178:	2a01      	cmp	r2, #1
 800717a:	d063      	beq.n	8007244 <HAL_DMA2D_ConfigLayer+0xd0>
 800717c:	4603      	mov	r3, r0
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800717e:	ebc1 00c1 	rsb	r0, r1, r1, lsl #3
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007182:	2202      	movs	r2, #2
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8007184:	eb03 0080 	add.w	r0, r3, r0, lsl #2
{
 8007188:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma2d);
 800718a:	2401      	movs	r4, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800718c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  __HAL_LOCK(hdma2d);
 8007190:	f883 4060 	strb.w	r4, [r3, #96]	; 0x60
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8007194:	6b82      	ldr	r2, [r0, #56]	; 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8007196:	6b06      	ldr	r6, [r0, #48]	; 0x30
 8007198:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800719a:	0512      	lsls	r2, r2, #20
 800719c:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800719e:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80071a2:	f1a4 0609 	sub.w	r6, r4, #9
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80071a6:	4322      	orrs	r2, r4
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80071a8:	2e01      	cmp	r6, #1
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80071aa:	ea42 5245 	orr.w	r2, r2, r5, lsl #21
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80071ae:	d922      	bls.n	80071f6 <HAL_DMA2D_ConfigLayer+0x82>
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80071b0:	6b45      	ldr	r5, [r0, #52]	; 0x34
 80071b2:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80071b6:	b981      	cbnz	r1, 80071da <HAL_DMA2D_ConfigLayer+0x66>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80071b8:	6818      	ldr	r0, [r3, #0]
 80071ba:	4923      	ldr	r1, [pc, #140]	; (8007248 <HAL_DMA2D_ConfigLayer+0xd4>)
 80071bc:	6a45      	ldr	r5, [r0, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80071be:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80071c0:	4029      	ands	r1, r5
 80071c2:	430a      	orrs	r2, r1
 80071c4:	6242      	str	r2, [r0, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80071c6:	6184      	str	r4, [r0, #24]
  __HAL_UNLOCK(hdma2d);
 80071c8:	2200      	movs	r2, #0
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80071ca:	2101      	movs	r1, #1
  return HAL_OK;
 80071cc:	4610      	mov	r0, r2
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80071ce:	f883 1061 	strb.w	r1, [r3, #97]	; 0x61
  __HAL_UNLOCK(hdma2d);
 80071d2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
}
 80071d6:	bc70      	pop	{r4, r5, r6}
 80071d8:	4770      	bx	lr
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 80071da:	2c0b      	cmp	r4, #11
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80071dc:	681c      	ldr	r4, [r3, #0]
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 80071de:	d129      	bne.n	8007234 <HAL_DMA2D_ConfigLayer+0xc0>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80071e0:	69e6      	ldr	r6, [r4, #28]
 80071e2:	491a      	ldr	r1, [pc, #104]	; (800724c <HAL_DMA2D_ConfigLayer+0xd8>)
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 80071e4:	6c05      	ldr	r5, [r0, #64]	; 0x40
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80071e6:	4031      	ands	r1, r6
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80071e8:	6a80      	ldr	r0, [r0, #40]	; 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80071ea:	ea41 4185 	orr.w	r1, r1, r5, lsl #18
 80071ee:	430a      	orrs	r2, r1
 80071f0:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80071f2:	6120      	str	r0, [r4, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80071f4:	e7e8      	b.n	80071c8 <HAL_DMA2D_ConfigLayer+0x54>
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80071f6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80071f8:	f004 447f 	and.w	r4, r4, #4278190080	; 0xff000000
 80071fc:	4322      	orrs	r2, r4
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80071fe:	b161      	cbz	r1, 800721a <HAL_DMA2D_ConfigLayer+0xa6>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8007200:	6819      	ldr	r1, [r3, #0]
 8007202:	4c11      	ldr	r4, [pc, #68]	; (8007248 <HAL_DMA2D_ConfigLayer+0xd4>)
 8007204:	69ce      	ldr	r6, [r1, #28]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8007206:	6b45      	ldr	r5, [r0, #52]	; 0x34
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8007208:	4034      	ands	r4, r6
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800720a:	6a86      	ldr	r6, [r0, #40]	; 0x28
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800720c:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8007210:	4322      	orrs	r2, r4
 8007212:	61ca      	str	r2, [r1, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8007214:	610e      	str	r6, [r1, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8007216:	620d      	str	r5, [r1, #32]
 8007218:	e7d6      	b.n	80071c8 <HAL_DMA2D_ConfigLayer+0x54>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800721a:	6819      	ldr	r1, [r3, #0]
 800721c:	4c0a      	ldr	r4, [pc, #40]	; (8007248 <HAL_DMA2D_ConfigLayer+0xd4>)
 800721e:	6a4d      	ldr	r5, [r1, #36]	; 0x24
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8007220:	6b58      	ldr	r0, [r3, #52]	; 0x34
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8007222:	402c      	ands	r4, r5
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8007224:	6a9d      	ldr	r5, [r3, #40]	; 0x28
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8007226:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800722a:	4322      	orrs	r2, r4
 800722c:	624a      	str	r2, [r1, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800722e:	618d      	str	r5, [r1, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8007230:	6288      	str	r0, [r1, #40]	; 0x28
 8007232:	e7c9      	b.n	80071c8 <HAL_DMA2D_ConfigLayer+0x54>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8007234:	69e5      	ldr	r5, [r4, #28]
 8007236:	4904      	ldr	r1, [pc, #16]	; (8007248 <HAL_DMA2D_ConfigLayer+0xd4>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8007238:	6a80      	ldr	r0, [r0, #40]	; 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800723a:	4029      	ands	r1, r5
 800723c:	430a      	orrs	r2, r1
 800723e:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8007240:	6120      	str	r0, [r4, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007242:	e7c1      	b.n	80071c8 <HAL_DMA2D_ConfigLayer+0x54>
  __HAL_LOCK(hdma2d);
 8007244:	2002      	movs	r0, #2
}
 8007246:	4770      	bx	lr
 8007248:	00ccfff0 	.word	0x00ccfff0
 800724c:	00c0fff0 	.word	0x00c0fff0

08007250 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8007250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007254:	4605      	mov	r5, r0
 8007256:	4688      	mov	r8, r1
 8007258:	4617      	mov	r7, r2
 800725a:	4699      	mov	r9, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800725c:	f7fe ff62 	bl	8006124 <HAL_GetTick>
 8007260:	4606      	mov	r6, r0

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8007262:	e005      	b.n	8007270 <DSI_ShortWrite+0x20>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8007264:	f7fe ff5e 	bl	8006124 <HAL_GetTick>
 8007268:	1b84      	subs	r4, r0, r6
 800726a:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 800726e:	d80e      	bhi.n	800728e <DSI_ShortWrite+0x3e>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8007270:	682c      	ldr	r4, [r5, #0]
 8007272:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8007274:	07db      	lsls	r3, r3, #31
 8007276:	d5f5      	bpl.n	8007264 <DSI_ShortWrite+0x14>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8007278:	ea47 2109 	orr.w	r1, r7, r9, lsl #8
 800727c:	9b08      	ldr	r3, [sp, #32]

  return HAL_OK;
 800727e:	2000      	movs	r0, #0
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8007280:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007284:	ea41 1188 	orr.w	r1, r1, r8, lsl #6
 8007288:	66e1      	str	r1, [r4, #108]	; 0x6c
}
 800728a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 800728e:	2003      	movs	r0, #3
}
 8007290:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007294 <HAL_DSI_MspInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop

08007298 <HAL_DSI_Init>:
  if (hdsi == NULL)
 8007298:	2800      	cmp	r0, #0
 800729a:	f000 80b3 	beq.w	8007404 <HAL_DSI_Init+0x16c>
{
 800729e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hdsi->State == HAL_DSI_STATE_RESET)
 80072a0:	7c43      	ldrb	r3, [r0, #17]
{
 80072a2:	b083      	sub	sp, #12
 80072a4:	460d      	mov	r5, r1
 80072a6:	4604      	mov	r4, r0
  if (hdsi->State == HAL_DSI_STATE_RESET)
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f000 80a8 	beq.w	80073fe <HAL_DSI_Init+0x166>
  __HAL_DSI_REG_ENABLE(hdsi);
 80072ae:	6823      	ldr	r3, [r4, #0]
  hdsi->State = HAL_DSI_STATE_BUSY;
 80072b0:	2103      	movs	r1, #3
  __HAL_DSI_REG_ENABLE(hdsi);
 80072b2:	2200      	movs	r2, #0
  hdsi->State = HAL_DSI_STATE_BUSY;
 80072b4:	7461      	strb	r1, [r4, #17]
  __HAL_DSI_REG_ENABLE(hdsi);
 80072b6:	9200      	str	r2, [sp, #0]
 80072b8:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80072bc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80072c0:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80072c4:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80072c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	9b00      	ldr	r3, [sp, #0]
  tickstart = HAL_GetTick();
 80072d0:	f7fe ff28 	bl	8006124 <HAL_GetTick>
 80072d4:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80072d6:	e006      	b.n	80072e6 <HAL_DSI_Init+0x4e>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80072d8:	f7fe ff24 	bl	8006124 <HAL_GetTick>
 80072dc:	1b83      	subs	r3, r0, r6
 80072de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80072e2:	f200 8089 	bhi.w	80073f8 <HAL_DSI_Init+0x160>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80072e6:	6823      	ldr	r3, [r4, #0]
 80072e8:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 80072ec:	04d1      	lsls	r1, r2, #19
 80072ee:	d5f3      	bpl.n	80072d8 <HAL_DSI_Init+0x40>
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 80072f0:	686a      	ldr	r2, [r5, #4]
  __HAL_DSI_PLL_ENABLE(hdsi);
 80072f2:	2000      	movs	r0, #0
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 80072f4:	f8d3 7430 	ldr.w	r7, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 80072f8:	682e      	ldr	r6, [r5, #0]
 80072fa:	02d2      	lsls	r2, r2, #11
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 80072fc:	4942      	ldr	r1, [pc, #264]	; (8007408 <HAL_DSI_Init+0x170>)
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 80072fe:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
 8007302:	68ae      	ldr	r6, [r5, #8]
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8007304:	4039      	ands	r1, r7
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8007306:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 800730a:	f8c3 1430 	str.w	r1, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 800730e:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8007312:	430a      	orrs	r2, r1
 8007314:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
  __HAL_DSI_PLL_ENABLE(hdsi);
 8007318:	9001      	str	r0, [sp, #4]
 800731a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800731e:	f042 0201 	orr.w	r2, r2, #1
 8007322:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8007326:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800732a:	f003 0301 	and.w	r3, r3, #1
 800732e:	9301      	str	r3, [sp, #4]
 8007330:	9b01      	ldr	r3, [sp, #4]
  tickstart = HAL_GetTick();
 8007332:	f7fe fef7 	bl	8006124 <HAL_GetTick>
 8007336:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8007338:	e005      	b.n	8007346 <HAL_DSI_Init+0xae>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800733a:	f7fe fef3 	bl	8006124 <HAL_GetTick>
 800733e:	1b80      	subs	r0, r0, r6
 8007340:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007344:	d858      	bhi.n	80073f8 <HAL_DSI_Init+0x160>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 800734c:	05d2      	lsls	r2, r2, #23
 800734e:	d5f4      	bpl.n	800733a <HAL_DSI_Init+0xa2>
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8007350:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8007354:	f246 1ca8 	movw	ip, #25000	; 0x61a8
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8007358:	6867      	ldr	r7, [r4, #4]
  hdsi->Instance->IER[0U] = 0U;
 800735a:	2100      	movs	r1, #0
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 800735c:	f042 0206 	orr.w	r2, r2, #6
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8007360:	68e6      	ldr	r6, [r4, #12]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8007362:	f8d4 e008 	ldr.w	lr, [r4, #8]
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8007366:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 800736a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800736e:	f022 0203 	bic.w	r2, r2, #3
 8007372:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8007376:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 800737a:	686a      	ldr	r2, [r5, #4]
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 800737c:	4338      	orrs	r0, r7
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 800737e:	2a01      	cmp	r2, #1
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8007380:	f040 0001 	orr.w	r0, r0, #1
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8007384:	bf38      	it	cc
 8007386:	2201      	movcc	r2, #1
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8007388:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 800738c:	f8d3 00a4 	ldr.w	r0, [r3, #164]	; 0xa4
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8007390:	4617      	mov	r7, r2
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8007392:	f020 0003 	bic.w	r0, r0, #3
 8007396:	f8c3 00a4 	str.w	r0, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 800739a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 800739e:	68a8      	ldr	r0, [r5, #8]
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80073a0:	4332      	orrs	r2, r6
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 80073a2:	682d      	ldr	r5, [r5, #0]
 80073a4:	f000 0003 	and.w	r0, r0, #3
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80073a8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 80073ac:	689e      	ldr	r6, [r3, #8]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 80073ae:	fb0c f505 	mul.w	r5, ip, r5
 80073b2:	4a16      	ldr	r2, [pc, #88]	; (800740c <HAL_DSI_Init+0x174>)
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 80073b4:	f026 06ff 	bic.w	r6, r6, #255	; 0xff
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 80073b8:	fb02 f207 	mul.w	r2, r2, r7
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 80073bc:	609e      	str	r6, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 80073be:	689e      	ldr	r6, [r3, #8]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 80073c0:	4082      	lsls	r2, r0
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 80073c2:	ea46 060e 	orr.w	r6, r6, lr
 80073c6:	609e      	str	r6, [r3, #8]
  hdsi->State = HAL_DSI_STATE_READY;
 80073c8:	2601      	movs	r6, #1
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 80073ca:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 80073ce:	fbb2 f2f5 	udiv	r2, r2, r5
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 80073d2:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
 80073d6:	f8c3 0418 	str.w	r0, [r3, #1048]	; 0x418
  return HAL_OK;
 80073da:	4608      	mov	r0, r1
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 80073dc:	f8d3 5418 	ldr.w	r5, [r3, #1048]	; 0x418
 80073e0:	432a      	orrs	r2, r5
 80073e2:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->IER[0U] = 0U;
 80073e6:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 80073ea:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80073ee:	6161      	str	r1, [r4, #20]
  hdsi->ErrorMsk = 0U;
 80073f0:	61a1      	str	r1, [r4, #24]
  hdsi->State = HAL_DSI_STATE_READY;
 80073f2:	7466      	strb	r6, [r4, #17]
}
 80073f4:	b003      	add	sp, #12
 80073f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_TIMEOUT;
 80073f8:	2003      	movs	r0, #3
}
 80073fa:	b003      	add	sp, #12
 80073fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_DSI_MspInit(hdsi);
 80073fe:	f7ff ff49 	bl	8007294 <HAL_DSI_MspInit>
 8007402:	e754      	b.n	80072ae <HAL_DSI_Init+0x16>
    return HAL_ERROR;
 8007404:	2001      	movs	r0, #1
}
 8007406:	4770      	bx	lr
 8007408:	fffc8603 	.word	0xfffc8603
 800740c:	003d0900 	.word	0x003d0900

08007410 <HAL_DSI_TearingEffectCallback>:
 8007410:	4770      	bx	lr
 8007412:	bf00      	nop

08007414 <HAL_DSI_EndOfRefreshCallback>:
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop

08007418 <HAL_DSI_ErrorCallback>:
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop

0800741c <HAL_DSI_IRQHandler>:
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
  uint32_t ErrorStatus0, ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 800741c:	6803      	ldr	r3, [r0, #0]
 800741e:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8007422:	07d1      	lsls	r1, r2, #31
{
 8007424:	b510      	push	{r4, lr}
 8007426:	4604      	mov	r4, r0
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8007428:	d503      	bpl.n	8007432 <HAL_DSI_IRQHandler+0x16>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 800742a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800742e:	07d2      	lsls	r2, r2, #31
 8007430:	d462      	bmi.n	80074f8 <HAL_DSI_IRQHandler+0xdc>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 8007432:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8007436:	0791      	lsls	r1, r2, #30
 8007438:	d503      	bpl.n	8007442 <HAL_DSI_IRQHandler+0x26>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 800743a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800743e:	0792      	lsls	r2, r2, #30
 8007440:	d44f      	bmi.n	80074e2 <HAL_DSI_IRQHandler+0xc6>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 8007442:	69a3      	ldr	r3, [r4, #24]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d04b      	beq.n	80074e0 <HAL_DSI_IRQHandler+0xc4>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 8007448:	6821      	ldr	r1, [r4, #0]
 800744a:	f8d1 20bc 	ldr.w	r2, [r1, #188]	; 0xbc
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 800744e:	f8d1 30c4 	ldr.w	r3, [r1, #196]	; 0xc4
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 8007452:	f8d1 00c0 	ldr.w	r0, [r1, #192]	; 0xc0
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 8007456:	401a      	ands	r2, r3
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 8007458:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 800745c:	b291      	uxth	r1, r2
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 800745e:	4003      	ands	r3, r0
    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 8007460:	b119      	cbz	r1, 800746a <HAL_DSI_IRQHandler+0x4e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 8007462:	6961      	ldr	r1, [r4, #20]
 8007464:	f041 0101 	orr.w	r1, r1, #1
 8007468:	6161      	str	r1, [r4, #20]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 800746a:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
 800746e:	d003      	beq.n	8007478 <HAL_DSI_IRQHandler+0x5c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 8007470:	6962      	ldr	r2, [r4, #20]
 8007472:	f042 0202 	orr.w	r2, r2, #2
 8007476:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 8007478:	07d8      	lsls	r0, r3, #31
 800747a:	d503      	bpl.n	8007484 <HAL_DSI_IRQHandler+0x68>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 800747c:	6962      	ldr	r2, [r4, #20]
 800747e:	f042 0204 	orr.w	r2, r2, #4
 8007482:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 8007484:	0799      	lsls	r1, r3, #30
 8007486:	d503      	bpl.n	8007490 <HAL_DSI_IRQHandler+0x74>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 8007488:	6962      	ldr	r2, [r4, #20]
 800748a:	f042 0208 	orr.w	r2, r2, #8
 800748e:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 8007490:	f013 0f0c 	tst.w	r3, #12
 8007494:	d003      	beq.n	800749e <HAL_DSI_IRQHandler+0x82>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 8007496:	6962      	ldr	r2, [r4, #20]
 8007498:	f042 0210 	orr.w	r2, r2, #16
 800749c:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 800749e:	06da      	lsls	r2, r3, #27
 80074a0:	d503      	bpl.n	80074aa <HAL_DSI_IRQHandler+0x8e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 80074a2:	6962      	ldr	r2, [r4, #20]
 80074a4:	f042 0220 	orr.w	r2, r2, #32
 80074a8:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 80074aa:	0698      	lsls	r0, r3, #26
 80074ac:	d503      	bpl.n	80074b6 <HAL_DSI_IRQHandler+0x9a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 80074ae:	6962      	ldr	r2, [r4, #20]
 80074b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074b4:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 80074b6:	0659      	lsls	r1, r3, #25
 80074b8:	d503      	bpl.n	80074c2 <HAL_DSI_IRQHandler+0xa6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 80074ba:	6962      	ldr	r2, [r4, #20]
 80074bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80074c0:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 80074c2:	061a      	lsls	r2, r3, #24
 80074c4:	d503      	bpl.n	80074ce <HAL_DSI_IRQHandler+0xb2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 80074c6:	6962      	ldr	r2, [r4, #20]
 80074c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074cc:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 80074ce:	f413 5ff8 	tst.w	r3, #7936	; 0x1f00
 80074d2:	d003      	beq.n	80074dc <HAL_DSI_IRQHandler+0xc0>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 80074d4:	6963      	ldr	r3, [r4, #20]
 80074d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80074da:	6163      	str	r3, [r4, #20]
    }

    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 80074dc:	6963      	ldr	r3, [r4, #20]
 80074de:	b93b      	cbnz	r3, 80074f0 <HAL_DSI_IRQHandler+0xd4>
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 80074e0:	bd10      	pop	{r4, pc}
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 80074e2:	2202      	movs	r2, #2
      HAL_DSI_EndOfRefreshCallback(hdsi);
 80074e4:	4620      	mov	r0, r4
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 80074e6:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
      HAL_DSI_EndOfRefreshCallback(hdsi);
 80074ea:	f7ff ff93 	bl	8007414 <HAL_DSI_EndOfRefreshCallback>
 80074ee:	e7a8      	b.n	8007442 <HAL_DSI_IRQHandler+0x26>
      HAL_DSI_ErrorCallback(hdsi);
 80074f0:	4620      	mov	r0, r4
 80074f2:	f7ff ff91 	bl	8007418 <HAL_DSI_ErrorCallback>
}
 80074f6:	bd10      	pop	{r4, pc}
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 80074f8:	2201      	movs	r2, #1
 80074fa:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
      HAL_DSI_TearingEffectCallback(hdsi);
 80074fe:	f7ff ff87 	bl	8007410 <HAL_DSI_TearingEffectCallback>
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	e795      	b.n	8007432 <HAL_DSI_IRQHandler+0x16>
 8007506:	bf00      	nop

08007508 <HAL_DSI_ConfigVideoMode>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8007508:	7c03      	ldrb	r3, [r0, #16]
 800750a:	2b01      	cmp	r3, #1
 800750c:	f000 8113 	beq.w	8007736 <HAL_DSI_ConfigVideoMode+0x22e>
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8007510:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hdsi);
 8007512:	2201      	movs	r2, #1
{
 8007514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdsi);
 8007518:	7402      	strb	r2, [r0, #16]
  if (VidCfg->ColorCoding == DSI_RGB666)
 800751a:	4604      	mov	r4, r0
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 800751c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if (VidCfg->ColorCoding == DSI_RGB666)
 800751e:	6848      	ldr	r0, [r1, #4]
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8007520:	f022 0201 	bic.w	r2, r2, #1
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
  hdsi->Instance->VPCR |= VidCfg->PacketSize;

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8007524:	f8d1 8014 	ldr.w	r8, [r1, #20]
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8007528:	4e84      	ldr	r6, [pc, #528]	; (800773c <HAL_DSI_ConfigVideoMode+0x234>)
  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 800752a:	2803      	cmp	r0, #3
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 800752c:	4d84      	ldr	r5, [pc, #528]	; (8007740 <HAL_DSI_ConfigVideoMode+0x238>)
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 800752e:	e9d1 ec03 	ldrd	lr, ip, [r1, #12]
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8007532:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8007534:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8007538:	f022 0201 	bic.w	r2, r2, #1
 800753c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8007540:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007542:	f022 0203 	bic.w	r2, r2, #3
 8007546:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8007548:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 800754a:	ea47 070e 	orr.w	r7, r7, lr
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 800754e:	f8d1 e018 	ldr.w	lr, [r1, #24]
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8007552:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8007554:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007556:	ea06 0602 	and.w	r6, r6, r2
 800755a:	63de      	str	r6, [r3, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 800755c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800755e:	ea42 020c 	orr.w	r2, r2, ip
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8007562:	f8d1 c000 	ldr.w	ip, [r1]
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8007566:	63da      	str	r2, [r3, #60]	; 0x3c
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8007568:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800756a:	ea02 0205 	and.w	r2, r2, r5
 800756e:	641a      	str	r2, [r3, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8007570:	6c1f      	ldr	r7, [r3, #64]	; 0x40
 8007572:	ea47 0708 	orr.w	r7, r7, r8
 8007576:	641f      	str	r7, [r3, #64]	; 0x40
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8007578:	6c5e      	ldr	r6, [r3, #68]	; 0x44
 800757a:	ea06 0605 	and.w	r6, r6, r5
 800757e:	645e      	str	r6, [r3, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8007580:	6c5d      	ldr	r5, [r3, #68]	; 0x44
 8007582:	ea45 050e 	orr.w	r5, r5, lr
 8007586:	645d      	str	r5, [r3, #68]	; 0x44
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8007588:	68dd      	ldr	r5, [r3, #12]
 800758a:	f025 0503 	bic.w	r5, r5, #3
 800758e:	60dd      	str	r5, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8007590:	68da      	ldr	r2, [r3, #12]
 8007592:	ea42 020c 	orr.w	r2, r2, ip
 8007596:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8007598:	695d      	ldr	r5, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 800759a:	69cf      	ldr	r7, [r1, #28]
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 800759c:	f025 0507 	bic.w	r5, r5, #7
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80075a0:	e9d1 6208 	ldrd	r6, r2, [r1, #32]
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80075a4:	615d      	str	r5, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80075a6:	ea42 0206 	orr.w	r2, r2, r6
 80075aa:	695d      	ldr	r5, [r3, #20]
 80075ac:	ea42 0207 	orr.w	r2, r2, r7
 80075b0:	ea42 0205 	orr.w	r2, r2, r5
 80075b4:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 80075b6:	691a      	ldr	r2, [r3, #16]
 80075b8:	f022 020f 	bic.w	r2, r2, #15
 80075bc:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 80075be:	691a      	ldr	r2, [r3, #16]
 80075c0:	ea42 0200 	orr.w	r2, r2, r0
 80075c4:	611a      	str	r2, [r3, #16]
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 80075c6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80075ca:	f022 020e 	bic.w	r2, r2, #14
 80075ce:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 80075d2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80075d6:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 80075da:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  if (VidCfg->ColorCoding == DSI_RGB666)
 80075de:	d107      	bne.n	80075f0 <HAL_DSI_ConfigVideoMode+0xe8>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80075e0:	6918      	ldr	r0, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 80075e2:	688d      	ldr	r5, [r1, #8]
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80075e4:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 80075e8:	6118      	str	r0, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 80075ea:	691a      	ldr	r2, [r3, #16]
 80075ec:	432a      	orrs	r2, r5
 80075ee:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 80075f0:	6c9f      	ldr	r7, [r3, #72]	; 0x48
  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80075f2:	2600      	movs	r6, #0
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 80075f4:	4a53      	ldr	r2, [pc, #332]	; (8007744 <HAL_DSI_ConfigVideoMode+0x23c>)
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 80075f6:	6a88      	ldr	r0, [r1, #40]	; 0x28
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 80075f8:	4017      	ands	r7, r2
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 80075fa:	f8d1 c02c 	ldr.w	ip, [r1, #44]	; 0x2c
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 80075fe:	f8d1 e030 	ldr.w	lr, [r1, #48]	; 0x30
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8007602:	649f      	str	r7, [r3, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8007604:	6c9d      	ldr	r5, [r3, #72]	; 0x48
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8007606:	4f50      	ldr	r7, [pc, #320]	; (8007748 <HAL_DSI_ConfigVideoMode+0x240>)
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8007608:	4305      	orrs	r5, r0
 800760a:	649d      	str	r5, [r3, #72]	; 0x48
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 800760c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800760e:	4010      	ands	r0, r2
 8007610:	64d8      	str	r0, [r3, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8007612:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8007614:	484d      	ldr	r0, [pc, #308]	; (800774c <HAL_DSI_ConfigVideoMode+0x244>)
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8007616:	ea42 020c 	orr.w	r2, r2, ip
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 800761a:	f8d1 c034 	ldr.w	ip, [r1, #52]	; 0x34
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 800761e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8007620:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007622:	4017      	ands	r7, r2
 8007624:	651f      	str	r7, [r3, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8007626:	6d1d      	ldr	r5, [r3, #80]	; 0x50
 8007628:	ea45 050e 	orr.w	r5, r5, lr
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 800762c:	f8d1 e038 	ldr.w	lr, [r1, #56]	; 0x38
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8007630:	651d      	str	r5, [r3, #80]	; 0x50
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8007632:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 8007634:	4005      	ands	r5, r0
 8007636:	655d      	str	r5, [r3, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8007638:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800763a:	ea42 020c 	orr.w	r2, r2, ip
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 800763e:	f8d1 c03c 	ldr.w	ip, [r1, #60]	; 0x3c
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8007642:	655a      	str	r2, [r3, #84]	; 0x54
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8007644:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007646:	4002      	ands	r2, r0
 8007648:	659a      	str	r2, [r3, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 800764a:	6d9f      	ldr	r7, [r3, #88]	; 0x58
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 800764c:	4a3b      	ldr	r2, [pc, #236]	; (800773c <HAL_DSI_ConfigVideoMode+0x234>)
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 800764e:	ea47 070e 	orr.w	r7, r7, lr
 8007652:	659f      	str	r7, [r3, #88]	; 0x58
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8007654:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 8007656:	4007      	ands	r7, r0

  return HAL_OK;
 8007658:	4630      	mov	r0, r6
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 800765a:	65df      	str	r7, [r3, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 800765c:	6ddd      	ldr	r5, [r3, #92]	; 0x5c
 800765e:	ea45 050c 	orr.w	r5, r5, ip
 8007662:	65dd      	str	r5, [r3, #92]	; 0x5c
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8007664:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8007666:	402a      	ands	r2, r5
 8007668:	661a      	str	r2, [r3, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 800766a:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 800766c:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800766e:	f8d1 e044 	ldr.w	lr, [r1, #68]	; 0x44
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8007672:	4315      	orrs	r5, r2
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8007674:	f8d1 c048 	ldr.w	ip, [r1, #72]	; 0x48
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8007678:	661d      	str	r5, [r3, #96]	; 0x60
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800767a:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 800767c:	f427 4700 	bic.w	r7, r7, #32768	; 0x8000
 8007680:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8007682:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007684:	ea42 020e 	orr.w	r2, r2, lr
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8007688:	f8d1 e04c 	ldr.w	lr, [r1, #76]	; 0x4c
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800768c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 800768e:	699f      	ldr	r7, [r3, #24]
 8007690:	f427 077f 	bic.w	r7, r7, #16711680	; 0xff0000
 8007694:	619f      	str	r7, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8007696:	699d      	ldr	r5, [r3, #24]
 8007698:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800769c:	f8d1 c050 	ldr.w	ip, [r1, #80]	; 0x50
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 80076a0:	619d      	str	r5, [r3, #24]
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 80076a2:	699d      	ldr	r5, [r3, #24]
 80076a4:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 80076a8:	619d      	str	r5, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 80076aa:	699a      	ldr	r2, [r3, #24]
 80076ac:	ea42 020e 	orr.w	r2, r2, lr
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80076b0:	f8d1 e054 	ldr.w	lr, [r1, #84]	; 0x54
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 80076b4:	619a      	str	r2, [r3, #24]
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 80076b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076bc:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 80076be:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 80076c0:	ea47 070c 	orr.w	r7, r7, ip
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80076c4:	f8d1 c058 	ldr.w	ip, [r1, #88]	; 0x58
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 80076c8:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80076ca:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 80076cc:	f427 5780 	bic.w	r7, r7, #4096	; 0x1000
 80076d0:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80076d2:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 80076d4:	ea45 050e 	orr.w	r5, r5, lr
 80076d8:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80076da:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 80076dc:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
 80076e0:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80076e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076e4:	ea42 020c 	orr.w	r2, r2, ip
 80076e8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80076ea:	6b9f      	ldr	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 80076ec:	6dcd      	ldr	r5, [r1, #92]	; 0x5c
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80076ee:	f427 6780 	bic.w	r7, r7, #1024	; 0x400
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 80076f2:	f8d1 e060 	ldr.w	lr, [r1, #96]	; 0x60
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80076f6:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 80076f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076fa:	432a      	orrs	r2, r5
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 80076fc:	e9d1 c719 	ldrd	ip, r7, [r1, #100]	; 0x64
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8007700:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8007702:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007704:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007708:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 800770a:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 800770c:	ea45 050e 	orr.w	r5, r5, lr
 8007710:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8007712:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8007714:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8007718:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 800771a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800771c:	ea41 010c 	orr.w	r1, r1, ip
 8007720:	6399      	str	r1, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8007722:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8007724:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8007728:	6399      	str	r1, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800772a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800772c:	433a      	orrs	r2, r7
 800772e:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_UNLOCK(hdsi);
 8007730:	7426      	strb	r6, [r4, #16]
}
 8007732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hdsi);
 8007736:	2002      	movs	r0, #2
}
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	ffffc000 	.word	0xffffc000
 8007740:	ffffe000 	.word	0xffffe000
 8007744:	fffff000 	.word	0xfffff000
 8007748:	ffff8000 	.word	0xffff8000
 800774c:	fffffc00 	.word	0xfffffc00

08007750 <HAL_DSI_ConfigFlowControl>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8007750:	7c02      	ldrb	r2, [r0, #16]
 8007752:	2a01      	cmp	r2, #1
 8007754:	d00e      	beq.n	8007774 <HAL_DSI_ConfigFlowControl+0x24>

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8007756:	6802      	ldr	r2, [r0, #0]
 8007758:	4603      	mov	r3, r0
{
 800775a:	b430      	push	{r4, r5}
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 800775c:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800775e:	2500      	movs	r5, #0
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8007760:	f024 041f 	bic.w	r4, r4, #31

  return HAL_OK;
 8007764:	4628      	mov	r0, r5
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8007766:	62d4      	str	r4, [r2, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8007768:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 800776a:	4321      	orrs	r1, r4
 800776c:	62d1      	str	r1, [r2, #44]	; 0x2c
  __HAL_UNLOCK(hdsi);
 800776e:	741d      	strb	r5, [r3, #16]
}
 8007770:	bc30      	pop	{r4, r5}
 8007772:	4770      	bx	lr
  __HAL_LOCK(hdsi);
 8007774:	2002      	movs	r0, #2
}
 8007776:	4770      	bx	lr

08007778 <HAL_DSI_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8007778:	7c03      	ldrb	r3, [r0, #16]
 800777a:	2b01      	cmp	r3, #1
 800777c:	d021      	beq.n	80077c2 <HAL_DSI_Start+0x4a>

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 800777e:	6803      	ldr	r3, [r0, #0]
 8007780:	2100      	movs	r1, #0
 8007782:	4602      	mov	r2, r0
  __HAL_DSI_WRAPPER_ENABLE(hdsi);

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);

  return HAL_OK;
 8007784:	4608      	mov	r0, r1
{
 8007786:	b410      	push	{r4}
 8007788:	b083      	sub	sp, #12
  __HAL_DSI_ENABLE(hdsi);
 800778a:	9100      	str	r1, [sp, #0]
 800778c:	685c      	ldr	r4, [r3, #4]
 800778e:	f044 0401 	orr.w	r4, r4, #1
 8007792:	605c      	str	r4, [r3, #4]
 8007794:	685c      	ldr	r4, [r3, #4]
 8007796:	f004 0401 	and.w	r4, r4, #1
 800779a:	9400      	str	r4, [sp, #0]
 800779c:	9c00      	ldr	r4, [sp, #0]
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 800779e:	9101      	str	r1, [sp, #4]
 80077a0:	f8d3 4404 	ldr.w	r4, [r3, #1028]	; 0x404
 80077a4:	f044 0408 	orr.w	r4, r4, #8
 80077a8:	f8c3 4404 	str.w	r4, [r3, #1028]	; 0x404
 80077ac:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
  __HAL_UNLOCK(hdsi);
 80077b0:	7411      	strb	r1, [r2, #16]
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 80077b2:	f003 0308 	and.w	r3, r3, #8
 80077b6:	9301      	str	r3, [sp, #4]
 80077b8:	9b01      	ldr	r3, [sp, #4]
}
 80077ba:	b003      	add	sp, #12
 80077bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077c0:	4770      	bx	lr
  __HAL_LOCK(hdsi);
 80077c2:	2002      	movs	r0, #2
}
 80077c4:	4770      	bx	lr
 80077c6:	bf00      	nop

080077c8 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 80077c8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 80077ca:	7c05      	ldrb	r5, [r0, #16]
{
 80077cc:	b082      	sub	sp, #8
  __HAL_LOCK(hdsi);
 80077ce:	2d01      	cmp	r5, #1
 80077d0:	d00a      	beq.n	80077e8 <HAL_DSI_ShortWrite+0x20>

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 80077d2:	9e06      	ldr	r6, [sp, #24]
  __HAL_LOCK(hdsi);
 80077d4:	2501      	movs	r5, #1
 80077d6:	4604      	mov	r4, r0
   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 80077d8:	9600      	str	r6, [sp, #0]
  __HAL_LOCK(hdsi);
 80077da:	7405      	strb	r5, [r0, #16]
   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 80077dc:	f7ff fd38 	bl	8007250 <DSI_ShortWrite>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80077e0:	2300      	movs	r3, #0
 80077e2:	7423      	strb	r3, [r4, #16]

  return status;
}
 80077e4:	b002      	add	sp, #8
 80077e6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdsi);
 80077e8:	2002      	movs	r0, #2
}
 80077ea:	b002      	add	sp, #8
 80077ec:	bd70      	pop	{r4, r5, r6, pc}
 80077ee:	bf00      	nop

080077f0 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 80077f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077f4:	4698      	mov	r8, r3
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;

  /* Process locked */
  __HAL_LOCK(hdsi);
 80077f6:	7c03      	ldrb	r3, [r0, #16]
{
 80077f8:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hdsi);
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d05e      	beq.n	80078bc <HAL_DSI_LongWrite+0xcc>
 80077fe:	2301      	movs	r3, #1
 8007800:	4607      	mov	r7, r0
 8007802:	4689      	mov	r9, r1
 8007804:	4692      	mov	sl, r2
 8007806:	7403      	strb	r3, [r0, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8007808:	f7fe fc8c 	bl	8006124 <HAL_GetTick>
 800780c:	4605      	mov	r5, r0

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800780e:	e005      	b.n	800781c <HAL_DSI_LongWrite+0x2c>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8007810:	f7fe fc88 	bl	8006124 <HAL_GetTick>
 8007814:	1b40      	subs	r0, r0, r5
 8007816:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800781a:	d84b      	bhi.n	80078b4 <HAL_DSI_LongWrite+0xc4>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800781c:	6839      	ldr	r1, [r7, #0]
 800781e:	6f4c      	ldr	r4, [r1, #116]	; 0x74
 8007820:	f014 0401 	ands.w	r4, r4, #1
 8007824:	d0f4      	beq.n	8007810 <HAL_DSI_LongWrite+0x20>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8007826:	4640      	mov	r0, r8
 8007828:	2803      	cmp	r0, #3
 800782a:	bf28      	it	cs
 800782c:	2003      	movcs	r0, #3

  for (count = 0U; count < nbBytes; count++)
 800782e:	f1b8 0f00 	cmp.w	r8, #0
 8007832:	d046      	beq.n	80078c2 <HAL_DSI_LongWrite+0xd2>
 8007834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007836:	1e5c      	subs	r4, r3, #1
 8007838:	2300      	movs	r3, #0
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 800783a:	3301      	adds	r3, #1
 800783c:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 8007840:	00dd      	lsls	r5, r3, #3
  for (count = 0U; count < nbBytes; count++)
 8007842:	4283      	cmp	r3, r0
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8007844:	fa02 f205 	lsl.w	r2, r2, r5
 8007848:	ea46 0602 	orr.w	r6, r6, r2
  for (count = 0U; count < nbBytes; count++)
 800784c:	d3f5      	bcc.n	800783a <HAL_DSI_LongWrite+0x4a>
  }
  hdsi->Instance->GPDR = fifoword;

  uicounter = NbParams - nbBytes;
  pparams += nbBytes;
 800784e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  hdsi->Instance->GPDR = fifoword;
 8007850:	670e      	str	r6, [r1, #112]	; 0x70
  pparams += nbBytes;
 8007852:	181e      	adds	r6, r3, r0
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8007854:	ebb8 0000 	subs.w	r0, r8, r0
 8007858:	d017      	beq.n	800788a <HAL_DSI_LongWrite+0x9a>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 800785a:	2804      	cmp	r0, #4
 800785c:	4684      	mov	ip, r0
 800785e:	f04f 0500 	mov.w	r5, #0
 8007862:	bf28      	it	cs
 8007864:	f04f 0c04 	movcs.w	ip, #4
    fifoword = 0U;
 8007868:	462b      	mov	r3, r5
 800786a:	eb06 020c 	add.w	r2, r6, ip
    for (count = 0U; count < nbBytes; count++)
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 800786e:	f816 4b01 	ldrb.w	r4, [r6], #1
 8007872:	40ac      	lsls	r4, r5
    for (count = 0U; count < nbBytes; count++)
 8007874:	42b2      	cmp	r2, r6
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8007876:	f105 0508 	add.w	r5, r5, #8
 800787a:	ea43 0304 	orr.w	r3, r3, r4
    for (count = 0U; count < nbBytes; count++)
 800787e:	d1f6      	bne.n	800786e <HAL_DSI_LongWrite+0x7e>
  while (uicounter != 0U)
 8007880:	ebb0 000c 	subs.w	r0, r0, ip
    }
    hdsi->Instance->GPDR = fifoword;

    uicounter -= nbBytes;
    pparams += nbBytes;
 8007884:	4616      	mov	r6, r2
    hdsi->Instance->GPDR = fifoword;
 8007886:	670b      	str	r3, [r1, #112]	; 0x70
  while (uicounter != 0U)
 8007888:	d1e7      	bne.n	800785a <HAL_DSI_LongWrite+0x6a>

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 800788a:	f108 0801 	add.w	r8, r8, #1
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800788e:	ea4a 1389 	orr.w	r3, sl, r9, lsl #6
                         (((NbParams + 1U) & 0xFF00U) >> 8U));

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8007892:	2200      	movs	r2, #0
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8007894:	ea4f 2908 	mov.w	r9, r8, lsl #8

  return HAL_OK;
 8007898:	4610      	mov	r0, r2
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800789a:	46c8      	mov	r8, r9
 800789c:	fa1f f989 	uxth.w	r9, r9
 80078a0:	f408 087f 	and.w	r8, r8, #16711680	; 0xff0000
 80078a4:	ea43 0309 	orr.w	r3, r3, r9
 80078a8:	ea43 0308 	orr.w	r3, r3, r8
 80078ac:	66cb      	str	r3, [r1, #108]	; 0x6c
  __HAL_UNLOCK(hdsi);
 80078ae:	743a      	strb	r2, [r7, #16]
}
 80078b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return HAL_TIMEOUT;
 80078b4:	2003      	movs	r0, #3
      __HAL_UNLOCK(hdsi);
 80078b6:	743c      	strb	r4, [r7, #16]
}
 80078b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hdsi);
 80078bc:	2002      	movs	r0, #2
}
 80078be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  hdsi->Instance->GPDR = fifoword;
 80078c2:	670e      	str	r6, [r1, #112]	; 0x70
  while (uicounter != 0U)
 80078c4:	e7e1      	b.n	800788a <HAL_DSI_LongWrite+0x9a>
 80078c6:	bf00      	nop

080078c8 <HAL_DSI_Read>:
                               uint8_t *Array,
                               uint32_t Size,
                               uint32_t Mode,
                               uint32_t DCSCmd,
                               uint8_t *ParametersTable)
{
 80078c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078cc:	4615      	mov	r5, r2
  uint32_t fifoword;
  uint32_t nbbytes;
  uint32_t count;

  /* Process locked */
  __HAL_LOCK(hdsi);
 80078ce:	7c02      	ldrb	r2, [r0, #16]
{
 80078d0:	b082      	sub	sp, #8
  __HAL_LOCK(hdsi);
 80078d2:	2a01      	cmp	r2, #1
{
 80078d4:	9c08      	ldr	r4, [sp, #32]
  __HAL_LOCK(hdsi);
 80078d6:	d070      	beq.n	80079ba <HAL_DSI_Read+0xf2>
 80078d8:	461e      	mov	r6, r3
 80078da:	2301      	movs	r3, #1
 80078dc:	4607      	mov	r7, r0
 80078de:	4688      	mov	r8, r1

  /* Check the parameters */
  assert_param(IS_DSI_READ_PACKET_TYPE(Mode));

  if (datasize > 2U)
 80078e0:	2e02      	cmp	r6, #2
  __HAL_LOCK(hdsi);
 80078e2:	7403      	strb	r3, [r0, #16]
  if (datasize > 2U)
 80078e4:	d80d      	bhi.n	8007902 <HAL_DSI_Read+0x3a>
      return HAL_ERROR;
    }
  }

  /* Configure the packet to read command */
  if (Mode == DSI_DCS_SHORT_PKT_READ)
 80078e6:	2c06      	cmp	r4, #6
 80078e8:	d017      	beq.n	800791a <HAL_DSI_Read+0x52>
  {
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, DCSCmd, 0U);
  }
  else if (Mode == DSI_GEN_SHORT_PKT_READ_P0)
 80078ea:	2c04      	cmp	r4, #4
 80078ec:	d04f      	beq.n	800798e <HAL_DSI_Read+0xc6>
  {
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, 0U, 0U);
  }
  else if (Mode == DSI_GEN_SHORT_PKT_READ_P1)
 80078ee:	2c14      	cmp	r4, #20
 80078f0:	d067      	beq.n	80079c2 <HAL_DSI_Read+0xfa>
  {
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
  }
  else if (Mode == DSI_GEN_SHORT_PKT_READ_P2)
 80078f2:	2c24      	cmp	r4, #36	; 0x24
 80078f4:	d052      	beq.n	800799c <HAL_DSI_Read+0xd4>
      __HAL_UNLOCK(hdsi);
 80078f6:	2300      	movs	r3, #0
      return HAL_ERROR;
 80078f8:	2001      	movs	r0, #1
      __HAL_UNLOCK(hdsi);
 80078fa:	743b      	strb	r3, [r7, #16]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);

  return HAL_OK;
}
 80078fc:	b002      	add	sp, #8
 80078fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (DSI_ShortWrite(hdsi, ChannelNbr, DSI_MAX_RETURN_PKT_SIZE, ((datasize) & 0xFFU),
 8007902:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 8007906:	b2f3      	uxtb	r3, r6
 8007908:	2237      	movs	r2, #55	; 0x37
 800790a:	f8cd c000 	str.w	ip, [sp]
 800790e:	f7ff fc9f 	bl	8007250 <DSI_ShortWrite>
 8007912:	2800      	cmp	r0, #0
 8007914:	d1ef      	bne.n	80078f6 <HAL_DSI_Read+0x2e>
  if (Mode == DSI_DCS_SHORT_PKT_READ)
 8007916:	2c06      	cmp	r4, #6
 8007918:	d1e7      	bne.n	80078ea <HAL_DSI_Read+0x22>
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800791a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, DCSCmd, 0U);
 800791c:	6839      	ldr	r1, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800791e:	021a      	lsls	r2, r3, #8
 8007920:	ea42 1388 	orr.w	r3, r2, r8, lsl #6
 8007924:	f043 0306 	orr.w	r3, r3, #6
 8007928:	66cb      	str	r3, [r1, #108]	; 0x6c
  tickstart = HAL_GetTick();
 800792a:	f7fe fbfb 	bl	8006124 <HAL_GetTick>
 800792e:	4680      	mov	r8, r0
  while (((int32_t)(datasize)) > 0)
 8007930:	e006      	b.n	8007940 <HAL_DSI_Read+0x78>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8007932:	f7fe fbf7 	bl	8006124 <HAL_GetTick>
 8007936:	eba0 0008 	sub.w	r0, r0, r8
 800793a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800793e:	d81b      	bhi.n	8007978 <HAL_DSI_Read+0xb0>
  while (((int32_t)(datasize)) > 0)
 8007940:	2e00      	cmp	r6, #0
 8007942:	dd1f      	ble.n	8007984 <HAL_DSI_Read+0xbc>
    if ((hdsi->Instance->GPSR & DSI_GPSR_PRDFE) == 0U)
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	6f59      	ldr	r1, [r3, #116]	; 0x74
 8007948:	f011 0110 	ands.w	r1, r1, #16
 800794c:	d1f1      	bne.n	8007932 <HAL_DSI_Read+0x6a>
      nbbytes = (datasize < 4U) ? datasize : 4U;
 800794e:	2e04      	cmp	r6, #4
 8007950:	4630      	mov	r0, r6
      fifoword = hdsi->Instance->GPDR;
 8007952:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      nbbytes = (datasize < 4U) ? datasize : 4U;
 8007954:	bf28      	it	cs
 8007956:	2004      	movcs	r0, #4
      for (count = 0U; count < nbbytes; count++)
 8007958:	182b      	adds	r3, r5, r0
        *pdata = (uint8_t)(fifoword >> (8U * count));
 800795a:	fa22 f401 	lsr.w	r4, r2, r1
 800795e:	3108      	adds	r1, #8
 8007960:	f805 4b01 	strb.w	r4, [r5], #1
      for (count = 0U; count < nbbytes; count++)
 8007964:	429d      	cmp	r5, r3
 8007966:	d1f8      	bne.n	800795a <HAL_DSI_Read+0x92>
 8007968:	1a36      	subs	r6, r6, r0
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800796a:	f7fe fbdb 	bl	8006124 <HAL_GetTick>
 800796e:	eba0 0008 	sub.w	r0, r0, r8
 8007972:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007976:	d9e3      	bls.n	8007940 <HAL_DSI_Read+0x78>
      __HAL_UNLOCK(hdsi);
 8007978:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 800797a:	2003      	movs	r0, #3
      __HAL_UNLOCK(hdsi);
 800797c:	743b      	strb	r3, [r7, #16]
}
 800797e:	b002      	add	sp, #8
 8007980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_UNLOCK(hdsi);
 8007984:	2000      	movs	r0, #0
 8007986:	7438      	strb	r0, [r7, #16]
}
 8007988:	b002      	add	sp, #8
 800798a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800798e:	ea4f 1388 	mov.w	r3, r8, lsl #6
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, 0U, 0U);
 8007992:	683a      	ldr	r2, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8007994:	f043 0304 	orr.w	r3, r3, #4
 8007998:	66d3      	str	r3, [r2, #108]	; 0x6c
}
 800799a:	e7c6      	b.n	800792a <HAL_DSI_Read+0x62>
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
 800799c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800799e:	ea4f 1388 	mov.w	r3, r8, lsl #6
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
 80079a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80079a4:	7852      	ldrb	r2, [r2, #1]
 80079a6:	7809      	ldrb	r1, [r1, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80079a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
 80079ac:	683a      	ldr	r2, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80079ae:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80079b2:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 80079b6:	66d3      	str	r3, [r2, #108]	; 0x6c
}
 80079b8:	e7b7      	b.n	800792a <HAL_DSI_Read+0x62>
  __HAL_LOCK(hdsi);
 80079ba:	2002      	movs	r0, #2
}
 80079bc:	b002      	add	sp, #8
 80079be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
 80079c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80079c4:	ea4f 1388 	mov.w	r3, r8, lsl #6
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
 80079c8:	7811      	ldrb	r1, [r2, #0]
 80079ca:	683a      	ldr	r2, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80079cc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80079d0:	f043 0314 	orr.w	r3, r3, #20
 80079d4:	66d3      	str	r3, [r2, #108]	; 0x6c
}
 80079d6:	e7a8      	b.n	800792a <HAL_DSI_Read+0x62>

080079d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80079d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80079dc:	680e      	ldr	r6, [r1, #0]
{
 80079de:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80079e0:	2e00      	cmp	r6, #0
 80079e2:	f000 80d3 	beq.w	8007b8c <HAL_GPIO_Init+0x1b4>
  uint32_t position = 0x00U;
 80079e6:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079e8:	f8df a220 	ldr.w	sl, [pc, #544]	; 8007c0c <HAL_GPIO_Init+0x234>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80079ec:	f8df b220 	ldr.w	fp, [pc, #544]	; 8007c10 <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80079f0:	46b1      	mov	r9, r6
 80079f2:	e020      	b.n	8007a36 <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3U];
 80079f4:	08da      	lsrs	r2, r3, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80079f6:	f003 0c07 	and.w	ip, r3, #7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80079fa:	f004 0403 	and.w	r4, r4, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80079fe:	f04f 0e0f 	mov.w	lr, #15
 8007a02:	eb00 0282 	add.w	r2, r0, r2, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a06:	690e      	ldr	r6, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a08:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a0c:	fa04 f707 	lsl.w	r7, r4, r7
        temp = GPIOx->AFR[position >> 3U];
 8007a10:	6a14      	ldr	r4, [r2, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a12:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a16:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a1a:	ea24 0c0e 	bic.w	ip, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a1e:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = temp;
 8007a22:	6216      	str	r6, [r2, #32]
      temp = GPIOx->MODER;
 8007a24:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007a26:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a28:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 8007a2a:	6005      	str	r5, [r0, #0]
        }
        EXTI->FTSR1 = temp;
      }
    }

    position++;
 8007a2c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007a2e:	fa39 f203 	lsrs.w	r2, r9, r3
 8007a32:	f000 80ab 	beq.w	8007b8c <HAL_GPIO_Init+0x1b4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007a36:	2201      	movs	r2, #1
 8007a38:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8007a3a:	ea12 0809 	ands.w	r8, r2, r9
 8007a3e:	d0f5      	beq.n	8007a2c <HAL_GPIO_Init+0x54>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007a40:	684c      	ldr	r4, [r1, #4]
 8007a42:	005f      	lsls	r7, r3, #1
 8007a44:	f024 0c10 	bic.w	ip, r4, #16
 8007a48:	f10c 35ff 	add.w	r5, ip, #4294967295
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007a4c:	2d01      	cmp	r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a4e:	f04f 0503 	mov.w	r5, #3
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007a52:	f200 809e 	bhi.w	8007b92 <HAL_GPIO_Init+0x1ba>
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007a56:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp = GPIOx->OSPEEDR;
 8007a5a:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a5e:	40bd      	lsls	r5, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007a60:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a62:	ea2e 0e05 	bic.w	lr, lr, r5
 8007a66:	43ed      	mvns	r5, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007a68:	9601      	str	r6, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a6a:	68ce      	ldr	r6, [r1, #12]
 8007a6c:	40be      	lsls	r6, r7
 8007a6e:	ea46 0e0e 	orr.w	lr, r6, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007a72:	9e01      	ldr	r6, [sp, #4]
        GPIOx->OSPEEDR = temp;
 8007a74:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8007a78:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007a7c:	ea2e 0202 	bic.w	r2, lr, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007a80:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 8007a82:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8007a84:	68c6      	ldr	r6, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007a86:	f1bc 0f02 	cmp.w	ip, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a8a:	688a      	ldr	r2, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007a8c:	ea06 0605 	and.w	r6, r6, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a90:	fa02 f207 	lsl.w	r2, r2, r7
 8007a94:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->PUPDR = temp;
 8007a98:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007a9a:	d0ab      	beq.n	80079f4 <HAL_GPIO_Init+0x1c>
      temp = GPIOx->MODER;
 8007a9c:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a9e:	f004 0203 	and.w	r2, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007aa2:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007aa4:	fa02 f707 	lsl.w	r7, r2, r7
 8007aa8:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8007aaa:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007aac:	00e6      	lsls	r6, r4, #3
 8007aae:	d5bd      	bpl.n	8007a2c <HAL_GPIO_Init+0x54>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ab0:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
 8007ab4:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ab8:	f003 0203 	and.w	r2, r3, #3
 8007abc:	250f      	movs	r5, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007abe:	f046 0602 	orr.w	r6, r6, #2
 8007ac2:	f107 47b0 	add.w	r7, r7, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ac6:	0092      	lsls	r2, r2, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ac8:	f8ca 60f4 	str.w	r6, [sl, #244]	; 0xf4
 8007acc:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8007ad0:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ad4:	fa05 fc02 	lsl.w	ip, r5, r2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ad8:	f006 0602 	and.w	r6, r6, #2
 8007adc:	9603      	str	r6, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007ade:	4e42      	ldr	r6, [pc, #264]	; (8007be8 <HAL_GPIO_Init+0x210>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ae0:	9d03      	ldr	r5, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007ae2:	42b0      	cmp	r0, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 8007ae4:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ae6:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007aea:	d020      	beq.n	8007b2e <HAL_GPIO_Init+0x156>
 8007aec:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007af0:	42b0      	cmp	r0, r6
 8007af2:	d056      	beq.n	8007ba2 <HAL_GPIO_Init+0x1ca>
 8007af4:	4e3d      	ldr	r6, [pc, #244]	; (8007bec <HAL_GPIO_Init+0x214>)
 8007af6:	42b0      	cmp	r0, r6
 8007af8:	d058      	beq.n	8007bac <HAL_GPIO_Init+0x1d4>
 8007afa:	4e3d      	ldr	r6, [pc, #244]	; (8007bf0 <HAL_GPIO_Init+0x218>)
 8007afc:	42b0      	cmp	r0, r6
 8007afe:	d04b      	beq.n	8007b98 <HAL_GPIO_Init+0x1c0>
 8007b00:	4e3c      	ldr	r6, [pc, #240]	; (8007bf4 <HAL_GPIO_Init+0x21c>)
 8007b02:	42b0      	cmp	r0, r6
 8007b04:	d05c      	beq.n	8007bc0 <HAL_GPIO_Init+0x1e8>
 8007b06:	4e3c      	ldr	r6, [pc, #240]	; (8007bf8 <HAL_GPIO_Init+0x220>)
 8007b08:	42b0      	cmp	r0, r6
 8007b0a:	d05e      	beq.n	8007bca <HAL_GPIO_Init+0x1f2>
 8007b0c:	4e3b      	ldr	r6, [pc, #236]	; (8007bfc <HAL_GPIO_Init+0x224>)
 8007b0e:	42b0      	cmp	r0, r6
 8007b10:	d051      	beq.n	8007bb6 <HAL_GPIO_Init+0x1de>
 8007b12:	4e3b      	ldr	r6, [pc, #236]	; (8007c00 <HAL_GPIO_Init+0x228>)
 8007b14:	42b0      	cmp	r0, r6
 8007b16:	d05d      	beq.n	8007bd4 <HAL_GPIO_Init+0x1fc>
 8007b18:	4e3a      	ldr	r6, [pc, #232]	; (8007c04 <HAL_GPIO_Init+0x22c>)
 8007b1a:	42b0      	cmp	r0, r6
 8007b1c:	d05f      	beq.n	8007bde <HAL_GPIO_Init+0x206>
 8007b1e:	4e3a      	ldr	r6, [pc, #232]	; (8007c08 <HAL_GPIO_Init+0x230>)
 8007b20:	42b0      	cmp	r0, r6
 8007b22:	bf0c      	ite	eq
 8007b24:	2609      	moveq	r6, #9
 8007b26:	260a      	movne	r6, #10
 8007b28:	fa06 f202 	lsl.w	r2, r6, r2
 8007b2c:	4315      	orrs	r5, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b2e:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8007b30:	ea6f 0608 	mvn.w	r6, r8
        temp = EXTI_CurrentCPU->IMR1;
 8007b34:	f8db 2000 	ldr.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007b38:	03e5      	lsls	r5, r4, #15
    position++;
 8007b3a:	f103 0301 	add.w	r3, r3, #1
        temp &= ~(iocurrent);
 8007b3e:	bf54      	ite	pl
 8007b40:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8007b42:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8007b46:	f8cb 2000 	str.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007b4a:	03a2      	lsls	r2, r4, #14
        temp = EXTI_CurrentCPU->EMR1;
 8007b4c:	f8db 5004 	ldr.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8007b50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8007b54:	bf54      	ite	pl
 8007b56:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8007b58:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007b5c:	02e7      	lsls	r7, r4, #11
        EXTI_CurrentCPU->EMR1 = temp;
 8007b5e:	f8cb 5004 	str.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8007b62:	6815      	ldr	r5, [r2, #0]
        EXTI->RTSR1 = temp;
 8007b64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8007b68:	bf54      	ite	pl
 8007b6a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8007b6c:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007b70:	02a4      	lsls	r4, r4, #10
        EXTI->FTSR1 = temp;
 8007b72:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
        EXTI->RTSR1 = temp;
 8007b76:	6015      	str	r5, [r2, #0]
        temp = EXTI->FTSR1;
 8007b78:	6852      	ldr	r2, [r2, #4]
        temp &= ~(iocurrent);
 8007b7a:	bf54      	ite	pl
 8007b7c:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8007b7e:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 8007b82:	6062      	str	r2, [r4, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007b84:	fa39 f203 	lsrs.w	r2, r9, r3
 8007b88:	f47f af55 	bne.w	8007a36 <HAL_GPIO_Init+0x5e>
  }
}
 8007b8c:	b005      	add	sp, #20
 8007b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b92:	40bd      	lsls	r5, r7
 8007b94:	43ed      	mvns	r5, r5
 8007b96:	e775      	b.n	8007a84 <HAL_GPIO_Init+0xac>
 8007b98:	2603      	movs	r6, #3
 8007b9a:	fa06 f202 	lsl.w	r2, r6, r2
 8007b9e:	4315      	orrs	r5, r2
 8007ba0:	e7c5      	b.n	8007b2e <HAL_GPIO_Init+0x156>
 8007ba2:	2601      	movs	r6, #1
 8007ba4:	fa06 f202 	lsl.w	r2, r6, r2
 8007ba8:	4315      	orrs	r5, r2
 8007baa:	e7c0      	b.n	8007b2e <HAL_GPIO_Init+0x156>
 8007bac:	2602      	movs	r6, #2
 8007bae:	fa06 f202 	lsl.w	r2, r6, r2
 8007bb2:	4315      	orrs	r5, r2
 8007bb4:	e7bb      	b.n	8007b2e <HAL_GPIO_Init+0x156>
 8007bb6:	2606      	movs	r6, #6
 8007bb8:	fa06 f202 	lsl.w	r2, r6, r2
 8007bbc:	4315      	orrs	r5, r2
 8007bbe:	e7b6      	b.n	8007b2e <HAL_GPIO_Init+0x156>
 8007bc0:	2604      	movs	r6, #4
 8007bc2:	fa06 f202 	lsl.w	r2, r6, r2
 8007bc6:	4315      	orrs	r5, r2
 8007bc8:	e7b1      	b.n	8007b2e <HAL_GPIO_Init+0x156>
 8007bca:	2605      	movs	r6, #5
 8007bcc:	fa06 f202 	lsl.w	r2, r6, r2
 8007bd0:	4315      	orrs	r5, r2
 8007bd2:	e7ac      	b.n	8007b2e <HAL_GPIO_Init+0x156>
 8007bd4:	2607      	movs	r6, #7
 8007bd6:	fa06 f202 	lsl.w	r2, r6, r2
 8007bda:	4315      	orrs	r5, r2
 8007bdc:	e7a7      	b.n	8007b2e <HAL_GPIO_Init+0x156>
 8007bde:	2608      	movs	r6, #8
 8007be0:	fa06 f202 	lsl.w	r2, r6, r2
 8007be4:	4315      	orrs	r5, r2
 8007be6:	e7a2      	b.n	8007b2e <HAL_GPIO_Init+0x156>
 8007be8:	58020000 	.word	0x58020000
 8007bec:	58020800 	.word	0x58020800
 8007bf0:	58020c00 	.word	0x58020c00
 8007bf4:	58021000 	.word	0x58021000
 8007bf8:	58021400 	.word	0x58021400
 8007bfc:	58021800 	.word	0x58021800
 8007c00:	58021c00 	.word	0x58021c00
 8007c04:	58022000 	.word	0x58022000
 8007c08:	58022400 	.word	0x58022400
 8007c0c:	58024400 	.word	0x58024400
 8007c10:	58000080 	.word	0x58000080

08007c14 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007c14:	b902      	cbnz	r2, 8007c18 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007c16:	0409      	lsls	r1, r1, #16
 8007c18:	6181      	str	r1, [r0, #24]
  }
}
 8007c1a:	4770      	bx	lr

08007c1c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007c1c:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007c1e:	ea01 0203 	and.w	r2, r1, r3
 8007c22:	ea21 0103 	bic.w	r1, r1, r3
 8007c26:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c2a:	6181      	str	r1, [r0, #24]
}
 8007c2c:	4770      	bx	lr
 8007c2e:	bf00      	nop

08007c30 <HAL_HSEM_FastTake>:
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8007c30:	4a04      	ldr	r2, [pc, #16]	; (8007c44 <HAL_HSEM_FastTake+0x14>)
 8007c32:	3020      	adds	r0, #32
 8007c34:	4b04      	ldr	r3, [pc, #16]	; (8007c48 <HAL_HSEM_FastTake+0x18>)
 8007c36:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
}
 8007c3a:	1ac0      	subs	r0, r0, r3
 8007c3c:	bf18      	it	ne
 8007c3e:	2001      	movne	r0, #1
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop
 8007c44:	58026400 	.word	0x58026400
 8007c48:	80000300 	.word	0x80000300

08007c4c <HAL_HSEM_Release>:

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8007c4c:	4b02      	ldr	r3, [pc, #8]	; (8007c58 <HAL_HSEM_Release+0xc>)
 8007c4e:	f441 7140 	orr.w	r1, r1, #768	; 0x300
 8007c52:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
#endif

}
 8007c56:	4770      	bx	lr
 8007c58:	58026400 	.word	0x58026400

08007c5c <LTDC_SetConfig>:
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007c5c:	01d2      	lsls	r2, r2, #7

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8007c5e:	f04f 0c00 	mov.w	ip, #0
{
 8007c62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007c66:	3284      	adds	r2, #132	; 0x84
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007c68:	6804      	ldr	r4, [r0, #0]
 8007c6a:	6848      	ldr	r0, [r1, #4]
{
 8007c6c:	b083      	sub	sp, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007c6e:	18a3      	adds	r3, r4, r2
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007c70:	68e5      	ldr	r5, [r4, #12]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007c72:	f8d1 800c 	ldr.w	r8, [r1, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007c76:	f8d3 e004 	ldr.w	lr, [r3, #4]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007c7a:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007c7e:	680e      	ldr	r6, [r1, #0]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007c80:	eb05 0a00 	add.w	sl, r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007c84:	f40e 4570 	and.w	r5, lr, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007c88:	9001      	str	r0, [sp, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007c8a:	f106 0b01 	add.w	fp, r6, #1
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007c8e:	6888      	ldr	r0, [r1, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007c90:	605d      	str	r5, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007c92:	68e5      	ldr	r5, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007c94:	f100 0901 	add.w	r9, r0, #1
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007c98:	f8d1 e010 	ldr.w	lr, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007c9c:	f3c5 450b 	ubfx	r5, r5, #16, #12
  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007ca0:	4f38      	ldr	r7, [pc, #224]	; (8007d84 <LTDC_SetConfig+0x128>)
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007ca2:	445d      	add	r5, fp
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8007ca4:	f8d1 b018 	ldr.w	fp, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007ca8:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 8007cac:	605d      	str	r5, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007cae:	f8d4 a00c 	ldr.w	sl, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007cb2:	689d      	ldr	r5, [r3, #8]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007cb4:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007cb8:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007cbc:	44c2      	add	sl, r8
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007cbe:	f8d1 8014 	ldr.w	r8, [r1, #20]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007cc2:	609d      	str	r5, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007cc4:	68e5      	ldr	r5, [r4, #12]
 8007cc6:	f3c5 050a 	ubfx	r5, r5, #0, #11
 8007cca:	444d      	add	r5, r9
 8007ccc:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 8007cd0:	609d      	str	r5, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007cd2:	691d      	ldr	r5, [r3, #16]
 8007cd4:	f025 0507 	bic.w	r5, r5, #7
 8007cd8:	611d      	str	r5, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007cda:	f8c3 e010 	str.w	lr, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8007cde:	699d      	ldr	r5, [r3, #24]
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007ce0:	f891 a031 	ldrb.w	sl, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007ce4:	f891 9032 	ldrb.w	r9, [r1, #50]	; 0x32
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8007ce8:	f8c3 c018 	str.w	ip, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8007cec:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 8007cf0:	ea45 650b 	orr.w	r5, r5, fp, lsl #24
 8007cf4:	ea45 250a 	orr.w	r5, r5, sl, lsl #8
 8007cf8:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 8007cfc:	619d      	str	r5, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007cfe:	695d      	ldr	r5, [r3, #20]
 8007d00:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8007d04:	615d      	str	r5, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007d06:	f8c3 8014 	str.w	r8, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007d0a:	69dd      	ldr	r5, [r3, #28]
 8007d0c:	402f      	ands	r7, r5
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007d0e:	69cd      	ldr	r5, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007d10:	61df      	str	r7, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007d12:	e9d1 0708 	ldrd	r0, r7, [r1, #32]
 8007d16:	4305      	orrs	r5, r0
 8007d18:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8007d1a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8007d1c:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8007d20:	629f      	str	r7, [r3, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007d22:	f1be 0f00 	cmp.w	lr, #0
 8007d26:	d00b      	beq.n	8007d40 <LTDC_SetConfig+0xe4>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007d28:	f1be 0f01 	cmp.w	lr, #1
 8007d2c:	d026      	beq.n	8007d7c <LTDC_SetConfig+0x120>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007d2e:	f1ae 0502 	sub.w	r5, lr, #2
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007d32:	2d02      	cmp	r5, #2
 8007d34:	d902      	bls.n	8007d3c <LTDC_SetConfig+0xe0>
 8007d36:	f1be 0f07 	cmp.w	lr, #7
 8007d3a:	d121      	bne.n	8007d80 <LTDC_SetConfig+0x124>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
  {
    tmp = 2U;
 8007d3c:	2702      	movs	r7, #2
 8007d3e:	e000      	b.n	8007d42 <LTDC_SetConfig+0xe6>
    tmp = 4U;
 8007d40:	2704      	movs	r7, #4
    tmp = 1U;
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007d42:	9801      	ldr	r0, [sp, #4]
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007d44:	6add      	ldr	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007d46:	1b80      	subs	r0, r0, r6
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007d48:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007d4c:	fb07 f000 	mul.w	r0, r7, r0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007d50:	e9d1 6c0a 	ldrd	r6, ip, [r1, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007d54:	3007      	adds	r0, #7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007d56:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007d58:	fb06 f607 	mul.w	r6, r6, r7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007d5c:	490a      	ldr	r1, [pc, #40]	; (8007d88 <LTDC_SetConfig+0x12c>)
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8007d5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8007d62:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007d64:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007d66:	4001      	ands	r1, r0
 8007d68:	6319      	str	r1, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007d6a:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007d6e:	58a3      	ldr	r3, [r4, r2]
 8007d70:	f043 0301 	orr.w	r3, r3, #1
 8007d74:	50a3      	str	r3, [r4, r2]
}
 8007d76:	b003      	add	sp, #12
 8007d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    tmp = 3U;
 8007d7c:	2703      	movs	r7, #3
 8007d7e:	e7e0      	b.n	8007d42 <LTDC_SetConfig+0xe6>
    tmp = 1U;
 8007d80:	2701      	movs	r7, #1
 8007d82:	e7de      	b.n	8007d42 <LTDC_SetConfig+0xe6>
 8007d84:	fffff8f8 	.word	0xfffff8f8
 8007d88:	fffff800 	.word	0xfffff800

08007d8c <HAL_LTDC_MspInit>:
}
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop

08007d90 <HAL_LTDC_Init>:
  if (hltdc == NULL)
 8007d90:	2800      	cmp	r0, #0
 8007d92:	d06d      	beq.n	8007e70 <HAL_LTDC_Init+0xe0>
{
 8007d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007d96:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8007d9a:	4604      	mov	r4, r0
 8007d9c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d060      	beq.n	8007e66 <HAL_LTDC_Init+0xd6>
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007da4:	68a0      	ldr	r0, [r4, #8]
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007da6:	2502      	movs	r5, #2
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007da8:	68e6      	ldr	r6, [r4, #12]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007daa:	2100      	movs	r1, #0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007dac:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007db0:	6925      	ldr	r5, [r4, #16]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8007db2:	6967      	ldr	r7, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007db4:	f8d4 c018 	ldr.w	ip, [r4, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007db8:	e9d4 3200 	ldrd	r3, r2, [r4]
 8007dbc:	4302      	orrs	r2, r0
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007dbe:	6998      	ldr	r0, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007dc0:	4332      	orrs	r2, r6
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007dc2:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007dc6:	4e2b      	ldr	r6, [pc, #172]	; (8007e74 <HAL_LTDC_Init+0xe4>)
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007dc8:	6198      	str	r0, [r3, #24]
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007dca:	432a      	orrs	r2, r5
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007dcc:	6998      	ldr	r0, [r3, #24]
  hltdc->State = HAL_LTDC_STATE_READY;
 8007dce:	2501      	movs	r5, #1
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007dd0:	4302      	orrs	r2, r0
 8007dd2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007dd4:	689a      	ldr	r2, [r3, #8]
 8007dd6:	4032      	ands	r2, r6
 8007dd8:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007dda:	6898      	ldr	r0, [r3, #8]
 8007ddc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007de0:	69e7      	ldr	r7, [r4, #28]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007de2:	ea40 000c 	orr.w	r0, r0, ip
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007de6:	f8d4 c020 	ldr.w	ip, [r4, #32]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007dea:	6098      	str	r0, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007dec:	68d8      	ldr	r0, [r3, #12]
 8007dee:	4030      	ands	r0, r6
 8007df0:	60d8      	str	r0, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007df2:	68da      	ldr	r2, [r3, #12]
 8007df4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007df8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007dfa:	ea42 020c 	orr.w	r2, r2, ip
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007dfe:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007e02:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007e04:	691a      	ldr	r2, [r3, #16]
 8007e06:	4032      	ands	r2, r6
 8007e08:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007e0a:	6918      	ldr	r0, [r3, #16]
 8007e0c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007e10:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007e12:	ea40 000c 	orr.w	r0, r0, ip
 8007e16:	6118      	str	r0, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007e18:	6958      	ldr	r0, [r3, #20]
 8007e1a:	4006      	ands	r6, r0
 8007e1c:	615e      	str	r6, [r3, #20]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8007e1e:	695a      	ldr	r2, [r3, #20]
 8007e20:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007e22:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8007e26:	4302      	orrs	r2, r0
 8007e28:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007e2a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007e2c:	f894 7035 	ldrb.w	r7, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007e30:	f000 407f 	and.w	r0, r0, #4278190080	; 0xff000000
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007e34:	f894 6036 	ldrb.w	r6, [r4, #54]	; 0x36
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007e38:	62d8      	str	r0, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007e3a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8007e3c:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 8007e40:	4302      	orrs	r2, r0
  return HAL_OK;
 8007e42:	4608      	mov	r0, r1
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007e44:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8007e48:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8007e4c:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007e4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e50:	f042 0206 	orr.w	r2, r2, #6
 8007e54:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8007e56:	699a      	ldr	r2, [r3, #24]
 8007e58:	432a      	orrs	r2, r5
 8007e5a:	619a      	str	r2, [r3, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007e5c:	f8c4 10a4 	str.w	r1, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8007e60:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
}
 8007e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8007e66:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8007e6a:	f7ff ff8f 	bl	8007d8c <HAL_LTDC_MspInit>
 8007e6e:	e799      	b.n	8007da4 <HAL_LTDC_Init+0x14>
    return HAL_ERROR;
 8007e70:	2001      	movs	r0, #1
}
 8007e72:	4770      	bx	lr
 8007e74:	f000f800 	.word	0xf000f800

08007e78 <HAL_LTDC_ErrorCallback>:
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop

08007e7c <HAL_LTDC_ReloadEventCallback>:
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop

08007e80 <HAL_LTDC_IRQHandler>:
{
 8007e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007e82:	6803      	ldr	r3, [r0, #0]
{
 8007e84:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007e86:	6b9d      	ldr	r5, [r3, #56]	; 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007e88:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007e8a:	0769      	lsls	r1, r5, #29
 8007e8c:	d501      	bpl.n	8007e92 <HAL_LTDC_IRQHandler+0x12>
 8007e8e:	0772      	lsls	r2, r6, #29
 8007e90:	d41d      	bmi.n	8007ece <HAL_LTDC_IRQHandler+0x4e>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007e92:	07ab      	lsls	r3, r5, #30
 8007e94:	d501      	bpl.n	8007e9a <HAL_LTDC_IRQHandler+0x1a>
 8007e96:	07b7      	lsls	r7, r6, #30
 8007e98:	d42d      	bmi.n	8007ef6 <HAL_LTDC_IRQHandler+0x76>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007e9a:	07e8      	lsls	r0, r5, #31
 8007e9c:	d501      	bpl.n	8007ea2 <HAL_LTDC_IRQHandler+0x22>
 8007e9e:	07f1      	lsls	r1, r6, #31
 8007ea0:	d440      	bmi.n	8007f24 <HAL_LTDC_IRQHandler+0xa4>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007ea2:	072a      	lsls	r2, r5, #28
 8007ea4:	d501      	bpl.n	8007eaa <HAL_LTDC_IRQHandler+0x2a>
 8007ea6:	0733      	lsls	r3, r6, #28
 8007ea8:	d400      	bmi.n	8007eac <HAL_LTDC_IRQHandler+0x2c>
}
 8007eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007eac:	6823      	ldr	r3, [r4, #0]
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007eae:	2608      	movs	r6, #8
    hltdc->State = HAL_LTDC_STATE_READY;
 8007eb0:	2501      	movs	r5, #1
    __HAL_UNLOCK(hltdc);
 8007eb2:	2100      	movs	r1, #0
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007eb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007eb6:	4620      	mov	r0, r4
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007eb8:	f022 0208 	bic.w	r2, r2, #8
 8007ebc:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007ebe:	63de      	str	r6, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8007ec0:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8007ec4:	f884 10a0 	strb.w	r1, [r4, #160]	; 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007ec8:	f7ff ffd8 	bl	8007e7c <HAL_LTDC_ReloadEventCallback>
}
 8007ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007ece:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007ed0:	2104      	movs	r1, #4
    __HAL_UNLOCK(hltdc);
 8007ed2:	2700      	movs	r7, #0
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007ed4:	f022 0204 	bic.w	r2, r2, #4
 8007ed8:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007eda:	63d9      	str	r1, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007edc:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
    __HAL_UNLOCK(hltdc);
 8007ee0:	f880 70a0 	strb.w	r7, [r0, #160]	; 0xa0
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007ee4:	f043 0301 	orr.w	r3, r3, #1
 8007ee8:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007eec:	f880 10a1 	strb.w	r1, [r0, #161]	; 0xa1
    HAL_LTDC_ErrorCallback(hltdc);
 8007ef0:	f7ff ffc2 	bl	8007e78 <HAL_LTDC_ErrorCallback>
 8007ef4:	e7cd      	b.n	8007e92 <HAL_LTDC_IRQHandler+0x12>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007ef6:	6823      	ldr	r3, [r4, #0]
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007ef8:	2002      	movs	r0, #2
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007efa:	2104      	movs	r1, #4
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007efc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007efe:	f022 0202 	bic.w	r2, r2, #2
 8007f02:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_UNLOCK(hltdc);
 8007f04:	2200      	movs	r2, #0
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007f06:	63d8      	str	r0, [r3, #60]	; 0x3c
    HAL_LTDC_ErrorCallback(hltdc);
 8007f08:	4620      	mov	r0, r4
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007f0a:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
    __HAL_UNLOCK(hltdc);
 8007f0e:	f884 20a0 	strb.w	r2, [r4, #160]	; 0xa0
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007f12:	f043 0302 	orr.w	r3, r3, #2
 8007f16:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007f1a:	f884 10a1 	strb.w	r1, [r4, #161]	; 0xa1
    HAL_LTDC_ErrorCallback(hltdc);
 8007f1e:	f7ff ffab 	bl	8007e78 <HAL_LTDC_ErrorCallback>
 8007f22:	e7ba      	b.n	8007e9a <HAL_LTDC_IRQHandler+0x1a>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007f24:	6823      	ldr	r3, [r4, #0]
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007f26:	2101      	movs	r1, #1
    __HAL_UNLOCK(hltdc);
 8007f28:	2700      	movs	r7, #0
    HAL_LTDC_LineEventCallback(hltdc);
 8007f2a:	4620      	mov	r0, r4
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007f2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f2e:	f022 0201 	bic.w	r2, r2, #1
 8007f32:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007f34:	63d9      	str	r1, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8007f36:	f884 10a1 	strb.w	r1, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8007f3a:	f884 70a0 	strb.w	r7, [r4, #160]	; 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 8007f3e:	f7fc fb31 	bl	80045a4 <HAL_LTDC_LineEventCallback>
 8007f42:	e7ae      	b.n	8007ea2 <HAL_LTDC_IRQHandler+0x22>

08007f44 <HAL_LTDC_ConfigLayer>:
  __HAL_LOCK(hltdc);
 8007f44:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d028      	beq.n	8007f9e <HAL_LTDC_ConfigLayer+0x5a>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007f4c:	2302      	movs	r3, #2
 8007f4e:	4694      	mov	ip, r2
{
 8007f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007f54:	2434      	movs	r4, #52	; 0x34
  __HAL_LOCK(hltdc);
 8007f56:	f04f 0801 	mov.w	r8, #1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007f5a:	460d      	mov	r5, r1
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007f5c:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007f60:	fb04 0402 	mla	r4, r4, r2, r0
 8007f64:	4606      	mov	r6, r0
  __HAL_LOCK(hltdc);
 8007f66:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007f6a:	460f      	mov	r7, r1
 8007f6c:	3438      	adds	r4, #56	; 0x38
 8007f6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007f70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007f72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007f74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007f76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007f78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007f7a:	682b      	ldr	r3, [r5, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007f7c:	4662      	mov	r2, ip
 8007f7e:	4630      	mov	r0, r6
 8007f80:	4639      	mov	r1, r7
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007f82:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007f84:	f7ff fe6a 	bl	8007c5c <LTDC_SetConfig>
  __HAL_UNLOCK(hltdc);
 8007f88:	2300      	movs	r3, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007f8a:	6832      	ldr	r2, [r6, #0]
  return HAL_OK;
 8007f8c:	4618      	mov	r0, r3
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007f8e:	f8c2 8024 	str.w	r8, [r2, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007f92:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8007f96:	f886 30a0 	strb.w	r3, [r6, #160]	; 0xa0
}
 8007f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hltdc);
 8007f9e:	2002      	movs	r0, #2
}
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop

08007fa4 <HAL_LTDC_ProgramLineEvent>:
  __HAL_LOCK(hltdc);
 8007fa4:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 8007fa8:	2a01      	cmp	r2, #1
 8007faa:	d017      	beq.n	8007fdc <HAL_LTDC_ProgramLineEvent+0x38>
 8007fac:	4603      	mov	r3, r0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007fae:	2002      	movs	r0, #2
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007fb0:	681a      	ldr	r2, [r3, #0]
{
 8007fb2:	b470      	push	{r4, r5, r6}
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007fb4:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1
  hltdc->State = HAL_LTDC_STATE_READY;
 8007fb8:	2501      	movs	r5, #1
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007fba:	6b50      	ldr	r0, [r2, #52]	; 0x34
  __HAL_UNLOCK(hltdc);
 8007fbc:	2400      	movs	r4, #0
  LTDC->LIPCR = (uint32_t)Line;
 8007fbe:	4e08      	ldr	r6, [pc, #32]	; (8007fe0 <HAL_LTDC_ProgramLineEvent+0x3c>)
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007fc0:	f020 0001 	bic.w	r0, r0, #1
 8007fc4:	6350      	str	r0, [r2, #52]	; 0x34
  return HAL_OK;
 8007fc6:	4620      	mov	r0, r4
  LTDC->LIPCR = (uint32_t)Line;
 8007fc8:	6431      	str	r1, [r6, #64]	; 0x40
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI);
 8007fca:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8007fcc:	4329      	orrs	r1, r5
 8007fce:	6351      	str	r1, [r2, #52]	; 0x34
  hltdc->State = HAL_LTDC_STATE_READY;
 8007fd0:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8007fd4:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0
}
 8007fd8:	bc70      	pop	{r4, r5, r6}
 8007fda:	4770      	bx	lr
  __HAL_LOCK(hltdc);
 8007fdc:	2002      	movs	r0, #2
}
 8007fde:	4770      	bx	lr
 8007fe0:	50001000 	.word	0x50001000

08007fe4 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8007fe4:	b538      	push	{r3, r4, r5, lr}
 8007fe6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8007fe8:	f7fe f89c 	bl	8006124 <HAL_GetTick>

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8007fec:	2c00      	cmp	r4, #0
 8007fee:	d05a      	beq.n	80080a6 <HAL_MDMA_Init+0xc2>

  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8007ff0:	2202      	movs	r2, #2

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8007ff2:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hmdma);
 8007ff4:	2100      	movs	r1, #0
 8007ff6:	4605      	mov	r5, r0
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8007ff8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(hmdma);
 8007ffc:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  __HAL_MDMA_DISABLE(hmdma);
 8008000:	68da      	ldr	r2, [r3, #12]
 8008002:	f022 0201 	bic.w	r2, r2, #1
 8008006:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8008008:	e005      	b.n	8008016 <HAL_MDMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 800800a:	f7fe f88b 	bl	8006124 <HAL_GetTick>
 800800e:	1b43      	subs	r3, r0, r5
 8008010:	2b05      	cmp	r3, #5
 8008012:	d841      	bhi.n	8008098 <HAL_MDMA_Init+0xb4>
 8008014:	6823      	ldr	r3, [r4, #0]
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8008016:	68da      	ldr	r2, [r3, #12]
 8008018:	07d2      	lsls	r2, r2, #31
 800801a:	d4f6      	bmi.n	800800a <HAL_MDMA_Init+0x26>
  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
                           hmdma->Init.DestBurst                                   | \
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800801c:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 8008020:	69e1      	ldr	r1, [r4, #28]
 8008022:	4302      	orrs	r2, r0
 8008024:	e9d4 5008 	ldrd	r5, r0, [r4, #32]
 8008028:	430a      	orrs	r2, r1
 800802a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800802c:	432a      	orrs	r2, r5
 800802e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8008030:	4302      	orrs	r2, r0
 8008032:	68a0      	ldr	r0, [r4, #8]
 8008034:	430a      	orrs	r2, r1
 8008036:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008038:	432a      	orrs	r2, r5
 800803a:	1e4d      	subs	r5, r1, #1
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 800803c:	68e1      	ldr	r1, [r4, #12]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800803e:	4302      	orrs	r2, r0
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8008040:	6920      	ldr	r0, [r4, #16]
 8008042:	4308      	orrs	r0, r1
                           hmdma->Init.TransferTriggerMode;

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008044:	6861      	ldr	r1, [r4, #4]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8008046:	ea42 4285 	orr.w	r2, r2, r5, lsl #18
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800804a:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 800804e:	60d8      	str	r0, [r3, #12]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8008050:	611a      	str	r2, [r3, #16]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008052:	d103      	bne.n	800805c <HAL_MDMA_Init+0x78>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8008054:	691a      	ldr	r2, [r3, #16]
 8008056:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 800805a:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 800805c:	2000      	movs	r0, #0

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800805e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008060:	4282      	cmp	r2, r0
  hmdma->Instance->CBNDTR = 0;
 8008062:	6158      	str	r0, [r3, #20]
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8008064:	db30      	blt.n	80080c8 <HAL_MDMA_Init+0xe4>
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8008066:	b292      	uxth	r2, r2
 8008068:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 800806a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800806c:	2a00      	cmp	r2, #0
 800806e:	db1c      	blt.n	80080aa <HAL_MDMA_Init+0xc6>
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8008070:	6a18      	ldr	r0, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8008072:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8008076:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 800807a:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800807c:	d021      	beq.n	80080c2 <HAL_MDMA_Init+0xde>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 800807e:	b2c9      	uxtb	r1, r1
 8008080:	6299      	str	r1, [r3, #40]	; 0x28
  {
    hmdma->Instance->CTBR = 0;
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8008082:	2200      	movs	r2, #0
  hmdma->State = HAL_MDMA_STATE_READY;
 8008084:	2101      	movs	r1, #1
  hmdma->Instance->CLAR =  0;
 8008086:	625a      	str	r2, [r3, #36]	; 0x24
  return HAL_OK;
 8008088:	4610      	mov	r0, r2
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800808a:	66a2      	str	r2, [r4, #104]	; 0x68
  hmdma->LinkedListNodeCounter  = 0;
 800808c:	6662      	str	r2, [r4, #100]	; 0x64
  hmdma->State = HAL_MDMA_STATE_READY;
 800808e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  hmdma->LastLinkedListNodeAddress   = 0;
 8008092:	e9c4 2217 	strd	r2, r2, [r4, #92]	; 0x5c
}
 8008096:	bd38      	pop	{r3, r4, r5, pc}
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8008098:	2240      	movs	r2, #64	; 0x40
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800809a:	2303      	movs	r3, #3
      return HAL_ERROR;
 800809c:	2001      	movs	r0, #1
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 800809e:	66a2      	str	r2, [r4, #104]	; 0x68
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80080a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80080a4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80080a6:	2001      	movs	r0, #1
}
 80080a8:	bd38      	pop	{r3, r4, r5, pc}
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80080aa:	6958      	ldr	r0, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 80080ac:	4252      	negs	r2, r2
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80080ae:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80080b2:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
 80080b6:	6158      	str	r0, [r3, #20]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80080b8:	6a18      	ldr	r0, [r3, #32]
 80080ba:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 80080be:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80080c0:	d1dd      	bne.n	800807e <HAL_MDMA_Init+0x9a>
    hmdma->Instance->CTBR = 0;
 80080c2:	2200      	movs	r2, #0
 80080c4:	629a      	str	r2, [r3, #40]	; 0x28
 80080c6:	e7dc      	b.n	8008082 <HAL_MDMA_Init+0x9e>
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 80080c8:	6958      	ldr	r0, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 80080ca:	4252      	negs	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 80080cc:	f440 2080 	orr.w	r0, r0, #262144	; 0x40000
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 80080d0:	b292      	uxth	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 80080d2:	6158      	str	r0, [r3, #20]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 80080d4:	621a      	str	r2, [r3, #32]
 80080d6:	e7c8      	b.n	800806a <HAL_MDMA_Init+0x86>

080080d8 <HAL_MDMA_DeInit>:
  if(hmdma == NULL)
 80080d8:	b1f0      	cbz	r0, 8008118 <HAL_MDMA_DeInit+0x40>
  __HAL_MDMA_DISABLE(hmdma);
 80080da:	6802      	ldr	r2, [r0, #0]
  hmdma->Instance->CCR  = 0;
 80080dc:	2300      	movs	r3, #0
 80080de:	4601      	mov	r1, r0
  return HAL_OK;
 80080e0:	4618      	mov	r0, r3
{
 80080e2:	b430      	push	{r4, r5}
  __HAL_MDMA_DISABLE(hmdma);
 80080e4:	68d4      	ldr	r4, [r2, #12]
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 80080e6:	251f      	movs	r5, #31
  __HAL_MDMA_DISABLE(hmdma);
 80080e8:	f024 0401 	bic.w	r4, r4, #1
 80080ec:	60d4      	str	r4, [r2, #12]
  hmdma->Instance->CCR  = 0;
 80080ee:	60d3      	str	r3, [r2, #12]
  hmdma->Instance->CTCR = 0;
 80080f0:	6113      	str	r3, [r2, #16]
  hmdma->Instance->CBNDTR = 0;
 80080f2:	6153      	str	r3, [r2, #20]
  hmdma->Instance->CSAR = 0;
 80080f4:	6193      	str	r3, [r2, #24]
  hmdma->Instance->CDAR = 0;
 80080f6:	61d3      	str	r3, [r2, #28]
  hmdma->Instance->CBRUR = 0;
 80080f8:	6213      	str	r3, [r2, #32]
  hmdma->Instance->CLAR = 0;
 80080fa:	6253      	str	r3, [r2, #36]	; 0x24
  hmdma->Instance->CTBR = 0;
 80080fc:	6293      	str	r3, [r2, #40]	; 0x28
  hmdma->Instance->CMAR = 0;
 80080fe:	6313      	str	r3, [r2, #48]	; 0x30
  hmdma->Instance->CMDR = 0;
 8008100:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 8008102:	6055      	str	r5, [r2, #4]
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8008104:	668b      	str	r3, [r1, #104]	; 0x68
  __HAL_UNLOCK(hmdma);
 8008106:	f881 303c 	strb.w	r3, [r1, #60]	; 0x3c
  hmdma->State = HAL_MDMA_STATE_RESET;
 800810a:	f881 303d 	strb.w	r3, [r1, #61]	; 0x3d
  hmdma->LinkedListNodeCounter  = 0;
 800810e:	664b      	str	r3, [r1, #100]	; 0x64
}
 8008110:	bc30      	pop	{r4, r5}
  hmdma->LastLinkedListNodeAddress   = 0;
 8008112:	e9c1 3317 	strd	r3, r3, [r1, #92]	; 0x5c
}
 8008116:	4770      	bx	lr
    return HAL_ERROR;
 8008118:	2001      	movs	r0, #1
}
 800811a:	4770      	bx	lr

0800811c <HAL_PWREx_ConfigSupply>:

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800811c:	4a1c      	ldr	r2, [pc, #112]	; (8008190 <HAL_PWREx_ConfigSupply+0x74>)
 800811e:	68d3      	ldr	r3, [r2, #12]
 8008120:	f003 0307 	and.w	r3, r3, #7
 8008124:	2b06      	cmp	r3, #6
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008126:	68d3      	ldr	r3, [r2, #12]
{
 8008128:	b570      	push	{r4, r5, r6, lr}
 800812a:	4604      	mov	r4, r0
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800812c:	d005      	beq.n	800813a <HAL_PWREx_ConfigSupply+0x1e>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800812e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008132:	1a18      	subs	r0, r3, r0
 8008134:	bf18      	it	ne
 8008136:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8008138:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800813a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800813e:	4616      	mov	r6, r2
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008140:	4303      	orrs	r3, r0
 8008142:	60d3      	str	r3, [r2, #12]
  tickstart = HAL_GetTick ();
 8008144:	f7fd ffee 	bl	8006124 <HAL_GetTick>
 8008148:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800814a:	e005      	b.n	8008158 <HAL_PWREx_ConfigSupply+0x3c>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800814c:	f7fd ffea 	bl	8006124 <HAL_GetTick>
 8008150:	1b43      	subs	r3, r0, r5
 8008152:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008156:	d819      	bhi.n	800818c <HAL_PWREx_ConfigSupply+0x70>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008158:	6873      	ldr	r3, [r6, #4]
 800815a:	049a      	lsls	r2, r3, #18
 800815c:	d5f6      	bpl.n	800814c <HAL_PWREx_ConfigSupply+0x30>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800815e:	f1a4 031d 	sub.w	r3, r4, #29
 8008162:	2b01      	cmp	r3, #1
 8008164:	d905      	bls.n	8008172 <HAL_PWREx_ConfigSupply+0x56>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
 8008166:	f1a4 002d 	sub.w	r0, r4, #45	; 0x2d
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800816a:	2801      	cmp	r0, #1
 800816c:	d901      	bls.n	8008172 <HAL_PWREx_ConfigSupply+0x56>
  return HAL_OK;
 800816e:	2000      	movs	r0, #0
}
 8008170:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick ();
 8008172:	f7fd ffd7 	bl	8006124 <HAL_GetTick>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8008176:	4d06      	ldr	r5, [pc, #24]	; (8008190 <HAL_PWREx_ConfigSupply+0x74>)
    tickstart = HAL_GetTick ();
 8008178:	4604      	mov	r4, r0
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800817a:	68eb      	ldr	r3, [r5, #12]
 800817c:	03db      	lsls	r3, r3, #15
 800817e:	d4f6      	bmi.n	800816e <HAL_PWREx_ConfigSupply+0x52>
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008180:	f7fd ffd0 	bl	8006124 <HAL_GetTick>
 8008184:	1b00      	subs	r0, r0, r4
 8008186:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800818a:	d9f6      	bls.n	800817a <HAL_PWREx_ConfigSupply+0x5e>
      return HAL_ERROR;
 800818c:	2001      	movs	r0, #1
}
 800818e:	bd70      	pop	{r4, r5, r6, pc}
 8008190:	58024800 	.word	0x58024800

08008194 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008194:	2800      	cmp	r0, #0
 8008196:	f000 81f7 	beq.w	8008588 <HAL_RCC_OscConfig+0x3f4>
{
 800819a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800819c:	6803      	ldr	r3, [r0, #0]
 800819e:	4604      	mov	r4, r0
 80081a0:	07d9      	lsls	r1, r3, #31
 80081a2:	d52e      	bpl.n	8008202 <HAL_RCC_OscConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081a4:	49b4      	ldr	r1, [pc, #720]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 80081a6:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80081a8:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081aa:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80081ae:	2a10      	cmp	r2, #16
 80081b0:	f000 812c 	beq.w	800840c <HAL_RCC_OscConfig+0x278>
 80081b4:	2a18      	cmp	r2, #24
 80081b6:	f000 8124 	beq.w	8008402 <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081ba:	6863      	ldr	r3, [r4, #4]
 80081bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081c0:	f000 8167 	beq.w	8008492 <HAL_RCC_OscConfig+0x2fe>
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f000 817f 	beq.w	80084c8 <HAL_RCC_OscConfig+0x334>
 80081ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081ce:	4baa      	ldr	r3, [pc, #680]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	f000 8278 	beq.w	80086c6 <HAL_RCC_OscConfig+0x532>
 80081d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80081da:	601a      	str	r2, [r3, #0]
 80081dc:	681a      	ldr	r2, [r3, #0]
 80081de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80081e2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081e4:	f7fd ff9e 	bl	8006124 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80081e8:	4ea3      	ldr	r6, [pc, #652]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
        tickstart = HAL_GetTick();
 80081ea:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80081ec:	e005      	b.n	80081fa <HAL_RCC_OscConfig+0x66>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80081ee:	f7fd ff99 	bl	8006124 <HAL_GetTick>
 80081f2:	1b40      	subs	r0, r0, r5
 80081f4:	2864      	cmp	r0, #100	; 0x64
 80081f6:	f200 8165 	bhi.w	80084c4 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80081fa:	6833      	ldr	r3, [r6, #0]
 80081fc:	039f      	lsls	r7, r3, #14
 80081fe:	d5f6      	bpl.n	80081ee <HAL_RCC_OscConfig+0x5a>
 8008200:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008202:	0799      	lsls	r1, r3, #30
 8008204:	d521      	bpl.n	800824a <HAL_RCC_OscConfig+0xb6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008206:	4a9c      	ldr	r2, [pc, #624]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 8008208:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800820a:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800820c:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8008210:	f040 80a8 	bne.w	8008364 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008214:	4b98      	ldr	r3, [pc, #608]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	075b      	lsls	r3, r3, #29
 800821a:	d503      	bpl.n	8008224 <HAL_RCC_OscConfig+0x90>
 800821c:	68e3      	ldr	r3, [r4, #12]
 800821e:	2b00      	cmp	r3, #0
 8008220:	f000 80ed 	beq.w	80083fe <HAL_RCC_OscConfig+0x26a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008224:	f7fd ff96 	bl	8006154 <HAL_GetREVID>
 8008228:	f241 0303 	movw	r3, #4099	; 0x1003
 800822c:	4298      	cmp	r0, r3
 800822e:	f200 8189 	bhi.w	8008544 <HAL_RCC_OscConfig+0x3b0>
 8008232:	6922      	ldr	r2, [r4, #16]
 8008234:	2a40      	cmp	r2, #64	; 0x40
 8008236:	f000 824e 	beq.w	80086d6 <HAL_RCC_OscConfig+0x542>
 800823a:	498f      	ldr	r1, [pc, #572]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 800823c:	684b      	ldr	r3, [r1, #4]
 800823e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008242:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8008246:	604b      	str	r3, [r1, #4]
 8008248:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800824a:	06d9      	lsls	r1, r3, #27
 800824c:	d456      	bmi.n	80082fc <HAL_RCC_OscConfig+0x168>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800824e:	071d      	lsls	r5, r3, #28
 8008250:	d517      	bpl.n	8008282 <HAL_RCC_OscConfig+0xee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008252:	6963      	ldr	r3, [r4, #20]
 8008254:	2b00      	cmp	r3, #0
 8008256:	f000 80b4 	beq.w	80083c2 <HAL_RCC_OscConfig+0x22e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800825a:	4b87      	ldr	r3, [pc, #540]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 800825c:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800825e:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 8008260:	f042 0201 	orr.w	r2, r2, #1
 8008264:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8008266:	f7fd ff5d 	bl	8006124 <HAL_GetTick>
 800826a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800826c:	e005      	b.n	800827a <HAL_RCC_OscConfig+0xe6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800826e:	f7fd ff59 	bl	8006124 <HAL_GetTick>
 8008272:	1b40      	subs	r0, r0, r5
 8008274:	2802      	cmp	r0, #2
 8008276:	f200 8125 	bhi.w	80084c4 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800827a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800827c:	0798      	lsls	r0, r3, #30
 800827e:	d5f6      	bpl.n	800826e <HAL_RCC_OscConfig+0xda>
 8008280:	6823      	ldr	r3, [r4, #0]
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008282:	069a      	lsls	r2, r3, #26
 8008284:	d517      	bpl.n	80082b6 <HAL_RCC_OscConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8008286:	69a3      	ldr	r3, [r4, #24]
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 8134 	beq.w	80084f6 <HAL_RCC_OscConfig+0x362>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800828e:	4b7a      	ldr	r3, [pc, #488]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 8008290:	681a      	ldr	r2, [r3, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008292:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_ENABLE();
 8008294:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008298:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800829a:	f7fd ff43 	bl	8006124 <HAL_GetTick>
 800829e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80082a0:	e005      	b.n	80082ae <HAL_RCC_OscConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80082a2:	f7fd ff3f 	bl	8006124 <HAL_GetTick>
 80082a6:	1b40      	subs	r0, r0, r5
 80082a8:	2802      	cmp	r0, #2
 80082aa:	f200 810b 	bhi.w	80084c4 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80082ae:	6833      	ldr	r3, [r6, #0]
 80082b0:	049f      	lsls	r7, r3, #18
 80082b2:	d5f6      	bpl.n	80082a2 <HAL_RCC_OscConfig+0x10e>
 80082b4:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80082b6:	0759      	lsls	r1, r3, #29
 80082b8:	f100 80b2 	bmi.w	8008420 <HAL_RCC_OscConfig+0x28c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80082bc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80082be:	b1d8      	cbz	r0, 80082f8 <HAL_RCC_OscConfig+0x164>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80082c0:	4b6d      	ldr	r3, [pc, #436]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 80082c2:	691a      	ldr	r2, [r3, #16]
 80082c4:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80082c8:	2a18      	cmp	r2, #24
 80082ca:	f000 81ce 	beq.w	800866a <HAL_RCC_OscConfig+0x4d6>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082ce:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80082d0:	2802      	cmp	r0, #2

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80082d2:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 80082d4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80082d8:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80082da:	f000 8161 	beq.w	80085a0 <HAL_RCC_OscConfig+0x40c>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082de:	f7fd ff21 	bl	8006124 <HAL_GetTick>
 80082e2:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80082e4:	e005      	b.n	80082f2 <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80082e6:	f7fd ff1d 	bl	8006124 <HAL_GetTick>
 80082ea:	1b00      	subs	r0, r0, r4
 80082ec:	2802      	cmp	r0, #2
 80082ee:	f200 80e9 	bhi.w	80084c4 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80082f2:	682b      	ldr	r3, [r5, #0]
 80082f4:	019b      	lsls	r3, r3, #6
 80082f6:	d4f6      	bmi.n	80082e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80082f8:	2000      	movs	r0, #0
}
 80082fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80082fc:	4a5e      	ldr	r2, [pc, #376]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 80082fe:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008300:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008302:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008306:	2b08      	cmp	r3, #8
 8008308:	d072      	beq.n	80083f0 <HAL_RCC_OscConfig+0x25c>
 800830a:	2b18      	cmp	r3, #24
 800830c:	d06c      	beq.n	80083e8 <HAL_RCC_OscConfig+0x254>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800830e:	69e3      	ldr	r3, [r4, #28]
 8008310:	2b00      	cmp	r3, #0
 8008312:	f000 8103 	beq.w	800851c <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_CSI_ENABLE();
 8008316:	4b58      	ldr	r3, [pc, #352]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 8008318:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800831a:	461e      	mov	r6, r3
        __HAL_RCC_CSI_ENABLE();
 800831c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008320:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008322:	f7fd feff 	bl	8006124 <HAL_GetTick>
 8008326:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008328:	e005      	b.n	8008336 <HAL_RCC_OscConfig+0x1a2>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800832a:	f7fd fefb 	bl	8006124 <HAL_GetTick>
 800832e:	1b40      	subs	r0, r0, r5
 8008330:	2802      	cmp	r0, #2
 8008332:	f200 80c7 	bhi.w	80084c4 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008336:	6833      	ldr	r3, [r6, #0]
 8008338:	05db      	lsls	r3, r3, #23
 800833a:	d5f6      	bpl.n	800832a <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800833c:	f7fd ff0a 	bl	8006154 <HAL_GetREVID>
 8008340:	f241 0303 	movw	r3, #4099	; 0x1003
 8008344:	4298      	cmp	r0, r3
 8008346:	f200 81e9 	bhi.w	800871c <HAL_RCC_OscConfig+0x588>
 800834a:	6a22      	ldr	r2, [r4, #32]
 800834c:	6873      	ldr	r3, [r6, #4]
 800834e:	2a20      	cmp	r2, #32
 8008350:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008354:	bf0c      	ite	eq
 8008356:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800835a:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800835e:	6073      	str	r3, [r6, #4]
 8008360:	6823      	ldr	r3, [r4, #0]
 8008362:	e774      	b.n	800824e <HAL_RCC_OscConfig+0xba>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008364:	2b18      	cmp	r3, #24
 8008366:	f000 810b 	beq.w	8008580 <HAL_RCC_OscConfig+0x3ec>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800836a:	68e2      	ldr	r2, [r4, #12]
 800836c:	2a00      	cmp	r2, #0
 800836e:	f000 80f3 	beq.w	8008558 <HAL_RCC_OscConfig+0x3c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008372:	4941      	ldr	r1, [pc, #260]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 8008374:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008376:	460e      	mov	r6, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008378:	f023 0319 	bic.w	r3, r3, #25
 800837c:	4313      	orrs	r3, r2
 800837e:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8008380:	f7fd fed0 	bl	8006124 <HAL_GetTick>
 8008384:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008386:	e005      	b.n	8008394 <HAL_RCC_OscConfig+0x200>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008388:	f7fd fecc 	bl	8006124 <HAL_GetTick>
 800838c:	1b40      	subs	r0, r0, r5
 800838e:	2802      	cmp	r0, #2
 8008390:	f200 8098 	bhi.w	80084c4 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008394:	6833      	ldr	r3, [r6, #0]
 8008396:	075f      	lsls	r7, r3, #29
 8008398:	d5f6      	bpl.n	8008388 <HAL_RCC_OscConfig+0x1f4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800839a:	f7fd fedb 	bl	8006154 <HAL_GetREVID>
 800839e:	f241 0303 	movw	r3, #4099	; 0x1003
 80083a2:	4298      	cmp	r0, r3
 80083a4:	f200 81c3 	bhi.w	800872e <HAL_RCC_OscConfig+0x59a>
 80083a8:	6922      	ldr	r2, [r4, #16]
 80083aa:	6873      	ldr	r3, [r6, #4]
 80083ac:	2a40      	cmp	r2, #64	; 0x40
 80083ae:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80083b2:	bf0c      	ite	eq
 80083b4:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 80083b8:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 80083bc:	6073      	str	r3, [r6, #4]
 80083be:	6823      	ldr	r3, [r4, #0]
 80083c0:	e743      	b.n	800824a <HAL_RCC_OscConfig+0xb6>
      __HAL_RCC_LSI_DISABLE();
 80083c2:	4b2d      	ldr	r3, [pc, #180]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 80083c4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083c6:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 80083c8:	f022 0201 	bic.w	r2, r2, #1
 80083cc:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80083ce:	f7fd fea9 	bl	8006124 <HAL_GetTick>
 80083d2:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083d4:	e004      	b.n	80083e0 <HAL_RCC_OscConfig+0x24c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083d6:	f7fd fea5 	bl	8006124 <HAL_GetTick>
 80083da:	1b40      	subs	r0, r0, r5
 80083dc:	2802      	cmp	r0, #2
 80083de:	d871      	bhi.n	80084c4 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083e0:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80083e2:	0799      	lsls	r1, r3, #30
 80083e4:	d4f7      	bmi.n	80083d6 <HAL_RCC_OscConfig+0x242>
 80083e6:	e74b      	b.n	8008280 <HAL_RCC_OscConfig+0xec>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80083e8:	f002 0203 	and.w	r2, r2, #3
 80083ec:	2a01      	cmp	r2, #1
 80083ee:	d18e      	bne.n	800830e <HAL_RCC_OscConfig+0x17a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80083f0:	4b21      	ldr	r3, [pc, #132]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	05da      	lsls	r2, r3, #23
 80083f6:	d552      	bpl.n	800849e <HAL_RCC_OscConfig+0x30a>
 80083f8:	69e3      	ldr	r3, [r4, #28]
 80083fa:	2b80      	cmp	r3, #128	; 0x80
 80083fc:	d04f      	beq.n	800849e <HAL_RCC_OscConfig+0x30a>
        return HAL_ERROR;
 80083fe:	2001      	movs	r0, #1
}
 8008400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008402:	f001 0103 	and.w	r1, r1, #3
 8008406:	2902      	cmp	r1, #2
 8008408:	f47f aed7 	bne.w	80081ba <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800840c:	4a1a      	ldr	r2, [pc, #104]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 800840e:	6812      	ldr	r2, [r2, #0]
 8008410:	0392      	lsls	r2, r2, #14
 8008412:	f57f aef6 	bpl.w	8008202 <HAL_RCC_OscConfig+0x6e>
 8008416:	6862      	ldr	r2, [r4, #4]
 8008418:	2a00      	cmp	r2, #0
 800841a:	f47f aef2 	bne.w	8008202 <HAL_RCC_OscConfig+0x6e>
 800841e:	e7ee      	b.n	80083fe <HAL_RCC_OscConfig+0x26a>
    PWR->CR1 |= PWR_CR1_DBP;
 8008420:	4b16      	ldr	r3, [pc, #88]	; (800847c <HAL_RCC_OscConfig+0x2e8>)
 8008422:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008424:	461e      	mov	r6, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8008426:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800842a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800842c:	f7fd fe7a 	bl	8006124 <HAL_GetTick>
 8008430:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008432:	e004      	b.n	800843e <HAL_RCC_OscConfig+0x2aa>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008434:	f7fd fe76 	bl	8006124 <HAL_GetTick>
 8008438:	1b40      	subs	r0, r0, r5
 800843a:	2864      	cmp	r0, #100	; 0x64
 800843c:	d842      	bhi.n	80084c4 <HAL_RCC_OscConfig+0x330>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800843e:	6833      	ldr	r3, [r6, #0]
 8008440:	05da      	lsls	r2, r3, #23
 8008442:	d5f7      	bpl.n	8008434 <HAL_RCC_OscConfig+0x2a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008444:	68a3      	ldr	r3, [r4, #8]
 8008446:	2b01      	cmp	r3, #1
 8008448:	f000 817a 	beq.w	8008740 <HAL_RCC_OscConfig+0x5ac>
 800844c:	2b00      	cmp	r3, #0
 800844e:	f000 814b 	beq.w	80086e8 <HAL_RCC_OscConfig+0x554>
 8008452:	2b05      	cmp	r3, #5
 8008454:	4b08      	ldr	r3, [pc, #32]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
 8008456:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008458:	f000 8187 	beq.w	800876a <HAL_RCC_OscConfig+0x5d6>
 800845c:	f022 0201 	bic.w	r2, r2, #1
 8008460:	671a      	str	r2, [r3, #112]	; 0x70
 8008462:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008464:	f022 0204 	bic.w	r2, r2, #4
 8008468:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800846a:	f7fd fe5b 	bl	8006124 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800846e:	4e02      	ldr	r6, [pc, #8]	; (8008478 <HAL_RCC_OscConfig+0x2e4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008470:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8008474:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008476:	e008      	b.n	800848a <HAL_RCC_OscConfig+0x2f6>
 8008478:	58024400 	.word	0x58024400
 800847c:	58024800 	.word	0x58024800
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008480:	f7fd fe50 	bl	8006124 <HAL_GetTick>
 8008484:	1b40      	subs	r0, r0, r5
 8008486:	42b8      	cmp	r0, r7
 8008488:	d81c      	bhi.n	80084c4 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800848a:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800848c:	079b      	lsls	r3, r3, #30
 800848e:	d5f7      	bpl.n	8008480 <HAL_RCC_OscConfig+0x2ec>
 8008490:	e714      	b.n	80082bc <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008492:	4aae      	ldr	r2, [pc, #696]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 8008494:	6813      	ldr	r3, [r2, #0]
 8008496:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800849a:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800849c:	e6a2      	b.n	80081e4 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800849e:	f7fd fe59 	bl	8006154 <HAL_GetREVID>
 80084a2:	f241 0303 	movw	r3, #4099	; 0x1003
 80084a6:	4298      	cmp	r0, r3
 80084a8:	d870      	bhi.n	800858c <HAL_RCC_OscConfig+0x3f8>
 80084aa:	6a22      	ldr	r2, [r4, #32]
 80084ac:	2a20      	cmp	r2, #32
 80084ae:	f000 8153 	beq.w	8008758 <HAL_RCC_OscConfig+0x5c4>
 80084b2:	49a6      	ldr	r1, [pc, #664]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 80084b4:	684b      	ldr	r3, [r1, #4]
 80084b6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80084ba:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80084be:	604b      	str	r3, [r1, #4]
 80084c0:	6823      	ldr	r3, [r4, #0]
 80084c2:	e6c4      	b.n	800824e <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 80084c4:	2003      	movs	r0, #3
}
 80084c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80084c8:	4ba0      	ldr	r3, [pc, #640]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 80084ca:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80084cc:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80084ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80084d2:	601a      	str	r2, [r3, #0]
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80084da:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80084dc:	f7fd fe22 	bl	8006124 <HAL_GetTick>
 80084e0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80084e2:	e004      	b.n	80084ee <HAL_RCC_OscConfig+0x35a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084e4:	f7fd fe1e 	bl	8006124 <HAL_GetTick>
 80084e8:	1b40      	subs	r0, r0, r5
 80084ea:	2864      	cmp	r0, #100	; 0x64
 80084ec:	d8ea      	bhi.n	80084c4 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80084ee:	6833      	ldr	r3, [r6, #0]
 80084f0:	0398      	lsls	r0, r3, #14
 80084f2:	d4f7      	bmi.n	80084e4 <HAL_RCC_OscConfig+0x350>
 80084f4:	e684      	b.n	8008200 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_HSI48_DISABLE();
 80084f6:	4b95      	ldr	r3, [pc, #596]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 80084f8:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80084fa:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_DISABLE();
 80084fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008500:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8008502:	f7fd fe0f 	bl	8006124 <HAL_GetTick>
 8008506:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008508:	e004      	b.n	8008514 <HAL_RCC_OscConfig+0x380>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800850a:	f7fd fe0b 	bl	8006124 <HAL_GetTick>
 800850e:	1b40      	subs	r0, r0, r5
 8008510:	2802      	cmp	r0, #2
 8008512:	d8d7      	bhi.n	80084c4 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008514:	6833      	ldr	r3, [r6, #0]
 8008516:	0498      	lsls	r0, r3, #18
 8008518:	d4f7      	bmi.n	800850a <HAL_RCC_OscConfig+0x376>
 800851a:	e6cb      	b.n	80082b4 <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_CSI_DISABLE();
 800851c:	4b8b      	ldr	r3, [pc, #556]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 800851e:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008520:	461e      	mov	r6, r3
        __HAL_RCC_CSI_DISABLE();
 8008522:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008526:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008528:	f7fd fdfc 	bl	8006124 <HAL_GetTick>
 800852c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800852e:	e004      	b.n	800853a <HAL_RCC_OscConfig+0x3a6>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8008530:	f7fd fdf8 	bl	8006124 <HAL_GetTick>
 8008534:	1b40      	subs	r0, r0, r5
 8008536:	2802      	cmp	r0, #2
 8008538:	d8c4      	bhi.n	80084c4 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800853a:	6833      	ldr	r3, [r6, #0]
 800853c:	05df      	lsls	r7, r3, #23
 800853e:	d4f7      	bmi.n	8008530 <HAL_RCC_OscConfig+0x39c>
 8008540:	6823      	ldr	r3, [r4, #0]
 8008542:	e684      	b.n	800824e <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008544:	4a81      	ldr	r2, [pc, #516]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 8008546:	6921      	ldr	r1, [r4, #16]
 8008548:	6853      	ldr	r3, [r2, #4]
 800854a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800854e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8008552:	6053      	str	r3, [r2, #4]
 8008554:	6823      	ldr	r3, [r4, #0]
 8008556:	e678      	b.n	800824a <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_DISABLE();
 8008558:	4b7c      	ldr	r3, [pc, #496]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 800855a:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800855c:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 800855e:	f022 0201 	bic.w	r2, r2, #1
 8008562:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008564:	f7fd fdde 	bl	8006124 <HAL_GetTick>
 8008568:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800856a:	e004      	b.n	8008576 <HAL_RCC_OscConfig+0x3e2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800856c:	f7fd fdda 	bl	8006124 <HAL_GetTick>
 8008570:	1b40      	subs	r0, r0, r5
 8008572:	2802      	cmp	r0, #2
 8008574:	d8a6      	bhi.n	80084c4 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008576:	6833      	ldr	r3, [r6, #0]
 8008578:	0758      	lsls	r0, r3, #29
 800857a:	d4f7      	bmi.n	800856c <HAL_RCC_OscConfig+0x3d8>
 800857c:	6823      	ldr	r3, [r4, #0]
 800857e:	e664      	b.n	800824a <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008580:	0792      	lsls	r2, r2, #30
 8008582:	f47f aef2 	bne.w	800836a <HAL_RCC_OscConfig+0x1d6>
 8008586:	e645      	b.n	8008214 <HAL_RCC_OscConfig+0x80>
    return HAL_ERROR;
 8008588:	2001      	movs	r0, #1
}
 800858a:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800858c:	4a6f      	ldr	r2, [pc, #444]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 800858e:	6a21      	ldr	r1, [r4, #32]
 8008590:	68d3      	ldr	r3, [r2, #12]
 8008592:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8008596:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800859a:	60d3      	str	r3, [r2, #12]
 800859c:	6823      	ldr	r3, [r4, #0]
 800859e:	e656      	b.n	800824e <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 80085a0:	f7fd fdc0 	bl	8006124 <HAL_GetTick>
 80085a4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085a6:	e004      	b.n	80085b2 <HAL_RCC_OscConfig+0x41e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085a8:	f7fd fdbc 	bl	8006124 <HAL_GetTick>
 80085ac:	1b80      	subs	r0, r0, r6
 80085ae:	2802      	cmp	r0, #2
 80085b0:	d888      	bhi.n	80084c4 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085b2:	682b      	ldr	r3, [r5, #0]
 80085b4:	0199      	lsls	r1, r3, #6
 80085b6:	d4f7      	bmi.n	80085a8 <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085b8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80085ba:	4b65      	ldr	r3, [pc, #404]	; (8008750 <HAL_RCC_OscConfig+0x5bc>)
 80085bc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80085be:	4013      	ands	r3, r2
 80085c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80085c2:	4964      	ldr	r1, [pc, #400]	; (8008754 <HAL_RCC_OscConfig+0x5c0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085c4:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80085c6:	4e61      	ldr	r6, [pc, #388]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085c8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80085cc:	62ab      	str	r3, [r5, #40]	; 0x28
 80085ce:	6b27      	ldr	r7, [r4, #48]	; 0x30
 80085d0:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 80085d4:	3f01      	subs	r7, #1
 80085d6:	1e50      	subs	r0, r2, #1
 80085d8:	3b01      	subs	r3, #1
 80085da:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80085dc:	f3c7 0708 	ubfx	r7, r7, #0, #9
 80085e0:	025b      	lsls	r3, r3, #9
 80085e2:	0400      	lsls	r0, r0, #16
 80085e4:	3a01      	subs	r2, #1
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 80085ec:	0612      	lsls	r2, r2, #24
 80085ee:	4303      	orrs	r3, r0
 80085f0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80085f4:	433b      	orrs	r3, r7
 80085f6:	4313      	orrs	r3, r2
 80085f8:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 80085fa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80085fc:	f023 0301 	bic.w	r3, r3, #1
 8008600:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008602:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8008604:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008606:	4011      	ands	r1, r2
 8008608:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800860c:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800860e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008610:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008612:	f023 030c 	bic.w	r3, r3, #12
 8008616:	4313      	orrs	r3, r2
 8008618:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800861a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800861c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800861e:	f023 0302 	bic.w	r3, r3, #2
 8008622:	4313      	orrs	r3, r2
 8008624:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008626:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008628:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800862c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800862e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008634:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008636:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008638:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800863c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 800863e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008640:	f043 0301 	orr.w	r3, r3, #1
 8008644:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8008646:	682b      	ldr	r3, [r5, #0]
 8008648:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800864c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800864e:	f7fd fd69 	bl	8006124 <HAL_GetTick>
 8008652:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008654:	e005      	b.n	8008662 <HAL_RCC_OscConfig+0x4ce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008656:	f7fd fd65 	bl	8006124 <HAL_GetTick>
 800865a:	1b00      	subs	r0, r0, r4
 800865c:	2802      	cmp	r0, #2
 800865e:	f63f af31 	bhi.w	80084c4 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008662:	6833      	ldr	r3, [r6, #0]
 8008664:	019a      	lsls	r2, r3, #6
 8008666:	d5f6      	bpl.n	8008656 <HAL_RCC_OscConfig+0x4c2>
 8008668:	e646      	b.n	80082f8 <HAL_RCC_OscConfig+0x164>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800866a:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800866c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800866e:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008670:	f43f ae43 	beq.w	80082fa <HAL_RCC_OscConfig+0x166>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008674:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008678:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800867a:	428b      	cmp	r3, r1
 800867c:	f47f aebf 	bne.w	80083fe <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008680:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008684:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008686:	429a      	cmp	r2, r3
 8008688:	f47f aeb9 	bne.w	80083fe <HAL_RCC_OscConfig+0x26a>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800868c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800868e:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8008692:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008694:	429a      	cmp	r2, r3
 8008696:	f47f aeb2 	bne.w	80083fe <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800869a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800869c:	f3c5 2246 	ubfx	r2, r5, #9, #7
 80086a0:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80086a2:	429a      	cmp	r2, r3
 80086a4:	f47f aeab 	bne.w	80083fe <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80086a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80086aa:	f3c5 4206 	ubfx	r2, r5, #16, #7
 80086ae:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80086b0:	429a      	cmp	r2, r3
 80086b2:	f47f aea4 	bne.w	80083fe <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80086b6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80086b8:	f3c5 6506 	ubfx	r5, r5, #24, #7
 80086bc:	3801      	subs	r0, #1
  return HAL_OK;
 80086be:	1a28      	subs	r0, r5, r0
 80086c0:	bf18      	it	ne
 80086c2:	2001      	movne	r0, #1
}
 80086c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80086c6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80086ca:	601a      	str	r2, [r3, #0]
 80086cc:	681a      	ldr	r2, [r3, #0]
 80086ce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80086d2:	601a      	str	r2, [r3, #0]
 80086d4:	e586      	b.n	80081e4 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086d6:	4a1d      	ldr	r2, [pc, #116]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 80086d8:	6853      	ldr	r3, [r2, #4]
 80086da:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80086de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086e2:	6053      	str	r3, [r2, #4]
 80086e4:	6823      	ldr	r3, [r4, #0]
 80086e6:	e5b0      	b.n	800824a <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086e8:	4b18      	ldr	r3, [pc, #96]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086ea:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80086f0:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086f2:	f022 0201 	bic.w	r2, r2, #1
 80086f6:	671a      	str	r2, [r3, #112]	; 0x70
 80086f8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80086fa:	f022 0204 	bic.w	r2, r2, #4
 80086fe:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8008700:	f7fd fd10 	bl	8006124 <HAL_GetTick>
 8008704:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008706:	e005      	b.n	8008714 <HAL_RCC_OscConfig+0x580>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008708:	f7fd fd0c 	bl	8006124 <HAL_GetTick>
 800870c:	1b40      	subs	r0, r0, r5
 800870e:	42b8      	cmp	r0, r7
 8008710:	f63f aed8 	bhi.w	80084c4 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008714:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8008716:	0798      	lsls	r0, r3, #30
 8008718:	d4f6      	bmi.n	8008708 <HAL_RCC_OscConfig+0x574>
 800871a:	e5cf      	b.n	80082bc <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800871c:	68f3      	ldr	r3, [r6, #12]
 800871e:	6a22      	ldr	r2, [r4, #32]
 8008720:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8008724:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008728:	60f3      	str	r3, [r6, #12]
 800872a:	6823      	ldr	r3, [r4, #0]
 800872c:	e58f      	b.n	800824e <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800872e:	6873      	ldr	r3, [r6, #4]
 8008730:	6922      	ldr	r2, [r4, #16]
 8008732:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008736:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800873a:	6073      	str	r3, [r6, #4]
 800873c:	6823      	ldr	r3, [r4, #0]
 800873e:	e584      	b.n	800824a <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008740:	4a02      	ldr	r2, [pc, #8]	; (800874c <HAL_RCC_OscConfig+0x5b8>)
 8008742:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8008744:	f043 0301 	orr.w	r3, r3, #1
 8008748:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800874a:	e68e      	b.n	800846a <HAL_RCC_OscConfig+0x2d6>
 800874c:	58024400 	.word	0x58024400
 8008750:	fffffc0c 	.word	0xfffffc0c
 8008754:	ffff0007 	.word	0xffff0007
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008758:	4a08      	ldr	r2, [pc, #32]	; (800877c <HAL_RCC_OscConfig+0x5e8>)
 800875a:	6853      	ldr	r3, [r2, #4]
 800875c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008760:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008764:	6053      	str	r3, [r2, #4]
 8008766:	6823      	ldr	r3, [r4, #0]
 8008768:	e571      	b.n	800824e <HAL_RCC_OscConfig+0xba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800876a:	f042 0204 	orr.w	r2, r2, #4
 800876e:	671a      	str	r2, [r3, #112]	; 0x70
 8008770:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008772:	f042 0201 	orr.w	r2, r2, #1
 8008776:	671a      	str	r2, [r3, #112]	; 0x70
 8008778:	e677      	b.n	800846a <HAL_RCC_OscConfig+0x2d6>
 800877a:	bf00      	nop
 800877c:	58024400 	.word	0x58024400

08008780 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008780:	4a47      	ldr	r2, [pc, #284]	; (80088a0 <HAL_RCC_GetSysClockFreq+0x120>)
 8008782:	6913      	ldr	r3, [r2, #16]
 8008784:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008788:	2b10      	cmp	r3, #16
 800878a:	d004      	beq.n	8008796 <HAL_RCC_GetSysClockFreq+0x16>
 800878c:	2b18      	cmp	r3, #24
 800878e:	d00d      	beq.n	80087ac <HAL_RCC_GetSysClockFreq+0x2c>
 8008790:	b11b      	cbz	r3, 800879a <HAL_RCC_GetSysClockFreq+0x1a>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8008792:	4844      	ldr	r0, [pc, #272]	; (80088a4 <HAL_RCC_GetSysClockFreq+0x124>)
 8008794:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008796:	4844      	ldr	r0, [pc, #272]	; (80088a8 <HAL_RCC_GetSysClockFreq+0x128>)
 8008798:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800879a:	6813      	ldr	r3, [r2, #0]
 800879c:	0699      	lsls	r1, r3, #26
 800879e:	d54a      	bpl.n	8008836 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80087a0:	6813      	ldr	r3, [r2, #0]
 80087a2:	4842      	ldr	r0, [pc, #264]	; (80088ac <HAL_RCC_GetSysClockFreq+0x12c>)
 80087a4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80087a8:	40d8      	lsrs	r0, r3
 80087aa:	4770      	bx	lr
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80087ac:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 80087ae:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80087b0:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80087b2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 80087b4:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80087b8:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80087bc:	6b55      	ldr	r5, [r2, #52]	; 0x34
    if (pllm != 0U)
 80087be:	d038      	beq.n	8008832 <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80087c0:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80087c4:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80087c8:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80087cc:	fb01 f105 	mul.w	r1, r1, r5
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	ee07 1a90 	vmov	s15, r1
 80087d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 80087da:	d002      	beq.n	80087e2 <HAL_RCC_GetSysClockFreq+0x62>
 80087dc:	2b02      	cmp	r3, #2
 80087de:	d02c      	beq.n	800883a <HAL_RCC_GetSysClockFreq+0xba>
 80087e0:	b393      	cbz	r3, 8008848 <HAL_RCC_GetSysClockFreq+0xc8>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80087e2:	ee07 0a90 	vmov	s15, r0
 80087e6:	ed9f 5a32 	vldr	s10, [pc, #200]	; 80088b0 <HAL_RCC_GetSysClockFreq+0x130>
 80087ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087ee:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80087f0:	eec5 6a27 	vdiv.f32	s13, s10, s15
 80087f4:	eddf 5a2f 	vldr	s11, [pc, #188]	; 80088b4 <HAL_RCC_GetSysClockFreq+0x134>
 80087f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087fc:	ee07 3a90 	vmov	s15, r3
 8008800:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008808:	eee7 7a25 	vfma.f32	s15, s14, s11
 800880c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008810:	ee66 6aa7 	vmul.f32	s13, s13, s15
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8008814:	4b22      	ldr	r3, [pc, #136]	; (80088a0 <HAL_RCC_GetSysClockFreq+0x120>)
 8008816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008818:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800881c:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800881e:	ee07 3a90 	vmov	s15, r3
 8008822:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008826:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800882a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800882e:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8008832:	bc30      	pop	{r4, r5}
 8008834:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008836:	481d      	ldr	r0, [pc, #116]	; (80088ac <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8008838:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800883a:	ee07 0a90 	vmov	s15, r0
 800883e:	ed9f 5a1e 	vldr	s10, [pc, #120]	; 80088b8 <HAL_RCC_GetSysClockFreq+0x138>
 8008842:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008846:	e7d2      	b.n	80087ee <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008848:	6813      	ldr	r3, [r2, #0]
 800884a:	069b      	lsls	r3, r3, #26
 800884c:	d520      	bpl.n	8008890 <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800884e:	6813      	ldr	r3, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008850:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008854:	4915      	ldr	r1, [pc, #84]	; (80088ac <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008856:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800885a:	f3c3 00c1 	ubfx	r0, r3, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800885e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008862:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008864:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008866:	eddf 4a13 	vldr	s9, [pc, #76]	; 80088b4 <HAL_RCC_GetSysClockFreq+0x134>
 800886a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800886e:	ee06 1a10 	vmov	s12, r1
 8008872:	ee06 3a90 	vmov	s13, r3
 8008876:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800887a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800887e:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8008882:	eee7 6a24 	vfma.f32	s13, s14, s9
 8008886:	ee76 6a85 	vadd.f32	s13, s13, s10
 800888a:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800888e:	e7c1      	b.n	8008814 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008890:	ee07 0a90 	vmov	s15, r0
 8008894:	ed9f 5a09 	vldr	s10, [pc, #36]	; 80088bc <HAL_RCC_GetSysClockFreq+0x13c>
 8008898:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800889c:	e7a7      	b.n	80087ee <HAL_RCC_GetSysClockFreq+0x6e>
 800889e:	bf00      	nop
 80088a0:	58024400 	.word	0x58024400
 80088a4:	003d0900 	.word	0x003d0900
 80088a8:	017d7840 	.word	0x017d7840
 80088ac:	03d09000 	.word	0x03d09000
 80088b0:	4a742400 	.word	0x4a742400
 80088b4:	39000000 	.word	0x39000000
 80088b8:	4bbebc20 	.word	0x4bbebc20
 80088bc:	4c742400 	.word	0x4c742400

080088c0 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80088c0:	2800      	cmp	r0, #0
 80088c2:	f000 810e 	beq.w	8008ae2 <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80088c6:	4a8d      	ldr	r2, [pc, #564]	; (8008afc <HAL_RCC_ClockConfig+0x23c>)
 80088c8:	6813      	ldr	r3, [r2, #0]
 80088ca:	f003 030f 	and.w	r3, r3, #15
 80088ce:	428b      	cmp	r3, r1
{
 80088d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088d4:	4604      	mov	r4, r0
 80088d6:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80088d8:	d20c      	bcs.n	80088f4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088da:	6813      	ldr	r3, [r2, #0]
 80088dc:	f023 030f 	bic.w	r3, r3, #15
 80088e0:	430b      	orrs	r3, r1
 80088e2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80088e4:	6813      	ldr	r3, [r2, #0]
 80088e6:	f003 030f 	and.w	r3, r3, #15
 80088ea:	428b      	cmp	r3, r1
 80088ec:	d002      	beq.n	80088f4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80088ee:	2001      	movs	r0, #1
}
 80088f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80088f4:	6823      	ldr	r3, [r4, #0]
 80088f6:	075f      	lsls	r7, r3, #29
 80088f8:	d50b      	bpl.n	8008912 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80088fa:	4981      	ldr	r1, [pc, #516]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 80088fc:	6920      	ldr	r0, [r4, #16]
 80088fe:	698a      	ldr	r2, [r1, #24]
 8008900:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008904:	4290      	cmp	r0, r2
 8008906:	d904      	bls.n	8008912 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008908:	698a      	ldr	r2, [r1, #24]
 800890a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800890e:	4302      	orrs	r2, r0
 8008910:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008912:	071e      	lsls	r6, r3, #28
 8008914:	d50b      	bpl.n	800892e <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008916:	497a      	ldr	r1, [pc, #488]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 8008918:	6960      	ldr	r0, [r4, #20]
 800891a:	69ca      	ldr	r2, [r1, #28]
 800891c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008920:	4290      	cmp	r0, r2
 8008922:	d904      	bls.n	800892e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008924:	69ca      	ldr	r2, [r1, #28]
 8008926:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800892a:	4302      	orrs	r2, r0
 800892c:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800892e:	06d8      	lsls	r0, r3, #27
 8008930:	d50b      	bpl.n	800894a <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008932:	4973      	ldr	r1, [pc, #460]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 8008934:	69a0      	ldr	r0, [r4, #24]
 8008936:	69ca      	ldr	r2, [r1, #28]
 8008938:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800893c:	4290      	cmp	r0, r2
 800893e:	d904      	bls.n	800894a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008940:	69ca      	ldr	r2, [r1, #28]
 8008942:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008946:	4302      	orrs	r2, r0
 8008948:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800894a:	0699      	lsls	r1, r3, #26
 800894c:	d50b      	bpl.n	8008966 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800894e:	496c      	ldr	r1, [pc, #432]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 8008950:	69e0      	ldr	r0, [r4, #28]
 8008952:	6a0a      	ldr	r2, [r1, #32]
 8008954:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008958:	4290      	cmp	r0, r2
 800895a:	d904      	bls.n	8008966 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800895c:	6a0a      	ldr	r2, [r1, #32]
 800895e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008962:	4302      	orrs	r2, r0
 8008964:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008966:	079a      	lsls	r2, r3, #30
 8008968:	f140 80ad 	bpl.w	8008ac6 <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800896c:	4864      	ldr	r0, [pc, #400]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 800896e:	68e1      	ldr	r1, [r4, #12]
 8008970:	6982      	ldr	r2, [r0, #24]
 8008972:	f002 020f 	and.w	r2, r2, #15
 8008976:	4291      	cmp	r1, r2
 8008978:	d904      	bls.n	8008984 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800897a:	6982      	ldr	r2, [r0, #24]
 800897c:	f022 020f 	bic.w	r2, r2, #15
 8008980:	430a      	orrs	r2, r1
 8008982:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008984:	07d8      	lsls	r0, r3, #31
 8008986:	d531      	bpl.n	80089ec <HAL_RCC_ClockConfig+0x12c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008988:	4a5d      	ldr	r2, [pc, #372]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 800898a:	68a1      	ldr	r1, [r4, #8]
 800898c:	6993      	ldr	r3, [r2, #24]
 800898e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008992:	430b      	orrs	r3, r1
 8008994:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008996:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008998:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800899a:	2902      	cmp	r1, #2
 800899c:	f000 80a3 	beq.w	8008ae6 <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80089a0:	2903      	cmp	r1, #3
 80089a2:	f000 809a 	beq.w	8008ada <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80089a6:	2901      	cmp	r1, #1
 80089a8:	f000 80a3 	beq.w	8008af2 <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80089ac:	0758      	lsls	r0, r3, #29
 80089ae:	d59e      	bpl.n	80088ee <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80089b0:	4a53      	ldr	r2, [pc, #332]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089b2:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80089b6:	6913      	ldr	r3, [r2, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089b8:	4617      	mov	r7, r2
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80089ba:	f023 0307 	bic.w	r3, r3, #7
 80089be:	430b      	orrs	r3, r1
 80089c0:	6113      	str	r3, [r2, #16]
      tickstart = HAL_GetTick();
 80089c2:	f7fd fbaf 	bl	8006124 <HAL_GetTick>
 80089c6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089c8:	e005      	b.n	80089d6 <HAL_RCC_ClockConfig+0x116>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089ca:	f7fd fbab 	bl	8006124 <HAL_GetTick>
 80089ce:	1b80      	subs	r0, r0, r6
 80089d0:	4540      	cmp	r0, r8
 80089d2:	f200 808c 	bhi.w	8008aee <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	6862      	ldr	r2, [r4, #4]
 80089da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80089de:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80089e2:	d1f2      	bne.n	80089ca <HAL_RCC_ClockConfig+0x10a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80089e4:	6823      	ldr	r3, [r4, #0]
 80089e6:	0799      	lsls	r1, r3, #30
 80089e8:	d506      	bpl.n	80089f8 <HAL_RCC_ClockConfig+0x138>
 80089ea:	68e1      	ldr	r1, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80089ec:	4844      	ldr	r0, [pc, #272]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 80089ee:	6982      	ldr	r2, [r0, #24]
 80089f0:	f002 020f 	and.w	r2, r2, #15
 80089f4:	428a      	cmp	r2, r1
 80089f6:	d86a      	bhi.n	8008ace <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80089f8:	4940      	ldr	r1, [pc, #256]	; (8008afc <HAL_RCC_ClockConfig+0x23c>)
 80089fa:	680a      	ldr	r2, [r1, #0]
 80089fc:	f002 020f 	and.w	r2, r2, #15
 8008a00:	42aa      	cmp	r2, r5
 8008a02:	d90a      	bls.n	8008a1a <HAL_RCC_ClockConfig+0x15a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a04:	680a      	ldr	r2, [r1, #0]
 8008a06:	f022 020f 	bic.w	r2, r2, #15
 8008a0a:	432a      	orrs	r2, r5
 8008a0c:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a0e:	680a      	ldr	r2, [r1, #0]
 8008a10:	f002 020f 	and.w	r2, r2, #15
 8008a14:	42aa      	cmp	r2, r5
 8008a16:	f47f af6a 	bne.w	80088ee <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008a1a:	075a      	lsls	r2, r3, #29
 8008a1c:	d50b      	bpl.n	8008a36 <HAL_RCC_ClockConfig+0x176>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008a1e:	4938      	ldr	r1, [pc, #224]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 8008a20:	6920      	ldr	r0, [r4, #16]
 8008a22:	698a      	ldr	r2, [r1, #24]
 8008a24:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008a28:	4290      	cmp	r0, r2
 8008a2a:	d204      	bcs.n	8008a36 <HAL_RCC_ClockConfig+0x176>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008a2c:	698a      	ldr	r2, [r1, #24]
 8008a2e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008a32:	4302      	orrs	r2, r0
 8008a34:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a36:	071f      	lsls	r7, r3, #28
 8008a38:	d50b      	bpl.n	8008a52 <HAL_RCC_ClockConfig+0x192>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008a3a:	4931      	ldr	r1, [pc, #196]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 8008a3c:	6960      	ldr	r0, [r4, #20]
 8008a3e:	69ca      	ldr	r2, [r1, #28]
 8008a40:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008a44:	4290      	cmp	r0, r2
 8008a46:	d204      	bcs.n	8008a52 <HAL_RCC_ClockConfig+0x192>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008a48:	69ca      	ldr	r2, [r1, #28]
 8008a4a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008a4e:	4302      	orrs	r2, r0
 8008a50:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a52:	06de      	lsls	r6, r3, #27
 8008a54:	d50b      	bpl.n	8008a6e <HAL_RCC_ClockConfig+0x1ae>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008a56:	492a      	ldr	r1, [pc, #168]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 8008a58:	69a0      	ldr	r0, [r4, #24]
 8008a5a:	69ca      	ldr	r2, [r1, #28]
 8008a5c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8008a60:	4290      	cmp	r0, r2
 8008a62:	d204      	bcs.n	8008a6e <HAL_RCC_ClockConfig+0x1ae>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008a64:	69ca      	ldr	r2, [r1, #28]
 8008a66:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008a6a:	4302      	orrs	r2, r0
 8008a6c:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008a6e:	069d      	lsls	r5, r3, #26
 8008a70:	d50b      	bpl.n	8008a8a <HAL_RCC_ClockConfig+0x1ca>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008a72:	4a23      	ldr	r2, [pc, #140]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 8008a74:	69e1      	ldr	r1, [r4, #28]
 8008a76:	6a13      	ldr	r3, [r2, #32]
 8008a78:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008a7c:	4299      	cmp	r1, r3
 8008a7e:	d204      	bcs.n	8008a8a <HAL_RCC_ClockConfig+0x1ca>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008a80:	6a13      	ldr	r3, [r2, #32]
 8008a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a86:	430b      	orrs	r3, r1
 8008a88:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008a8a:	f7ff fe79 	bl	8008780 <HAL_RCC_GetSysClockFreq>
 8008a8e:	4b1c      	ldr	r3, [pc, #112]	; (8008b00 <HAL_RCC_ClockConfig+0x240>)
 8008a90:	4602      	mov	r2, r0
 8008a92:	481c      	ldr	r0, [pc, #112]	; (8008b04 <HAL_RCC_ClockConfig+0x244>)
 8008a94:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a96:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008a98:	f3c1 2103 	ubfx	r1, r1, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 8008a9c:	4d1a      	ldr	r5, [pc, #104]	; (8008b08 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a9e:	f003 030f 	and.w	r3, r3, #15
 8008aa2:	4c1a      	ldr	r4, [pc, #104]	; (8008b0c <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008aa4:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008aa6:	5cc3      	ldrb	r3, [r0, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008aa8:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 8008aac:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008aae:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 8008ab2:	4d17      	ldr	r5, [pc, #92]	; (8008b10 <HAL_RCC_ClockConfig+0x250>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008ab4:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008ab6:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8008aba:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008abc:	6023      	str	r3, [r4, #0]
}
 8008abe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8008ac2:	f7fd bacd 	b.w	8006060 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008ac6:	07da      	lsls	r2, r3, #31
 8008ac8:	f53f af5e 	bmi.w	8008988 <HAL_RCC_ClockConfig+0xc8>
 8008acc:	e794      	b.n	80089f8 <HAL_RCC_ClockConfig+0x138>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008ace:	6982      	ldr	r2, [r0, #24]
 8008ad0:	f022 020f 	bic.w	r2, r2, #15
 8008ad4:	4311      	orrs	r1, r2
 8008ad6:	6181      	str	r1, [r0, #24]
 8008ad8:	e78e      	b.n	80089f8 <HAL_RCC_ClockConfig+0x138>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008ada:	019f      	lsls	r7, r3, #6
 8008adc:	f53f af68 	bmi.w	80089b0 <HAL_RCC_ClockConfig+0xf0>
 8008ae0:	e705      	b.n	80088ee <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8008ae2:	2001      	movs	r0, #1
}
 8008ae4:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008ae6:	039b      	lsls	r3, r3, #14
 8008ae8:	f53f af62 	bmi.w	80089b0 <HAL_RCC_ClockConfig+0xf0>
 8008aec:	e6ff      	b.n	80088ee <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 8008aee:	2003      	movs	r0, #3
 8008af0:	e6fe      	b.n	80088f0 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008af2:	05de      	lsls	r6, r3, #23
 8008af4:	f53f af5c 	bmi.w	80089b0 <HAL_RCC_ClockConfig+0xf0>
 8008af8:	e6f9      	b.n	80088ee <HAL_RCC_ClockConfig+0x2e>
 8008afa:	bf00      	nop
 8008afc:	52002000 	.word	0x52002000
 8008b00:	58024400 	.word	0x58024400
 8008b04:	0800a418 	.word	0x0800a418
 8008b08:	24001070 	.word	0x24001070
 8008b0c:	24000004 	.word	0x24000004
 8008b10:	24000000 	.word	0x24000000

08008b14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b14:	b538      	push	{r3, r4, r5, lr}
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b16:	f7ff fe33 	bl	8008780 <HAL_RCC_GetSysClockFreq>
 8008b1a:	4b0b      	ldr	r3, [pc, #44]	; (8008b48 <HAL_RCC_GetHCLKFreq+0x34>)
 8008b1c:	490b      	ldr	r1, [pc, #44]	; (8008b4c <HAL_RCC_GetHCLKFreq+0x38>)
 8008b1e:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b20:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b22:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b26:	4c0a      	ldr	r4, [pc, #40]	; (8008b50 <HAL_RCC_GetHCLKFreq+0x3c>)
 8008b28:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008b2c:	4d09      	ldr	r5, [pc, #36]	; (8008b54 <HAL_RCC_GetHCLKFreq+0x40>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b2e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b30:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b32:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b36:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b3a:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b3e:	fa22 f003 	lsr.w	r0, r2, r3
  SystemCoreClock = common_system_clock;
 8008b42:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b44:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8008b46:	bd38      	pop	{r3, r4, r5, pc}
 8008b48:	58024400 	.word	0x58024400
 8008b4c:	0800a418 	.word	0x0800a418
 8008b50:	24000004 	.word	0x24000004
 8008b54:	24000000 	.word	0x24000000

08008b58 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008b58:	4a3b      	ldr	r2, [pc, #236]	; (8008c48 <RCCEx_PLL2_Config+0xf0>)
{
 8008b5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008b5c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8008b5e:	f003 0303 	and.w	r3, r3, #3
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	d069      	beq.n	8008c3a <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008b66:	6813      	ldr	r3, [r2, #0]
 8008b68:	4606      	mov	r6, r0
 8008b6a:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b6c:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 8008b6e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008b72:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008b74:	f7fd fad6 	bl	8006124 <HAL_GetTick>
 8008b78:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b7a:	e004      	b.n	8008b86 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008b7c:	f7fd fad2 	bl	8006124 <HAL_GetTick>
 8008b80:	1b43      	subs	r3, r0, r5
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	d857      	bhi.n	8008c36 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b86:	6823      	ldr	r3, [r4, #0]
 8008b88:	011a      	lsls	r2, r3, #4
 8008b8a:	d4f7      	bmi.n	8008b7c <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008b8c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008b8e:	6832      	ldr	r2, [r6, #0]
 8008b90:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008b94:	492d      	ldr	r1, [pc, #180]	; (8008c4c <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008b96:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8008b9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b9c:	6875      	ldr	r5, [r6, #4]
 8008b9e:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8008ba2:	3d01      	subs	r5, #1
 8008ba4:	1e50      	subs	r0, r2, #1
 8008ba6:	3b01      	subs	r3, #1
 8008ba8:	6932      	ldr	r2, [r6, #16]
 8008baa:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8008bae:	025b      	lsls	r3, r3, #9
 8008bb0:	0400      	lsls	r0, r0, #16
 8008bb2:	3a01      	subs	r2, #1
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8008bba:	0612      	lsls	r2, r2, #24
 8008bbc:	4303      	orrs	r3, r0
 8008bbe:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008bc2:	432b      	orrs	r3, r5
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008bc8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008bca:	6972      	ldr	r2, [r6, #20]
 8008bcc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008bd4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008bd6:	69b2      	ldr	r2, [r6, #24]
 8008bd8:	f023 0320 	bic.w	r3, r3, #32
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008be0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008be2:	f023 0310 	bic.w	r3, r3, #16
 8008be6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008be8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008bea:	69f3      	ldr	r3, [r6, #28]
 8008bec:	4011      	ands	r1, r2
 8008bee:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8008bf2:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008bf4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008bf6:	f043 0310 	orr.w	r3, r3, #16
 8008bfa:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008bfc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008bfe:	b1f7      	cbz	r7, 8008c3e <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008c00:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008c02:	bf0c      	ite	eq
 8008c04:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008c08:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8008c0c:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008c0e:	4b0e      	ldr	r3, [pc, #56]	; (8008c48 <RCCEx_PLL2_Config+0xf0>)
 8008c10:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008c12:	461d      	mov	r5, r3
    __HAL_RCC_PLL2_ENABLE();
 8008c14:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008c18:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008c1a:	f7fd fa83 	bl	8006124 <HAL_GetTick>
 8008c1e:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008c20:	e004      	b.n	8008c2c <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008c22:	f7fd fa7f 	bl	8006124 <HAL_GetTick>
 8008c26:	1b00      	subs	r0, r0, r4
 8008c28:	2802      	cmp	r0, #2
 8008c2a:	d804      	bhi.n	8008c36 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008c2c:	682b      	ldr	r3, [r5, #0]
 8008c2e:	011b      	lsls	r3, r3, #4
 8008c30:	d5f7      	bpl.n	8008c22 <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 8008c32:	2000      	movs	r0, #0
}
 8008c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008c36:	2003      	movs	r0, #3
}
 8008c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008c3a:	2001      	movs	r0, #1
}
 8008c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008c3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c42:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c44:	e7e3      	b.n	8008c0e <RCCEx_PLL2_Config+0xb6>
 8008c46:	bf00      	nop
 8008c48:	58024400 	.word	0x58024400
 8008c4c:	ffff0007 	.word	0xffff0007

08008c50 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c50:	4a3b      	ldr	r2, [pc, #236]	; (8008d40 <RCCEx_PLL3_Config+0xf0>)
{
 8008c52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c54:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8008c56:	f003 0303 	and.w	r3, r3, #3
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	d069      	beq.n	8008d32 <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008c5e:	6813      	ldr	r3, [r2, #0]
 8008c60:	4606      	mov	r6, r0
 8008c62:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c64:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8008c66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008c6a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008c6c:	f7fd fa5a 	bl	8006124 <HAL_GetTick>
 8008c70:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c72:	e004      	b.n	8008c7e <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008c74:	f7fd fa56 	bl	8006124 <HAL_GetTick>
 8008c78:	1b43      	subs	r3, r0, r5
 8008c7a:	2b02      	cmp	r3, #2
 8008c7c:	d857      	bhi.n	8008d2e <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c7e:	6823      	ldr	r3, [r4, #0]
 8008c80:	009a      	lsls	r2, r3, #2
 8008c82:	d4f7      	bmi.n	8008c74 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008c84:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008c86:	6832      	ldr	r2, [r6, #0]
 8008c88:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008c8c:	492d      	ldr	r1, [pc, #180]	; (8008d44 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008c8e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8008c92:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c94:	6875      	ldr	r5, [r6, #4]
 8008c96:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8008c9a:	3d01      	subs	r5, #1
 8008c9c:	1e50      	subs	r0, r2, #1
 8008c9e:	3b01      	subs	r3, #1
 8008ca0:	6932      	ldr	r2, [r6, #16]
 8008ca2:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8008ca6:	025b      	lsls	r3, r3, #9
 8008ca8:	0400      	lsls	r0, r0, #16
 8008caa:	3a01      	subs	r2, #1
 8008cac:	b29b      	uxth	r3, r3
 8008cae:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8008cb2:	0612      	lsls	r2, r2, #24
 8008cb4:	4303      	orrs	r3, r0
 8008cb6:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008cba:	432b      	orrs	r3, r5
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008cc0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008cc2:	6972      	ldr	r2, [r6, #20]
 8008cc4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008ccc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008cce:	69b2      	ldr	r2, [r6, #24]
 8008cd0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008cd8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008cda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cde:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008ce0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008ce2:	69f3      	ldr	r3, [r6, #28]
 8008ce4:	4011      	ands	r1, r2
 8008ce6:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8008cea:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008cec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008cee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008cf2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008cf4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008cf6:	b1f7      	cbz	r7, 8008d36 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008cf8:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008cfa:	bf0c      	ite	eq
 8008cfc:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008d00:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8008d04:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008d06:	4b0e      	ldr	r3, [pc, #56]	; (8008d40 <RCCEx_PLL3_Config+0xf0>)
 8008d08:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d0a:	461d      	mov	r5, r3
    __HAL_RCC_PLL3_ENABLE();
 8008d0c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008d10:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008d12:	f7fd fa07 	bl	8006124 <HAL_GetTick>
 8008d16:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d18:	e004      	b.n	8008d24 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008d1a:	f7fd fa03 	bl	8006124 <HAL_GetTick>
 8008d1e:	1b00      	subs	r0, r0, r4
 8008d20:	2802      	cmp	r0, #2
 8008d22:	d804      	bhi.n	8008d2e <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d24:	682b      	ldr	r3, [r5, #0]
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	d5f7      	bpl.n	8008d1a <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 8008d2a:	2000      	movs	r0, #0
}
 8008d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008d2e:	2003      	movs	r0, #3
}
 8008d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008d32:	2001      	movs	r0, #1
}
 8008d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008d36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008d3a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d3c:	e7e3      	b.n	8008d06 <RCCEx_PLL3_Config+0xb6>
 8008d3e:	bf00      	nop
 8008d40:	58024400 	.word	0x58024400
 8008d44:	ffff0007 	.word	0xffff0007

08008d48 <HAL_RCCEx_PeriphCLKConfig>:
{
 8008d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008d4c:	6803      	ldr	r3, [r0, #0]
{
 8008d4e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008d50:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8008d54:	d01c      	beq.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x48>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008d56:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8008d58:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008d5c:	f000 84c7 	beq.w	80096ee <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 8008d60:	d823      	bhi.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x62>
 8008d62:	2a00      	cmp	r2, #0
 8008d64:	f000 842c 	beq.w	80095c0 <HAL_RCCEx_PeriphCLKConfig+0x878>
 8008d68:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008d6c:	d120      	bne.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008d6e:	2102      	movs	r1, #2
 8008d70:	3004      	adds	r0, #4
 8008d72:	f7ff fef1 	bl	8008b58 <RCCEx_PLL2_Config>
 8008d76:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008d78:	2e00      	cmp	r6, #0
 8008d7a:	f040 84c0 	bne.w	80096fe <HAL_RCCEx_PeriphCLKConfig+0x9b6>
 8008d7e:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8008d80:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008d82:	48b0      	ldr	r0, [pc, #704]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008d84:	2600      	movs	r6, #0
 8008d86:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8008d88:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008d8c:	430a      	orrs	r2, r1
 8008d8e:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008d90:	05da      	lsls	r2, r3, #23
 8008d92:	d511      	bpl.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008d94:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8008d96:	2a04      	cmp	r2, #4
 8008d98:	f200 8580 	bhi.w	800989c <HAL_RCCEx_PeriphCLKConfig+0xb54>
 8008d9c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008da0:	04c104ba 	.word	0x04c104ba
 8008da4:	033b04b2 	.word	0x033b04b2
 8008da8:	033b      	.short	0x033b
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008daa:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8008dae:	d0e8      	beq.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008db0:	05da      	lsls	r2, r3, #23
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008db2:	f04f 0601 	mov.w	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008db6:	d4ed      	bmi.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008db8:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008dba:	059f      	lsls	r7, r3, #22
 8008dbc:	d51b      	bpl.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai23ClockSelection)
 8008dbe:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008dc0:	2a80      	cmp	r2, #128	; 0x80
 8008dc2:	f000 84b7 	beq.w	8009734 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 8008dc6:	f200 8127 	bhi.w	8009018 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8008dca:	2a00      	cmp	r2, #0
 8008dcc:	f000 83e6 	beq.w	800959c <HAL_RCCEx_PeriphCLKConfig+0x854>
 8008dd0:	2a40      	cmp	r2, #64	; 0x40
 8008dd2:	f040 8128 	bne.w	8009026 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008dd6:	2100      	movs	r1, #0
 8008dd8:	1d20      	adds	r0, r4, #4
 8008dda:	f7ff febd 	bl	8008b58 <RCCEx_PLL2_Config>
 8008dde:	6823      	ldr	r3, [r4, #0]
 8008de0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008de2:	2d00      	cmp	r5, #0
 8008de4:	f040 83cc 	bne.w	8009580 <HAL_RCCEx_PeriphCLKConfig+0x838>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008de8:	4996      	ldr	r1, [pc, #600]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008dea:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8008dec:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008dee:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 8008df2:	4302      	orrs	r2, r0
 8008df4:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008df6:	0558      	lsls	r0, r3, #21
 8008df8:	d51f      	bpl.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008dfa:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 8008dfe:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8008e02:	f000 8462 	beq.w	80096ca <HAL_RCCEx_PeriphCLKConfig+0x982>
 8008e06:	f200 8111 	bhi.w	800902c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8008e0a:	2a00      	cmp	r2, #0
 8008e0c:	f000 83c0 	beq.w	8009590 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8008e10:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008e14:	f040 8112 	bne.w	800903c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e18:	2100      	movs	r1, #0
 8008e1a:	1d20      	adds	r0, r4, #4
 8008e1c:	f7ff fe9c 	bl	8008b58 <RCCEx_PLL2_Config>
 8008e20:	6823      	ldr	r3, [r4, #0]
 8008e22:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e24:	2d00      	cmp	r5, #0
 8008e26:	f040 83b1 	bne.w	800958c <HAL_RCCEx_PeriphCLKConfig+0x844>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008e2a:	4986      	ldr	r1, [pc, #536]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008e2c:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8008e30:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008e32:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 8008e36:	4302      	orrs	r2, r0
 8008e38:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008e3a:	0519      	lsls	r1, r3, #20
 8008e3c:	d51f      	bpl.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->Sai4BClockSelection)
 8008e3e:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 8008e42:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 8008e46:	f000 8437 	beq.w	80096b8 <HAL_RCCEx_PeriphCLKConfig+0x970>
 8008e4a:	f200 80fd 	bhi.w	8009048 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8008e4e:	2a00      	cmp	r2, #0
 8008e50:	f000 83aa 	beq.w	80095a8 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8008e54:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8008e58:	f040 80fe 	bne.w	8009058 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	1d20      	adds	r0, r4, #4
 8008e60:	f7ff fe7a 	bl	8008b58 <RCCEx_PLL2_Config>
 8008e64:	6823      	ldr	r3, [r4, #0]
 8008e66:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e68:	2d00      	cmp	r5, #0
 8008e6a:	f040 8387 	bne.w	800957c <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008e6e:	4975      	ldr	r1, [pc, #468]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008e70:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8008e74:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008e76:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8008e7a:	4302      	orrs	r2, r0
 8008e7c:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008e7e:	019a      	lsls	r2, r3, #6
 8008e80:	d518      	bpl.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->QspiClockSelection)
 8008e82:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008e84:	2a20      	cmp	r2, #32
 8008e86:	f000 840d 	beq.w	80096a4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8008e8a:	f200 80e8 	bhi.w	800905e <HAL_RCCEx_PeriphCLKConfig+0x316>
 8008e8e:	b13a      	cbz	r2, 8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8008e90:	2a10      	cmp	r2, #16
 8008e92:	f040 80e7 	bne.w	8009064 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e96:	496b      	ldr	r1, [pc, #428]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008e98:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008e9a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008e9e:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008ea0:	2d00      	cmp	r5, #0
 8008ea2:	f040 83ba 	bne.w	800961a <HAL_RCCEx_PeriphCLKConfig+0x8d2>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008ea6:	4967      	ldr	r1, [pc, #412]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008ea8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008eaa:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008eac:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8008eb0:	4302      	orrs	r2, r0
 8008eb2:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008eb4:	04df      	lsls	r7, r3, #19
 8008eb6:	d51d      	bpl.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008eb8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008eba:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008ebe:	f000 840d 	beq.w	80096dc <HAL_RCCEx_PeriphCLKConfig+0x994>
 8008ec2:	f200 80d2 	bhi.w	800906a <HAL_RCCEx_PeriphCLKConfig+0x322>
 8008ec6:	2a00      	cmp	r2, #0
 8008ec8:	f000 8374 	beq.w	80095b4 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 8008ecc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8008ed0:	f040 80d3 	bne.w	800907a <HAL_RCCEx_PeriphCLKConfig+0x332>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ed4:	2100      	movs	r1, #0
 8008ed6:	1d20      	adds	r0, r4, #4
 8008ed8:	f7ff fe3e 	bl	8008b58 <RCCEx_PLL2_Config>
 8008edc:	6823      	ldr	r3, [r4, #0]
 8008ede:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ee0:	2d00      	cmp	r5, #0
 8008ee2:	f040 834f 	bne.w	8009584 <HAL_RCCEx_PeriphCLKConfig+0x83c>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008ee6:	4957      	ldr	r1, [pc, #348]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008ee8:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8008eea:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008eec:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008ef0:	4302      	orrs	r2, r0
 8008ef2:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008ef4:	0498      	lsls	r0, r3, #18
 8008ef6:	d51b      	bpl.n	8008f30 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008ef8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008efa:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8008efe:	f000 83bd 	beq.w	800967c <HAL_RCCEx_PeriphCLKConfig+0x934>
 8008f02:	f200 80bd 	bhi.w	8009080 <HAL_RCCEx_PeriphCLKConfig+0x338>
 8008f06:	b14a      	cbz	r2, 8008f1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8008f08:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008f0c:	f040 80c2 	bne.w	8009094 <HAL_RCCEx_PeriphCLKConfig+0x34c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008f10:	2101      	movs	r1, #1
 8008f12:	1d20      	adds	r0, r4, #4
 8008f14:	f7ff fe20 	bl	8008b58 <RCCEx_PLL2_Config>
 8008f18:	6823      	ldr	r3, [r4, #0]
 8008f1a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f1c:	2d00      	cmp	r5, #0
 8008f1e:	f040 837e 	bne.w	800961e <HAL_RCCEx_PeriphCLKConfig+0x8d6>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008f22:	4948      	ldr	r1, [pc, #288]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008f24:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8008f26:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008f28:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8008f2c:	4302      	orrs	r2, r0
 8008f2e:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008f30:	0459      	lsls	r1, r3, #17
 8008f32:	d51d      	bpl.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x228>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008f34:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8008f38:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008f3c:	f000 83a8 	beq.w	8009690 <HAL_RCCEx_PeriphCLKConfig+0x948>
 8008f40:	f200 80ab 	bhi.w	800909a <HAL_RCCEx_PeriphCLKConfig+0x352>
 8008f44:	b14a      	cbz	r2, 8008f5a <HAL_RCCEx_PeriphCLKConfig+0x212>
 8008f46:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008f4a:	f040 80b0 	bne.w	80090ae <HAL_RCCEx_PeriphCLKConfig+0x366>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008f4e:	2101      	movs	r1, #1
 8008f50:	1d20      	adds	r0, r4, #4
 8008f52:	f7ff fe01 	bl	8008b58 <RCCEx_PLL2_Config>
 8008f56:	6823      	ldr	r3, [r4, #0]
 8008f58:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f5a:	2d00      	cmp	r5, #0
 8008f5c:	f040 8363 	bne.w	8009626 <HAL_RCCEx_PeriphCLKConfig+0x8de>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008f60:	4938      	ldr	r1, [pc, #224]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008f62:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8008f66:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008f68:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008f6c:	4302      	orrs	r2, r0
 8008f6e:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8008f70:	015a      	lsls	r2, r3, #5
 8008f72:	d509      	bpl.n	8008f88 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch(PeriphClkInit->DsiClockSelection)
 8008f74:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8008f76:	2a00      	cmp	r2, #0
 8008f78:	f000 8264 	beq.w	8009444 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
 8008f7c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008f80:	f000 825a 	beq.w	8009438 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8008f84:	2601      	movs	r6, #1
 8008f86:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008f88:	041f      	lsls	r7, r3, #16
 8008f8a:	d50d      	bpl.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>
    switch(PeriphClkInit->FdcanClockSelection)
 8008f8c:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8008f8e:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008f92:	f000 8420 	beq.w	80097d6 <HAL_RCCEx_PeriphCLKConfig+0xa8e>
 8008f96:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008f9a:	f000 82ce 	beq.w	800953a <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8008f9e:	2a00      	cmp	r2, #0
 8008fa0:	f000 82d1 	beq.w	8009546 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8008fa4:	2601      	movs	r6, #1
 8008fa6:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008fa8:	01d8      	lsls	r0, r3, #7
 8008faa:	f100 81cf 	bmi.w	800934c <HAL_RCCEx_PeriphCLKConfig+0x604>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008fae:	0259      	lsls	r1, r3, #9
 8008fb0:	f100 81ef 	bmi.w	8009392 <HAL_RCCEx_PeriphCLKConfig+0x64a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008fb4:	07df      	lsls	r7, r3, #31
 8008fb6:	f140 8088 	bpl.w	80090ca <HAL_RCCEx_PeriphCLKConfig+0x382>
    switch(PeriphClkInit->Usart16ClockSelection)
 8008fba:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8008fbc:	2a28      	cmp	r2, #40	; 0x28
 8008fbe:	f200 81cf 	bhi.w	8009360 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8008fc2:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008fc6:	007e      	.short	0x007e
 8008fc8:	01cd01cd 	.word	0x01cd01cd
 8008fcc:	01cd01cd 	.word	0x01cd01cd
 8008fd0:	01cd01cd 	.word	0x01cd01cd
 8008fd4:	03d401cd 	.word	0x03d401cd
 8008fd8:	01cd01cd 	.word	0x01cd01cd
 8008fdc:	01cd01cd 	.word	0x01cd01cd
 8008fe0:	01cd01cd 	.word	0x01cd01cd
 8008fe4:	007701cd 	.word	0x007701cd
 8008fe8:	01cd01cd 	.word	0x01cd01cd
 8008fec:	01cd01cd 	.word	0x01cd01cd
 8008ff0:	01cd01cd 	.word	0x01cd01cd
 8008ff4:	007e01cd 	.word	0x007e01cd
 8008ff8:	01cd01cd 	.word	0x01cd01cd
 8008ffc:	01cd01cd 	.word	0x01cd01cd
 8009000:	01cd01cd 	.word	0x01cd01cd
 8009004:	007e01cd 	.word	0x007e01cd
 8009008:	01cd01cd 	.word	0x01cd01cd
 800900c:	01cd01cd 	.word	0x01cd01cd
 8009010:	01cd01cd 	.word	0x01cd01cd
 8009014:	007e01cd 	.word	0x007e01cd
    switch(PeriphClkInit->Sai23ClockSelection)
 8009018:	2ac0      	cmp	r2, #192	; 0xc0
 800901a:	f43f aee2 	beq.w	8008de2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
 800901e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8009022:	f43f aede 	beq.w	8008de2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8009026:	2601      	movs	r6, #1
 8009028:	4635      	mov	r5, r6
 800902a:	e6e4      	b.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai4AClockSelection)
 800902c:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 8009030:	f43f aef8 	beq.w	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8009034:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8009038:	f43f aef4 	beq.w	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 800903c:	2601      	movs	r6, #1
 800903e:	4635      	mov	r5, r6
 8009040:	e6fb      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0xf2>
 8009042:	bf00      	nop
 8009044:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Sai4BClockSelection)
 8009048:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 800904c:	f43f af0c 	beq.w	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8009050:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8009054:	f43f af08 	beq.w	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8009058:	2601      	movs	r6, #1
 800905a:	4635      	mov	r5, r6
 800905c:	e70f      	b.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->QspiClockSelection)
 800905e:	2a30      	cmp	r2, #48	; 0x30
 8009060:	f43f af1e 	beq.w	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8009064:	2601      	movs	r6, #1
 8009066:	4635      	mov	r5, r6
 8009068:	e724      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->Spi123ClockSelection)
 800906a:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 800906e:	f43f af37 	beq.w	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8009072:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8009076:	f43f af33 	beq.w	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800907a:	2601      	movs	r6, #1
 800907c:	4635      	mov	r5, r6
 800907e:	e739      	b.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi45ClockSelection)
 8009080:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8009084:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8009088:	f43f af48 	beq.w	8008f1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800908c:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8009090:	f43f af44 	beq.w	8008f1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8009094:	2601      	movs	r6, #1
 8009096:	4635      	mov	r5, r6
 8009098:	e74a      	b.n	8008f30 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    switch(PeriphClkInit->Spi6ClockSelection)
 800909a:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 800909e:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80090a2:	f43f af5a 	beq.w	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x212>
 80090a6:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80090aa:	f43f af56 	beq.w	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x212>
 80090ae:	2601      	movs	r6, #1
 80090b0:	4635      	mov	r5, r6
 80090b2:	e75d      	b.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x228>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80090b4:	2101      	movs	r1, #1
 80090b6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80090ba:	f7ff fdc9 	bl	8008c50 <RCCEx_PLL3_Config>
 80090be:	6823      	ldr	r3, [r4, #0]
 80090c0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80090c2:	2d00      	cmp	r5, #0
 80090c4:	f000 82c0 	beq.w	8009648 <HAL_RCCEx_PeriphCLKConfig+0x900>
 80090c8:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80090ca:	0798      	lsls	r0, r3, #30
 80090cc:	d516      	bpl.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80090ce:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80090d0:	2a05      	cmp	r2, #5
 80090d2:	f200 83e6 	bhi.w	80098a2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
 80090d6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80090da:	000d      	.short	0x000d
 80090dc:	00060336 	.word	0x00060336
 80090e0:	000d000d 	.word	0x000d000d
 80090e4:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80090e6:	2101      	movs	r1, #1
 80090e8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80090ec:	f7ff fdb0 	bl	8008c50 <RCCEx_PLL3_Config>
 80090f0:	6823      	ldr	r3, [r4, #0]
 80090f2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80090f4:	2d00      	cmp	r5, #0
 80090f6:	f000 8279 	beq.w	80095ec <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 80090fa:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80090fc:	0759      	lsls	r1, r3, #29
 80090fe:	d517      	bpl.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009100:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
 8009104:	2a05      	cmp	r2, #5
 8009106:	f200 83c6 	bhi.w	8009896 <HAL_RCCEx_PeriphCLKConfig+0xb4e>
 800910a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800910e:	000d      	.short	0x000d
 8009110:	00060326 	.word	0x00060326
 8009114:	000d000d 	.word	0x000d000d
 8009118:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800911a:	2101      	movs	r1, #1
 800911c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009120:	f7ff fd96 	bl	8008c50 <RCCEx_PLL3_Config>
 8009124:	6823      	ldr	r3, [r4, #0]
 8009126:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009128:	2d00      	cmp	r5, #0
 800912a:	f000 826a 	beq.w	8009602 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
 800912e:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009130:	069a      	lsls	r2, r3, #26
 8009132:	d51d      	bpl.n	8009170 <HAL_RCCEx_PeriphCLKConfig+0x428>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8009134:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8009138:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800913c:	f000 8340 	beq.w	80097c0 <HAL_RCCEx_PeriphCLKConfig+0xa78>
 8009140:	f200 81af 	bhi.w	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8009144:	b14a      	cbz	r2, 800915a <HAL_RCCEx_PeriphCLKConfig+0x412>
 8009146:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800914a:	f040 81b4 	bne.w	80094b6 <HAL_RCCEx_PeriphCLKConfig+0x76e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800914e:	2100      	movs	r1, #0
 8009150:	1d20      	adds	r0, r4, #4
 8009152:	f7ff fd01 	bl	8008b58 <RCCEx_PLL2_Config>
 8009156:	6823      	ldr	r3, [r4, #0]
 8009158:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800915a:	2d00      	cmp	r5, #0
 800915c:	f040 823c 	bne.w	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009160:	49b3      	ldr	r1, [pc, #716]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8009162:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8009166:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8009168:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 800916c:	4302      	orrs	r2, r0
 800916e:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009170:	065f      	lsls	r7, r3, #25
 8009172:	d51d      	bpl.n	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009174:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8009178:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800917c:	f000 8334 	beq.w	80097e8 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 8009180:	f200 817f 	bhi.w	8009482 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8009184:	b14a      	cbz	r2, 800919a <HAL_RCCEx_PeriphCLKConfig+0x452>
 8009186:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800918a:	f040 8184 	bne.w	8009496 <HAL_RCCEx_PeriphCLKConfig+0x74e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800918e:	2100      	movs	r1, #0
 8009190:	1d20      	adds	r0, r4, #4
 8009192:	f7ff fce1 	bl	8008b58 <RCCEx_PLL2_Config>
 8009196:	6823      	ldr	r3, [r4, #0]
 8009198:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800919a:	2d00      	cmp	r5, #0
 800919c:	f040 8221 	bne.w	80095e2 <HAL_RCCEx_PeriphCLKConfig+0x89a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80091a0:	49a3      	ldr	r1, [pc, #652]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80091a2:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 80091a6:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80091a8:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80091ac:	4302      	orrs	r2, r0
 80091ae:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80091b0:	0618      	lsls	r0, r3, #24
 80091b2:	d51d      	bpl.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80091b4:	f8d4 20a0 	ldr.w	r2, [r4, #160]	; 0xa0
 80091b8:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80091bc:	f000 831f 	beq.w	80097fe <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80091c0:	f200 814f 	bhi.w	8009462 <HAL_RCCEx_PeriphCLKConfig+0x71a>
 80091c4:	b14a      	cbz	r2, 80091da <HAL_RCCEx_PeriphCLKConfig+0x492>
 80091c6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80091ca:	f040 8154 	bne.w	8009476 <HAL_RCCEx_PeriphCLKConfig+0x72e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80091ce:	2100      	movs	r1, #0
 80091d0:	1d20      	adds	r0, r4, #4
 80091d2:	f7ff fcc1 	bl	8008b58 <RCCEx_PLL2_Config>
 80091d6:	6823      	ldr	r3, [r4, #0]
 80091d8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80091da:	2d00      	cmp	r5, #0
 80091dc:	f040 81f7 	bne.w	80095ce <HAL_RCCEx_PeriphCLKConfig+0x886>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80091e0:	4993      	ldr	r1, [pc, #588]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80091e2:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 80091e6:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80091e8:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80091ec:	4302      	orrs	r2, r0
 80091ee:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80091f0:	0719      	lsls	r1, r3, #28
 80091f2:	d50b      	bpl.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80091f4:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80091f8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80091fc:	f000 831e 	beq.w	800983c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009200:	488b      	ldr	r0, [pc, #556]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8009202:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8009204:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8009208:	430a      	orrs	r2, r1
 800920a:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800920c:	06da      	lsls	r2, r3, #27
 800920e:	d50b      	bpl.n	8009228 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8009210:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8009214:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8009218:	f000 8305 	beq.w	8009826 <HAL_RCCEx_PeriphCLKConfig+0xade>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800921c:	4884      	ldr	r0, [pc, #528]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 800921e:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8009220:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009224:	430a      	orrs	r2, r1
 8009226:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009228:	031f      	lsls	r7, r3, #12
 800922a:	d50e      	bpl.n	800924a <HAL_RCCEx_PeriphCLKConfig+0x502>
    switch(PeriphClkInit->AdcClockSelection)
 800922c:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 8009230:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8009234:	f000 816b 	beq.w	800950e <HAL_RCCEx_PeriphCLKConfig+0x7c6>
 8009238:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800923c:	f000 816e 	beq.w	800951c <HAL_RCCEx_PeriphCLKConfig+0x7d4>
 8009240:	2900      	cmp	r1, #0
 8009242:	f000 82e7 	beq.w	8009814 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009246:	2601      	movs	r6, #1
 8009248:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800924a:	0358      	lsls	r0, r3, #13
 800924c:	d50f      	bpl.n	800926e <HAL_RCCEx_PeriphCLKConfig+0x526>
    switch(PeriphClkInit->UsbClockSelection)
 800924e:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 8009252:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8009256:	f000 8144 	beq.w	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 800925a:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800925e:	f000 8147 	beq.w	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
 8009262:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8009266:	f000 82a2 	beq.w	80097ae <HAL_RCCEx_PeriphCLKConfig+0xa66>
 800926a:	2601      	movs	r6, #1
 800926c:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800926e:	03d9      	lsls	r1, r3, #15
 8009270:	d517      	bpl.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch(PeriphClkInit->SdmmcClockSelection)
 8009272:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8009274:	2a00      	cmp	r2, #0
 8009276:	f000 8288 	beq.w	800978a <HAL_RCCEx_PeriphCLKConfig+0xa42>
 800927a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800927e:	f040 817a 	bne.w	8009576 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009282:	2102      	movs	r1, #2
 8009284:	1d20      	adds	r0, r4, #4
 8009286:	f7ff fc67 	bl	8008b58 <RCCEx_PLL2_Config>
 800928a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800928c:	6823      	ldr	r3, [r4, #0]
 800928e:	2d00      	cmp	r5, #0
 8009290:	f040 81e5 	bne.w	800965e <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009294:	4966      	ldr	r1, [pc, #408]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8009296:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8009298:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800929a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800929e:	4302      	orrs	r2, r0
 80092a0:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80092a2:	009a      	lsls	r2, r3, #2
 80092a4:	f100 815c 	bmi.w	8009560 <HAL_RCCEx_PeriphCLKConfig+0x818>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80092a8:	039f      	lsls	r7, r3, #14
 80092aa:	d43f      	bmi.n	800932c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 80092ac:	1e30      	subs	r0, r6, #0
 80092ae:	bf18      	it	ne
 80092b0:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80092b2:	02de      	lsls	r6, r3, #11
 80092b4:	d506      	bpl.n	80092c4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80092b6:	495e      	ldr	r1, [pc, #376]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80092b8:	6f65      	ldr	r5, [r4, #116]	; 0x74
 80092ba:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80092bc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80092c0:	432a      	orrs	r2, r5
 80092c2:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80092c4:	00dd      	lsls	r5, r3, #3
 80092c6:	d507      	bpl.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80092c8:	4959      	ldr	r1, [pc, #356]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80092ca:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 80092ce:	690a      	ldr	r2, [r1, #16]
 80092d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80092d4:	432a      	orrs	r2, r5
 80092d6:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80092d8:	0299      	lsls	r1, r3, #10
 80092da:	d506      	bpl.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80092dc:	4954      	ldr	r1, [pc, #336]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80092de:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80092e0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80092e2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80092e6:	432a      	orrs	r2, r5
 80092e8:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80092ea:	005a      	lsls	r2, r3, #1
 80092ec:	d509      	bpl.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80092ee:	4a50      	ldr	r2, [pc, #320]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80092f0:	6911      	ldr	r1, [r2, #16]
 80092f2:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80092f6:	6111      	str	r1, [r2, #16]
 80092f8:	6911      	ldr	r1, [r2, #16]
 80092fa:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 80092fe:	4329      	orrs	r1, r5
 8009300:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009302:	2b00      	cmp	r3, #0
 8009304:	da06      	bge.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009306:	494a      	ldr	r1, [pc, #296]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8009308:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800930a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800930c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009310:	432a      	orrs	r2, r5
 8009312:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009314:	021b      	lsls	r3, r3, #8
 8009316:	d507      	bpl.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009318:	4a45      	ldr	r2, [pc, #276]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 800931a:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800931e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009320:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8009324:	430b      	orrs	r3, r1
 8009326:	6553      	str	r3, [r2, #84]	; 0x54
}
 8009328:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 800932c:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8009330:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8009334:	f000 8232 	beq.w	800979c <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8009338:	f240 80c3 	bls.w	80094c2 <HAL_RCCEx_PeriphCLKConfig+0x77a>
 800933c:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 8009340:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009344:	f000 80c0 	beq.w	80094c8 <HAL_RCCEx_PeriphCLKConfig+0x780>
 8009348:	2001      	movs	r0, #1
 800934a:	e7b2      	b.n	80092b2 <HAL_RCCEx_PeriphCLKConfig+0x56a>
    switch(PeriphClkInit->FmcClockSelection)
 800934c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800934e:	2a03      	cmp	r2, #3
 8009350:	f200 82aa 	bhi.w	80098a8 <HAL_RCCEx_PeriphCLKConfig+0xb60>
 8009354:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009358:	018a0010 	.word	0x018a0010
 800935c:	0010000a 	.word	0x0010000a
    switch(PeriphClkInit->Usart16ClockSelection)
 8009360:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009362:	0798      	lsls	r0, r3, #30
    switch(PeriphClkInit->Usart16ClockSelection)
 8009364:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009366:	f57f aec9 	bpl.w	80090fc <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 800936a:	e6b0      	b.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0x386>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800936c:	2102      	movs	r1, #2
 800936e:	1d20      	adds	r0, r4, #4
 8009370:	f7ff fbf2 	bl	8008b58 <RCCEx_PLL2_Config>
 8009374:	6823      	ldr	r3, [r4, #0]
 8009376:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009378:	2d00      	cmp	r5, #0
 800937a:	f040 8152 	bne.w	8009622 <HAL_RCCEx_PeriphCLKConfig+0x8da>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800937e:	492c      	ldr	r1, [pc, #176]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8009380:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8009382:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8009384:	f022 0203 	bic.w	r2, r2, #3
 8009388:	4302      	orrs	r2, r0
 800938a:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800938c:	0259      	lsls	r1, r3, #9
 800938e:	f57f ae11 	bpl.w	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009392:	4b28      	ldr	r3, [pc, #160]	; (8009434 <HAL_RCCEx_PeriphCLKConfig+0x6ec>)
 8009394:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009396:	4698      	mov	r8, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009398:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800939c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800939e:	f7fc fec1 	bl	8006124 <HAL_GetTick>
 80093a2:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80093a4:	e005      	b.n	80093b2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80093a6:	f7fc febd 	bl	8006124 <HAL_GetTick>
 80093aa:	1bc0      	subs	r0, r0, r7
 80093ac:	2864      	cmp	r0, #100	; 0x64
 80093ae:	f200 81e8 	bhi.w	8009782 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80093b2:	f8d8 3000 	ldr.w	r3, [r8]
 80093b6:	05da      	lsls	r2, r3, #23
 80093b8:	d5f5      	bpl.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0x65e>
    if(ret == HAL_OK)
 80093ba:	2d00      	cmp	r5, #0
 80093bc:	f040 8267 	bne.w	800988e <HAL_RCCEx_PeriphCLKConfig+0xb46>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80093c0:	4a1b      	ldr	r2, [pc, #108]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80093c2:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 80093c6:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80093c8:	4059      	eors	r1, r3
 80093ca:	f411 7f40 	tst.w	r1, #768	; 0x300
 80093ce:	d00b      	beq.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80093d0:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80093d2:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80093d4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80093d8:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 80093dc:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80093de:	6f10      	ldr	r0, [r2, #112]	; 0x70
 80093e0:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80093e4:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80093e6:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80093e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093ec:	f000 8231 	beq.w	8009852 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80093f0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80093f4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80093f8:	f000 823f 	beq.w	800987a <HAL_RCCEx_PeriphCLKConfig+0xb32>
 80093fc:	490c      	ldr	r1, [pc, #48]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80093fe:	690a      	ldr	r2, [r1, #16]
 8009400:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8009404:	610a      	str	r2, [r1, #16]
 8009406:	4a0a      	ldr	r2, [pc, #40]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8009408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800940c:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800940e:	430b      	orrs	r3, r1
 8009410:	6713      	str	r3, [r2, #112]	; 0x70
 8009412:	6823      	ldr	r3, [r4, #0]
 8009414:	e5ce      	b.n	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8009416:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8009418:	2d00      	cmp	r5, #0
 800941a:	f040 80b5 	bne.w	8009588 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800941e:	4904      	ldr	r1, [pc, #16]	; (8009430 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8009420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009422:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8009424:	f022 0207 	bic.w	r2, r2, #7
 8009428:	4302      	orrs	r2, r0
 800942a:	650a      	str	r2, [r1, #80]	; 0x50
 800942c:	e4c5      	b.n	8008dba <HAL_RCCEx_PeriphCLKConfig+0x72>
 800942e:	bf00      	nop
 8009430:	58024400 	.word	0x58024400
 8009434:	58024800 	.word	0x58024800
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009438:	2101      	movs	r1, #1
 800943a:	1d20      	adds	r0, r4, #4
 800943c:	f7ff fb8c 	bl	8008b58 <RCCEx_PLL2_Config>
 8009440:	6823      	ldr	r3, [r4, #0]
 8009442:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009444:	2d00      	cmp	r5, #0
 8009446:	f040 810c 	bne.w	8009662 <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 800944a:	49b9      	ldr	r1, [pc, #740]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800944c:	041f      	lsls	r7, r3, #16
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 800944e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8009450:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8009452:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009456:	ea42 0200 	orr.w	r2, r2, r0
 800945a:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800945c:	f57f ada4 	bpl.w	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8009460:	e594      	b.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0x244>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8009462:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8009466:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800946a:	f43f aeb6 	beq.w	80091da <HAL_RCCEx_PeriphCLKConfig+0x492>
 800946e:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8009472:	f43f aeb2 	beq.w	80091da <HAL_RCCEx_PeriphCLKConfig+0x492>
 8009476:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009478:	0719      	lsls	r1, r3, #28
    switch(PeriphClkInit->Lptim345ClockSelection)
 800947a:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800947c:	f57f aec6 	bpl.w	800920c <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8009480:	e6b8      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009482:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8009486:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800948a:	f43f ae86 	beq.w	800919a <HAL_RCCEx_PeriphCLKConfig+0x452>
 800948e:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8009492:	f43f ae82 	beq.w	800919a <HAL_RCCEx_PeriphCLKConfig+0x452>
 8009496:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009498:	0618      	lsls	r0, r3, #24
    switch(PeriphClkInit->Lptim2ClockSelection)
 800949a:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800949c:	f57f aea8 	bpl.w	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80094a0:	e688      	b.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80094a2:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 80094a6:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80094aa:	f43f ae56 	beq.w	800915a <HAL_RCCEx_PeriphCLKConfig+0x412>
 80094ae:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80094b2:	f43f ae52 	beq.w	800915a <HAL_RCCEx_PeriphCLKConfig+0x412>
 80094b6:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80094b8:	065f      	lsls	r7, r3, #25
    switch(PeriphClkInit->Lptim1ClockSelection)
 80094ba:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80094bc:	f57f ae78 	bpl.w	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
 80094c0:	e658      	b.n	8009174 <HAL_RCCEx_PeriphCLKConfig+0x42c>
    switch(PeriphClkInit->RngClockSelection)
 80094c2:	2a00      	cmp	r2, #0
 80094c4:	f47f af40 	bne.w	8009348 <HAL_RCCEx_PeriphCLKConfig+0x600>
    if(ret == HAL_OK)
 80094c8:	2d00      	cmp	r5, #0
 80094ca:	f47f af3d 	bne.w	8009348 <HAL_RCCEx_PeriphCLKConfig+0x600>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80094ce:	4d98      	ldr	r5, [pc, #608]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80094d0:	1e30      	subs	r0, r6, #0
 80094d2:	6d69      	ldr	r1, [r5, #84]	; 0x54
 80094d4:	bf18      	it	ne
 80094d6:	2001      	movne	r0, #1
 80094d8:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80094dc:	430a      	orrs	r2, r1
 80094de:	656a      	str	r2, [r5, #84]	; 0x54
 80094e0:	e6e7      	b.n	80092b2 <HAL_RCCEx_PeriphCLKConfig+0x56a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80094e2:	2101      	movs	r1, #1
 80094e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80094e8:	f7ff fbb2 	bl	8008c50 <RCCEx_PLL3_Config>
 80094ec:	6823      	ldr	r3, [r4, #0]
 80094ee:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80094f0:	2d00      	cmp	r5, #0
 80094f2:	f040 80a4 	bne.w	800963e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80094f6:	498e      	ldr	r1, [pc, #568]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80094f8:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80094fc:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80094fe:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8009502:	4302      	orrs	r2, r0
 8009504:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009506:	03d9      	lsls	r1, r3, #15
 8009508:	f57f aecb 	bpl.w	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x55a>
 800950c:	e6b1      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800950e:	2102      	movs	r1, #2
 8009510:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009514:	f7ff fb9c 	bl	8008c50 <RCCEx_PLL3_Config>
 8009518:	6823      	ldr	r3, [r4, #0]
 800951a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800951c:	2d00      	cmp	r5, #0
 800951e:	f040 8089 	bne.w	8009634 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009522:	4983      	ldr	r1, [pc, #524]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009524:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8009528:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800952a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800952e:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009530:	0358      	lsls	r0, r3, #13
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009532:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009534:	f57f ae9b 	bpl.w	800926e <HAL_RCCEx_PeriphCLKConfig+0x526>
 8009538:	e689      	b.n	800924e <HAL_RCCEx_PeriphCLKConfig+0x506>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800953a:	2101      	movs	r1, #1
 800953c:	1d20      	adds	r0, r4, #4
 800953e:	f7ff fb0b 	bl	8008b58 <RCCEx_PLL2_Config>
 8009542:	6823      	ldr	r3, [r4, #0]
 8009544:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009546:	2d00      	cmp	r5, #0
 8009548:	d16f      	bne.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800954a:	4979      	ldr	r1, [pc, #484]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800954c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800954e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8009550:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009554:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009556:	01d8      	lsls	r0, r3, #7
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009558:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800955a:	f57f ad28 	bpl.w	8008fae <HAL_RCCEx_PeriphCLKConfig+0x266>
 800955e:	e6f5      	b.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x604>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8009560:	2102      	movs	r1, #2
 8009562:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009566:	f7ff fb73 	bl	8008c50 <RCCEx_PLL3_Config>
 800956a:	6823      	ldr	r3, [r4, #0]
 800956c:	2800      	cmp	r0, #0
 800956e:	f43f ae9b 	beq.w	80092a8 <HAL_RCCEx_PeriphCLKConfig+0x560>
      status=HAL_ERROR;
 8009572:	2601      	movs	r6, #1
 8009574:	e698      	b.n	80092a8 <HAL_RCCEx_PeriphCLKConfig+0x560>
    switch(PeriphClkInit->SdmmcClockSelection)
 8009576:	2601      	movs	r6, #1
 8009578:	4635      	mov	r5, r6
 800957a:	e692      	b.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x55a>
 800957c:	462e      	mov	r6, r5
 800957e:	e47e      	b.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009580:	462e      	mov	r6, r5
 8009582:	e438      	b.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0xae>
 8009584:	462e      	mov	r6, r5
 8009586:	e4b5      	b.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8009588:	462e      	mov	r6, r5
 800958a:	e416      	b.n	8008dba <HAL_RCCEx_PeriphCLKConfig+0x72>
 800958c:	462e      	mov	r6, r5
 800958e:	e454      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009590:	4967      	ldr	r1, [pc, #412]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009592:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009594:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009598:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800959a:	e443      	b.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800959c:	4964      	ldr	r1, [pc, #400]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800959e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80095a0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80095a4:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80095a6:	e41c      	b.n	8008de2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095a8:	4961      	ldr	r1, [pc, #388]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80095aa:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80095ac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80095b0:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80095b2:	e459      	b.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x120>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095b4:	495e      	ldr	r1, [pc, #376]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80095b6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80095b8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80095bc:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80095be:	e48f      	b.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095c0:	485b      	ldr	r0, [pc, #364]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80095c2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80095c4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80095c8:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 80095ca:	f7ff bbda 	b.w	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80095ce:	0719      	lsls	r1, r3, #28
 80095d0:	462e      	mov	r6, r5
 80095d2:	f57f ae1b 	bpl.w	800920c <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 80095d6:	e60d      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80095d8:	065f      	lsls	r7, r3, #25
 80095da:	462e      	mov	r6, r5
 80095dc:	f57f ade8 	bpl.w	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
 80095e0:	e5c8      	b.n	8009174 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80095e2:	0618      	lsls	r0, r3, #24
 80095e4:	462e      	mov	r6, r5
 80095e6:	f57f ae03 	bpl.w	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80095ea:	e5e3      	b.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80095ec:	4950      	ldr	r1, [pc, #320]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80095ee:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 80095f0:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80095f2:	f022 0207 	bic.w	r2, r2, #7
 80095f6:	4302      	orrs	r2, r0
 80095f8:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80095fa:	0759      	lsls	r1, r3, #29
 80095fc:	f57f ad98 	bpl.w	8009130 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8009600:	e57e      	b.n	8009100 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009602:	494b      	ldr	r1, [pc, #300]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009604:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8009608:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800960a:	f022 0207 	bic.w	r2, r2, #7
 800960e:	4302      	orrs	r2, r0
 8009610:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009612:	069a      	lsls	r2, r3, #26
 8009614:	f57f adac 	bpl.w	8009170 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8009618:	e58c      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800961a:	462e      	mov	r6, r5
 800961c:	e44a      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800961e:	462e      	mov	r6, r5
 8009620:	e486      	b.n	8008f30 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8009622:	462e      	mov	r6, r5
 8009624:	e4c3      	b.n	8008fae <HAL_RCCEx_PeriphCLKConfig+0x266>
 8009626:	462e      	mov	r6, r5
 8009628:	e4a2      	b.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x228>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800962a:	01d8      	lsls	r0, r3, #7
 800962c:	462e      	mov	r6, r5
 800962e:	f57f acbe 	bpl.w	8008fae <HAL_RCCEx_PeriphCLKConfig+0x266>
 8009632:	e68b      	b.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x604>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009634:	0358      	lsls	r0, r3, #13
 8009636:	462e      	mov	r6, r5
 8009638:	f57f ae19 	bpl.w	800926e <HAL_RCCEx_PeriphCLKConfig+0x526>
 800963c:	e607      	b.n	800924e <HAL_RCCEx_PeriphCLKConfig+0x506>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800963e:	03d9      	lsls	r1, r3, #15
 8009640:	462e      	mov	r6, r5
 8009642:	f57f ae2e 	bpl.w	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8009646:	e614      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009648:	4939      	ldr	r1, [pc, #228]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800964a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800964c:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800964e:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8009652:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009654:	0798      	lsls	r0, r3, #30
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009656:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009658:	f57f ad50 	bpl.w	80090fc <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 800965c:	e537      	b.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0x386>
 800965e:	462e      	mov	r6, r5
 8009660:	e61f      	b.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x55a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009662:	041f      	lsls	r7, r3, #16
 8009664:	462e      	mov	r6, r5
 8009666:	f57f ac9f 	bpl.w	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x260>
 800966a:	e48f      	b.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0x244>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800966c:	4930      	ldr	r1, [pc, #192]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800966e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009670:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009674:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8009676:	2d00      	cmp	r5, #0
 8009678:	d1d3      	bne.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x8da>
 800967a:	e680      	b.n	800937e <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800967c:	2101      	movs	r1, #1
 800967e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009682:	f7ff fae5 	bl	8008c50 <RCCEx_PLL3_Config>
 8009686:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009688:	6823      	ldr	r3, [r4, #0]
 800968a:	2d00      	cmp	r5, #0
 800968c:	d1c7      	bne.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 800968e:	e448      	b.n	8008f22 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009690:	2101      	movs	r1, #1
 8009692:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009696:	f7ff fadb 	bl	8008c50 <RCCEx_PLL3_Config>
 800969a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800969c:	6823      	ldr	r3, [r4, #0]
 800969e:	2d00      	cmp	r5, #0
 80096a0:	d1c1      	bne.n	8009626 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 80096a2:	e45d      	b.n	8008f60 <HAL_RCCEx_PeriphCLKConfig+0x218>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80096a4:	2102      	movs	r1, #2
 80096a6:	1d20      	adds	r0, r4, #4
 80096a8:	f7ff fa56 	bl	8008b58 <RCCEx_PLL2_Config>
 80096ac:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80096ae:	6823      	ldr	r3, [r4, #0]
 80096b0:	2d00      	cmp	r5, #0
 80096b2:	d1b2      	bne.n	800961a <HAL_RCCEx_PeriphCLKConfig+0x8d2>
 80096b4:	f7ff bbf7 	b.w	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80096b8:	2100      	movs	r1, #0
 80096ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096be:	f7ff fac7 	bl	8008c50 <RCCEx_PLL3_Config>
 80096c2:	6823      	ldr	r3, [r4, #0]
 80096c4:	4605      	mov	r5, r0
      break;
 80096c6:	f7ff bbcf 	b.w	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x120>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80096ca:	2100      	movs	r1, #0
 80096cc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096d0:	f7ff fabe 	bl	8008c50 <RCCEx_PLL3_Config>
 80096d4:	6823      	ldr	r3, [r4, #0]
 80096d6:	4605      	mov	r5, r0
      break;
 80096d8:	f7ff bba4 	b.w	8008e24 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80096dc:	2100      	movs	r1, #0
 80096de:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096e2:	f7ff fab5 	bl	8008c50 <RCCEx_PLL3_Config>
 80096e6:	6823      	ldr	r3, [r4, #0]
 80096e8:	4605      	mov	r5, r0
      break;
 80096ea:	f7ff bbf9 	b.w	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80096ee:	2102      	movs	r1, #2
 80096f0:	3024      	adds	r0, #36	; 0x24
 80096f2:	f7ff faad 	bl	8008c50 <RCCEx_PLL3_Config>
 80096f6:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80096f8:	2e00      	cmp	r6, #0
 80096fa:	f43f ab40 	beq.w	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x36>
 80096fe:	6823      	ldr	r3, [r4, #0]
 8009700:	f7ff bb46 	b.w	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009704:	2100      	movs	r1, #0
 8009706:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800970a:	f7ff faa1 	bl	8008c50 <RCCEx_PLL3_Config>
 800970e:	6823      	ldr	r3, [r4, #0]
 8009710:	4605      	mov	r5, r0
      break;
 8009712:	e681      	b.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009714:	4906      	ldr	r1, [pc, #24]	; (8009730 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
      break;
 8009716:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009718:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800971a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800971e:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8009720:	e67a      	b.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009722:	2100      	movs	r1, #0
 8009724:	1d20      	adds	r0, r4, #4
 8009726:	f7ff fa17 	bl	8008b58 <RCCEx_PLL2_Config>
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	4605      	mov	r5, r0
      break;
 800972e:	e673      	b.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8009730:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009734:	2100      	movs	r1, #0
 8009736:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800973a:	f7ff fa89 	bl	8008c50 <RCCEx_PLL3_Config>
 800973e:	6823      	ldr	r3, [r4, #0]
 8009740:	4605      	mov	r5, r0
      break;
 8009742:	f7ff bb4e 	b.w	8008de2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009746:	2101      	movs	r1, #1
 8009748:	1d20      	adds	r0, r4, #4
 800974a:	f7ff fa05 	bl	8008b58 <RCCEx_PLL2_Config>
 800974e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009750:	6823      	ldr	r3, [r4, #0]
 8009752:	2d00      	cmp	r5, #0
 8009754:	f47f acd1 	bne.w	80090fa <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 8009758:	e748      	b.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x8a4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800975a:	2101      	movs	r1, #1
 800975c:	1d20      	adds	r0, r4, #4
 800975e:	f7ff f9fb 	bl	8008b58 <RCCEx_PLL2_Config>
 8009762:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009764:	6823      	ldr	r3, [r4, #0]
 8009766:	2d00      	cmp	r5, #0
 8009768:	f47f ace1 	bne.w	800912e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 800976c:	e749      	b.n	8009602 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800976e:	2101      	movs	r1, #1
 8009770:	1d20      	adds	r0, r4, #4
 8009772:	f7ff f9f1 	bl	8008b58 <RCCEx_PLL2_Config>
 8009776:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009778:	6823      	ldr	r3, [r4, #0]
 800977a:	2d00      	cmp	r5, #0
 800977c:	f47f aca4 	bne.w	80090c8 <HAL_RCCEx_PeriphCLKConfig+0x380>
 8009780:	e762      	b.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0x900>
            ret = HAL_TIMEOUT;
 8009782:	2603      	movs	r6, #3
 8009784:	6823      	ldr	r3, [r4, #0]
 8009786:	4635      	mov	r5, r6
 8009788:	e414      	b.n	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800978a:	4949      	ldr	r1, [pc, #292]	; (80098b0 <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 800978c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800978e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009792:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8009794:	2d00      	cmp	r5, #0
 8009796:	f47f af62 	bne.w	800965e <HAL_RCCEx_PeriphCLKConfig+0x916>
 800979a:	e57b      	b.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0x54c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800979c:	4844      	ldr	r0, [pc, #272]	; (80098b0 <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 800979e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80097a0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80097a4:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 80097a6:	2d00      	cmp	r5, #0
 80097a8:	f47f adce 	bne.w	8009348 <HAL_RCCEx_PeriphCLKConfig+0x600>
 80097ac:	e68f      	b.n	80094ce <HAL_RCCEx_PeriphCLKConfig+0x786>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097ae:	4940      	ldr	r1, [pc, #256]	; (80098b0 <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 80097b0:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80097b2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80097b6:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80097b8:	2d00      	cmp	r5, #0
 80097ba:	f47f af40 	bne.w	800963e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 80097be:	e69a      	b.n	80094f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80097c0:	2102      	movs	r1, #2
 80097c2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80097c6:	f7ff fa43 	bl	8008c50 <RCCEx_PLL3_Config>
 80097ca:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80097cc:	6823      	ldr	r3, [r4, #0]
 80097ce:	2d00      	cmp	r5, #0
 80097d0:	f47f af02 	bne.w	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x890>
 80097d4:	e4c4      	b.n	8009160 <HAL_RCCEx_PeriphCLKConfig+0x418>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097d6:	4936      	ldr	r1, [pc, #216]	; (80098b0 <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 80097d8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80097da:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80097de:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80097e0:	2d00      	cmp	r5, #0
 80097e2:	f47f af22 	bne.w	800962a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80097e6:	e6b0      	b.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x802>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80097e8:	2102      	movs	r1, #2
 80097ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80097ee:	f7ff fa2f 	bl	8008c50 <RCCEx_PLL3_Config>
 80097f2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80097f4:	6823      	ldr	r3, [r4, #0]
 80097f6:	2d00      	cmp	r5, #0
 80097f8:	f47f aef3 	bne.w	80095e2 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 80097fc:	e4d0      	b.n	80091a0 <HAL_RCCEx_PeriphCLKConfig+0x458>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80097fe:	2102      	movs	r1, #2
 8009800:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009804:	f7ff fa24 	bl	8008c50 <RCCEx_PLL3_Config>
 8009808:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800980a:	6823      	ldr	r3, [r4, #0]
 800980c:	2d00      	cmp	r5, #0
 800980e:	f47f aede 	bne.w	80095ce <HAL_RCCEx_PeriphCLKConfig+0x886>
 8009812:	e4e5      	b.n	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x498>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009814:	1d20      	adds	r0, r4, #4
 8009816:	f7ff f99f 	bl	8008b58 <RCCEx_PLL2_Config>
 800981a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800981c:	6823      	ldr	r3, [r4, #0]
 800981e:	2d00      	cmp	r5, #0
 8009820:	f47f af08 	bne.w	8009634 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8009824:	e67d      	b.n	8009522 <HAL_RCCEx_PeriphCLKConfig+0x7da>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009826:	2102      	movs	r1, #2
 8009828:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800982c:	f7ff fa10 	bl	8008c50 <RCCEx_PLL3_Config>
 8009830:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8009834:	b100      	cbz	r0, 8009838 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
        status = HAL_ERROR;
 8009836:	2601      	movs	r6, #1
 8009838:	6823      	ldr	r3, [r4, #0]
 800983a:	e4ef      	b.n	800921c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800983c:	2102      	movs	r1, #2
 800983e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009842:	f7ff fa05 	bl	8008c50 <RCCEx_PLL3_Config>
 8009846:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800984a:	b100      	cbz	r0, 800984e <HAL_RCCEx_PeriphCLKConfig+0xb06>
          status = HAL_ERROR;
 800984c:	2601      	movs	r6, #1
 800984e:	6823      	ldr	r3, [r4, #0]
 8009850:	e4d6      	b.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
        tickstart = HAL_GetTick();
 8009852:	f7fc fc67 	bl	8006124 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009856:	f8df 8058 	ldr.w	r8, [pc, #88]	; 80098b0 <HAL_RCCEx_PeriphCLKConfig+0xb68>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800985a:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800985e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009860:	e004      	b.n	800986c <HAL_RCCEx_PeriphCLKConfig+0xb24>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009862:	f7fc fc5f 	bl	8006124 <HAL_GetTick>
 8009866:	1bc0      	subs	r0, r0, r7
 8009868:	4548      	cmp	r0, r9
 800986a:	d88a      	bhi.n	8009782 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800986c:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8009870:	079b      	lsls	r3, r3, #30
 8009872:	d5f6      	bpl.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8009874:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 8009878:	e5ba      	b.n	80093f0 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800987a:	480d      	ldr	r0, [pc, #52]	; (80098b0 <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 800987c:	4a0d      	ldr	r2, [pc, #52]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0xb6c>)
 800987e:	6901      	ldr	r1, [r0, #16]
 8009880:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8009884:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8009888:	430a      	orrs	r2, r1
 800988a:	6102      	str	r2, [r0, #16]
 800988c:	e5bb      	b.n	8009406 <HAL_RCCEx_PeriphCLKConfig+0x6be>
 800988e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8009890:	462e      	mov	r6, r5
 8009892:	f7ff bb8f 	b.w	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009896:	2601      	movs	r6, #1
 8009898:	4635      	mov	r5, r6
 800989a:	e449      	b.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
    switch(PeriphClkInit->Sai1ClockSelection)
 800989c:	2601      	movs	r6, #1
 800989e:	f7ff ba8b 	b.w	8008db8 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80098a2:	2601      	movs	r6, #1
 80098a4:	4635      	mov	r5, r6
 80098a6:	e429      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    switch(PeriphClkInit->FmcClockSelection)
 80098a8:	2601      	movs	r6, #1
 80098aa:	4635      	mov	r5, r6
 80098ac:	f7ff bb7f 	b.w	8008fae <HAL_RCCEx_PeriphCLKConfig+0x266>
 80098b0:	58024400 	.word	0x58024400
 80098b4:	00ffffcf 	.word	0x00ffffcf

080098b8 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80098b8:	4b58      	ldr	r3, [pc, #352]	; (8009a1c <HAL_RCCEx_GetPLL2ClockFreq+0x164>)
{
 80098ba:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80098bc:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80098be:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80098c0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 80098c2:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80098c6:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80098ca:	6bde      	ldr	r6, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 80098cc:	d05c      	beq.n	8009988 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80098ce:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80098d2:	f3c4 1400 	ubfx	r4, r4, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80098d6:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80098da:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 80098de:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80098e0:	ee07 4a90 	vmov	s15, r4
 80098e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80098e8:	d003      	beq.n	80098f2 <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 80098ea:	2902      	cmp	r1, #2
 80098ec:	d075      	beq.n	80099da <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 80098ee:	2900      	cmp	r1, #0
 80098f0:	d04f      	beq.n	8009992 <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80098f2:	ee07 2a90 	vmov	s15, r2
 80098f6:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8009a20 <HAL_RCCEx_GetPLL2ClockFreq+0x168>
 80098fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009900:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009904:	ed9f 5a47 	vldr	s10, [pc, #284]	; 8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x16c>
 8009908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800990c:	ee06 3a90 	vmov	s13, r3
 8009910:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009914:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009918:	eee7 6a05 	vfma.f32	s13, s14, s10
 800991c:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8009920:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009924:	4a3d      	ldr	r2, [pc, #244]	; (8009a1c <HAL_RCCEx_GetPLL2ClockFreq+0x164>)
 8009926:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800992a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800992c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009930:	ee07 3a10 	vmov	s14, r3
 8009934:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009938:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800993a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800993e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009942:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009946:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800994a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800994c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009950:	ee07 3a10 	vmov	s14, r3
 8009954:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009958:	ee37 7a06 	vadd.f32	s14, s14, s12
 800995c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009960:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009964:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009968:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800996a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800996e:	ee07 3a90 	vmov	s15, r3
 8009972:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009976:	ee77 7a86 	vadd.f32	s15, s15, s12
 800997a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800997e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009982:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009986:	4770      	bx	lr
 8009988:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800998a:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800998e:	6082      	str	r2, [r0, #8]
}
 8009990:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009992:	6819      	ldr	r1, [r3, #0]
 8009994:	0689      	lsls	r1, r1, #26
 8009996:	d527      	bpl.n	80099e8 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009998:	6819      	ldr	r1, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800999a:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800999e:	4a22      	ldr	r2, [pc, #136]	; (8009a28 <HAL_RCCEx_GetPLL2ClockFreq+0x170>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80099a0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80099a4:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80099a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80099ae:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80099b0:	eddf 4a1c 	vldr	s9, [pc, #112]	; 8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x16c>
 80099b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099b8:	ee06 2a10 	vmov	s12, r2
 80099bc:	ee06 3a90 	vmov	s13, r3
 80099c0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80099c4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80099c8:	eec6 5a27 	vdiv.f32	s11, s12, s15
 80099cc:	eee7 6a24 	vfma.f32	s13, s14, s9
 80099d0:	ee76 6a85 	vadd.f32	s13, s13, s10
 80099d4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80099d8:	e7a4      	b.n	8009924 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80099da:	ee07 2a90 	vmov	s15, r2
 80099de:	eddf 6a13 	vldr	s13, [pc, #76]	; 8009a2c <HAL_RCCEx_GetPLL2ClockFreq+0x174>
 80099e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099e6:	e78a      	b.n	80098fe <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80099e8:	ee07 2a90 	vmov	s15, r2
 80099ec:	ed9f 5a10 	vldr	s10, [pc, #64]	; 8009a30 <HAL_RCCEx_GetPLL2ClockFreq+0x178>
 80099f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099f2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80099f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099fa:	eddf 5a0a 	vldr	s11, [pc, #40]	; 8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x16c>
 80099fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a02:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8009a06:	ee07 3a90 	vmov	s15, r3
 8009a0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a0e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8009a12:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009a16:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009a1a:	e783      	b.n	8009924 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009a1c:	58024400 	.word	0x58024400
 8009a20:	4a742400 	.word	0x4a742400
 8009a24:	39000000 	.word	0x39000000
 8009a28:	03d09000 	.word	0x03d09000
 8009a2c:	4bbebc20 	.word	0x4bbebc20
 8009a30:	4c742400 	.word	0x4c742400

08009a34 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a34:	4b58      	ldr	r3, [pc, #352]	; (8009b98 <HAL_RCCEx_GetPLL3ClockFreq+0x164>)
{
 8009a36:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a38:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009a3a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009a3c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 8009a3e:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009a42:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009a46:	6c5e      	ldr	r6, [r3, #68]	; 0x44
  if (pll3m != 0U)
 8009a48:	d05c      	beq.n	8009b04 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009a4a:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009a4e:	f3c4 2400 	ubfx	r4, r4, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a52:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009a56:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8009a5a:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009a5c:	ee07 4a90 	vmov	s15, r4
 8009a60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009a64:	d003      	beq.n	8009a6e <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 8009a66:	2902      	cmp	r1, #2
 8009a68:	d075      	beq.n	8009b56 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 8009a6a:	2900      	cmp	r1, #0
 8009a6c:	d04f      	beq.n	8009b0e <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009a6e:	ee07 2a90 	vmov	s15, r2
 8009a72:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8009b9c <HAL_RCCEx_GetPLL3ClockFreq+0x168>
 8009a76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a7c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009a80:	ed9f 5a47 	vldr	s10, [pc, #284]	; 8009ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x16c>
 8009a84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a88:	ee06 3a90 	vmov	s13, r3
 8009a8c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009a90:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009a94:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009a98:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8009a9c:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009aa0:	4a3d      	ldr	r2, [pc, #244]	; (8009b98 <HAL_RCCEx_GetPLL3ClockFreq+0x164>)
 8009aa2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009aa6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009aa8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009aac:	ee07 3a10 	vmov	s14, r3
 8009ab0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009ab4:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009ab6:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009aba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ac2:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8009ac6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009ac8:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009acc:	ee07 3a10 	vmov	s14, r3
 8009ad0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009ad4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009ad8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009adc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ae0:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8009ae4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009ae6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009aea:	ee07 3a90 	vmov	s15, r3
 8009aee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009af2:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009af6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009afa:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009afe:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009b02:	4770      	bx	lr
 8009b04:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009b06:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009b0a:	6082      	str	r2, [r0, #8]
}
 8009b0c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b0e:	6819      	ldr	r1, [r3, #0]
 8009b10:	0689      	lsls	r1, r1, #26
 8009b12:	d527      	bpl.n	8009b64 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009b14:	6819      	ldr	r1, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009b16:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009b1a:	4a22      	ldr	r2, [pc, #136]	; (8009ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x170>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009b1c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009b20:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009b24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009b2a:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009b2c:	eddf 4a1c 	vldr	s9, [pc, #112]	; 8009ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x16c>
 8009b30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b34:	ee06 2a10 	vmov	s12, r2
 8009b38:	ee06 3a90 	vmov	s13, r3
 8009b3c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8009b40:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009b44:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8009b48:	eee7 6a24 	vfma.f32	s13, s14, s9
 8009b4c:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009b50:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009b54:	e7a4      	b.n	8009aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009b56:	ee07 2a90 	vmov	s15, r2
 8009b5a:	eddf 6a13 	vldr	s13, [pc, #76]	; 8009ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x174>
 8009b5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b62:	e78a      	b.n	8009a7a <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009b64:	ee07 2a90 	vmov	s15, r2
 8009b68:	ed9f 5a10 	vldr	s10, [pc, #64]	; 8009bac <HAL_RCCEx_GetPLL3ClockFreq+0x178>
 8009b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b6e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009b72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b76:	eddf 5a0a 	vldr	s11, [pc, #40]	; 8009ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x16c>
 8009b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b7e:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8009b82:	ee07 3a90 	vmov	s15, r3
 8009b86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b8a:	eee7 7a25 	vfma.f32	s15, s14, s11
 8009b8e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009b92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009b96:	e783      	b.n	8009aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009b98:	58024400 	.word	0x58024400
 8009b9c:	4a742400 	.word	0x4a742400
 8009ba0:	39000000 	.word	0x39000000
 8009ba4:	03d09000 	.word	0x03d09000
 8009ba8:	4bbebc20 	.word	0x4bbebc20
 8009bac:	4c742400 	.word	0x4c742400

08009bb0 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009bb0:	4b5c      	ldr	r3, [pc, #368]	; (8009d24 <HAL_RCCEx_GetPLL1ClockFreq+0x174>)
{
 8009bb2:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009bb4:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009bb6:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009bb8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 8009bba:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009bbe:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009bc2:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (pll1m != 0U)
 8009bc4:	d05c      	beq.n	8009c80 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009bc6:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009bca:	f004 0401 	and.w	r4, r4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009bce:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009bd2:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8009bd6:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009bd8:	ee07 4a90 	vmov	s15, r4
 8009bdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009be0:	d07e      	beq.n	8009ce0 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 8009be2:	2902      	cmp	r1, #2
 8009be4:	d075      	beq.n	8009cd2 <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 8009be6:	2900      	cmp	r1, #0
 8009be8:	d04f      	beq.n	8009c8a <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009bea:	ee07 2a90 	vmov	s15, r2
 8009bee:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8009d28 <HAL_RCCEx_GetPLL1ClockFreq+0x178>
 8009bf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bf8:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009bfc:	ed9f 5a4b 	vldr	s10, [pc, #300]	; 8009d2c <HAL_RCCEx_GetPLL1ClockFreq+0x17c>
 8009c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c04:	ee06 3a90 	vmov	s13, r3
 8009c08:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009c0c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009c10:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009c14:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8009c18:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009c1c:	4a41      	ldr	r2, [pc, #260]	; (8009d24 <HAL_RCCEx_GetPLL1ClockFreq+0x174>)
 8009c1e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009c22:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009c24:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009c28:	ee07 3a10 	vmov	s14, r3
 8009c2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009c30:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009c32:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009c36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c3e:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009c42:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009c44:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009c48:	ee07 3a10 	vmov	s14, r3
 8009c4c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009c50:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009c54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c5c:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009c60:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009c62:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009c66:	ee07 3a90 	vmov	s15, r3
 8009c6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c6e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009c72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c76:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009c7a:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009c7e:	4770      	bx	lr
 8009c80:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009c82:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009c86:	6082      	str	r2, [r0, #8]
}
 8009c88:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009c8a:	6819      	ldr	r1, [r3, #0]
 8009c8c:	0689      	lsls	r1, r1, #26
 8009c8e:	d52e      	bpl.n	8009cee <HAL_RCCEx_GetPLL1ClockFreq+0x13e>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c90:	6819      	ldr	r1, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009c92:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c96:	4a26      	ldr	r2, [pc, #152]	; (8009d30 <HAL_RCCEx_GetPLL1ClockFreq+0x180>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009c98:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c9c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009ca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009ca6:	40ca      	lsrs	r2, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009ca8:	eddf 4a20 	vldr	s9, [pc, #128]	; 8009d2c <HAL_RCCEx_GetPLL1ClockFreq+0x17c>
 8009cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cb0:	ee06 2a10 	vmov	s12, r2
 8009cb4:	ee06 3a90 	vmov	s13, r3
 8009cb8:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8009cbc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009cc0:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8009cc4:	eee7 6a24 	vfma.f32	s13, s14, s9
 8009cc8:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009ccc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009cd0:	e7a4      	b.n	8009c1c <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009cd2:	ee07 2a90 	vmov	s15, r2
 8009cd6:	eddf 6a17 	vldr	s13, [pc, #92]	; 8009d34 <HAL_RCCEx_GetPLL1ClockFreq+0x184>
 8009cda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009cde:	e78a      	b.n	8009bf6 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009ce0:	ee07 2a90 	vmov	s15, r2
 8009ce4:	eddf 6a14 	vldr	s13, [pc, #80]	; 8009d38 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8009ce8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009cec:	e783      	b.n	8009bf6 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009cee:	ee07 2a90 	vmov	s15, r2
 8009cf2:	ed9f 5a0d 	vldr	s10, [pc, #52]	; 8009d28 <HAL_RCCEx_GetPLL1ClockFreq+0x178>
 8009cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cf8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009cfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009d00:	eddf 5a0a 	vldr	s11, [pc, #40]	; 8009d2c <HAL_RCCEx_GetPLL1ClockFreq+0x17c>
 8009d04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d08:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8009d0c:	ee07 3a90 	vmov	s15, r3
 8009d10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009d14:	eee7 7a25 	vfma.f32	s15, s14, s11
 8009d18:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009d1c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009d20:	e77c      	b.n	8009c1c <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
 8009d22:	bf00      	nop
 8009d24:	58024400 	.word	0x58024400
 8009d28:	4c742400 	.word	0x4c742400
 8009d2c:	39000000 	.word	0x39000000
 8009d30:	03d09000 	.word	0x03d09000
 8009d34:	4bbebc20 	.word	0x4bbebc20
 8009d38:	4a742400 	.word	0x4a742400

08009d3c <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009d3c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 8009d40:	b500      	push	{lr}
 8009d42:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009d44:	d077      	beq.n	8009e36 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009d46:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009d4a:	d02e      	beq.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009d4c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009d50:	f000 80cf 	beq.w	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009d54:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009d58:	f000 8080 	beq.w	8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009d5c:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8009d60:	d05a      	beq.n	8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009d62:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8009d66:	f000 8105 	beq.w	8009f74 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009d6a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8009d6e:	f000 8110 	beq.w	8009f92 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009d72:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8009d76:	f000 80e2 	beq.w	8009f3e <HAL_RCCEx_GetPeriphCLKFreq+0x202>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009d7a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009d7e:	d13a      	bne.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009d80:	4ba9      	ldr	r3, [pc, #676]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009d82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 8009d88:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009d8c:	f000 808e 	beq.w	8009eac <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8009d90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d94:	f000 812e 	beq.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009d98:	bb6b      	cbnz	r3, 8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009d9a:	4aa3      	ldr	r2, [pc, #652]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = HSE_VALUE;
 8009d9c:	4ba3      	ldr	r3, [pc, #652]	; (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009d9e:	6810      	ldr	r0, [r2, #0]
            frequency = HSE_VALUE;
 8009da0:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8009da4:	bf18      	it	ne
 8009da6:	4618      	movne	r0, r3
 8009da8:	e042      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8009daa:	4a9f      	ldr	r2, [pc, #636]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009dac:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009dae:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8009db2:	2b80      	cmp	r3, #128	; 0x80
 8009db4:	f000 8098 	beq.w	8009ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009db8:	d921      	bls.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
 8009dba:	2bc0      	cmp	r3, #192	; 0xc0
 8009dbc:	d037      	beq.n	8009e2e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009dbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009dc2:	d118      	bne.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009dc4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009dc6:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009dc8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009dcc:	0749      	lsls	r1, r1, #29
 8009dce:	d502      	bpl.n	8009dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	f000 80ae 	beq.w	8009f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009dd6:	4a94      	ldr	r2, [pc, #592]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009dd8:	6812      	ldr	r2, [r2, #0]
 8009dda:	05d0      	lsls	r0, r2, #23
 8009ddc:	d503      	bpl.n	8009de6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8009dde:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009de2:	f000 80fb 	beq.w	8009fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009de6:	4a90      	ldr	r2, [pc, #576]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009de8:	6812      	ldr	r2, [r2, #0]
 8009dea:	0391      	lsls	r1, r2, #14
 8009dec:	d503      	bpl.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009dee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009df2:	f000 80bd 	beq.w	8009f70 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      switch (srcclk)
 8009df6:	2000      	movs	r0, #0
}
 8009df8:	b005      	add	sp, #20
 8009dfa:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d04b      	beq.n	8009e9a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009e02:	2b40      	cmp	r3, #64	; 0x40
 8009e04:	d1f7      	bne.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e06:	6810      	ldr	r0, [r2, #0]
 8009e08:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009e0c:	d010      	beq.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e0e:	a801      	add	r0, sp, #4
 8009e10:	f7ff fd52 	bl	80098b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009e14:	9801      	ldr	r0, [sp, #4]
 8009e16:	e00b      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8009e18:	4a83      	ldr	r2, [pc, #524]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009e1a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009e1c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 8009e20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e24:	d060      	beq.n	8009ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009e26:	d936      	bls.n	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8009e28:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009e2c:	d178      	bne.n	8009f20 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
          frequency = EXTERNAL_CLOCK_VALUE;
 8009e2e:	4880      	ldr	r0, [pc, #512]	; (800a030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
}
 8009e30:	b005      	add	sp, #20
 8009e32:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8009e36:	4b7c      	ldr	r3, [pc, #496]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e3a:	f003 0307 	and.w	r3, r3, #7
 8009e3e:	2b04      	cmp	r3, #4
 8009e40:	d8d9      	bhi.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009e42:	a201      	add	r2, pc, #4	; (adr r2, 8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 8009e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e48:	08009ead 	.word	0x08009ead
 8009e4c:	08009ed1 	.word	0x08009ed1
 8009e50:	08009ebd 	.word	0x08009ebd
 8009e54:	08009e2f 	.word	0x08009e2f
 8009e58:	08009eb9 	.word	0x08009eb9
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009e5c:	4a72      	ldr	r2, [pc, #456]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009e5e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009e60:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8009e64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009e68:	d03e      	beq.n	8009ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009e6a:	d937      	bls.n	8009edc <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8009e6c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009e70:	d0dd      	beq.n	8009e2e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009e72:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009e76:	d1be      	bne.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009e78:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009e7a:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009e7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009e80:	0752      	lsls	r2, r2, #29
 8009e82:	d5a8      	bpl.n	8009dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d1a6      	bne.n	8009dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009e88:	4b67      	ldr	r3, [pc, #412]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009e8a:	486a      	ldr	r0, [pc, #424]	; (800a034 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009e92:	40d8      	lsrs	r0, r3
 8009e94:	e7cc      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d146      	bne.n	8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009e9a:	6810      	ldr	r0, [r2, #0]
 8009e9c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009ea0:	d0c6      	beq.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009ea2:	a801      	add	r0, sp, #4
 8009ea4:	f7ff fe84 	bl	8009bb0 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8009ea8:	9802      	ldr	r0, [sp, #8]
 8009eaa:	e7c1      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009eac:	4b5e      	ldr	r3, [pc, #376]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009eae:	6818      	ldr	r0, [r3, #0]
 8009eb0:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009eb4:	d0bc      	beq.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009eb6:	e7f4      	b.n	8009ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009eb8:	4a5b      	ldr	r2, [pc, #364]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009eba:	e783      	b.n	8009dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009ebc:	4b5a      	ldr	r3, [pc, #360]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009ebe:	6818      	ldr	r0, [r3, #0]
 8009ec0:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009ec4:	d0b4      	beq.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ec6:	a801      	add	r0, sp, #4
 8009ec8:	f7ff fdb4 	bl	8009a34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009ecc:	9801      	ldr	r0, [sp, #4]
 8009ece:	e7af      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009ed0:	4b55      	ldr	r3, [pc, #340]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009ed2:	6818      	ldr	r0, [r3, #0]
 8009ed4:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009ed8:	d0aa      	beq.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009eda:	e798      	b.n	8009e0e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      switch (saiclocksource)
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d0dc      	beq.n	8009e9a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009ee0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009ee4:	d08f      	beq.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8009ee6:	e786      	b.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009ee8:	6810      	ldr	r0, [r2, #0]
 8009eea:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009eee:	d09f      	beq.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009ef0:	e7e9      	b.n	8009ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8009ef2:	4a4d      	ldr	r2, [pc, #308]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009ef4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009ef6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 8009efa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009efe:	d0f3      	beq.n	8009ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009f00:	d806      	bhi.n	8009f10 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d0c9      	beq.n	8009e9a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009f06:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009f0a:	f43f af7c 	beq.w	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8009f0e:	e772      	b.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009f10:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009f14:	d08b      	beq.n	8009e2e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009f16:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009f1a:	f43f af53 	beq.w	8009dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
 8009f1e:	e76a      	b.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      switch (srcclk)
 8009f20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f24:	d0a8      	beq.n	8009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8009f26:	e766      	b.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009f28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f2c:	f43f af6b 	beq.w	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8009f30:	e761      	b.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009f32:	6813      	ldr	r3, [r2, #0]
 8009f34:	483f      	ldr	r0, [pc, #252]	; (800a034 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009f36:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009f3a:	40d8      	lsrs	r0, r3
 8009f3c:	e778      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8009f3e:	4a3a      	ldr	r2, [pc, #232]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009f40:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009f42:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8009f46:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009f4a:	d066      	beq.n	800a01a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8009f4c:	d82f      	bhi.n	8009fae <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8009f4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009f52:	d04f      	beq.n	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009f54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009f58:	d131      	bne.n	8009fbe <HAL_RCCEx_GetPeriphCLKFreq+0x282>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009f5a:	4b33      	ldr	r3, [pc, #204]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009f5c:	6818      	ldr	r0, [r3, #0]
 8009f5e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009f62:	f43f af65 	beq.w	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f66:	a801      	add	r0, sp, #4
 8009f68:	f7ff fd64 	bl	8009a34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009f6c:	9802      	ldr	r0, [sp, #8]
 8009f6e:	e75f      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = HSE_VALUE;
 8009f70:	482e      	ldr	r0, [pc, #184]	; (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009f72:	e75d      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8009f74:	4a2c      	ldr	r2, [pc, #176]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009f76:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009f78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8009f7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f80:	d02e      	beq.n	8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8009f82:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009f86:	f43f af77 	beq.w	8009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f47f af33 	bne.w	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009f90:	e739      	b.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8009f92:	4b25      	ldr	r3, [pc, #148]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009f94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 8009f96:	03d2      	lsls	r2, r2, #15
 8009f98:	d589      	bpl.n	8009eae <HAL_RCCEx_GetPeriphCLKFreq+0x172>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009f9a:	6818      	ldr	r0, [r3, #0]
 8009f9c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009fa0:	f43f af46 	beq.w	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fa4:	a801      	add	r0, sp, #4
 8009fa6:	f7ff fc87 	bl	80098b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009faa:	9803      	ldr	r0, [sp, #12]
 8009fac:	e740      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 8009fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fb2:	d02a      	beq.n	800a00a <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
 8009fb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009fb8:	f43f aeef 	beq.w	8009d9a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8009fbc:	e71b      	b.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	f47f af19 	bne.w	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009fc4:	f7fe fda6 	bl	8008b14 <HAL_RCC_GetHCLKFreq>
 8009fc8:	4b17      	ldr	r3, [pc, #92]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009fca:	4a1b      	ldr	r2, [pc, #108]	; (800a038 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009fcc:	6a1b      	ldr	r3, [r3, #32]
 8009fce:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009fd2:	5cd3      	ldrb	r3, [r2, r3]
 8009fd4:	f003 031f 	and.w	r3, r3, #31
 8009fd8:	40d8      	lsrs	r0, r3
          break;
 8009fda:	e729      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = CSI_VALUE;
 8009fdc:	4817      	ldr	r0, [pc, #92]	; (800a03c <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009fde:	e727      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009fe0:	6810      	ldr	r0, [r2, #0]
 8009fe2:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009fe6:	f43f af23 	beq.w	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009fea:	a801      	add	r0, sp, #4
 8009fec:	f7ff fd22 	bl	8009a34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009ff0:	9803      	ldr	r0, [sp, #12]
 8009ff2:	e71d      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009ff4:	4b0c      	ldr	r3, [pc, #48]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009ff6:	6818      	ldr	r0, [r3, #0]
 8009ff8:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009ffc:	f43f af18 	beq.w	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a000:	a801      	add	r0, sp, #4
 800a002:	f7ff fc59 	bl	80098b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a006:	9802      	ldr	r0, [sp, #8]
 800a008:	e712      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a00a:	4a07      	ldr	r2, [pc, #28]	; (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = CSI_VALUE;
 800a00c:	4b0b      	ldr	r3, [pc, #44]	; (800a03c <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a00e:	6810      	ldr	r0, [r2, #0]
            frequency = CSI_VALUE;
 800a010:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800a014:	bf18      	it	ne
 800a016:	4618      	movne	r0, r3
 800a018:	e70a      	b.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a01a:	6810      	ldr	r0, [r2, #0]
 800a01c:	f010 0004 	ands.w	r0, r0, #4
 800a020:	f43f af06 	beq.w	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800a024:	e730      	b.n	8009e88 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 800a026:	bf00      	nop
 800a028:	58024400 	.word	0x58024400
 800a02c:	017d7840 	.word	0x017d7840
 800a030:	00bb8000 	.word	0x00bb8000
 800a034:	03d09000 	.word	0x03d09000
 800a038:	0800a418 	.word	0x0800a418
 800a03c:	003d0900 	.word	0x003d0900

0800a040 <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 800a040:	4770      	bx	lr
 800a042:	bf00      	nop

0800a044 <HAL_SDRAM_Init>:
  if (hsdram == NULL)
 800a044:	b318      	cbz	r0, 800a08e <HAL_SDRAM_Init+0x4a>
{
 800a046:	b538      	push	{r3, r4, r5, lr}
  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800a048:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800a04c:	460d      	mov	r5, r1
 800a04e:	4604      	mov	r4, r0
 800a050:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a054:	b1b3      	cbz	r3, 800a084 <HAL_SDRAM_Init+0x40>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a056:	2302      	movs	r3, #2
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a058:	4621      	mov	r1, r4
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a05a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a05e:	f851 0b04 	ldr.w	r0, [r1], #4
 800a062:	f000 f851 	bl	800a108 <FMC_SDRAM_Init>
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800a066:	4629      	mov	r1, r5
 800a068:	e9d4 0200 	ldrd	r0, r2, [r4]
 800a06c:	f000 f888 	bl	800a180 <FMC_SDRAM_Timing_Init>
  __FMC_ENABLE();
 800a070:	4a08      	ldr	r2, [pc, #32]	; (800a094 <HAL_SDRAM_Init+0x50>)
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a072:	2101      	movs	r1, #1
  return HAL_OK;
 800a074:	2000      	movs	r0, #0
  __FMC_ENABLE();
 800a076:	6813      	ldr	r3, [r2, #0]
 800a078:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a07c:	6013      	str	r3, [r2, #0]
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a07e:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
}
 800a082:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 800a084:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 800a088:	f7ff ffda 	bl	800a040 <HAL_SDRAM_MspInit>
 800a08c:	e7e3      	b.n	800a056 <HAL_SDRAM_Init+0x12>
    return HAL_ERROR;
 800a08e:	2001      	movs	r0, #1
}
 800a090:	4770      	bx	lr
 800a092:	bf00      	nop
 800a094:	52004000 	.word	0x52004000

0800a098 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800a098:	b570      	push	{r4, r5, r6, lr}
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800a09a:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
 800a09e:	4605      	mov	r5, r0

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800a0a0:	2b02      	cmp	r3, #2
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800a0a2:	b2d8      	uxtb	r0, r3
  if (state == HAL_SDRAM_STATE_BUSY)
 800a0a4:	d004      	beq.n	800a0b0 <HAL_SDRAM_SendCommand+0x18>
  {
    return HAL_BUSY;
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800a0a6:	f000 04fb 	and.w	r4, r0, #251	; 0xfb
 800a0aa:	2c01      	cmp	r4, #1
 800a0ac:	d001      	beq.n	800a0b2 <HAL_SDRAM_SendCommand+0x1a>
      hsdram->State = HAL_SDRAM_STATE_READY;
    }
  }
  else
  {
    return HAL_ERROR;
 800a0ae:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 800a0b0:	bd70      	pop	{r4, r5, r6, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a0b2:	2302      	movs	r3, #2
 800a0b4:	460e      	mov	r6, r1
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a0b6:	6828      	ldr	r0, [r5, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a0b8:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a0bc:	f000 f8ac 	bl	800a218 <FMC_SDRAM_SendCommand>
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a0c0:	6833      	ldr	r3, [r6, #0]
 800a0c2:	2b02      	cmp	r3, #2
 800a0c4:	d003      	beq.n	800a0ce <HAL_SDRAM_SendCommand+0x36>
  return HAL_OK;
 800a0c6:	2000      	movs	r0, #0
      hsdram->State = HAL_SDRAM_STATE_READY;
 800a0c8:	f885 402c 	strb.w	r4, [r5, #44]	; 0x2c
}
 800a0cc:	bd70      	pop	{r4, r5, r6, pc}
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a0ce:	2305      	movs	r3, #5
  return HAL_OK;
 800a0d0:	2000      	movs	r0, #0
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a0d2:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
}
 800a0d6:	bd70      	pop	{r4, r5, r6, pc}

0800a0d8 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800a0d8:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a0da:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
 800a0de:	4604      	mov	r4, r0
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a0e0:	2b02      	cmp	r3, #2
 800a0e2:	b2d8      	uxtb	r0, r3
 800a0e4:	d005      	beq.n	800a0f2 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800a0e6:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	b2dd      	uxtb	r5, r3
 800a0ee:	d001      	beq.n	800a0f4 <HAL_SDRAM_ProgramRefreshRate+0x1c>
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  else
  {
    return HAL_ERROR;
 800a0f0:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 800a0f2:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a0f4:	2302      	movs	r3, #2
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800a0f6:	6820      	ldr	r0, [r4, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a0f8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800a0fc:	f000 f8a2 	bl	800a244 <FMC_SDRAM_ProgramRefreshRate>
  return HAL_OK;
 800a100:	2000      	movs	r0, #0
    hsdram->State = HAL_SDRAM_STATE_READY;
 800a102:	f884 502c 	strb.w	r5, [r4, #44]	; 0x2c
}
 800a106:	bd38      	pop	{r3, r4, r5, pc}

0800a108 <FMC_SDRAM_Init>:
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800a108:	680b      	ldr	r3, [r1, #0]
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a10a:	6802      	ldr	r2, [r0, #0]
{
 800a10c:	b470      	push	{r4, r5, r6}
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800a10e:	b9c3      	cbnz	r3, 800a142 <FMC_SDRAM_Init+0x3a>
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a110:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800a114:	684c      	ldr	r4, [r1, #4]
 800a116:	698e      	ldr	r6, [r1, #24]
 800a118:	4013      	ands	r3, r2
 800a11a:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 800a11e:	4323      	orrs	r3, r4
 800a120:	690c      	ldr	r4, [r1, #16]
 800a122:	4313      	orrs	r3, r2
 800a124:	694a      	ldr	r2, [r1, #20]
 800a126:	432b      	orrs	r3, r5
 800a128:	69cd      	ldr	r5, [r1, #28]
 800a12a:	4323      	orrs	r3, r4
 800a12c:	4313      	orrs	r3, r2
 800a12e:	4333      	orrs	r3, r6
 800a130:	e9d1 4208 	ldrd	r4, r2, [r1, #32]
 800a134:	432b      	orrs	r3, r5
 800a136:	4323      	orrs	r3, r4
 800a138:	4313      	orrs	r3, r2
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 800a13a:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a13c:	6003      	str	r3, [r0, #0]
}
 800a13e:	2000      	movs	r0, #0
 800a140:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a142:	69cb      	ldr	r3, [r1, #28]
 800a144:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800a148:	68ce      	ldr	r6, [r1, #12]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a14a:	431a      	orrs	r2, r3
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800a14c:	4b0b      	ldr	r3, [pc, #44]	; (800a17c <FMC_SDRAM_Init+0x74>)
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a14e:	e9d1 5408 	ldrd	r5, r4, [r1, #32]
 800a152:	432a      	orrs	r2, r5
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800a154:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a156:	4322      	orrs	r2, r4
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800a158:	688c      	ldr	r4, [r1, #8]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a15a:	6002      	str	r2, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800a15c:	6842      	ldr	r2, [r0, #4]
 800a15e:	4013      	ands	r3, r2
 800a160:	432b      	orrs	r3, r5
 800a162:	690d      	ldr	r5, [r1, #16]
 800a164:	4323      	orrs	r3, r4
 800a166:	4333      	orrs	r3, r6
 800a168:	e9d1 4205 	ldrd	r4, r2, [r1, #20]
 800a16c:	432b      	orrs	r3, r5
 800a16e:	4323      	orrs	r3, r4
 800a170:	4313      	orrs	r3, r2
}
 800a172:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800a174:	6043      	str	r3, [r0, #4]
}
 800a176:	2000      	movs	r0, #0
 800a178:	4770      	bx	lr
 800a17a:	bf00      	nop
 800a17c:	ffff8000 	.word	0xffff8000

0800a180 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a180:	b470      	push	{r4, r5, r6}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800a182:	bb0a      	cbnz	r2, 800a1c8 <FMC_SDRAM_Timing_Init+0x48>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a184:	684c      	ldr	r4, [r1, #4]
 800a186:	6882      	ldr	r2, [r0, #8]
 800a188:	680d      	ldr	r5, [r1, #0]
 800a18a:	1e63      	subs	r3, r4, #1
 800a18c:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 800a190:	688c      	ldr	r4, [r1, #8]
 800a192:	1e6e      	subs	r6, r5, #1
 800a194:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 800a198:	1e65      	subs	r5, r4, #1
 800a19a:	68cc      	ldr	r4, [r1, #12]
 800a19c:	4333      	orrs	r3, r6
 800a19e:	690a      	ldr	r2, [r1, #16]
 800a1a0:	1e66      	subs	r6, r4, #1
 800a1a2:	694c      	ldr	r4, [r1, #20]
 800a1a4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800a1a8:	1e55      	subs	r5, r2, #1
 800a1aa:	698a      	ldr	r2, [r1, #24]
 800a1ac:	1e61      	subs	r1, r4, #1
 800a1ae:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
 800a1b2:	3a01      	subs	r2, #1
 800a1b4:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800a1b8:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 800a1bc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
}
 800a1c0:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a1c2:	6083      	str	r3, [r0, #8]
}
 800a1c4:	2000      	movs	r0, #0
 800a1c6:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a1c8:	6882      	ldr	r2, [r0, #8]
 800a1ca:	68cb      	ldr	r3, [r1, #12]
 800a1cc:	4c11      	ldr	r4, [pc, #68]	; (800a214 <FMC_SDRAM_Timing_Init+0x94>)
 800a1ce:	1e5d      	subs	r5, r3, #1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800a1d0:	684b      	ldr	r3, [r1, #4]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a1d2:	4014      	ands	r4, r2
 800a1d4:	694a      	ldr	r2, [r1, #20]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800a1d6:	1e5e      	subs	r6, r3, #1
 800a1d8:	680b      	ldr	r3, [r1, #0]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a1da:	3a01      	subs	r2, #1
 800a1dc:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800a1e0:	688d      	ldr	r5, [r1, #8]
 800a1e2:	3b01      	subs	r3, #1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a1e4:	ea44 5402 	orr.w	r4, r4, r2, lsl #20
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800a1e8:	3d01      	subs	r5, #1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a1ea:	6084      	str	r4, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800a1ec:	68c2      	ldr	r2, [r0, #12]
 800a1ee:	690c      	ldr	r4, [r1, #16]
 800a1f0:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 800a1f4:	6989      	ldr	r1, [r1, #24]
 800a1f6:	3c01      	subs	r4, #1
 800a1f8:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
 800a1fc:	3901      	subs	r1, #1
 800a1fe:	4313      	orrs	r3, r2
 800a200:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800a204:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a208:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
}
 800a20c:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800a20e:	60c3      	str	r3, [r0, #12]
}
 800a210:	2000      	movs	r0, #0
 800a212:	4770      	bx	lr
 800a214:	ff0f0fff 	.word	0xff0f0fff

0800a218 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800a218:	b470      	push	{r4, r5, r6}
 800a21a:	4602      	mov	r2, r0
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 800a21c:	68ce      	ldr	r6, [r1, #12]
 800a21e:	4c08      	ldr	r4, [pc, #32]	; (800a240 <FMC_SDRAM_SendCommand+0x28>)
             (Command->CommandTarget) | (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
             ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
}
 800a220:	2000      	movs	r0, #0
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 800a222:	e9d1 3500 	ldrd	r3, r5, [r1]
 800a226:	6889      	ldr	r1, [r1, #8]
 800a228:	432b      	orrs	r3, r5
 800a22a:	6915      	ldr	r5, [r2, #16]
 800a22c:	3901      	subs	r1, #1
 800a22e:	ea43 2346 	orr.w	r3, r3, r6, lsl #9
 800a232:	402c      	ands	r4, r5
 800a234:	4323      	orrs	r3, r4
 800a236:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
}
 800a23a:	bc70      	pop	{r4, r5, r6}
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 800a23c:	6113      	str	r3, [r2, #16]
}
 800a23e:	4770      	bx	lr
 800a240:	ffc00000 	.word	0xffc00000

0800a244 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800a244:	4602      	mov	r2, r0
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800a246:	4b05      	ldr	r3, [pc, #20]	; (800a25c <FMC_SDRAM_ProgramRefreshRate+0x18>)

  return HAL_OK;
}
 800a248:	2000      	movs	r0, #0
{
 800a24a:	b410      	push	{r4}
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800a24c:	6954      	ldr	r4, [r2, #20]
 800a24e:	4023      	ands	r3, r4
}
 800a250:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800a254:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 800a258:	6151      	str	r1, [r2, #20]
}
 800a25a:	4770      	bx	lr
 800a25c:	ffffc001 	.word	0xffffc001

0800a260 <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 800a260:	4603      	mov	r3, r0
 800a262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 800a266:	4c15      	ldr	r4, [pc, #84]	; (800a2bc <UTIL_LCD_SetFuncDriver+0x5c>)
  FuncDriver.GetXSize       = pDrv->GetXSize;
  FuncDriver.GetYSize       = pDrv->GetYSize;
  FuncDriver.SetLayer       = pDrv->SetLayer;
  FuncDriver.GetFormat      = pDrv->GetFormat;

  DrawProp->LcdLayer = 0;
 800a268:	2500      	movs	r5, #0
 800a26a:	4e15      	ldr	r6, [pc, #84]	; (800a2c0 <UTIL_LCD_SetFuncDriver+0x60>)
  DrawProp->LcdDevice = 0;
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 800a26c:	4628      	mov	r0, r5
 800a26e:	f106 0114 	add.w	r1, r6, #20
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 800a272:	e9d3 7200 	ldrd	r7, r2, [r3]
 800a276:	e9c4 7200 	strd	r7, r2, [r4]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 800a27a:	e9d3 7202 	ldrd	r7, r2, [r3, #8]
  DrawProp->LcdLayer = 0;
 800a27e:	60f5      	str	r5, [r6, #12]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 800a280:	e9c4 7202 	strd	r7, r2, [r4, #8]
  FuncDriver.FillRect       = pDrv->FillRect;
 800a284:	691a      	ldr	r2, [r3, #16]
  DrawProp->LcdDevice = 0;
 800a286:	6135      	str	r5, [r6, #16]
  FuncDriver.FillRect       = pDrv->FillRect;
 800a288:	6122      	str	r2, [r4, #16]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 800a28a:	e9d3 7205 	ldrd	r7, r2, [r3, #20]
 800a28e:	e9c4 7205 	strd	r7, r2, [r4, #20]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 800a292:	e9d3 7208 	ldrd	r7, r2, [r3, #32]
 800a296:	e9c4 7208 	strd	r7, r2, [r4, #32]
  FuncDriver.GetFormat      = pDrv->GetFormat;
 800a29a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  FuncDriver.GetXSize       = pDrv->GetXSize;
 800a29c:	69db      	ldr	r3, [r3, #28]
  FuncDriver.GetFormat      = pDrv->GetFormat;
 800a29e:	62a2      	str	r2, [r4, #40]	; 0x28
  FuncDriver.GetXSize       = pDrv->GetXSize;
 800a2a0:	61e3      	str	r3, [r4, #28]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 800a2a2:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 800a2a4:	6a23      	ldr	r3, [r4, #32]
 800a2a6:	f106 0118 	add.w	r1, r6, #24
 800a2aa:	4628      	mov	r0, r5
 800a2ac:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 800a2ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a2b0:	f106 011c 	add.w	r1, r6, #28
 800a2b4:	4628      	mov	r0, r5
}
 800a2b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 800a2ba:	4718      	bx	r3
 800a2bc:	24001634 	.word	0x24001634
 800a2c0:	240015f4 	.word	0x240015f4

0800a2c4 <UTIL_LCD_SetLayer>:
/**
  * @brief  Set the LCD layer.
  * @param  Layer  LCD layer
  */
void UTIL_LCD_SetLayer(uint32_t Layer)
{
 800a2c4:	b538      	push	{r3, r4, r5, lr}
  if(FuncDriver.SetLayer != NULL)
 800a2c6:	4b05      	ldr	r3, [pc, #20]	; (800a2dc <UTIL_LCD_SetLayer+0x18>)
 800a2c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2ca:	b133      	cbz	r3, 800a2da <UTIL_LCD_SetLayer+0x16>
  {
    if(FuncDriver.SetLayer(DrawProp->LcdDevice, Layer) == 0)
 800a2cc:	4d04      	ldr	r5, [pc, #16]	; (800a2e0 <UTIL_LCD_SetLayer+0x1c>)
 800a2ce:	4604      	mov	r4, r0
 800a2d0:	4601      	mov	r1, r0
 800a2d2:	6928      	ldr	r0, [r5, #16]
 800a2d4:	4798      	blx	r3
 800a2d6:	b900      	cbnz	r0, 800a2da <UTIL_LCD_SetLayer+0x16>
    {
      DrawProp->LcdLayer = Layer;
 800a2d8:	60ec      	str	r4, [r5, #12]
    }
  }
}
 800a2da:	bd38      	pop	{r3, r4, r5, pc}
 800a2dc:	24001634 	.word	0x24001634
 800a2e0:	240015f4 	.word	0x240015f4

0800a2e4 <UTIL_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 800a2e4:	4a02      	ldr	r2, [pc, #8]	; (800a2f0 <UTIL_LCD_SetTextColor+0xc>)
 800a2e6:	68d3      	ldr	r3, [r2, #12]
 800a2e8:	015b      	lsls	r3, r3, #5
 800a2ea:	50d0      	str	r0, [r2, r3]
}
 800a2ec:	4770      	bx	lr
 800a2ee:	bf00      	nop
 800a2f0:	240015f4 	.word	0x240015f4

0800a2f4 <UTIL_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 800a2f4:	4b02      	ldr	r3, [pc, #8]	; (800a300 <UTIL_LCD_SetBackColor+0xc>)
 800a2f6:	68da      	ldr	r2, [r3, #12]
 800a2f8:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800a2fc:	6058      	str	r0, [r3, #4]
}
 800a2fe:	4770      	bx	lr
 800a300:	240015f4 	.word	0x240015f4

0800a304 <UTIL_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 800a304:	4b02      	ldr	r3, [pc, #8]	; (800a310 <UTIL_LCD_SetFont+0xc>)
 800a306:	68da      	ldr	r2, [r3, #12]
 800a308:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800a30c:	6098      	str	r0, [r3, #8]
}
 800a30e:	4770      	bx	lr
 800a310:	240015f4 	.word	0x240015f4

0800a314 <UTIL_LCD_FillRect>:
  * @param  Width  Rectangle width
  * @param  Height Rectangle height
  * @param  Color  Draw color
  */
void UTIL_LCD_FillRect(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 800a314:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Fill the rectangle */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 800a316:	4e13      	ldr	r6, [pc, #76]	; (800a364 <UTIL_LCD_FillRect+0x50>)
{
 800a318:	4615      	mov	r5, r2
 800a31a:	b083      	sub	sp, #12
 800a31c:	461c      	mov	r4, r3
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 800a31e:	69f7      	ldr	r7, [r6, #28]
{
 800a320:	462b      	mov	r3, r5
 800a322:	460a      	mov	r2, r1
 800a324:	9d08      	ldr	r5, [sp, #32]
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 800a326:	2f02      	cmp	r7, #2
 800a328:	d008      	beq.n	800a33c <UTIL_LCD_FillRect+0x28>
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
  }
  else
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 800a32a:	4f0f      	ldr	r7, [pc, #60]	; (800a368 <UTIL_LCD_FillRect+0x54>)
 800a32c:	4601      	mov	r1, r0
 800a32e:	e9cd 4500 	strd	r4, r5, [sp]
 800a332:	693c      	ldr	r4, [r7, #16]
 800a334:	6930      	ldr	r0, [r6, #16]
 800a336:	47a0      	blx	r4
  }
}
 800a338:	b003      	add	sp, #12
 800a33a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
 800a33c:	096f      	lsrs	r7, r5, #5
 800a33e:	9400      	str	r4, [sp, #0]
 800a340:	0a29      	lsrs	r1, r5, #8
 800a342:	f3c5 05c4 	ubfx	r5, r5, #3, #5
 800a346:	f407 64fc 	and.w	r4, r7, #2016	; 0x7e0
 800a34a:	f401 4778 	and.w	r7, r1, #63488	; 0xf800
 800a34e:	4601      	mov	r1, r0
 800a350:	6930      	ldr	r0, [r6, #16]
 800a352:	433c      	orrs	r4, r7
 800a354:	4e04      	ldr	r6, [pc, #16]	; (800a368 <UTIL_LCD_FillRect+0x54>)
 800a356:	4325      	orrs	r5, r4
 800a358:	6934      	ldr	r4, [r6, #16]
 800a35a:	9501      	str	r5, [sp, #4]
 800a35c:	47a0      	blx	r4
}
 800a35e:	b003      	add	sp, #12
 800a360:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a362:	bf00      	nop
 800a364:	240015f4 	.word	0x240015f4
 800a368:	24001634 	.word	0x24001634

0800a36c <UTIL_LCD_Clear>:
{
 800a36c:	b500      	push	{lr}
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 800a36e:	2100      	movs	r1, #0
{
 800a370:	b083      	sub	sp, #12
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 800a372:	4a05      	ldr	r2, [pc, #20]	; (800a388 <UTIL_LCD_Clear+0x1c>)
 800a374:	9000      	str	r0, [sp, #0]
 800a376:	4608      	mov	r0, r1
 800a378:	6993      	ldr	r3, [r2, #24]
 800a37a:	6952      	ldr	r2, [r2, #20]
 800a37c:	f7ff ffca 	bl	800a314 <UTIL_LCD_FillRect>
}
 800a380:	b003      	add	sp, #12
 800a382:	f85d fb04 	ldr.w	pc, [sp], #4
 800a386:	bf00      	nop
 800a388:	240015f4 	.word	0x240015f4

0800a38c <__libc_init_array>:
 800a38c:	b570      	push	{r4, r5, r6, lr}
 800a38e:	4d0d      	ldr	r5, [pc, #52]	; (800a3c4 <__libc_init_array+0x38>)
 800a390:	4c0d      	ldr	r4, [pc, #52]	; (800a3c8 <__libc_init_array+0x3c>)
 800a392:	1b64      	subs	r4, r4, r5
 800a394:	10a4      	asrs	r4, r4, #2
 800a396:	2600      	movs	r6, #0
 800a398:	42a6      	cmp	r6, r4
 800a39a:	d109      	bne.n	800a3b0 <__libc_init_array+0x24>
 800a39c:	4d0b      	ldr	r5, [pc, #44]	; (800a3cc <__libc_init_array+0x40>)
 800a39e:	4c0c      	ldr	r4, [pc, #48]	; (800a3d0 <__libc_init_array+0x44>)
 800a3a0:	f000 f82e 	bl	800a400 <_init>
 800a3a4:	1b64      	subs	r4, r4, r5
 800a3a6:	10a4      	asrs	r4, r4, #2
 800a3a8:	2600      	movs	r6, #0
 800a3aa:	42a6      	cmp	r6, r4
 800a3ac:	d105      	bne.n	800a3ba <__libc_init_array+0x2e>
 800a3ae:	bd70      	pop	{r4, r5, r6, pc}
 800a3b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3b4:	4798      	blx	r3
 800a3b6:	3601      	adds	r6, #1
 800a3b8:	e7ee      	b.n	800a398 <__libc_init_array+0xc>
 800a3ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3be:	4798      	blx	r3
 800a3c0:	3601      	adds	r6, #1
 800a3c2:	e7f2      	b.n	800a3aa <__libc_init_array+0x1e>
 800a3c4:	0801c180 	.word	0x0801c180
 800a3c8:	0801c180 	.word	0x0801c180
 800a3cc:	0801c180 	.word	0x0801c180
 800a3d0:	0801c184 	.word	0x0801c184

0800a3d4 <memcpy>:
 800a3d4:	440a      	add	r2, r1
 800a3d6:	4291      	cmp	r1, r2
 800a3d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3dc:	d100      	bne.n	800a3e0 <memcpy+0xc>
 800a3de:	4770      	bx	lr
 800a3e0:	b510      	push	{r4, lr}
 800a3e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3ea:	4291      	cmp	r1, r2
 800a3ec:	d1f9      	bne.n	800a3e2 <memcpy+0xe>
 800a3ee:	bd10      	pop	{r4, pc}

0800a3f0 <memset>:
 800a3f0:	4402      	add	r2, r0
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d100      	bne.n	800a3fa <memset+0xa>
 800a3f8:	4770      	bx	lr
 800a3fa:	f803 1b01 	strb.w	r1, [r3], #1
 800a3fe:	e7f9      	b.n	800a3f4 <memset+0x4>

0800a400 <_init>:
 800a400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a402:	bf00      	nop
 800a404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a406:	bc08      	pop	{r3}
 800a408:	469e      	mov	lr, r3
 800a40a:	4770      	bx	lr

0800a40c <_fini>:
 800a40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a40e:	bf00      	nop
 800a410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a412:	bc08      	pop	{r3}
 800a414:	469e      	mov	lr, r3
 800a416:	4770      	bx	lr
