
BLUETOOTH_P2P_EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000075fc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004075fc  004075fc  000175fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00407604  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000018c  204009c0  00407fc4  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400b4c  00408150  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402b50  0040a154  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017e19  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002bec  00000000  00000000  00038860  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00008620  00000000  00000000  0003b44c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e38  00000000  00000000  00043a6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000da0  00000000  00000000  000448a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000891c  00000000  00000000  00045644  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d158  00000000  00000000  0004df60  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008ce3f  00000000  00000000  0005b0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004908  00000000  00000000  000e7ef8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 2b 40 20 d1 1a 40 00 81 1b 40 00 81 1b 40 00     P+@ ..@...@...@.
  400010:	81 1b 40 00 81 1b 40 00 81 1b 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	81 1b 40 00 81 1b 40 00 00 00 00 00 81 1b 40 00     ..@...@.......@.
  40003c:	1d 22 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ."@...@...@...@.
  40004c:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  40005c:	81 1b 40 00 81 1b 40 00 00 00 00 00 89 16 40 00     ..@...@.......@.
  40006c:	a1 16 40 00 b9 16 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  40007c:	81 1b 40 00 d1 16 40 00 e9 16 40 00 81 1b 40 00     ..@...@...@...@.
  40008c:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  40009c:	4d 21 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     M!@...@...@...@.
  4000ac:	81 1b 40 00 81 1b 40 00 0d 03 40 00 81 1b 40 00     ..@...@...@...@.
  4000bc:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  4000cc:	81 1b 40 00 00 00 00 00 81 1b 40 00 00 00 00 00     ..@.......@.....
  4000dc:	81 1b 40 00 25 03 40 00 81 1b 40 00 81 1b 40 00     ..@.%.@...@...@.
  4000ec:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  4000fc:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  40010c:	81 1b 40 00 81 1b 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ......@...@...@.
  40012c:	81 1b 40 00 81 1b 40 00 00 00 00 00 81 1b 40 00     ..@...@.......@.
  40013c:	81 1b 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00407604 	.word	0x00407604

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00407604 	.word	0x00407604
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00407604 	.word	0x00407604
  4001a8:	00000000 	.word	0x00000000

004001ac <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4001b8:	4618      	mov	r0, r3
  4001ba:	370c      	adds	r7, #12
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr

004001c4 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  4001c4:	b480      	push	{r7}
  4001c6:	b083      	sub	sp, #12
  4001c8:	af00      	add	r7, sp, #0
  4001ca:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  4001cc:	687b      	ldr	r3, [r7, #4]
  4001ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4001d0:	4618      	mov	r0, r3
  4001d2:	370c      	adds	r7, #12
  4001d4:	46bd      	mov	sp, r7
  4001d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001da:	4770      	bx	lr

004001dc <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  4001dc:	b480      	push	{r7}
  4001de:	b083      	sub	sp, #12
  4001e0:	af00      	add	r7, sp, #0
  4001e2:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  4001e4:	687b      	ldr	r3, [r7, #4]
  4001e6:	4a09      	ldr	r2, [pc, #36]	; (40020c <afec_find_inst_num+0x30>)
  4001e8:	4293      	cmp	r3, r2
  4001ea:	d101      	bne.n	4001f0 <afec_find_inst_num+0x14>
		return 1;
  4001ec:	2301      	movs	r3, #1
  4001ee:	e006      	b.n	4001fe <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  4001f0:	687b      	ldr	r3, [r7, #4]
  4001f2:	4a07      	ldr	r2, [pc, #28]	; (400210 <afec_find_inst_num+0x34>)
  4001f4:	4293      	cmp	r3, r2
  4001f6:	d101      	bne.n	4001fc <afec_find_inst_num+0x20>
		return 0;
  4001f8:	2300      	movs	r3, #0
  4001fa:	e000      	b.n	4001fe <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  4001fc:	2300      	movs	r3, #0
}
  4001fe:	4618      	mov	r0, r3
  400200:	370c      	adds	r7, #12
  400202:	46bd      	mov	sp, r7
  400204:	f85d 7b04 	ldr.w	r7, [sp], #4
  400208:	4770      	bx	lr
  40020a:	bf00      	nop
  40020c:	40064000 	.word	0x40064000
  400210:	4003c000 	.word	0x4003c000

00400214 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  400214:	b580      	push	{r7, lr}
  400216:	b082      	sub	sp, #8
  400218:	af00      	add	r7, sp, #0
  40021a:	4603      	mov	r3, r0
  40021c:	6039      	str	r1, [r7, #0]
  40021e:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  400220:	79fb      	ldrb	r3, [r7, #7]
  400222:	490a      	ldr	r1, [pc, #40]	; (40024c <afec_interrupt+0x38>)
  400224:	011a      	lsls	r2, r3, #4
  400226:	683b      	ldr	r3, [r7, #0]
  400228:	4413      	add	r3, r2
  40022a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40022e:	2b00      	cmp	r3, #0
  400230:	d007      	beq.n	400242 <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  400232:	79fb      	ldrb	r3, [r7, #7]
  400234:	4905      	ldr	r1, [pc, #20]	; (40024c <afec_interrupt+0x38>)
  400236:	011a      	lsls	r2, r3, #4
  400238:	683b      	ldr	r3, [r7, #0]
  40023a:	4413      	add	r3, r2
  40023c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  400240:	4798      	blx	r3
	}
}
  400242:	bf00      	nop
  400244:	3708      	adds	r7, #8
  400246:	46bd      	mov	sp, r7
  400248:	bd80      	pop	{r7, pc}
  40024a:	bf00      	nop
  40024c:	20400a9c 	.word	0x20400a9c

00400250 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400250:	b590      	push	{r4, r7, lr}
  400252:	b087      	sub	sp, #28
  400254:	af00      	add	r7, sp, #0
  400256:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400258:	6878      	ldr	r0, [r7, #4]
  40025a:	4b28      	ldr	r3, [pc, #160]	; (4002fc <afec_process_callback+0xac>)
  40025c:	4798      	blx	r3
  40025e:	4604      	mov	r4, r0
  400260:	6878      	ldr	r0, [r7, #4]
  400262:	4b27      	ldr	r3, [pc, #156]	; (400300 <afec_process_callback+0xb0>)
  400264:	4798      	blx	r3
  400266:	4603      	mov	r3, r0
  400268:	4023      	ands	r3, r4
  40026a:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  40026c:	6878      	ldr	r0, [r7, #4]
  40026e:	4b25      	ldr	r3, [pc, #148]	; (400304 <afec_process_callback+0xb4>)
  400270:	4798      	blx	r3
  400272:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400274:	2300      	movs	r3, #0
  400276:	617b      	str	r3, [r7, #20]
  400278:	e039      	b.n	4002ee <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40027a:	697b      	ldr	r3, [r7, #20]
  40027c:	2b0b      	cmp	r3, #11
  40027e:	d80f      	bhi.n	4002a0 <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400280:	2201      	movs	r2, #1
  400282:	697b      	ldr	r3, [r7, #20]
  400284:	fa02 f303 	lsl.w	r3, r2, r3
  400288:	461a      	mov	r2, r3
  40028a:	68fb      	ldr	r3, [r7, #12]
  40028c:	4013      	ands	r3, r2
  40028e:	2b00      	cmp	r3, #0
  400290:	d02a      	beq.n	4002e8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  400292:	693b      	ldr	r3, [r7, #16]
  400294:	b2db      	uxtb	r3, r3
  400296:	6979      	ldr	r1, [r7, #20]
  400298:	4618      	mov	r0, r3
  40029a:	4b1b      	ldr	r3, [pc, #108]	; (400308 <afec_process_callback+0xb8>)
  40029c:	4798      	blx	r3
  40029e:	e023      	b.n	4002e8 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4002a0:	697b      	ldr	r3, [r7, #20]
  4002a2:	2b0e      	cmp	r3, #14
  4002a4:	d810      	bhi.n	4002c8 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4002a6:	697b      	ldr	r3, [r7, #20]
  4002a8:	330c      	adds	r3, #12
  4002aa:	2201      	movs	r2, #1
  4002ac:	fa02 f303 	lsl.w	r3, r2, r3
  4002b0:	461a      	mov	r2, r3
  4002b2:	68fb      	ldr	r3, [r7, #12]
  4002b4:	4013      	ands	r3, r2
  4002b6:	2b00      	cmp	r3, #0
  4002b8:	d016      	beq.n	4002e8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4002ba:	693b      	ldr	r3, [r7, #16]
  4002bc:	b2db      	uxtb	r3, r3
  4002be:	6979      	ldr	r1, [r7, #20]
  4002c0:	4618      	mov	r0, r3
  4002c2:	4b11      	ldr	r3, [pc, #68]	; (400308 <afec_process_callback+0xb8>)
  4002c4:	4798      	blx	r3
  4002c6:	e00f      	b.n	4002e8 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4002c8:	697b      	ldr	r3, [r7, #20]
  4002ca:	330f      	adds	r3, #15
  4002cc:	2201      	movs	r2, #1
  4002ce:	fa02 f303 	lsl.w	r3, r2, r3
  4002d2:	461a      	mov	r2, r3
  4002d4:	68fb      	ldr	r3, [r7, #12]
  4002d6:	4013      	ands	r3, r2
  4002d8:	2b00      	cmp	r3, #0
  4002da:	d005      	beq.n	4002e8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4002dc:	693b      	ldr	r3, [r7, #16]
  4002de:	b2db      	uxtb	r3, r3
  4002e0:	6979      	ldr	r1, [r7, #20]
  4002e2:	4618      	mov	r0, r3
  4002e4:	4b08      	ldr	r3, [pc, #32]	; (400308 <afec_process_callback+0xb8>)
  4002e6:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4002e8:	697b      	ldr	r3, [r7, #20]
  4002ea:	3301      	adds	r3, #1
  4002ec:	617b      	str	r3, [r7, #20]
  4002ee:	697b      	ldr	r3, [r7, #20]
  4002f0:	2b0f      	cmp	r3, #15
  4002f2:	d9c2      	bls.n	40027a <afec_process_callback+0x2a>
			}
		}
	}
}
  4002f4:	bf00      	nop
  4002f6:	371c      	adds	r7, #28
  4002f8:	46bd      	mov	sp, r7
  4002fa:	bd90      	pop	{r4, r7, pc}
  4002fc:	004001ad 	.word	0x004001ad
  400300:	004001c5 	.word	0x004001c5
  400304:	004001dd 	.word	0x004001dd
  400308:	00400215 	.word	0x00400215

0040030c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  40030c:	b580      	push	{r7, lr}
  40030e:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  400310:	4802      	ldr	r0, [pc, #8]	; (40031c <AFEC0_Handler+0x10>)
  400312:	4b03      	ldr	r3, [pc, #12]	; (400320 <AFEC0_Handler+0x14>)
  400314:	4798      	blx	r3
}
  400316:	bf00      	nop
  400318:	bd80      	pop	{r7, pc}
  40031a:	bf00      	nop
  40031c:	4003c000 	.word	0x4003c000
  400320:	00400251 	.word	0x00400251

00400324 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400324:	b580      	push	{r7, lr}
  400326:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  400328:	4802      	ldr	r0, [pc, #8]	; (400334 <AFEC1_Handler+0x10>)
  40032a:	4b03      	ldr	r3, [pc, #12]	; (400338 <AFEC1_Handler+0x14>)
  40032c:	4798      	blx	r3
}
  40032e:	bf00      	nop
  400330:	bd80      	pop	{r7, pc}
  400332:	bf00      	nop
  400334:	40064000 	.word	0x40064000
  400338:	00400251 	.word	0x00400251

0040033c <dacc_reset>:
 * \brief Reset DACC.
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
  40033c:	b480      	push	{r7}
  40033e:	b083      	sub	sp, #12
  400340:	af00      	add	r7, sp, #0
  400342:	6078      	str	r0, [r7, #4]
	p_dacc->DACC_CR = DACC_CR_SWRST;
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2201      	movs	r2, #1
  400348:	601a      	str	r2, [r3, #0]
}
  40034a:	bf00      	nop
  40034c:	370c      	adds	r7, #12
  40034e:	46bd      	mov	sp, r7
  400350:	f85d 7b04 	ldr.w	r7, [sp], #4
  400354:	4770      	bx	lr

00400356 <dacc_enable_channel>:
 * \param ul_channel The output channel to enable.
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
  400356:	b480      	push	{r7}
  400358:	b083      	sub	sp, #12
  40035a:	af00      	add	r7, sp, #0
  40035c:	6078      	str	r0, [r7, #4]
  40035e:	6039      	str	r1, [r7, #0]
	if (ul_channel > MAX_CH_NB)
  400360:	683b      	ldr	r3, [r7, #0]
  400362:	2b01      	cmp	r3, #1
  400364:	d901      	bls.n	40036a <dacc_enable_channel+0x14>
		return DACC_RC_INVALID_PARAM;
  400366:	2301      	movs	r3, #1
  400368:	e005      	b.n	400376 <dacc_enable_channel+0x20>

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  40036a:	2201      	movs	r2, #1
  40036c:	683b      	ldr	r3, [r7, #0]
  40036e:	409a      	lsls	r2, r3
  400370:	687b      	ldr	r3, [r7, #4]
  400372:	611a      	str	r2, [r3, #16]
	return DACC_RC_OK;
  400374:	2300      	movs	r3, #0
}
  400376:	4618      	mov	r0, r3
  400378:	370c      	adds	r7, #12
  40037a:	46bd      	mov	sp, r7
  40037c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400380:	4770      	bx	lr

00400382 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400382:	b480      	push	{r7}
  400384:	b087      	sub	sp, #28
  400386:	af00      	add	r7, sp, #0
  400388:	60f8      	str	r0, [r7, #12]
  40038a:	60b9      	str	r1, [r7, #8]
  40038c:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40038e:	68fa      	ldr	r2, [r7, #12]
  400390:	68bb      	ldr	r3, [r7, #8]
  400392:	019b      	lsls	r3, r3, #6
  400394:	4413      	add	r3, r2
  400396:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400398:	697b      	ldr	r3, [r7, #20]
  40039a:	2202      	movs	r2, #2
  40039c:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40039e:	697b      	ldr	r3, [r7, #20]
  4003a0:	f04f 32ff 	mov.w	r2, #4294967295
  4003a4:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4003a6:	697b      	ldr	r3, [r7, #20]
  4003a8:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4003aa:	697b      	ldr	r3, [r7, #20]
  4003ac:	687a      	ldr	r2, [r7, #4]
  4003ae:	605a      	str	r2, [r3, #4]
}
  4003b0:	bf00      	nop
  4003b2:	371c      	adds	r7, #28
  4003b4:	46bd      	mov	sp, r7
  4003b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003ba:	4770      	bx	lr

004003bc <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4003bc:	b480      	push	{r7}
  4003be:	b083      	sub	sp, #12
  4003c0:	af00      	add	r7, sp, #0
  4003c2:	6078      	str	r0, [r7, #4]
  4003c4:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4003c6:	687a      	ldr	r2, [r7, #4]
  4003c8:	683b      	ldr	r3, [r7, #0]
  4003ca:	019b      	lsls	r3, r3, #6
  4003cc:	4413      	add	r3, r2
  4003ce:	2205      	movs	r2, #5
  4003d0:	601a      	str	r2, [r3, #0]
}
  4003d2:	bf00      	nop
  4003d4:	370c      	adds	r7, #12
  4003d6:	46bd      	mov	sp, r7
  4003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003dc:	4770      	bx	lr

004003de <tc_write_ra>:
 */
void tc_write_ra(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4003de:	b480      	push	{r7}
  4003e0:	b085      	sub	sp, #20
  4003e2:	af00      	add	r7, sp, #0
  4003e4:	60f8      	str	r0, [r7, #12]
  4003e6:	60b9      	str	r1, [r7, #8]
  4003e8:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  4003ea:	68fa      	ldr	r2, [r7, #12]
  4003ec:	68bb      	ldr	r3, [r7, #8]
  4003ee:	019b      	lsls	r3, r3, #6
  4003f0:	4413      	add	r3, r2
  4003f2:	3314      	adds	r3, #20
  4003f4:	687a      	ldr	r2, [r7, #4]
  4003f6:	601a      	str	r2, [r3, #0]
}
  4003f8:	bf00      	nop
  4003fa:	3714      	adds	r7, #20
  4003fc:	46bd      	mov	sp, r7
  4003fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400402:	4770      	bx	lr

00400404 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400404:	b480      	push	{r7}
  400406:	b085      	sub	sp, #20
  400408:	af00      	add	r7, sp, #0
  40040a:	60f8      	str	r0, [r7, #12]
  40040c:	60b9      	str	r1, [r7, #8]
  40040e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400410:	68fa      	ldr	r2, [r7, #12]
  400412:	68bb      	ldr	r3, [r7, #8]
  400414:	019b      	lsls	r3, r3, #6
  400416:	4413      	add	r3, r2
  400418:	331c      	adds	r3, #28
  40041a:	687a      	ldr	r2, [r7, #4]
  40041c:	601a      	str	r2, [r3, #0]
}
  40041e:	bf00      	nop
  400420:	3714      	adds	r7, #20
  400422:	46bd      	mov	sp, r7
  400424:	f85d 7b04 	ldr.w	r7, [sp], #4
  400428:	4770      	bx	lr

0040042a <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40042a:	b480      	push	{r7}
  40042c:	b085      	sub	sp, #20
  40042e:	af00      	add	r7, sp, #0
  400430:	6078      	str	r0, [r7, #4]
  400432:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400434:	687a      	ldr	r2, [r7, #4]
  400436:	683b      	ldr	r3, [r7, #0]
  400438:	019b      	lsls	r3, r3, #6
  40043a:	4413      	add	r3, r2
  40043c:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  40043e:	68fb      	ldr	r3, [r7, #12]
  400440:	6a1b      	ldr	r3, [r3, #32]
}
  400442:	4618      	mov	r0, r3
  400444:	3714      	adds	r7, #20
  400446:	46bd      	mov	sp, r7
  400448:	f85d 7b04 	ldr.w	r7, [sp], #4
  40044c:	4770      	bx	lr

0040044e <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40044e:	b480      	push	{r7}
  400450:	b08d      	sub	sp, #52	; 0x34
  400452:	af00      	add	r7, sp, #0
  400454:	60f8      	str	r0, [r7, #12]
  400456:	60b9      	str	r1, [r7, #8]
  400458:	607a      	str	r2, [r7, #4]
  40045a:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40045c:	2302      	movs	r3, #2
  40045e:	613b      	str	r3, [r7, #16]
  400460:	2308      	movs	r3, #8
  400462:	617b      	str	r3, [r7, #20]
  400464:	2320      	movs	r3, #32
  400466:	61bb      	str	r3, [r7, #24]
  400468:	2380      	movs	r3, #128	; 0x80
  40046a:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40046c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40046e:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400470:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400472:	2300      	movs	r3, #0
  400474:	62fb      	str	r3, [r7, #44]	; 0x2c
  400476:	e01a      	b.n	4004ae <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40047a:	009b      	lsls	r3, r3, #2
  40047c:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400480:	4413      	add	r3, r2
  400482:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400486:	68ba      	ldr	r2, [r7, #8]
  400488:	fbb2 f3f3 	udiv	r3, r2, r3
  40048c:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  40048e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400490:	0c1b      	lsrs	r3, r3, #16
  400492:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400494:	68fa      	ldr	r2, [r7, #12]
  400496:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400498:	429a      	cmp	r2, r3
  40049a:	d901      	bls.n	4004a0 <tc_find_mck_divisor+0x52>
			return 0;
  40049c:	2300      	movs	r3, #0
  40049e:	e023      	b.n	4004e8 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  4004a0:	68fa      	ldr	r2, [r7, #12]
  4004a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4004a4:	429a      	cmp	r2, r3
  4004a6:	d206      	bcs.n	4004b6 <tc_find_mck_divisor+0x68>
			ul_index++) {
  4004a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004aa:	3301      	adds	r3, #1
  4004ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  4004ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004b0:	2b04      	cmp	r3, #4
  4004b2:	d9e1      	bls.n	400478 <tc_find_mck_divisor+0x2a>
  4004b4:	e000      	b.n	4004b8 <tc_find_mck_divisor+0x6a>
			break;
  4004b6:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  4004b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004ba:	2b04      	cmp	r3, #4
  4004bc:	d901      	bls.n	4004c2 <tc_find_mck_divisor+0x74>
		return 0;
  4004be:	2300      	movs	r3, #0
  4004c0:	e012      	b.n	4004e8 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  4004c2:	687b      	ldr	r3, [r7, #4]
  4004c4:	2b00      	cmp	r3, #0
  4004c6:	d008      	beq.n	4004da <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  4004c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004ca:	009b      	lsls	r3, r3, #2
  4004cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4004d0:	4413      	add	r3, r2
  4004d2:	f853 2c20 	ldr.w	r2, [r3, #-32]
  4004d6:	687b      	ldr	r3, [r7, #4]
  4004d8:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  4004da:	683b      	ldr	r3, [r7, #0]
  4004dc:	2b00      	cmp	r3, #0
  4004de:	d002      	beq.n	4004e6 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  4004e0:	683b      	ldr	r3, [r7, #0]
  4004e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4004e4:	601a      	str	r2, [r3, #0]
	}

	return 1;
  4004e6:	2301      	movs	r3, #1
}
  4004e8:	4618      	mov	r0, r3
  4004ea:	3734      	adds	r7, #52	; 0x34
  4004ec:	46bd      	mov	sp, r7
  4004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004f2:	4770      	bx	lr

004004f4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4004f4:	b480      	push	{r7}
  4004f6:	b089      	sub	sp, #36	; 0x24
  4004f8:	af00      	add	r7, sp, #0
  4004fa:	60f8      	str	r0, [r7, #12]
  4004fc:	60b9      	str	r1, [r7, #8]
  4004fe:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400500:	68bb      	ldr	r3, [r7, #8]
  400502:	011a      	lsls	r2, r3, #4
  400504:	687b      	ldr	r3, [r7, #4]
  400506:	429a      	cmp	r2, r3
  400508:	d802      	bhi.n	400510 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40050a:	2310      	movs	r3, #16
  40050c:	61fb      	str	r3, [r7, #28]
  40050e:	e001      	b.n	400514 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400510:	2308      	movs	r3, #8
  400512:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400514:	687b      	ldr	r3, [r7, #4]
  400516:	00da      	lsls	r2, r3, #3
  400518:	69fb      	ldr	r3, [r7, #28]
  40051a:	68b9      	ldr	r1, [r7, #8]
  40051c:	fb01 f303 	mul.w	r3, r1, r3
  400520:	085b      	lsrs	r3, r3, #1
  400522:	441a      	add	r2, r3
  400524:	69fb      	ldr	r3, [r7, #28]
  400526:	68b9      	ldr	r1, [r7, #8]
  400528:	fb01 f303 	mul.w	r3, r1, r3
  40052c:	fbb2 f3f3 	udiv	r3, r2, r3
  400530:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400532:	69bb      	ldr	r3, [r7, #24]
  400534:	08db      	lsrs	r3, r3, #3
  400536:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400538:	69bb      	ldr	r3, [r7, #24]
  40053a:	f003 0307 	and.w	r3, r3, #7
  40053e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400540:	697b      	ldr	r3, [r7, #20]
  400542:	2b00      	cmp	r3, #0
  400544:	d003      	beq.n	40054e <usart_set_async_baudrate+0x5a>
  400546:	697b      	ldr	r3, [r7, #20]
  400548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40054c:	d301      	bcc.n	400552 <usart_set_async_baudrate+0x5e>
		return 1;
  40054e:	2301      	movs	r3, #1
  400550:	e00f      	b.n	400572 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400552:	69fb      	ldr	r3, [r7, #28]
  400554:	2b08      	cmp	r3, #8
  400556:	d105      	bne.n	400564 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400558:	68fb      	ldr	r3, [r7, #12]
  40055a:	685b      	ldr	r3, [r3, #4]
  40055c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400560:	68fb      	ldr	r3, [r7, #12]
  400562:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400564:	693b      	ldr	r3, [r7, #16]
  400566:	041a      	lsls	r2, r3, #16
  400568:	697b      	ldr	r3, [r7, #20]
  40056a:	431a      	orrs	r2, r3
  40056c:	68fb      	ldr	r3, [r7, #12]
  40056e:	621a      	str	r2, [r3, #32]

	return 0;
  400570:	2300      	movs	r3, #0
}
  400572:	4618      	mov	r0, r3
  400574:	3724      	adds	r7, #36	; 0x24
  400576:	46bd      	mov	sp, r7
  400578:	f85d 7b04 	ldr.w	r7, [sp], #4
  40057c:	4770      	bx	lr
	...

00400580 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400580:	b580      	push	{r7, lr}
  400582:	b082      	sub	sp, #8
  400584:	af00      	add	r7, sp, #0
  400586:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400588:	6878      	ldr	r0, [r7, #4]
  40058a:	4b0d      	ldr	r3, [pc, #52]	; (4005c0 <usart_reset+0x40>)
  40058c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40058e:	687b      	ldr	r3, [r7, #4]
  400590:	2200      	movs	r2, #0
  400592:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400594:	687b      	ldr	r3, [r7, #4]
  400596:	2200      	movs	r2, #0
  400598:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40059a:	687b      	ldr	r3, [r7, #4]
  40059c:	2200      	movs	r2, #0
  40059e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4005a0:	6878      	ldr	r0, [r7, #4]
  4005a2:	4b08      	ldr	r3, [pc, #32]	; (4005c4 <usart_reset+0x44>)
  4005a4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4005a6:	6878      	ldr	r0, [r7, #4]
  4005a8:	4b07      	ldr	r3, [pc, #28]	; (4005c8 <usart_reset+0x48>)
  4005aa:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4005ac:	6878      	ldr	r0, [r7, #4]
  4005ae:	4b07      	ldr	r3, [pc, #28]	; (4005cc <usart_reset+0x4c>)
  4005b0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4005b2:	6878      	ldr	r0, [r7, #4]
  4005b4:	4b06      	ldr	r3, [pc, #24]	; (4005d0 <usart_reset+0x50>)
  4005b6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4005b8:	bf00      	nop
  4005ba:	3708      	adds	r7, #8
  4005bc:	46bd      	mov	sp, r7
  4005be:	bd80      	pop	{r7, pc}
  4005c0:	00400761 	.word	0x00400761
  4005c4:	00400673 	.word	0x00400673
  4005c8:	004006a7 	.word	0x004006a7
  4005cc:	004006c1 	.word	0x004006c1
  4005d0:	004006dd 	.word	0x004006dd

004005d4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4005d4:	b580      	push	{r7, lr}
  4005d6:	b084      	sub	sp, #16
  4005d8:	af00      	add	r7, sp, #0
  4005da:	60f8      	str	r0, [r7, #12]
  4005dc:	60b9      	str	r1, [r7, #8]
  4005de:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4005e0:	68f8      	ldr	r0, [r7, #12]
  4005e2:	4b1a      	ldr	r3, [pc, #104]	; (40064c <usart_init_rs232+0x78>)
  4005e4:	4798      	blx	r3

	ul_reg_val = 0;
  4005e6:	4b1a      	ldr	r3, [pc, #104]	; (400650 <usart_init_rs232+0x7c>)
  4005e8:	2200      	movs	r2, #0
  4005ea:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4005ec:	68bb      	ldr	r3, [r7, #8]
  4005ee:	2b00      	cmp	r3, #0
  4005f0:	d009      	beq.n	400606 <usart_init_rs232+0x32>
  4005f2:	68bb      	ldr	r3, [r7, #8]
  4005f4:	681b      	ldr	r3, [r3, #0]
  4005f6:	687a      	ldr	r2, [r7, #4]
  4005f8:	4619      	mov	r1, r3
  4005fa:	68f8      	ldr	r0, [r7, #12]
  4005fc:	4b15      	ldr	r3, [pc, #84]	; (400654 <usart_init_rs232+0x80>)
  4005fe:	4798      	blx	r3
  400600:	4603      	mov	r3, r0
  400602:	2b00      	cmp	r3, #0
  400604:	d001      	beq.n	40060a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400606:	2301      	movs	r3, #1
  400608:	e01b      	b.n	400642 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40060a:	68bb      	ldr	r3, [r7, #8]
  40060c:	685a      	ldr	r2, [r3, #4]
  40060e:	68bb      	ldr	r3, [r7, #8]
  400610:	689b      	ldr	r3, [r3, #8]
  400612:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400614:	68bb      	ldr	r3, [r7, #8]
  400616:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400618:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40061a:	68bb      	ldr	r3, [r7, #8]
  40061c:	68db      	ldr	r3, [r3, #12]
  40061e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400620:	4b0b      	ldr	r3, [pc, #44]	; (400650 <usart_init_rs232+0x7c>)
  400622:	681b      	ldr	r3, [r3, #0]
  400624:	4313      	orrs	r3, r2
  400626:	4a0a      	ldr	r2, [pc, #40]	; (400650 <usart_init_rs232+0x7c>)
  400628:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40062a:	4b09      	ldr	r3, [pc, #36]	; (400650 <usart_init_rs232+0x7c>)
  40062c:	681b      	ldr	r3, [r3, #0]
  40062e:	4a08      	ldr	r2, [pc, #32]	; (400650 <usart_init_rs232+0x7c>)
  400630:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	685a      	ldr	r2, [r3, #4]
  400636:	4b06      	ldr	r3, [pc, #24]	; (400650 <usart_init_rs232+0x7c>)
  400638:	681b      	ldr	r3, [r3, #0]
  40063a:	431a      	orrs	r2, r3
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	605a      	str	r2, [r3, #4]

	return 0;
  400640:	2300      	movs	r3, #0
}
  400642:	4618      	mov	r0, r3
  400644:	3710      	adds	r7, #16
  400646:	46bd      	mov	sp, r7
  400648:	bd80      	pop	{r7, pc}
  40064a:	bf00      	nop
  40064c:	00400581 	.word	0x00400581
  400650:	204009dc 	.word	0x204009dc
  400654:	004004f5 	.word	0x004004f5

00400658 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400658:	b480      	push	{r7}
  40065a:	b083      	sub	sp, #12
  40065c:	af00      	add	r7, sp, #0
  40065e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400660:	687b      	ldr	r3, [r7, #4]
  400662:	2240      	movs	r2, #64	; 0x40
  400664:	601a      	str	r2, [r3, #0]
}
  400666:	bf00      	nop
  400668:	370c      	adds	r7, #12
  40066a:	46bd      	mov	sp, r7
  40066c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400670:	4770      	bx	lr

00400672 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400672:	b480      	push	{r7}
  400674:	b083      	sub	sp, #12
  400676:	af00      	add	r7, sp, #0
  400678:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40067a:	687b      	ldr	r3, [r7, #4]
  40067c:	2288      	movs	r2, #136	; 0x88
  40067e:	601a      	str	r2, [r3, #0]
}
  400680:	bf00      	nop
  400682:	370c      	adds	r7, #12
  400684:	46bd      	mov	sp, r7
  400686:	f85d 7b04 	ldr.w	r7, [sp], #4
  40068a:	4770      	bx	lr

0040068c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40068c:	b480      	push	{r7}
  40068e:	b083      	sub	sp, #12
  400690:	af00      	add	r7, sp, #0
  400692:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400694:	687b      	ldr	r3, [r7, #4]
  400696:	2210      	movs	r2, #16
  400698:	601a      	str	r2, [r3, #0]
}
  40069a:	bf00      	nop
  40069c:	370c      	adds	r7, #12
  40069e:	46bd      	mov	sp, r7
  4006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006a4:	4770      	bx	lr

004006a6 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4006a6:	b480      	push	{r7}
  4006a8:	b083      	sub	sp, #12
  4006aa:	af00      	add	r7, sp, #0
  4006ac:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4006ae:	687b      	ldr	r3, [r7, #4]
  4006b0:	2224      	movs	r2, #36	; 0x24
  4006b2:	601a      	str	r2, [r3, #0]
}
  4006b4:	bf00      	nop
  4006b6:	370c      	adds	r7, #12
  4006b8:	46bd      	mov	sp, r7
  4006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006be:	4770      	bx	lr

004006c0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4006c0:	b480      	push	{r7}
  4006c2:	b083      	sub	sp, #12
  4006c4:	af00      	add	r7, sp, #0
  4006c6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4006c8:	687b      	ldr	r3, [r7, #4]
  4006ca:	f44f 7280 	mov.w	r2, #256	; 0x100
  4006ce:	601a      	str	r2, [r3, #0]
}
  4006d0:	bf00      	nop
  4006d2:	370c      	adds	r7, #12
  4006d4:	46bd      	mov	sp, r7
  4006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006da:	4770      	bx	lr

004006dc <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4006dc:	b480      	push	{r7}
  4006de:	b083      	sub	sp, #12
  4006e0:	af00      	add	r7, sp, #0
  4006e2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4006e4:	687b      	ldr	r3, [r7, #4]
  4006e6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4006ea:	601a      	str	r2, [r3, #0]
}
  4006ec:	bf00      	nop
  4006ee:	370c      	adds	r7, #12
  4006f0:	46bd      	mov	sp, r7
  4006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006f6:	4770      	bx	lr

004006f8 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4006f8:	b480      	push	{r7}
  4006fa:	b083      	sub	sp, #12
  4006fc:	af00      	add	r7, sp, #0
  4006fe:	6078      	str	r0, [r7, #4]
  400700:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400702:	687b      	ldr	r3, [r7, #4]
  400704:	695b      	ldr	r3, [r3, #20]
  400706:	f003 0302 	and.w	r3, r3, #2
  40070a:	2b00      	cmp	r3, #0
  40070c:	d101      	bne.n	400712 <usart_write+0x1a>
		return 1;
  40070e:	2301      	movs	r3, #1
  400710:	e005      	b.n	40071e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400712:	683b      	ldr	r3, [r7, #0]
  400714:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400718:	687b      	ldr	r3, [r7, #4]
  40071a:	61da      	str	r2, [r3, #28]
	return 0;
  40071c:	2300      	movs	r3, #0
}
  40071e:	4618      	mov	r0, r3
  400720:	370c      	adds	r7, #12
  400722:	46bd      	mov	sp, r7
  400724:	f85d 7b04 	ldr.w	r7, [sp], #4
  400728:	4770      	bx	lr

0040072a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40072a:	b480      	push	{r7}
  40072c:	b083      	sub	sp, #12
  40072e:	af00      	add	r7, sp, #0
  400730:	6078      	str	r0, [r7, #4]
  400732:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400734:	687b      	ldr	r3, [r7, #4]
  400736:	695b      	ldr	r3, [r3, #20]
  400738:	f003 0301 	and.w	r3, r3, #1
  40073c:	2b00      	cmp	r3, #0
  40073e:	d101      	bne.n	400744 <usart_read+0x1a>
		return 1;
  400740:	2301      	movs	r3, #1
  400742:	e006      	b.n	400752 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400744:	687b      	ldr	r3, [r7, #4]
  400746:	699b      	ldr	r3, [r3, #24]
  400748:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40074c:	683b      	ldr	r3, [r7, #0]
  40074e:	601a      	str	r2, [r3, #0]

	return 0;
  400750:	2300      	movs	r3, #0
}
  400752:	4618      	mov	r0, r3
  400754:	370c      	adds	r7, #12
  400756:	46bd      	mov	sp, r7
  400758:	f85d 7b04 	ldr.w	r7, [sp], #4
  40075c:	4770      	bx	lr
	...

00400760 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  400760:	b480      	push	{r7}
  400762:	b083      	sub	sp, #12
  400764:	af00      	add	r7, sp, #0
  400766:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400768:	687b      	ldr	r3, [r7, #4]
  40076a:	4a04      	ldr	r2, [pc, #16]	; (40077c <usart_disable_writeprotect+0x1c>)
  40076c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  400770:	bf00      	nop
  400772:	370c      	adds	r7, #12
  400774:	46bd      	mov	sp, r7
  400776:	f85d 7b04 	ldr.w	r7, [sp], #4
  40077a:	4770      	bx	lr
  40077c:	55534100 	.word	0x55534100

00400780 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400780:	b580      	push	{r7, lr}
  400782:	b082      	sub	sp, #8
  400784:	af00      	add	r7, sp, #0
  400786:	6078      	str	r0, [r7, #4]
  400788:	460b      	mov	r3, r1
  40078a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40078c:	687b      	ldr	r3, [r7, #4]
  40078e:	4a36      	ldr	r2, [pc, #216]	; (400868 <usart_serial_putchar+0xe8>)
  400790:	4293      	cmp	r3, r2
  400792:	d10a      	bne.n	4007aa <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400794:	bf00      	nop
  400796:	78fb      	ldrb	r3, [r7, #3]
  400798:	4619      	mov	r1, r3
  40079a:	6878      	ldr	r0, [r7, #4]
  40079c:	4b33      	ldr	r3, [pc, #204]	; (40086c <usart_serial_putchar+0xec>)
  40079e:	4798      	blx	r3
  4007a0:	4603      	mov	r3, r0
  4007a2:	2b00      	cmp	r3, #0
  4007a4:	d1f7      	bne.n	400796 <usart_serial_putchar+0x16>
		return 1;
  4007a6:	2301      	movs	r3, #1
  4007a8:	e05a      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4007aa:	687b      	ldr	r3, [r7, #4]
  4007ac:	4a30      	ldr	r2, [pc, #192]	; (400870 <usart_serial_putchar+0xf0>)
  4007ae:	4293      	cmp	r3, r2
  4007b0:	d10a      	bne.n	4007c8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007b2:	bf00      	nop
  4007b4:	78fb      	ldrb	r3, [r7, #3]
  4007b6:	4619      	mov	r1, r3
  4007b8:	6878      	ldr	r0, [r7, #4]
  4007ba:	4b2c      	ldr	r3, [pc, #176]	; (40086c <usart_serial_putchar+0xec>)
  4007bc:	4798      	blx	r3
  4007be:	4603      	mov	r3, r0
  4007c0:	2b00      	cmp	r3, #0
  4007c2:	d1f7      	bne.n	4007b4 <usart_serial_putchar+0x34>
		return 1;
  4007c4:	2301      	movs	r3, #1
  4007c6:	e04b      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4007c8:	687b      	ldr	r3, [r7, #4]
  4007ca:	4a2a      	ldr	r2, [pc, #168]	; (400874 <usart_serial_putchar+0xf4>)
  4007cc:	4293      	cmp	r3, r2
  4007ce:	d10a      	bne.n	4007e6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007d0:	bf00      	nop
  4007d2:	78fb      	ldrb	r3, [r7, #3]
  4007d4:	4619      	mov	r1, r3
  4007d6:	6878      	ldr	r0, [r7, #4]
  4007d8:	4b24      	ldr	r3, [pc, #144]	; (40086c <usart_serial_putchar+0xec>)
  4007da:	4798      	blx	r3
  4007dc:	4603      	mov	r3, r0
  4007de:	2b00      	cmp	r3, #0
  4007e0:	d1f7      	bne.n	4007d2 <usart_serial_putchar+0x52>
		return 1;
  4007e2:	2301      	movs	r3, #1
  4007e4:	e03c      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4007e6:	687b      	ldr	r3, [r7, #4]
  4007e8:	4a23      	ldr	r2, [pc, #140]	; (400878 <usart_serial_putchar+0xf8>)
  4007ea:	4293      	cmp	r3, r2
  4007ec:	d10a      	bne.n	400804 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007ee:	bf00      	nop
  4007f0:	78fb      	ldrb	r3, [r7, #3]
  4007f2:	4619      	mov	r1, r3
  4007f4:	6878      	ldr	r0, [r7, #4]
  4007f6:	4b1d      	ldr	r3, [pc, #116]	; (40086c <usart_serial_putchar+0xec>)
  4007f8:	4798      	blx	r3
  4007fa:	4603      	mov	r3, r0
  4007fc:	2b00      	cmp	r3, #0
  4007fe:	d1f7      	bne.n	4007f0 <usart_serial_putchar+0x70>
		return 1;
  400800:	2301      	movs	r3, #1
  400802:	e02d      	b.n	400860 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400804:	687b      	ldr	r3, [r7, #4]
  400806:	4a1d      	ldr	r2, [pc, #116]	; (40087c <usart_serial_putchar+0xfc>)
  400808:	4293      	cmp	r3, r2
  40080a:	d10a      	bne.n	400822 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  40080c:	bf00      	nop
  40080e:	78fb      	ldrb	r3, [r7, #3]
  400810:	4619      	mov	r1, r3
  400812:	6878      	ldr	r0, [r7, #4]
  400814:	4b1a      	ldr	r3, [pc, #104]	; (400880 <usart_serial_putchar+0x100>)
  400816:	4798      	blx	r3
  400818:	4603      	mov	r3, r0
  40081a:	2b00      	cmp	r3, #0
  40081c:	d1f7      	bne.n	40080e <usart_serial_putchar+0x8e>
		return 1;
  40081e:	2301      	movs	r3, #1
  400820:	e01e      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400822:	687b      	ldr	r3, [r7, #4]
  400824:	4a17      	ldr	r2, [pc, #92]	; (400884 <usart_serial_putchar+0x104>)
  400826:	4293      	cmp	r3, r2
  400828:	d10a      	bne.n	400840 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40082a:	bf00      	nop
  40082c:	78fb      	ldrb	r3, [r7, #3]
  40082e:	4619      	mov	r1, r3
  400830:	6878      	ldr	r0, [r7, #4]
  400832:	4b13      	ldr	r3, [pc, #76]	; (400880 <usart_serial_putchar+0x100>)
  400834:	4798      	blx	r3
  400836:	4603      	mov	r3, r0
  400838:	2b00      	cmp	r3, #0
  40083a:	d1f7      	bne.n	40082c <usart_serial_putchar+0xac>
		return 1;
  40083c:	2301      	movs	r3, #1
  40083e:	e00f      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400840:	687b      	ldr	r3, [r7, #4]
  400842:	4a11      	ldr	r2, [pc, #68]	; (400888 <usart_serial_putchar+0x108>)
  400844:	4293      	cmp	r3, r2
  400846:	d10a      	bne.n	40085e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400848:	bf00      	nop
  40084a:	78fb      	ldrb	r3, [r7, #3]
  40084c:	4619      	mov	r1, r3
  40084e:	6878      	ldr	r0, [r7, #4]
  400850:	4b0b      	ldr	r3, [pc, #44]	; (400880 <usart_serial_putchar+0x100>)
  400852:	4798      	blx	r3
  400854:	4603      	mov	r3, r0
  400856:	2b00      	cmp	r3, #0
  400858:	d1f7      	bne.n	40084a <usart_serial_putchar+0xca>
		return 1;
  40085a:	2301      	movs	r3, #1
  40085c:	e000      	b.n	400860 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40085e:	2300      	movs	r3, #0
}
  400860:	4618      	mov	r0, r3
  400862:	3708      	adds	r7, #8
  400864:	46bd      	mov	sp, r7
  400866:	bd80      	pop	{r7, pc}
  400868:	400e0800 	.word	0x400e0800
  40086c:	00400921 	.word	0x00400921
  400870:	400e0a00 	.word	0x400e0a00
  400874:	400e1a00 	.word	0x400e1a00
  400878:	400e1c00 	.word	0x400e1c00
  40087c:	40024000 	.word	0x40024000
  400880:	004006f9 	.word	0x004006f9
  400884:	40028000 	.word	0x40028000
  400888:	4002c000 	.word	0x4002c000

0040088c <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
  40088c:	b580      	push	{r7, lr}
  40088e:	b084      	sub	sp, #16
  400890:	af00      	add	r7, sp, #0
  400892:	60f8      	str	r0, [r7, #12]
  400894:	60b9      	str	r1, [r7, #8]
  400896:	607a      	str	r2, [r7, #4]
	while (len) {
  400898:	e00b      	b.n	4008b2 <usart_serial_write_packet+0x26>
		usart_serial_putchar(usart, *data);
  40089a:	68bb      	ldr	r3, [r7, #8]
  40089c:	781b      	ldrb	r3, [r3, #0]
  40089e:	4619      	mov	r1, r3
  4008a0:	68f8      	ldr	r0, [r7, #12]
  4008a2:	4b08      	ldr	r3, [pc, #32]	; (4008c4 <usart_serial_write_packet+0x38>)
  4008a4:	4798      	blx	r3
		len--;
  4008a6:	687b      	ldr	r3, [r7, #4]
  4008a8:	3b01      	subs	r3, #1
  4008aa:	607b      	str	r3, [r7, #4]
		data++;
  4008ac:	68bb      	ldr	r3, [r7, #8]
  4008ae:	3301      	adds	r3, #1
  4008b0:	60bb      	str	r3, [r7, #8]
	while (len) {
  4008b2:	687b      	ldr	r3, [r7, #4]
  4008b4:	2b00      	cmp	r3, #0
  4008b6:	d1f0      	bne.n	40089a <usart_serial_write_packet+0xe>
	}
	return STATUS_OK;
  4008b8:	2300      	movs	r3, #0
}
  4008ba:	4618      	mov	r0, r3
  4008bc:	3710      	adds	r7, #16
  4008be:	46bd      	mov	sp, r7
  4008c0:	bd80      	pop	{r7, pc}
  4008c2:	bf00      	nop
  4008c4:	00400781 	.word	0x00400781

004008c8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4008c8:	b480      	push	{r7}
  4008ca:	b085      	sub	sp, #20
  4008cc:	af00      	add	r7, sp, #0
  4008ce:	6078      	str	r0, [r7, #4]
  4008d0:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  4008d2:	2300      	movs	r3, #0
  4008d4:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4008d6:	687b      	ldr	r3, [r7, #4]
  4008d8:	22ac      	movs	r2, #172	; 0xac
  4008da:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4008dc:	683b      	ldr	r3, [r7, #0]
  4008de:	681a      	ldr	r2, [r3, #0]
  4008e0:	683b      	ldr	r3, [r7, #0]
  4008e2:	685b      	ldr	r3, [r3, #4]
  4008e4:	fbb2 f3f3 	udiv	r3, r2, r3
  4008e8:	091b      	lsrs	r3, r3, #4
  4008ea:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4008ec:	68fb      	ldr	r3, [r7, #12]
  4008ee:	2b00      	cmp	r3, #0
  4008f0:	d003      	beq.n	4008fa <uart_init+0x32>
  4008f2:	68fb      	ldr	r3, [r7, #12]
  4008f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4008f8:	d301      	bcc.n	4008fe <uart_init+0x36>
		return 1;
  4008fa:	2301      	movs	r3, #1
  4008fc:	e00a      	b.n	400914 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4008fe:	687b      	ldr	r3, [r7, #4]
  400900:	68fa      	ldr	r2, [r7, #12]
  400902:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400904:	683b      	ldr	r3, [r7, #0]
  400906:	689a      	ldr	r2, [r3, #8]
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40090c:	687b      	ldr	r3, [r7, #4]
  40090e:	2250      	movs	r2, #80	; 0x50
  400910:	601a      	str	r2, [r3, #0]

	return 0;
  400912:	2300      	movs	r3, #0
}
  400914:	4618      	mov	r0, r3
  400916:	3714      	adds	r7, #20
  400918:	46bd      	mov	sp, r7
  40091a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40091e:	4770      	bx	lr

00400920 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400920:	b480      	push	{r7}
  400922:	b083      	sub	sp, #12
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
  400928:	460b      	mov	r3, r1
  40092a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40092c:	687b      	ldr	r3, [r7, #4]
  40092e:	695b      	ldr	r3, [r3, #20]
  400930:	f003 0302 	and.w	r3, r3, #2
  400934:	2b00      	cmp	r3, #0
  400936:	d101      	bne.n	40093c <uart_write+0x1c>
		return 1;
  400938:	2301      	movs	r3, #1
  40093a:	e003      	b.n	400944 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40093c:	78fa      	ldrb	r2, [r7, #3]
  40093e:	687b      	ldr	r3, [r7, #4]
  400940:	61da      	str	r2, [r3, #28]
	return 0;
  400942:	2300      	movs	r3, #0
}
  400944:	4618      	mov	r0, r3
  400946:	370c      	adds	r7, #12
  400948:	46bd      	mov	sp, r7
  40094a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40094e:	4770      	bx	lr

00400950 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400950:	b580      	push	{r7, lr}
  400952:	b082      	sub	sp, #8
  400954:	af00      	add	r7, sp, #0
  400956:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400958:	687b      	ldr	r3, [r7, #4]
  40095a:	2b07      	cmp	r3, #7
  40095c:	d831      	bhi.n	4009c2 <osc_enable+0x72>
  40095e:	a201      	add	r2, pc, #4	; (adr r2, 400964 <osc_enable+0x14>)
  400960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400964:	004009c1 	.word	0x004009c1
  400968:	00400985 	.word	0x00400985
  40096c:	0040098d 	.word	0x0040098d
  400970:	00400995 	.word	0x00400995
  400974:	0040099d 	.word	0x0040099d
  400978:	004009a5 	.word	0x004009a5
  40097c:	004009ad 	.word	0x004009ad
  400980:	004009b7 	.word	0x004009b7
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400984:	2000      	movs	r0, #0
  400986:	4b11      	ldr	r3, [pc, #68]	; (4009cc <osc_enable+0x7c>)
  400988:	4798      	blx	r3
		break;
  40098a:	e01a      	b.n	4009c2 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40098c:	2001      	movs	r0, #1
  40098e:	4b0f      	ldr	r3, [pc, #60]	; (4009cc <osc_enable+0x7c>)
  400990:	4798      	blx	r3
		break;
  400992:	e016      	b.n	4009c2 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400994:	2000      	movs	r0, #0
  400996:	4b0e      	ldr	r3, [pc, #56]	; (4009d0 <osc_enable+0x80>)
  400998:	4798      	blx	r3
		break;
  40099a:	e012      	b.n	4009c2 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40099c:	2010      	movs	r0, #16
  40099e:	4b0c      	ldr	r3, [pc, #48]	; (4009d0 <osc_enable+0x80>)
  4009a0:	4798      	blx	r3
		break;
  4009a2:	e00e      	b.n	4009c2 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4009a4:	2020      	movs	r0, #32
  4009a6:	4b0a      	ldr	r3, [pc, #40]	; (4009d0 <osc_enable+0x80>)
  4009a8:	4798      	blx	r3
		break;
  4009aa:	e00a      	b.n	4009c2 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4009ac:	213e      	movs	r1, #62	; 0x3e
  4009ae:	2000      	movs	r0, #0
  4009b0:	4b08      	ldr	r3, [pc, #32]	; (4009d4 <osc_enable+0x84>)
  4009b2:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4009b4:	e005      	b.n	4009c2 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4009b6:	213e      	movs	r1, #62	; 0x3e
  4009b8:	2001      	movs	r0, #1
  4009ba:	4b06      	ldr	r3, [pc, #24]	; (4009d4 <osc_enable+0x84>)
  4009bc:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4009be:	e000      	b.n	4009c2 <osc_enable+0x72>
		break;
  4009c0:	bf00      	nop
	}
}
  4009c2:	bf00      	nop
  4009c4:	3708      	adds	r7, #8
  4009c6:	46bd      	mov	sp, r7
  4009c8:	bd80      	pop	{r7, pc}
  4009ca:	bf00      	nop
  4009cc:	00401801 	.word	0x00401801
  4009d0:	0040186d 	.word	0x0040186d
  4009d4:	004018dd 	.word	0x004018dd

004009d8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4009d8:	b580      	push	{r7, lr}
  4009da:	b082      	sub	sp, #8
  4009dc:	af00      	add	r7, sp, #0
  4009de:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4009e0:	687b      	ldr	r3, [r7, #4]
  4009e2:	2b07      	cmp	r3, #7
  4009e4:	d826      	bhi.n	400a34 <osc_is_ready+0x5c>
  4009e6:	a201      	add	r2, pc, #4	; (adr r2, 4009ec <osc_is_ready+0x14>)
  4009e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009ec:	00400a0d 	.word	0x00400a0d
  4009f0:	00400a11 	.word	0x00400a11
  4009f4:	00400a11 	.word	0x00400a11
  4009f8:	00400a23 	.word	0x00400a23
  4009fc:	00400a23 	.word	0x00400a23
  400a00:	00400a23 	.word	0x00400a23
  400a04:	00400a23 	.word	0x00400a23
  400a08:	00400a23 	.word	0x00400a23
	case OSC_SLCK_32K_RC:
		return 1;
  400a0c:	2301      	movs	r3, #1
  400a0e:	e012      	b.n	400a36 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400a10:	4b0b      	ldr	r3, [pc, #44]	; (400a40 <osc_is_ready+0x68>)
  400a12:	4798      	blx	r3
  400a14:	4603      	mov	r3, r0
  400a16:	2b00      	cmp	r3, #0
  400a18:	bf14      	ite	ne
  400a1a:	2301      	movne	r3, #1
  400a1c:	2300      	moveq	r3, #0
  400a1e:	b2db      	uxtb	r3, r3
  400a20:	e009      	b.n	400a36 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a22:	4b08      	ldr	r3, [pc, #32]	; (400a44 <osc_is_ready+0x6c>)
  400a24:	4798      	blx	r3
  400a26:	4603      	mov	r3, r0
  400a28:	2b00      	cmp	r3, #0
  400a2a:	bf14      	ite	ne
  400a2c:	2301      	movne	r3, #1
  400a2e:	2300      	moveq	r3, #0
  400a30:	b2db      	uxtb	r3, r3
  400a32:	e000      	b.n	400a36 <osc_is_ready+0x5e>
	}

	return 0;
  400a34:	2300      	movs	r3, #0
}
  400a36:	4618      	mov	r0, r3
  400a38:	3708      	adds	r7, #8
  400a3a:	46bd      	mov	sp, r7
  400a3c:	bd80      	pop	{r7, pc}
  400a3e:	bf00      	nop
  400a40:	00401839 	.word	0x00401839
  400a44:	00401955 	.word	0x00401955

00400a48 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400a48:	b480      	push	{r7}
  400a4a:	b083      	sub	sp, #12
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400a50:	687b      	ldr	r3, [r7, #4]
  400a52:	2b07      	cmp	r3, #7
  400a54:	d825      	bhi.n	400aa2 <osc_get_rate+0x5a>
  400a56:	a201      	add	r2, pc, #4	; (adr r2, 400a5c <osc_get_rate+0x14>)
  400a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a5c:	00400a7d 	.word	0x00400a7d
  400a60:	00400a83 	.word	0x00400a83
  400a64:	00400a89 	.word	0x00400a89
  400a68:	00400a8f 	.word	0x00400a8f
  400a6c:	00400a93 	.word	0x00400a93
  400a70:	00400a97 	.word	0x00400a97
  400a74:	00400a9b 	.word	0x00400a9b
  400a78:	00400a9f 	.word	0x00400a9f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400a7c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400a80:	e010      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400a82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400a86:	e00d      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400a88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400a8c:	e00a      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400a8e:	4b08      	ldr	r3, [pc, #32]	; (400ab0 <osc_get_rate+0x68>)
  400a90:	e008      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400a92:	4b08      	ldr	r3, [pc, #32]	; (400ab4 <osc_get_rate+0x6c>)
  400a94:	e006      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400a96:	4b08      	ldr	r3, [pc, #32]	; (400ab8 <osc_get_rate+0x70>)
  400a98:	e004      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400a9a:	4b07      	ldr	r3, [pc, #28]	; (400ab8 <osc_get_rate+0x70>)
  400a9c:	e002      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400a9e:	4b06      	ldr	r3, [pc, #24]	; (400ab8 <osc_get_rate+0x70>)
  400aa0:	e000      	b.n	400aa4 <osc_get_rate+0x5c>
	}

	return 0;
  400aa2:	2300      	movs	r3, #0
}
  400aa4:	4618      	mov	r0, r3
  400aa6:	370c      	adds	r7, #12
  400aa8:	46bd      	mov	sp, r7
  400aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aae:	4770      	bx	lr
  400ab0:	003d0900 	.word	0x003d0900
  400ab4:	007a1200 	.word	0x007a1200
  400ab8:	00b71b00 	.word	0x00b71b00

00400abc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400abc:	b580      	push	{r7, lr}
  400abe:	b082      	sub	sp, #8
  400ac0:	af00      	add	r7, sp, #0
  400ac2:	4603      	mov	r3, r0
  400ac4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400ac6:	bf00      	nop
  400ac8:	79fb      	ldrb	r3, [r7, #7]
  400aca:	4618      	mov	r0, r3
  400acc:	4b05      	ldr	r3, [pc, #20]	; (400ae4 <osc_wait_ready+0x28>)
  400ace:	4798      	blx	r3
  400ad0:	4603      	mov	r3, r0
  400ad2:	f083 0301 	eor.w	r3, r3, #1
  400ad6:	b2db      	uxtb	r3, r3
  400ad8:	2b00      	cmp	r3, #0
  400ada:	d1f5      	bne.n	400ac8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400adc:	bf00      	nop
  400ade:	3708      	adds	r7, #8
  400ae0:	46bd      	mov	sp, r7
  400ae2:	bd80      	pop	{r7, pc}
  400ae4:	004009d9 	.word	0x004009d9

00400ae8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400ae8:	b580      	push	{r7, lr}
  400aea:	b086      	sub	sp, #24
  400aec:	af00      	add	r7, sp, #0
  400aee:	60f8      	str	r0, [r7, #12]
  400af0:	607a      	str	r2, [r7, #4]
  400af2:	603b      	str	r3, [r7, #0]
  400af4:	460b      	mov	r3, r1
  400af6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400af8:	687b      	ldr	r3, [r7, #4]
  400afa:	2b00      	cmp	r3, #0
  400afc:	d107      	bne.n	400b0e <pll_config_init+0x26>
  400afe:	683b      	ldr	r3, [r7, #0]
  400b00:	2b00      	cmp	r3, #0
  400b02:	d104      	bne.n	400b0e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400b04:	68fb      	ldr	r3, [r7, #12]
  400b06:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400b0a:	601a      	str	r2, [r3, #0]
  400b0c:	e019      	b.n	400b42 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400b0e:	7afb      	ldrb	r3, [r7, #11]
  400b10:	4618      	mov	r0, r3
  400b12:	4b0e      	ldr	r3, [pc, #56]	; (400b4c <pll_config_init+0x64>)
  400b14:	4798      	blx	r3
  400b16:	4602      	mov	r2, r0
  400b18:	687b      	ldr	r3, [r7, #4]
  400b1a:	fbb2 f3f3 	udiv	r3, r2, r3
  400b1e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400b20:	697b      	ldr	r3, [r7, #20]
  400b22:	683a      	ldr	r2, [r7, #0]
  400b24:	fb02 f303 	mul.w	r3, r2, r3
  400b28:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400b2a:	683b      	ldr	r3, [r7, #0]
  400b2c:	3b01      	subs	r3, #1
  400b2e:	041a      	lsls	r2, r3, #16
  400b30:	4b07      	ldr	r3, [pc, #28]	; (400b50 <pll_config_init+0x68>)
  400b32:	4013      	ands	r3, r2
  400b34:	687a      	ldr	r2, [r7, #4]
  400b36:	b2d2      	uxtb	r2, r2
  400b38:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400b3a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400b3e:	68fb      	ldr	r3, [r7, #12]
  400b40:	601a      	str	r2, [r3, #0]
	}
}
  400b42:	bf00      	nop
  400b44:	3718      	adds	r7, #24
  400b46:	46bd      	mov	sp, r7
  400b48:	bd80      	pop	{r7, pc}
  400b4a:	bf00      	nop
  400b4c:	00400a49 	.word	0x00400a49
  400b50:	07ff0000 	.word	0x07ff0000

00400b54 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400b54:	b580      	push	{r7, lr}
  400b56:	b082      	sub	sp, #8
  400b58:	af00      	add	r7, sp, #0
  400b5a:	6078      	str	r0, [r7, #4]
  400b5c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400b5e:	683b      	ldr	r3, [r7, #0]
  400b60:	2b00      	cmp	r3, #0
  400b62:	d108      	bne.n	400b76 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400b64:	4b09      	ldr	r3, [pc, #36]	; (400b8c <pll_enable+0x38>)
  400b66:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b68:	4a09      	ldr	r2, [pc, #36]	; (400b90 <pll_enable+0x3c>)
  400b6a:	687b      	ldr	r3, [r7, #4]
  400b6c:	681b      	ldr	r3, [r3, #0]
  400b6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400b72:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400b74:	e005      	b.n	400b82 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400b76:	4a06      	ldr	r2, [pc, #24]	; (400b90 <pll_enable+0x3c>)
  400b78:	687b      	ldr	r3, [r7, #4]
  400b7a:	681b      	ldr	r3, [r3, #0]
  400b7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400b80:	61d3      	str	r3, [r2, #28]
}
  400b82:	bf00      	nop
  400b84:	3708      	adds	r7, #8
  400b86:	46bd      	mov	sp, r7
  400b88:	bd80      	pop	{r7, pc}
  400b8a:	bf00      	nop
  400b8c:	00401971 	.word	0x00401971
  400b90:	400e0600 	.word	0x400e0600

00400b94 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400b94:	b580      	push	{r7, lr}
  400b96:	b082      	sub	sp, #8
  400b98:	af00      	add	r7, sp, #0
  400b9a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400b9c:	687b      	ldr	r3, [r7, #4]
  400b9e:	2b00      	cmp	r3, #0
  400ba0:	d103      	bne.n	400baa <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400ba2:	4b05      	ldr	r3, [pc, #20]	; (400bb8 <pll_is_locked+0x24>)
  400ba4:	4798      	blx	r3
  400ba6:	4603      	mov	r3, r0
  400ba8:	e002      	b.n	400bb0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400baa:	4b04      	ldr	r3, [pc, #16]	; (400bbc <pll_is_locked+0x28>)
  400bac:	4798      	blx	r3
  400bae:	4603      	mov	r3, r0
	}
}
  400bb0:	4618      	mov	r0, r3
  400bb2:	3708      	adds	r7, #8
  400bb4:	46bd      	mov	sp, r7
  400bb6:	bd80      	pop	{r7, pc}
  400bb8:	0040198d 	.word	0x0040198d
  400bbc:	004019a9 	.word	0x004019a9

00400bc0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400bc0:	b580      	push	{r7, lr}
  400bc2:	b082      	sub	sp, #8
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	4603      	mov	r3, r0
  400bc8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400bca:	79fb      	ldrb	r3, [r7, #7]
  400bcc:	3b03      	subs	r3, #3
  400bce:	2b04      	cmp	r3, #4
  400bd0:	d808      	bhi.n	400be4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400bd2:	79fb      	ldrb	r3, [r7, #7]
  400bd4:	4618      	mov	r0, r3
  400bd6:	4b06      	ldr	r3, [pc, #24]	; (400bf0 <pll_enable_source+0x30>)
  400bd8:	4798      	blx	r3
		osc_wait_ready(e_src);
  400bda:	79fb      	ldrb	r3, [r7, #7]
  400bdc:	4618      	mov	r0, r3
  400bde:	4b05      	ldr	r3, [pc, #20]	; (400bf4 <pll_enable_source+0x34>)
  400be0:	4798      	blx	r3
		break;
  400be2:	e000      	b.n	400be6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400be4:	bf00      	nop
	}
}
  400be6:	bf00      	nop
  400be8:	3708      	adds	r7, #8
  400bea:	46bd      	mov	sp, r7
  400bec:	bd80      	pop	{r7, pc}
  400bee:	bf00      	nop
  400bf0:	00400951 	.word	0x00400951
  400bf4:	00400abd 	.word	0x00400abd

00400bf8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400bf8:	b580      	push	{r7, lr}
  400bfa:	b082      	sub	sp, #8
  400bfc:	af00      	add	r7, sp, #0
  400bfe:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c00:	bf00      	nop
  400c02:	6878      	ldr	r0, [r7, #4]
  400c04:	4b04      	ldr	r3, [pc, #16]	; (400c18 <pll_wait_for_lock+0x20>)
  400c06:	4798      	blx	r3
  400c08:	4603      	mov	r3, r0
  400c0a:	2b00      	cmp	r3, #0
  400c0c:	d0f9      	beq.n	400c02 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400c0e:	2300      	movs	r3, #0
}
  400c10:	4618      	mov	r0, r3
  400c12:	3708      	adds	r7, #8
  400c14:	46bd      	mov	sp, r7
  400c16:	bd80      	pop	{r7, pc}
  400c18:	00400b95 	.word	0x00400b95

00400c1c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400c1c:	b580      	push	{r7, lr}
  400c1e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400c20:	2006      	movs	r0, #6
  400c22:	4b05      	ldr	r3, [pc, #20]	; (400c38 <sysclk_get_main_hz+0x1c>)
  400c24:	4798      	blx	r3
  400c26:	4602      	mov	r2, r0
  400c28:	4613      	mov	r3, r2
  400c2a:	009b      	lsls	r3, r3, #2
  400c2c:	4413      	add	r3, r2
  400c2e:	009a      	lsls	r2, r3, #2
  400c30:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400c32:	4618      	mov	r0, r3
  400c34:	bd80      	pop	{r7, pc}
  400c36:	bf00      	nop
  400c38:	00400a49 	.word	0x00400a49

00400c3c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400c3c:	b580      	push	{r7, lr}
  400c3e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400c40:	4b02      	ldr	r3, [pc, #8]	; (400c4c <sysclk_get_cpu_hz+0x10>)
  400c42:	4798      	blx	r3
  400c44:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400c46:	4618      	mov	r0, r3
  400c48:	bd80      	pop	{r7, pc}
  400c4a:	bf00      	nop
  400c4c:	00400c1d 	.word	0x00400c1d

00400c50 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400c50:	b590      	push	{r4, r7, lr}
  400c52:	b083      	sub	sp, #12
  400c54:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400c56:	4813      	ldr	r0, [pc, #76]	; (400ca4 <sysclk_init+0x54>)
  400c58:	4b13      	ldr	r3, [pc, #76]	; (400ca8 <sysclk_init+0x58>)
  400c5a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400c5c:	2006      	movs	r0, #6
  400c5e:	4b13      	ldr	r3, [pc, #76]	; (400cac <sysclk_init+0x5c>)
  400c60:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400c62:	1d38      	adds	r0, r7, #4
  400c64:	2319      	movs	r3, #25
  400c66:	2201      	movs	r2, #1
  400c68:	2106      	movs	r1, #6
  400c6a:	4c11      	ldr	r4, [pc, #68]	; (400cb0 <sysclk_init+0x60>)
  400c6c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400c6e:	1d3b      	adds	r3, r7, #4
  400c70:	2100      	movs	r1, #0
  400c72:	4618      	mov	r0, r3
  400c74:	4b0f      	ldr	r3, [pc, #60]	; (400cb4 <sysclk_init+0x64>)
  400c76:	4798      	blx	r3
		pll_wait_for_lock(0);
  400c78:	2000      	movs	r0, #0
  400c7a:	4b0f      	ldr	r3, [pc, #60]	; (400cb8 <sysclk_init+0x68>)
  400c7c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400c7e:	2002      	movs	r0, #2
  400c80:	4b0e      	ldr	r3, [pc, #56]	; (400cbc <sysclk_init+0x6c>)
  400c82:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c84:	2000      	movs	r0, #0
  400c86:	4b0e      	ldr	r3, [pc, #56]	; (400cc0 <sysclk_init+0x70>)
  400c88:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c8a:	4b0e      	ldr	r3, [pc, #56]	; (400cc4 <sysclk_init+0x74>)
  400c8c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c8e:	4b0e      	ldr	r3, [pc, #56]	; (400cc8 <sysclk_init+0x78>)
  400c90:	4798      	blx	r3
  400c92:	4603      	mov	r3, r0
  400c94:	4618      	mov	r0, r3
  400c96:	4b04      	ldr	r3, [pc, #16]	; (400ca8 <sysclk_init+0x58>)
  400c98:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400c9a:	bf00      	nop
  400c9c:	370c      	adds	r7, #12
  400c9e:	46bd      	mov	sp, r7
  400ca0:	bd90      	pop	{r4, r7, pc}
  400ca2:	bf00      	nop
  400ca4:	11e1a300 	.word	0x11e1a300
  400ca8:	00401cf1 	.word	0x00401cf1
  400cac:	00400bc1 	.word	0x00400bc1
  400cb0:	00400ae9 	.word	0x00400ae9
  400cb4:	00400b55 	.word	0x00400b55
  400cb8:	00400bf9 	.word	0x00400bf9
  400cbc:	00401701 	.word	0x00401701
  400cc0:	0040177d 	.word	0x0040177d
  400cc4:	00401b89 	.word	0x00401b89
  400cc8:	00400c3d 	.word	0x00400c3d

00400ccc <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400ccc:	b580      	push	{r7, lr}
  400cce:	b082      	sub	sp, #8
  400cd0:	af00      	add	r7, sp, #0
  400cd2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400cd4:	6878      	ldr	r0, [r7, #4]
  400cd6:	4b03      	ldr	r3, [pc, #12]	; (400ce4 <sysclk_enable_peripheral_clock+0x18>)
  400cd8:	4798      	blx	r3
}
  400cda:	bf00      	nop
  400cdc:	3708      	adds	r7, #8
  400cde:	46bd      	mov	sp, r7
  400ce0:	bd80      	pop	{r7, pc}
  400ce2:	bf00      	nop
  400ce4:	004019c5 	.word	0x004019c5

00400ce8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400ce8:	b580      	push	{r7, lr}
  400cea:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400cec:	200a      	movs	r0, #10
  400cee:	4b08      	ldr	r3, [pc, #32]	; (400d10 <ioport_init+0x28>)
  400cf0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400cf2:	200b      	movs	r0, #11
  400cf4:	4b06      	ldr	r3, [pc, #24]	; (400d10 <ioport_init+0x28>)
  400cf6:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400cf8:	200c      	movs	r0, #12
  400cfa:	4b05      	ldr	r3, [pc, #20]	; (400d10 <ioport_init+0x28>)
  400cfc:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400cfe:	2010      	movs	r0, #16
  400d00:	4b03      	ldr	r3, [pc, #12]	; (400d10 <ioport_init+0x28>)
  400d02:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400d04:	2011      	movs	r0, #17
  400d06:	4b02      	ldr	r3, [pc, #8]	; (400d10 <ioport_init+0x28>)
  400d08:	4798      	blx	r3
	arch_ioport_init();
}
  400d0a:	bf00      	nop
  400d0c:	bd80      	pop	{r7, pc}
  400d0e:	bf00      	nop
  400d10:	00400ccd 	.word	0x00400ccd

00400d14 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400d14:	b480      	push	{r7}
  400d16:	b089      	sub	sp, #36	; 0x24
  400d18:	af00      	add	r7, sp, #0
  400d1a:	6078      	str	r0, [r7, #4]
  400d1c:	687b      	ldr	r3, [r7, #4]
  400d1e:	61fb      	str	r3, [r7, #28]
  400d20:	69fb      	ldr	r3, [r7, #28]
  400d22:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400d24:	69bb      	ldr	r3, [r7, #24]
  400d26:	095a      	lsrs	r2, r3, #5
  400d28:	69fb      	ldr	r3, [r7, #28]
  400d2a:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400d2c:	697b      	ldr	r3, [r7, #20]
  400d2e:	f003 031f 	and.w	r3, r3, #31
  400d32:	2101      	movs	r1, #1
  400d34:	fa01 f303 	lsl.w	r3, r1, r3
  400d38:	613a      	str	r2, [r7, #16]
  400d3a:	60fb      	str	r3, [r7, #12]
  400d3c:	693b      	ldr	r3, [r7, #16]
  400d3e:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d40:	68ba      	ldr	r2, [r7, #8]
  400d42:	4b06      	ldr	r3, [pc, #24]	; (400d5c <ioport_disable_pin+0x48>)
  400d44:	4413      	add	r3, r2
  400d46:	025b      	lsls	r3, r3, #9
  400d48:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400d4a:	68fb      	ldr	r3, [r7, #12]
  400d4c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400d4e:	bf00      	nop
  400d50:	3724      	adds	r7, #36	; 0x24
  400d52:	46bd      	mov	sp, r7
  400d54:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d58:	4770      	bx	lr
  400d5a:	bf00      	nop
  400d5c:	00200707 	.word	0x00200707

00400d60 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400d60:	b480      	push	{r7}
  400d62:	b08d      	sub	sp, #52	; 0x34
  400d64:	af00      	add	r7, sp, #0
  400d66:	6078      	str	r0, [r7, #4]
  400d68:	6039      	str	r1, [r7, #0]
  400d6a:	687b      	ldr	r3, [r7, #4]
  400d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d6e:	683b      	ldr	r3, [r7, #0]
  400d70:	62bb      	str	r3, [r7, #40]	; 0x28
  400d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d74:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d78:	095a      	lsrs	r2, r3, #5
  400d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d7c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400d7e:	6a3b      	ldr	r3, [r7, #32]
  400d80:	f003 031f 	and.w	r3, r3, #31
  400d84:	2101      	movs	r1, #1
  400d86:	fa01 f303 	lsl.w	r3, r1, r3
  400d8a:	61fa      	str	r2, [r7, #28]
  400d8c:	61bb      	str	r3, [r7, #24]
  400d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400d90:	617b      	str	r3, [r7, #20]
  400d92:	69fb      	ldr	r3, [r7, #28]
  400d94:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d96:	693a      	ldr	r2, [r7, #16]
  400d98:	4b37      	ldr	r3, [pc, #220]	; (400e78 <ioport_set_pin_mode+0x118>)
  400d9a:	4413      	add	r3, r2
  400d9c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400d9e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400da0:	697b      	ldr	r3, [r7, #20]
  400da2:	f003 0308 	and.w	r3, r3, #8
  400da6:	2b00      	cmp	r3, #0
  400da8:	d003      	beq.n	400db2 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400daa:	68fb      	ldr	r3, [r7, #12]
  400dac:	69ba      	ldr	r2, [r7, #24]
  400dae:	665a      	str	r2, [r3, #100]	; 0x64
  400db0:	e002      	b.n	400db8 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400db2:	68fb      	ldr	r3, [r7, #12]
  400db4:	69ba      	ldr	r2, [r7, #24]
  400db6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400db8:	697b      	ldr	r3, [r7, #20]
  400dba:	f003 0310 	and.w	r3, r3, #16
  400dbe:	2b00      	cmp	r3, #0
  400dc0:	d004      	beq.n	400dcc <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400dc2:	68fb      	ldr	r3, [r7, #12]
  400dc4:	69ba      	ldr	r2, [r7, #24]
  400dc6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400dca:	e003      	b.n	400dd4 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400dcc:	68fb      	ldr	r3, [r7, #12]
  400dce:	69ba      	ldr	r2, [r7, #24]
  400dd0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400dd4:	697b      	ldr	r3, [r7, #20]
  400dd6:	f003 0320 	and.w	r3, r3, #32
  400dda:	2b00      	cmp	r3, #0
  400ddc:	d003      	beq.n	400de6 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400dde:	68fb      	ldr	r3, [r7, #12]
  400de0:	69ba      	ldr	r2, [r7, #24]
  400de2:	651a      	str	r2, [r3, #80]	; 0x50
  400de4:	e002      	b.n	400dec <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400de6:	68fb      	ldr	r3, [r7, #12]
  400de8:	69ba      	ldr	r2, [r7, #24]
  400dea:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400dec:	697b      	ldr	r3, [r7, #20]
  400dee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400df2:	2b00      	cmp	r3, #0
  400df4:	d003      	beq.n	400dfe <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400df6:	68fb      	ldr	r3, [r7, #12]
  400df8:	69ba      	ldr	r2, [r7, #24]
  400dfa:	621a      	str	r2, [r3, #32]
  400dfc:	e002      	b.n	400e04 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400dfe:	68fb      	ldr	r3, [r7, #12]
  400e00:	69ba      	ldr	r2, [r7, #24]
  400e02:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400e04:	697b      	ldr	r3, [r7, #20]
  400e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400e0a:	2b00      	cmp	r3, #0
  400e0c:	d004      	beq.n	400e18 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400e0e:	68fb      	ldr	r3, [r7, #12]
  400e10:	69ba      	ldr	r2, [r7, #24]
  400e12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400e16:	e003      	b.n	400e20 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e18:	68fb      	ldr	r3, [r7, #12]
  400e1a:	69ba      	ldr	r2, [r7, #24]
  400e1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400e20:	697b      	ldr	r3, [r7, #20]
  400e22:	f003 0301 	and.w	r3, r3, #1
  400e26:	2b00      	cmp	r3, #0
  400e28:	d006      	beq.n	400e38 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400e2a:	68fb      	ldr	r3, [r7, #12]
  400e2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e2e:	69bb      	ldr	r3, [r7, #24]
  400e30:	431a      	orrs	r2, r3
  400e32:	68fb      	ldr	r3, [r7, #12]
  400e34:	671a      	str	r2, [r3, #112]	; 0x70
  400e36:	e006      	b.n	400e46 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400e38:	68fb      	ldr	r3, [r7, #12]
  400e3a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e3c:	69bb      	ldr	r3, [r7, #24]
  400e3e:	43db      	mvns	r3, r3
  400e40:	401a      	ands	r2, r3
  400e42:	68fb      	ldr	r3, [r7, #12]
  400e44:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400e46:	697b      	ldr	r3, [r7, #20]
  400e48:	f003 0302 	and.w	r3, r3, #2
  400e4c:	2b00      	cmp	r3, #0
  400e4e:	d006      	beq.n	400e5e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400e50:	68fb      	ldr	r3, [r7, #12]
  400e52:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e54:	69bb      	ldr	r3, [r7, #24]
  400e56:	431a      	orrs	r2, r3
  400e58:	68fb      	ldr	r3, [r7, #12]
  400e5a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400e5c:	e006      	b.n	400e6c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e5e:	68fb      	ldr	r3, [r7, #12]
  400e60:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e62:	69bb      	ldr	r3, [r7, #24]
  400e64:	43db      	mvns	r3, r3
  400e66:	401a      	ands	r2, r3
  400e68:	68fb      	ldr	r3, [r7, #12]
  400e6a:	675a      	str	r2, [r3, #116]	; 0x74
  400e6c:	bf00      	nop
  400e6e:	3734      	adds	r7, #52	; 0x34
  400e70:	46bd      	mov	sp, r7
  400e72:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e76:	4770      	bx	lr
  400e78:	00200707 	.word	0x00200707

00400e7c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400e7c:	b480      	push	{r7}
  400e7e:	b08d      	sub	sp, #52	; 0x34
  400e80:	af00      	add	r7, sp, #0
  400e82:	6078      	str	r0, [r7, #4]
  400e84:	460b      	mov	r3, r1
  400e86:	70fb      	strb	r3, [r7, #3]
  400e88:	687b      	ldr	r3, [r7, #4]
  400e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e8c:	78fb      	ldrb	r3, [r7, #3]
  400e8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e94:	627b      	str	r3, [r7, #36]	; 0x24
  400e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e98:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400e9a:	6a3b      	ldr	r3, [r7, #32]
  400e9c:	095b      	lsrs	r3, r3, #5
  400e9e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ea0:	69fa      	ldr	r2, [r7, #28]
  400ea2:	4b17      	ldr	r3, [pc, #92]	; (400f00 <ioport_set_pin_dir+0x84>)
  400ea4:	4413      	add	r3, r2
  400ea6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400ea8:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400eaa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400eae:	2b01      	cmp	r3, #1
  400eb0:	d109      	bne.n	400ec6 <ioport_set_pin_dir+0x4a>
  400eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400eb4:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400eb6:	697b      	ldr	r3, [r7, #20]
  400eb8:	f003 031f 	and.w	r3, r3, #31
  400ebc:	2201      	movs	r2, #1
  400ebe:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ec0:	69bb      	ldr	r3, [r7, #24]
  400ec2:	611a      	str	r2, [r3, #16]
  400ec4:	e00c      	b.n	400ee0 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400ec6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400eca:	2b00      	cmp	r3, #0
  400ecc:	d108      	bne.n	400ee0 <ioport_set_pin_dir+0x64>
  400ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400ed0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400ed2:	693b      	ldr	r3, [r7, #16]
  400ed4:	f003 031f 	and.w	r3, r3, #31
  400ed8:	2201      	movs	r2, #1
  400eda:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400edc:	69bb      	ldr	r3, [r7, #24]
  400ede:	615a      	str	r2, [r3, #20]
  400ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400ee2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400ee4:	68fb      	ldr	r3, [r7, #12]
  400ee6:	f003 031f 	and.w	r3, r3, #31
  400eea:	2201      	movs	r2, #1
  400eec:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400eee:	69bb      	ldr	r3, [r7, #24]
  400ef0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400ef4:	bf00      	nop
  400ef6:	3734      	adds	r7, #52	; 0x34
  400ef8:	46bd      	mov	sp, r7
  400efa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400efe:	4770      	bx	lr
  400f00:	00200707 	.word	0x00200707

00400f04 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400f04:	b480      	push	{r7}
  400f06:	b08b      	sub	sp, #44	; 0x2c
  400f08:	af00      	add	r7, sp, #0
  400f0a:	6078      	str	r0, [r7, #4]
  400f0c:	460b      	mov	r3, r1
  400f0e:	70fb      	strb	r3, [r7, #3]
  400f10:	687b      	ldr	r3, [r7, #4]
  400f12:	627b      	str	r3, [r7, #36]	; 0x24
  400f14:	78fb      	ldrb	r3, [r7, #3]
  400f16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f1c:	61fb      	str	r3, [r7, #28]
  400f1e:	69fb      	ldr	r3, [r7, #28]
  400f20:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400f22:	69bb      	ldr	r3, [r7, #24]
  400f24:	095b      	lsrs	r3, r3, #5
  400f26:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f28:	697a      	ldr	r2, [r7, #20]
  400f2a:	4b10      	ldr	r3, [pc, #64]	; (400f6c <ioport_set_pin_level+0x68>)
  400f2c:	4413      	add	r3, r2
  400f2e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400f30:	613b      	str	r3, [r7, #16]

	if (level) {
  400f32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400f36:	2b00      	cmp	r3, #0
  400f38:	d009      	beq.n	400f4e <ioport_set_pin_level+0x4a>
  400f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f3c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400f3e:	68fb      	ldr	r3, [r7, #12]
  400f40:	f003 031f 	and.w	r3, r3, #31
  400f44:	2201      	movs	r2, #1
  400f46:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f48:	693b      	ldr	r3, [r7, #16]
  400f4a:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400f4c:	e008      	b.n	400f60 <ioport_set_pin_level+0x5c>
  400f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f50:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400f52:	68bb      	ldr	r3, [r7, #8]
  400f54:	f003 031f 	and.w	r3, r3, #31
  400f58:	2201      	movs	r2, #1
  400f5a:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f5c:	693b      	ldr	r3, [r7, #16]
  400f5e:	635a      	str	r2, [r3, #52]	; 0x34
  400f60:	bf00      	nop
  400f62:	372c      	adds	r7, #44	; 0x2c
  400f64:	46bd      	mov	sp, r7
  400f66:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f6a:	4770      	bx	lr
  400f6c:	00200707 	.word	0x00200707

00400f70 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400f70:	b480      	push	{r7}
  400f72:	b08d      	sub	sp, #52	; 0x34
  400f74:	af00      	add	r7, sp, #0
  400f76:	6078      	str	r0, [r7, #4]
  400f78:	460b      	mov	r3, r1
  400f7a:	70fb      	strb	r3, [r7, #3]
  400f7c:	687b      	ldr	r3, [r7, #4]
  400f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f80:	78fb      	ldrb	r3, [r7, #3]
  400f82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f88:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f8c:	095a      	lsrs	r2, r3, #5
  400f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f90:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400f92:	6a3b      	ldr	r3, [r7, #32]
  400f94:	f003 031f 	and.w	r3, r3, #31
  400f98:	2101      	movs	r1, #1
  400f9a:	fa01 f303 	lsl.w	r3, r1, r3
  400f9e:	61fa      	str	r2, [r7, #28]
  400fa0:	61bb      	str	r3, [r7, #24]
  400fa2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400fa6:	75fb      	strb	r3, [r7, #23]
  400fa8:	69fb      	ldr	r3, [r7, #28]
  400faa:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400fac:	693a      	ldr	r2, [r7, #16]
  400fae:	4b23      	ldr	r3, [pc, #140]	; (40103c <ioport_set_pin_sense_mode+0xcc>)
  400fb0:	4413      	add	r3, r2
  400fb2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400fb4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400fb6:	7dfb      	ldrb	r3, [r7, #23]
  400fb8:	3b01      	subs	r3, #1
  400fba:	2b03      	cmp	r3, #3
  400fbc:	d82e      	bhi.n	40101c <ioport_set_pin_sense_mode+0xac>
  400fbe:	a201      	add	r2, pc, #4	; (adr r2, 400fc4 <ioport_set_pin_sense_mode+0x54>)
  400fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400fc4:	00400ff9 	.word	0x00400ff9
  400fc8:	0040100b 	.word	0x0040100b
  400fcc:	00400fd5 	.word	0x00400fd5
  400fd0:	00400fe7 	.word	0x00400fe7
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400fd4:	68fb      	ldr	r3, [r7, #12]
  400fd6:	69ba      	ldr	r2, [r7, #24]
  400fd8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400fdc:	68fb      	ldr	r3, [r7, #12]
  400fde:	69ba      	ldr	r2, [r7, #24]
  400fe0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400fe4:	e01f      	b.n	401026 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400fe6:	68fb      	ldr	r3, [r7, #12]
  400fe8:	69ba      	ldr	r2, [r7, #24]
  400fea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400fee:	68fb      	ldr	r3, [r7, #12]
  400ff0:	69ba      	ldr	r2, [r7, #24]
  400ff2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400ff6:	e016      	b.n	401026 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400ff8:	68fb      	ldr	r3, [r7, #12]
  400ffa:	69ba      	ldr	r2, [r7, #24]
  400ffc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401000:	68fb      	ldr	r3, [r7, #12]
  401002:	69ba      	ldr	r2, [r7, #24]
  401004:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401008:	e00d      	b.n	401026 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40100a:	68fb      	ldr	r3, [r7, #12]
  40100c:	69ba      	ldr	r2, [r7, #24]
  40100e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401012:	68fb      	ldr	r3, [r7, #12]
  401014:	69ba      	ldr	r2, [r7, #24]
  401016:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40101a:	e004      	b.n	401026 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  40101c:	68fb      	ldr	r3, [r7, #12]
  40101e:	69ba      	ldr	r2, [r7, #24]
  401020:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401024:	e003      	b.n	40102e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401026:	68fb      	ldr	r3, [r7, #12]
  401028:	69ba      	ldr	r2, [r7, #24]
  40102a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40102e:	bf00      	nop
  401030:	3734      	adds	r7, #52	; 0x34
  401032:	46bd      	mov	sp, r7
  401034:	f85d 7b04 	ldr.w	r7, [sp], #4
  401038:	4770      	bx	lr
  40103a:	bf00      	nop
  40103c:	00200707 	.word	0x00200707

00401040 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401040:	b480      	push	{r7}
  401042:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401044:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401048:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40104c:	4a0c      	ldr	r2, [pc, #48]	; (401080 <tcm_disable+0x40>)
  40104e:	4b0c      	ldr	r3, [pc, #48]	; (401080 <tcm_disable+0x40>)
  401050:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401054:	f023 0301 	bic.w	r3, r3, #1
  401058:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40105c:	4a08      	ldr	r2, [pc, #32]	; (401080 <tcm_disable+0x40>)
  40105e:	4b08      	ldr	r3, [pc, #32]	; (401080 <tcm_disable+0x40>)
  401060:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401064:	f023 0301 	bic.w	r3, r3, #1
  401068:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  40106c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401070:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401074:	bf00      	nop
  401076:	46bd      	mov	sp, r7
  401078:	f85d 7b04 	ldr.w	r7, [sp], #4
  40107c:	4770      	bx	lr
  40107e:	bf00      	nop
  401080:	e000ed00 	.word	0xe000ed00

00401084 <board_init>:
#endif

void board_init(void)
{
  401084:	b580      	push	{r7, lr}
  401086:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401088:	4b1c      	ldr	r3, [pc, #112]	; (4010fc <board_init+0x78>)
  40108a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40108e:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401090:	4b1b      	ldr	r3, [pc, #108]	; (401100 <board_init+0x7c>)
  401092:	4a1c      	ldr	r2, [pc, #112]	; (401104 <board_init+0x80>)
  401094:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401096:	4b1a      	ldr	r3, [pc, #104]	; (401100 <board_init+0x7c>)
  401098:	4a1b      	ldr	r2, [pc, #108]	; (401108 <board_init+0x84>)
  40109a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  40109c:	4b1b      	ldr	r3, [pc, #108]	; (40110c <board_init+0x88>)
  40109e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  4010a0:	4b1b      	ldr	r3, [pc, #108]	; (401110 <board_init+0x8c>)
  4010a2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4010a4:	2101      	movs	r1, #1
  4010a6:	2048      	movs	r0, #72	; 0x48
  4010a8:	4b1a      	ldr	r3, [pc, #104]	; (401114 <board_init+0x90>)
  4010aa:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4010ac:	2101      	movs	r1, #1
  4010ae:	2048      	movs	r0, #72	; 0x48
  4010b0:	4b19      	ldr	r3, [pc, #100]	; (401118 <board_init+0x94>)
  4010b2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4010b4:	2100      	movs	r1, #0
  4010b6:	200b      	movs	r0, #11
  4010b8:	4b16      	ldr	r3, [pc, #88]	; (401114 <board_init+0x90>)
  4010ba:	4798      	blx	r3
  4010bc:	2188      	movs	r1, #136	; 0x88
  4010be:	200b      	movs	r0, #11
  4010c0:	4b16      	ldr	r3, [pc, #88]	; (40111c <board_init+0x98>)
  4010c2:	4798      	blx	r3
  4010c4:	2102      	movs	r1, #2
  4010c6:	200b      	movs	r0, #11
  4010c8:	4b15      	ldr	r3, [pc, #84]	; (401120 <board_init+0x9c>)
  4010ca:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  4010cc:	2100      	movs	r1, #0
  4010ce:	2015      	movs	r0, #21
  4010d0:	4b12      	ldr	r3, [pc, #72]	; (40111c <board_init+0x98>)
  4010d2:	4798      	blx	r3
  4010d4:	2015      	movs	r0, #21
  4010d6:	4b13      	ldr	r3, [pc, #76]	; (401124 <board_init+0xa0>)
  4010d8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4010da:	4a13      	ldr	r2, [pc, #76]	; (401128 <board_init+0xa4>)
  4010dc:	4b12      	ldr	r3, [pc, #72]	; (401128 <board_init+0xa4>)
  4010de:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4010e2:	f043 0310 	orr.w	r3, r3, #16
  4010e6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  4010ea:	2103      	movs	r1, #3
  4010ec:	2024      	movs	r0, #36	; 0x24
  4010ee:	4b0b      	ldr	r3, [pc, #44]	; (40111c <board_init+0x98>)
  4010f0:	4798      	blx	r3
  4010f2:	2024      	movs	r0, #36	; 0x24
  4010f4:	4b0b      	ldr	r3, [pc, #44]	; (401124 <board_init+0xa0>)
  4010f6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4010f8:	bf00      	nop
  4010fa:	bd80      	pop	{r7, pc}
  4010fc:	400e1850 	.word	0x400e1850
  401100:	400e0c00 	.word	0x400e0c00
  401104:	5a00080c 	.word	0x5a00080c
  401108:	5a00070c 	.word	0x5a00070c
  40110c:	00401041 	.word	0x00401041
  401110:	00400ce9 	.word	0x00400ce9
  401114:	00400e7d 	.word	0x00400e7d
  401118:	00400f05 	.word	0x00400f05
  40111c:	00400d61 	.word	0x00400d61
  401120:	00400f71 	.word	0x00400f71
  401124:	00400d15 	.word	0x00400d15
  401128:	40088000 	.word	0x40088000

0040112c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  40112c:	b480      	push	{r7}
  40112e:	b085      	sub	sp, #20
  401130:	af00      	add	r7, sp, #0
  401132:	60f8      	str	r0, [r7, #12]
  401134:	60b9      	str	r1, [r7, #8]
  401136:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401138:	687b      	ldr	r3, [r7, #4]
  40113a:	2b00      	cmp	r3, #0
  40113c:	d003      	beq.n	401146 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40113e:	68fb      	ldr	r3, [r7, #12]
  401140:	68ba      	ldr	r2, [r7, #8]
  401142:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401144:	e002      	b.n	40114c <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401146:	68fb      	ldr	r3, [r7, #12]
  401148:	68ba      	ldr	r2, [r7, #8]
  40114a:	661a      	str	r2, [r3, #96]	; 0x60
}
  40114c:	bf00      	nop
  40114e:	3714      	adds	r7, #20
  401150:	46bd      	mov	sp, r7
  401152:	f85d 7b04 	ldr.w	r7, [sp], #4
  401156:	4770      	bx	lr

00401158 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401158:	b480      	push	{r7}
  40115a:	b087      	sub	sp, #28
  40115c:	af00      	add	r7, sp, #0
  40115e:	60f8      	str	r0, [r7, #12]
  401160:	60b9      	str	r1, [r7, #8]
  401162:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401164:	68bb      	ldr	r3, [r7, #8]
  401166:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40116a:	d003      	beq.n	401174 <pio_get+0x1c>
  40116c:	68bb      	ldr	r3, [r7, #8]
  40116e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401172:	d103      	bne.n	40117c <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  401174:	68fb      	ldr	r3, [r7, #12]
  401176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401178:	617b      	str	r3, [r7, #20]
  40117a:	e002      	b.n	401182 <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  40117c:	68fb      	ldr	r3, [r7, #12]
  40117e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401180:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  401182:	697a      	ldr	r2, [r7, #20]
  401184:	687b      	ldr	r3, [r7, #4]
  401186:	4013      	ands	r3, r2
  401188:	2b00      	cmp	r3, #0
  40118a:	d101      	bne.n	401190 <pio_get+0x38>
		return 0;
  40118c:	2300      	movs	r3, #0
  40118e:	e000      	b.n	401192 <pio_get+0x3a>
	} else {
		return 1;
  401190:	2301      	movs	r3, #1
	}
}
  401192:	4618      	mov	r0, r3
  401194:	371c      	adds	r7, #28
  401196:	46bd      	mov	sp, r7
  401198:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119c:	4770      	bx	lr

0040119e <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40119e:	b480      	push	{r7}
  4011a0:	b087      	sub	sp, #28
  4011a2:	af00      	add	r7, sp, #0
  4011a4:	60f8      	str	r0, [r7, #12]
  4011a6:	60b9      	str	r1, [r7, #8]
  4011a8:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4011aa:	68fb      	ldr	r3, [r7, #12]
  4011ac:	687a      	ldr	r2, [r7, #4]
  4011ae:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4011b0:	68bb      	ldr	r3, [r7, #8]
  4011b2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4011b6:	d04a      	beq.n	40124e <pio_set_peripheral+0xb0>
  4011b8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4011bc:	d808      	bhi.n	4011d0 <pio_set_peripheral+0x32>
  4011be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4011c2:	d016      	beq.n	4011f2 <pio_set_peripheral+0x54>
  4011c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4011c8:	d02c      	beq.n	401224 <pio_set_peripheral+0x86>
  4011ca:	2b00      	cmp	r3, #0
  4011cc:	d069      	beq.n	4012a2 <pio_set_peripheral+0x104>
  4011ce:	e064      	b.n	40129a <pio_set_peripheral+0xfc>
  4011d0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011d4:	d065      	beq.n	4012a2 <pio_set_peripheral+0x104>
  4011d6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011da:	d803      	bhi.n	4011e4 <pio_set_peripheral+0x46>
  4011dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4011e0:	d04a      	beq.n	401278 <pio_set_peripheral+0xda>
  4011e2:	e05a      	b.n	40129a <pio_set_peripheral+0xfc>
  4011e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011e8:	d05b      	beq.n	4012a2 <pio_set_peripheral+0x104>
  4011ea:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011ee:	d058      	beq.n	4012a2 <pio_set_peripheral+0x104>
  4011f0:	e053      	b.n	40129a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011f2:	68fb      	ldr	r3, [r7, #12]
  4011f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011f6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011f8:	68fb      	ldr	r3, [r7, #12]
  4011fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4011fc:	687b      	ldr	r3, [r7, #4]
  4011fe:	43d9      	mvns	r1, r3
  401200:	697b      	ldr	r3, [r7, #20]
  401202:	400b      	ands	r3, r1
  401204:	401a      	ands	r2, r3
  401206:	68fb      	ldr	r3, [r7, #12]
  401208:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40120a:	68fb      	ldr	r3, [r7, #12]
  40120c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40120e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401210:	68fb      	ldr	r3, [r7, #12]
  401212:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401214:	687b      	ldr	r3, [r7, #4]
  401216:	43d9      	mvns	r1, r3
  401218:	697b      	ldr	r3, [r7, #20]
  40121a:	400b      	ands	r3, r1
  40121c:	401a      	ands	r2, r3
  40121e:	68fb      	ldr	r3, [r7, #12]
  401220:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401222:	e03a      	b.n	40129a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401224:	68fb      	ldr	r3, [r7, #12]
  401226:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401228:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40122a:	687a      	ldr	r2, [r7, #4]
  40122c:	697b      	ldr	r3, [r7, #20]
  40122e:	431a      	orrs	r2, r3
  401230:	68fb      	ldr	r3, [r7, #12]
  401232:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401234:	68fb      	ldr	r3, [r7, #12]
  401236:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401238:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40123a:	68fb      	ldr	r3, [r7, #12]
  40123c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40123e:	687b      	ldr	r3, [r7, #4]
  401240:	43d9      	mvns	r1, r3
  401242:	697b      	ldr	r3, [r7, #20]
  401244:	400b      	ands	r3, r1
  401246:	401a      	ands	r2, r3
  401248:	68fb      	ldr	r3, [r7, #12]
  40124a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40124c:	e025      	b.n	40129a <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401252:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401254:	68fb      	ldr	r3, [r7, #12]
  401256:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401258:	687b      	ldr	r3, [r7, #4]
  40125a:	43d9      	mvns	r1, r3
  40125c:	697b      	ldr	r3, [r7, #20]
  40125e:	400b      	ands	r3, r1
  401260:	401a      	ands	r2, r3
  401262:	68fb      	ldr	r3, [r7, #12]
  401264:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401266:	68fb      	ldr	r3, [r7, #12]
  401268:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40126a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40126c:	687a      	ldr	r2, [r7, #4]
  40126e:	697b      	ldr	r3, [r7, #20]
  401270:	431a      	orrs	r2, r3
  401272:	68fb      	ldr	r3, [r7, #12]
  401274:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401276:	e010      	b.n	40129a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401278:	68fb      	ldr	r3, [r7, #12]
  40127a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40127c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40127e:	687a      	ldr	r2, [r7, #4]
  401280:	697b      	ldr	r3, [r7, #20]
  401282:	431a      	orrs	r2, r3
  401284:	68fb      	ldr	r3, [r7, #12]
  401286:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401288:	68fb      	ldr	r3, [r7, #12]
  40128a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40128c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40128e:	687a      	ldr	r2, [r7, #4]
  401290:	697b      	ldr	r3, [r7, #20]
  401292:	431a      	orrs	r2, r3
  401294:	68fb      	ldr	r3, [r7, #12]
  401296:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401298:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40129a:	68fb      	ldr	r3, [r7, #12]
  40129c:	687a      	ldr	r2, [r7, #4]
  40129e:	605a      	str	r2, [r3, #4]
  4012a0:	e000      	b.n	4012a4 <pio_set_peripheral+0x106>
		return;
  4012a2:	bf00      	nop
}
  4012a4:	371c      	adds	r7, #28
  4012a6:	46bd      	mov	sp, r7
  4012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012ac:	4770      	bx	lr
	...

004012b0 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4012b0:	b580      	push	{r7, lr}
  4012b2:	b084      	sub	sp, #16
  4012b4:	af00      	add	r7, sp, #0
  4012b6:	60f8      	str	r0, [r7, #12]
  4012b8:	60b9      	str	r1, [r7, #8]
  4012ba:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4012bc:	68b9      	ldr	r1, [r7, #8]
  4012be:	68f8      	ldr	r0, [r7, #12]
  4012c0:	4b19      	ldr	r3, [pc, #100]	; (401328 <pio_set_input+0x78>)
  4012c2:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4012c4:	687b      	ldr	r3, [r7, #4]
  4012c6:	f003 0301 	and.w	r3, r3, #1
  4012ca:	461a      	mov	r2, r3
  4012cc:	68b9      	ldr	r1, [r7, #8]
  4012ce:	68f8      	ldr	r0, [r7, #12]
  4012d0:	4b16      	ldr	r3, [pc, #88]	; (40132c <pio_set_input+0x7c>)
  4012d2:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4012d4:	687b      	ldr	r3, [r7, #4]
  4012d6:	f003 030a 	and.w	r3, r3, #10
  4012da:	2b00      	cmp	r3, #0
  4012dc:	d003      	beq.n	4012e6 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4012de:	68fb      	ldr	r3, [r7, #12]
  4012e0:	68ba      	ldr	r2, [r7, #8]
  4012e2:	621a      	str	r2, [r3, #32]
  4012e4:	e002      	b.n	4012ec <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4012e6:	68fb      	ldr	r3, [r7, #12]
  4012e8:	68ba      	ldr	r2, [r7, #8]
  4012ea:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4012ec:	687b      	ldr	r3, [r7, #4]
  4012ee:	f003 0302 	and.w	r3, r3, #2
  4012f2:	2b00      	cmp	r3, #0
  4012f4:	d004      	beq.n	401300 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4012f6:	68fb      	ldr	r3, [r7, #12]
  4012f8:	68ba      	ldr	r2, [r7, #8]
  4012fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4012fe:	e008      	b.n	401312 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401300:	687b      	ldr	r3, [r7, #4]
  401302:	f003 0308 	and.w	r3, r3, #8
  401306:	2b00      	cmp	r3, #0
  401308:	d003      	beq.n	401312 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40130a:	68fb      	ldr	r3, [r7, #12]
  40130c:	68ba      	ldr	r2, [r7, #8]
  40130e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401312:	68fb      	ldr	r3, [r7, #12]
  401314:	68ba      	ldr	r2, [r7, #8]
  401316:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401318:	68fb      	ldr	r3, [r7, #12]
  40131a:	68ba      	ldr	r2, [r7, #8]
  40131c:	601a      	str	r2, [r3, #0]
}
  40131e:	bf00      	nop
  401320:	3710      	adds	r7, #16
  401322:	46bd      	mov	sp, r7
  401324:	bd80      	pop	{r7, pc}
  401326:	bf00      	nop
  401328:	004014e9 	.word	0x004014e9
  40132c:	0040112d 	.word	0x0040112d

00401330 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401330:	b580      	push	{r7, lr}
  401332:	b084      	sub	sp, #16
  401334:	af00      	add	r7, sp, #0
  401336:	60f8      	str	r0, [r7, #12]
  401338:	60b9      	str	r1, [r7, #8]
  40133a:	607a      	str	r2, [r7, #4]
  40133c:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40133e:	68b9      	ldr	r1, [r7, #8]
  401340:	68f8      	ldr	r0, [r7, #12]
  401342:	4b12      	ldr	r3, [pc, #72]	; (40138c <pio_set_output+0x5c>)
  401344:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401346:	69ba      	ldr	r2, [r7, #24]
  401348:	68b9      	ldr	r1, [r7, #8]
  40134a:	68f8      	ldr	r0, [r7, #12]
  40134c:	4b10      	ldr	r3, [pc, #64]	; (401390 <pio_set_output+0x60>)
  40134e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401350:	683b      	ldr	r3, [r7, #0]
  401352:	2b00      	cmp	r3, #0
  401354:	d003      	beq.n	40135e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401356:	68fb      	ldr	r3, [r7, #12]
  401358:	68ba      	ldr	r2, [r7, #8]
  40135a:	651a      	str	r2, [r3, #80]	; 0x50
  40135c:	e002      	b.n	401364 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40135e:	68fb      	ldr	r3, [r7, #12]
  401360:	68ba      	ldr	r2, [r7, #8]
  401362:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401364:	687b      	ldr	r3, [r7, #4]
  401366:	2b00      	cmp	r3, #0
  401368:	d003      	beq.n	401372 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40136a:	68fb      	ldr	r3, [r7, #12]
  40136c:	68ba      	ldr	r2, [r7, #8]
  40136e:	631a      	str	r2, [r3, #48]	; 0x30
  401370:	e002      	b.n	401378 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401372:	68fb      	ldr	r3, [r7, #12]
  401374:	68ba      	ldr	r2, [r7, #8]
  401376:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401378:	68fb      	ldr	r3, [r7, #12]
  40137a:	68ba      	ldr	r2, [r7, #8]
  40137c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40137e:	68fb      	ldr	r3, [r7, #12]
  401380:	68ba      	ldr	r2, [r7, #8]
  401382:	601a      	str	r2, [r3, #0]
}
  401384:	bf00      	nop
  401386:	3710      	adds	r7, #16
  401388:	46bd      	mov	sp, r7
  40138a:	bd80      	pop	{r7, pc}
  40138c:	004014e9 	.word	0x004014e9
  401390:	0040112d 	.word	0x0040112d

00401394 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  401394:	b590      	push	{r4, r7, lr}
  401396:	b087      	sub	sp, #28
  401398:	af02      	add	r7, sp, #8
  40139a:	60f8      	str	r0, [r7, #12]
  40139c:	60b9      	str	r1, [r7, #8]
  40139e:	607a      	str	r2, [r7, #4]
  4013a0:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  4013a2:	68bb      	ldr	r3, [r7, #8]
  4013a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4013a8:	d016      	beq.n	4013d8 <pio_configure+0x44>
  4013aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4013ae:	d809      	bhi.n	4013c4 <pio_configure+0x30>
  4013b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4013b4:	d010      	beq.n	4013d8 <pio_configure+0x44>
  4013b6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4013ba:	d00d      	beq.n	4013d8 <pio_configure+0x44>
  4013bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4013c0:	d00a      	beq.n	4013d8 <pio_configure+0x44>
  4013c2:	e03d      	b.n	401440 <pio_configure+0xac>
  4013c4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4013c8:	d01a      	beq.n	401400 <pio_configure+0x6c>
  4013ca:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4013ce:	d017      	beq.n	401400 <pio_configure+0x6c>
  4013d0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4013d4:	d00e      	beq.n	4013f4 <pio_configure+0x60>
  4013d6:	e033      	b.n	401440 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4013d8:	687a      	ldr	r2, [r7, #4]
  4013da:	68b9      	ldr	r1, [r7, #8]
  4013dc:	68f8      	ldr	r0, [r7, #12]
  4013de:	4b1c      	ldr	r3, [pc, #112]	; (401450 <pio_configure+0xbc>)
  4013e0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4013e2:	683b      	ldr	r3, [r7, #0]
  4013e4:	f003 0301 	and.w	r3, r3, #1
  4013e8:	461a      	mov	r2, r3
  4013ea:	6879      	ldr	r1, [r7, #4]
  4013ec:	68f8      	ldr	r0, [r7, #12]
  4013ee:	4b19      	ldr	r3, [pc, #100]	; (401454 <pio_configure+0xc0>)
  4013f0:	4798      	blx	r3
		break;
  4013f2:	e027      	b.n	401444 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4013f4:	683a      	ldr	r2, [r7, #0]
  4013f6:	6879      	ldr	r1, [r7, #4]
  4013f8:	68f8      	ldr	r0, [r7, #12]
  4013fa:	4b17      	ldr	r3, [pc, #92]	; (401458 <pio_configure+0xc4>)
  4013fc:	4798      	blx	r3
		break;
  4013fe:	e021      	b.n	401444 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401400:	68bb      	ldr	r3, [r7, #8]
  401402:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401406:	bf0c      	ite	eq
  401408:	2301      	moveq	r3, #1
  40140a:	2300      	movne	r3, #0
  40140c:	b2db      	uxtb	r3, r3
  40140e:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401410:	683b      	ldr	r3, [r7, #0]
  401412:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401416:	2b00      	cmp	r3, #0
  401418:	bf14      	ite	ne
  40141a:	2301      	movne	r3, #1
  40141c:	2300      	moveq	r3, #0
  40141e:	b2db      	uxtb	r3, r3
  401420:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  401422:	683b      	ldr	r3, [r7, #0]
  401424:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401428:	2b00      	cmp	r3, #0
  40142a:	bf14      	ite	ne
  40142c:	2301      	movne	r3, #1
  40142e:	2300      	moveq	r3, #0
  401430:	b2db      	uxtb	r3, r3
  401432:	9300      	str	r3, [sp, #0]
  401434:	460b      	mov	r3, r1
  401436:	6879      	ldr	r1, [r7, #4]
  401438:	68f8      	ldr	r0, [r7, #12]
  40143a:	4c08      	ldr	r4, [pc, #32]	; (40145c <pio_configure+0xc8>)
  40143c:	47a0      	blx	r4
		break;
  40143e:	e001      	b.n	401444 <pio_configure+0xb0>

	default:
		return 0;
  401440:	2300      	movs	r3, #0
  401442:	e000      	b.n	401446 <pio_configure+0xb2>
	}

	return 1;
  401444:	2301      	movs	r3, #1
}
  401446:	4618      	mov	r0, r3
  401448:	3714      	adds	r7, #20
  40144a:	46bd      	mov	sp, r7
  40144c:	bd90      	pop	{r4, r7, pc}
  40144e:	bf00      	nop
  401450:	0040119f 	.word	0x0040119f
  401454:	0040112d 	.word	0x0040112d
  401458:	004012b1 	.word	0x004012b1
  40145c:	00401331 	.word	0x00401331

00401460 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401460:	b480      	push	{r7}
  401462:	b085      	sub	sp, #20
  401464:	af00      	add	r7, sp, #0
  401466:	60f8      	str	r0, [r7, #12]
  401468:	60b9      	str	r1, [r7, #8]
  40146a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40146c:	687b      	ldr	r3, [r7, #4]
  40146e:	f003 0310 	and.w	r3, r3, #16
  401472:	2b00      	cmp	r3, #0
  401474:	d020      	beq.n	4014b8 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401476:	68fb      	ldr	r3, [r7, #12]
  401478:	68ba      	ldr	r2, [r7, #8]
  40147a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40147e:	687b      	ldr	r3, [r7, #4]
  401480:	f003 0320 	and.w	r3, r3, #32
  401484:	2b00      	cmp	r3, #0
  401486:	d004      	beq.n	401492 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401488:	68fb      	ldr	r3, [r7, #12]
  40148a:	68ba      	ldr	r2, [r7, #8]
  40148c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401490:	e003      	b.n	40149a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401492:	68fb      	ldr	r3, [r7, #12]
  401494:	68ba      	ldr	r2, [r7, #8]
  401496:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40149a:	687b      	ldr	r3, [r7, #4]
  40149c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4014a0:	2b00      	cmp	r3, #0
  4014a2:	d004      	beq.n	4014ae <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4014a4:	68fb      	ldr	r3, [r7, #12]
  4014a6:	68ba      	ldr	r2, [r7, #8]
  4014a8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4014ac:	e008      	b.n	4014c0 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4014ae:	68fb      	ldr	r3, [r7, #12]
  4014b0:	68ba      	ldr	r2, [r7, #8]
  4014b2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4014b6:	e003      	b.n	4014c0 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4014b8:	68fb      	ldr	r3, [r7, #12]
  4014ba:	68ba      	ldr	r2, [r7, #8]
  4014bc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4014c0:	bf00      	nop
  4014c2:	3714      	adds	r7, #20
  4014c4:	46bd      	mov	sp, r7
  4014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014ca:	4770      	bx	lr

004014cc <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4014cc:	b480      	push	{r7}
  4014ce:	b083      	sub	sp, #12
  4014d0:	af00      	add	r7, sp, #0
  4014d2:	6078      	str	r0, [r7, #4]
  4014d4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4014d6:	687b      	ldr	r3, [r7, #4]
  4014d8:	683a      	ldr	r2, [r7, #0]
  4014da:	641a      	str	r2, [r3, #64]	; 0x40
}
  4014dc:	bf00      	nop
  4014de:	370c      	adds	r7, #12
  4014e0:	46bd      	mov	sp, r7
  4014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014e6:	4770      	bx	lr

004014e8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4014e8:	b480      	push	{r7}
  4014ea:	b083      	sub	sp, #12
  4014ec:	af00      	add	r7, sp, #0
  4014ee:	6078      	str	r0, [r7, #4]
  4014f0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4014f2:	687b      	ldr	r3, [r7, #4]
  4014f4:	683a      	ldr	r2, [r7, #0]
  4014f6:	645a      	str	r2, [r3, #68]	; 0x44
}
  4014f8:	bf00      	nop
  4014fa:	370c      	adds	r7, #12
  4014fc:	46bd      	mov	sp, r7
  4014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401502:	4770      	bx	lr

00401504 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401504:	b480      	push	{r7}
  401506:	b083      	sub	sp, #12
  401508:	af00      	add	r7, sp, #0
  40150a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40150c:	687b      	ldr	r3, [r7, #4]
  40150e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401510:	4618      	mov	r0, r3
  401512:	370c      	adds	r7, #12
  401514:	46bd      	mov	sp, r7
  401516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151a:	4770      	bx	lr

0040151c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40151c:	b480      	push	{r7}
  40151e:	b083      	sub	sp, #12
  401520:	af00      	add	r7, sp, #0
  401522:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401524:	687b      	ldr	r3, [r7, #4]
  401526:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401528:	4618      	mov	r0, r3
  40152a:	370c      	adds	r7, #12
  40152c:	46bd      	mov	sp, r7
  40152e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401532:	4770      	bx	lr

00401534 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401534:	b580      	push	{r7, lr}
  401536:	b084      	sub	sp, #16
  401538:	af00      	add	r7, sp, #0
  40153a:	6078      	str	r0, [r7, #4]
  40153c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40153e:	6878      	ldr	r0, [r7, #4]
  401540:	4b26      	ldr	r3, [pc, #152]	; (4015dc <pio_handler_process+0xa8>)
  401542:	4798      	blx	r3
  401544:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401546:	6878      	ldr	r0, [r7, #4]
  401548:	4b25      	ldr	r3, [pc, #148]	; (4015e0 <pio_handler_process+0xac>)
  40154a:	4798      	blx	r3
  40154c:	4602      	mov	r2, r0
  40154e:	68fb      	ldr	r3, [r7, #12]
  401550:	4013      	ands	r3, r2
  401552:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401554:	68fb      	ldr	r3, [r7, #12]
  401556:	2b00      	cmp	r3, #0
  401558:	d03c      	beq.n	4015d4 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40155a:	2300      	movs	r3, #0
  40155c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40155e:	e034      	b.n	4015ca <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401560:	4a20      	ldr	r2, [pc, #128]	; (4015e4 <pio_handler_process+0xb0>)
  401562:	68bb      	ldr	r3, [r7, #8]
  401564:	011b      	lsls	r3, r3, #4
  401566:	4413      	add	r3, r2
  401568:	681a      	ldr	r2, [r3, #0]
  40156a:	683b      	ldr	r3, [r7, #0]
  40156c:	429a      	cmp	r2, r3
  40156e:	d126      	bne.n	4015be <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401570:	4a1c      	ldr	r2, [pc, #112]	; (4015e4 <pio_handler_process+0xb0>)
  401572:	68bb      	ldr	r3, [r7, #8]
  401574:	011b      	lsls	r3, r3, #4
  401576:	4413      	add	r3, r2
  401578:	3304      	adds	r3, #4
  40157a:	681a      	ldr	r2, [r3, #0]
  40157c:	68fb      	ldr	r3, [r7, #12]
  40157e:	4013      	ands	r3, r2
  401580:	2b00      	cmp	r3, #0
  401582:	d01c      	beq.n	4015be <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401584:	4a17      	ldr	r2, [pc, #92]	; (4015e4 <pio_handler_process+0xb0>)
  401586:	68bb      	ldr	r3, [r7, #8]
  401588:	011b      	lsls	r3, r3, #4
  40158a:	4413      	add	r3, r2
  40158c:	330c      	adds	r3, #12
  40158e:	681b      	ldr	r3, [r3, #0]
  401590:	4914      	ldr	r1, [pc, #80]	; (4015e4 <pio_handler_process+0xb0>)
  401592:	68ba      	ldr	r2, [r7, #8]
  401594:	0112      	lsls	r2, r2, #4
  401596:	440a      	add	r2, r1
  401598:	6810      	ldr	r0, [r2, #0]
  40159a:	4912      	ldr	r1, [pc, #72]	; (4015e4 <pio_handler_process+0xb0>)
  40159c:	68ba      	ldr	r2, [r7, #8]
  40159e:	0112      	lsls	r2, r2, #4
  4015a0:	440a      	add	r2, r1
  4015a2:	3204      	adds	r2, #4
  4015a4:	6812      	ldr	r2, [r2, #0]
  4015a6:	4611      	mov	r1, r2
  4015a8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4015aa:	4a0e      	ldr	r2, [pc, #56]	; (4015e4 <pio_handler_process+0xb0>)
  4015ac:	68bb      	ldr	r3, [r7, #8]
  4015ae:	011b      	lsls	r3, r3, #4
  4015b0:	4413      	add	r3, r2
  4015b2:	3304      	adds	r3, #4
  4015b4:	681b      	ldr	r3, [r3, #0]
  4015b6:	43db      	mvns	r3, r3
  4015b8:	68fa      	ldr	r2, [r7, #12]
  4015ba:	4013      	ands	r3, r2
  4015bc:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4015be:	68bb      	ldr	r3, [r7, #8]
  4015c0:	3301      	adds	r3, #1
  4015c2:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4015c4:	68bb      	ldr	r3, [r7, #8]
  4015c6:	2b06      	cmp	r3, #6
  4015c8:	d803      	bhi.n	4015d2 <pio_handler_process+0x9e>
		while (status != 0) {
  4015ca:	68fb      	ldr	r3, [r7, #12]
  4015cc:	2b00      	cmp	r3, #0
  4015ce:	d1c7      	bne.n	401560 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4015d0:	e000      	b.n	4015d4 <pio_handler_process+0xa0>
				break;
  4015d2:	bf00      	nop
}
  4015d4:	bf00      	nop
  4015d6:	3710      	adds	r7, #16
  4015d8:	46bd      	mov	sp, r7
  4015da:	bd80      	pop	{r7, pc}
  4015dc:	00401505 	.word	0x00401505
  4015e0:	0040151d 	.word	0x0040151d
  4015e4:	204009e0 	.word	0x204009e0

004015e8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4015e8:	b580      	push	{r7, lr}
  4015ea:	b086      	sub	sp, #24
  4015ec:	af00      	add	r7, sp, #0
  4015ee:	60f8      	str	r0, [r7, #12]
  4015f0:	60b9      	str	r1, [r7, #8]
  4015f2:	607a      	str	r2, [r7, #4]
  4015f4:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4015f6:	4b21      	ldr	r3, [pc, #132]	; (40167c <pio_handler_set+0x94>)
  4015f8:	681b      	ldr	r3, [r3, #0]
  4015fa:	2b06      	cmp	r3, #6
  4015fc:	d901      	bls.n	401602 <pio_handler_set+0x1a>
		return 1;
  4015fe:	2301      	movs	r3, #1
  401600:	e038      	b.n	401674 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401602:	2300      	movs	r3, #0
  401604:	75fb      	strb	r3, [r7, #23]
  401606:	e011      	b.n	40162c <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  401608:	7dfb      	ldrb	r3, [r7, #23]
  40160a:	011b      	lsls	r3, r3, #4
  40160c:	4a1c      	ldr	r2, [pc, #112]	; (401680 <pio_handler_set+0x98>)
  40160e:	4413      	add	r3, r2
  401610:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401612:	693b      	ldr	r3, [r7, #16]
  401614:	681a      	ldr	r2, [r3, #0]
  401616:	68bb      	ldr	r3, [r7, #8]
  401618:	429a      	cmp	r2, r3
  40161a:	d104      	bne.n	401626 <pio_handler_set+0x3e>
  40161c:	693b      	ldr	r3, [r7, #16]
  40161e:	685a      	ldr	r2, [r3, #4]
  401620:	687b      	ldr	r3, [r7, #4]
  401622:	429a      	cmp	r2, r3
  401624:	d008      	beq.n	401638 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401626:	7dfb      	ldrb	r3, [r7, #23]
  401628:	3301      	adds	r3, #1
  40162a:	75fb      	strb	r3, [r7, #23]
  40162c:	7dfa      	ldrb	r2, [r7, #23]
  40162e:	4b13      	ldr	r3, [pc, #76]	; (40167c <pio_handler_set+0x94>)
  401630:	681b      	ldr	r3, [r3, #0]
  401632:	429a      	cmp	r2, r3
  401634:	d9e8      	bls.n	401608 <pio_handler_set+0x20>
  401636:	e000      	b.n	40163a <pio_handler_set+0x52>
			break;
  401638:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40163a:	693b      	ldr	r3, [r7, #16]
  40163c:	68ba      	ldr	r2, [r7, #8]
  40163e:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401640:	693b      	ldr	r3, [r7, #16]
  401642:	687a      	ldr	r2, [r7, #4]
  401644:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401646:	693b      	ldr	r3, [r7, #16]
  401648:	683a      	ldr	r2, [r7, #0]
  40164a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  40164c:	693b      	ldr	r3, [r7, #16]
  40164e:	6a3a      	ldr	r2, [r7, #32]
  401650:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401652:	7dfa      	ldrb	r2, [r7, #23]
  401654:	4b09      	ldr	r3, [pc, #36]	; (40167c <pio_handler_set+0x94>)
  401656:	681b      	ldr	r3, [r3, #0]
  401658:	3301      	adds	r3, #1
  40165a:	429a      	cmp	r2, r3
  40165c:	d104      	bne.n	401668 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  40165e:	4b07      	ldr	r3, [pc, #28]	; (40167c <pio_handler_set+0x94>)
  401660:	681b      	ldr	r3, [r3, #0]
  401662:	3301      	adds	r3, #1
  401664:	4a05      	ldr	r2, [pc, #20]	; (40167c <pio_handler_set+0x94>)
  401666:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401668:	683a      	ldr	r2, [r7, #0]
  40166a:	6879      	ldr	r1, [r7, #4]
  40166c:	68f8      	ldr	r0, [r7, #12]
  40166e:	4b05      	ldr	r3, [pc, #20]	; (401684 <pio_handler_set+0x9c>)
  401670:	4798      	blx	r3

	return 0;
  401672:	2300      	movs	r3, #0
}
  401674:	4618      	mov	r0, r3
  401676:	3718      	adds	r7, #24
  401678:	46bd      	mov	sp, r7
  40167a:	bd80      	pop	{r7, pc}
  40167c:	20400a50 	.word	0x20400a50
  401680:	204009e0 	.word	0x204009e0
  401684:	00401461 	.word	0x00401461

00401688 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401688:	b580      	push	{r7, lr}
  40168a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40168c:	210a      	movs	r1, #10
  40168e:	4802      	ldr	r0, [pc, #8]	; (401698 <PIOA_Handler+0x10>)
  401690:	4b02      	ldr	r3, [pc, #8]	; (40169c <PIOA_Handler+0x14>)
  401692:	4798      	blx	r3
}
  401694:	bf00      	nop
  401696:	bd80      	pop	{r7, pc}
  401698:	400e0e00 	.word	0x400e0e00
  40169c:	00401535 	.word	0x00401535

004016a0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4016a0:	b580      	push	{r7, lr}
  4016a2:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4016a4:	210b      	movs	r1, #11
  4016a6:	4802      	ldr	r0, [pc, #8]	; (4016b0 <PIOB_Handler+0x10>)
  4016a8:	4b02      	ldr	r3, [pc, #8]	; (4016b4 <PIOB_Handler+0x14>)
  4016aa:	4798      	blx	r3
}
  4016ac:	bf00      	nop
  4016ae:	bd80      	pop	{r7, pc}
  4016b0:	400e1000 	.word	0x400e1000
  4016b4:	00401535 	.word	0x00401535

004016b8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4016b8:	b580      	push	{r7, lr}
  4016ba:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4016bc:	210c      	movs	r1, #12
  4016be:	4802      	ldr	r0, [pc, #8]	; (4016c8 <PIOC_Handler+0x10>)
  4016c0:	4b02      	ldr	r3, [pc, #8]	; (4016cc <PIOC_Handler+0x14>)
  4016c2:	4798      	blx	r3
}
  4016c4:	bf00      	nop
  4016c6:	bd80      	pop	{r7, pc}
  4016c8:	400e1200 	.word	0x400e1200
  4016cc:	00401535 	.word	0x00401535

004016d0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4016d0:	b580      	push	{r7, lr}
  4016d2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4016d4:	2110      	movs	r1, #16
  4016d6:	4802      	ldr	r0, [pc, #8]	; (4016e0 <PIOD_Handler+0x10>)
  4016d8:	4b02      	ldr	r3, [pc, #8]	; (4016e4 <PIOD_Handler+0x14>)
  4016da:	4798      	blx	r3
}
  4016dc:	bf00      	nop
  4016de:	bd80      	pop	{r7, pc}
  4016e0:	400e1400 	.word	0x400e1400
  4016e4:	00401535 	.word	0x00401535

004016e8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4016e8:	b580      	push	{r7, lr}
  4016ea:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4016ec:	2111      	movs	r1, #17
  4016ee:	4802      	ldr	r0, [pc, #8]	; (4016f8 <PIOE_Handler+0x10>)
  4016f0:	4b02      	ldr	r3, [pc, #8]	; (4016fc <PIOE_Handler+0x14>)
  4016f2:	4798      	blx	r3
}
  4016f4:	bf00      	nop
  4016f6:	bd80      	pop	{r7, pc}
  4016f8:	400e1600 	.word	0x400e1600
  4016fc:	00401535 	.word	0x00401535

00401700 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401700:	b480      	push	{r7}
  401702:	b083      	sub	sp, #12
  401704:	af00      	add	r7, sp, #0
  401706:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401708:	687b      	ldr	r3, [r7, #4]
  40170a:	3b01      	subs	r3, #1
  40170c:	2b03      	cmp	r3, #3
  40170e:	d81a      	bhi.n	401746 <pmc_mck_set_division+0x46>
  401710:	a201      	add	r2, pc, #4	; (adr r2, 401718 <pmc_mck_set_division+0x18>)
  401712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401716:	bf00      	nop
  401718:	00401729 	.word	0x00401729
  40171c:	0040172f 	.word	0x0040172f
  401720:	00401737 	.word	0x00401737
  401724:	0040173f 	.word	0x0040173f
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401728:	2300      	movs	r3, #0
  40172a:	607b      	str	r3, [r7, #4]
			break;
  40172c:	e00e      	b.n	40174c <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  40172e:	f44f 7380 	mov.w	r3, #256	; 0x100
  401732:	607b      	str	r3, [r7, #4]
			break;
  401734:	e00a      	b.n	40174c <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401736:	f44f 7340 	mov.w	r3, #768	; 0x300
  40173a:	607b      	str	r3, [r7, #4]
			break;
  40173c:	e006      	b.n	40174c <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40173e:	f44f 7300 	mov.w	r3, #512	; 0x200
  401742:	607b      	str	r3, [r7, #4]
			break;
  401744:	e002      	b.n	40174c <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401746:	2300      	movs	r3, #0
  401748:	607b      	str	r3, [r7, #4]
			break;
  40174a:	bf00      	nop
	}
	PMC->PMC_MCKR =
  40174c:	490a      	ldr	r1, [pc, #40]	; (401778 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40174e:	4b0a      	ldr	r3, [pc, #40]	; (401778 <pmc_mck_set_division+0x78>)
  401750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401752:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  401756:	687b      	ldr	r3, [r7, #4]
  401758:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40175a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40175c:	bf00      	nop
  40175e:	4b06      	ldr	r3, [pc, #24]	; (401778 <pmc_mck_set_division+0x78>)
  401760:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401762:	f003 0308 	and.w	r3, r3, #8
  401766:	2b00      	cmp	r3, #0
  401768:	d0f9      	beq.n	40175e <pmc_mck_set_division+0x5e>
}
  40176a:	bf00      	nop
  40176c:	370c      	adds	r7, #12
  40176e:	46bd      	mov	sp, r7
  401770:	f85d 7b04 	ldr.w	r7, [sp], #4
  401774:	4770      	bx	lr
  401776:	bf00      	nop
  401778:	400e0600 	.word	0x400e0600

0040177c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40177c:	b480      	push	{r7}
  40177e:	b085      	sub	sp, #20
  401780:	af00      	add	r7, sp, #0
  401782:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401784:	491d      	ldr	r1, [pc, #116]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  401786:	4b1d      	ldr	r3, [pc, #116]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  401788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40178a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40178e:	687b      	ldr	r3, [r7, #4]
  401790:	4313      	orrs	r3, r2
  401792:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401794:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401798:	60fb      	str	r3, [r7, #12]
  40179a:	e007      	b.n	4017ac <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40179c:	68fb      	ldr	r3, [r7, #12]
  40179e:	2b00      	cmp	r3, #0
  4017a0:	d101      	bne.n	4017a6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4017a2:	2301      	movs	r3, #1
  4017a4:	e023      	b.n	4017ee <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4017a6:	68fb      	ldr	r3, [r7, #12]
  4017a8:	3b01      	subs	r3, #1
  4017aa:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4017ac:	4b13      	ldr	r3, [pc, #76]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  4017ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017b0:	f003 0308 	and.w	r3, r3, #8
  4017b4:	2b00      	cmp	r3, #0
  4017b6:	d0f1      	beq.n	40179c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4017b8:	4a10      	ldr	r2, [pc, #64]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  4017ba:	4b10      	ldr	r3, [pc, #64]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  4017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017be:	f023 0303 	bic.w	r3, r3, #3
  4017c2:	f043 0302 	orr.w	r3, r3, #2
  4017c6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4017c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4017cc:	60fb      	str	r3, [r7, #12]
  4017ce:	e007      	b.n	4017e0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4017d0:	68fb      	ldr	r3, [r7, #12]
  4017d2:	2b00      	cmp	r3, #0
  4017d4:	d101      	bne.n	4017da <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4017d6:	2301      	movs	r3, #1
  4017d8:	e009      	b.n	4017ee <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4017da:	68fb      	ldr	r3, [r7, #12]
  4017dc:	3b01      	subs	r3, #1
  4017de:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4017e0:	4b06      	ldr	r3, [pc, #24]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  4017e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017e4:	f003 0308 	and.w	r3, r3, #8
  4017e8:	2b00      	cmp	r3, #0
  4017ea:	d0f1      	beq.n	4017d0 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4017ec:	2300      	movs	r3, #0
}
  4017ee:	4618      	mov	r0, r3
  4017f0:	3714      	adds	r7, #20
  4017f2:	46bd      	mov	sp, r7
  4017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f8:	4770      	bx	lr
  4017fa:	bf00      	nop
  4017fc:	400e0600 	.word	0x400e0600

00401800 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401800:	b480      	push	{r7}
  401802:	b083      	sub	sp, #12
  401804:	af00      	add	r7, sp, #0
  401806:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401808:	687b      	ldr	r3, [r7, #4]
  40180a:	2b01      	cmp	r3, #1
  40180c:	d105      	bne.n	40181a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40180e:	4907      	ldr	r1, [pc, #28]	; (40182c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401810:	4b06      	ldr	r3, [pc, #24]	; (40182c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401812:	689a      	ldr	r2, [r3, #8]
  401814:	4b06      	ldr	r3, [pc, #24]	; (401830 <pmc_switch_sclk_to_32kxtal+0x30>)
  401816:	4313      	orrs	r3, r2
  401818:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40181a:	4b04      	ldr	r3, [pc, #16]	; (40182c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40181c:	4a05      	ldr	r2, [pc, #20]	; (401834 <pmc_switch_sclk_to_32kxtal+0x34>)
  40181e:	601a      	str	r2, [r3, #0]
}
  401820:	bf00      	nop
  401822:	370c      	adds	r7, #12
  401824:	46bd      	mov	sp, r7
  401826:	f85d 7b04 	ldr.w	r7, [sp], #4
  40182a:	4770      	bx	lr
  40182c:	400e1810 	.word	0x400e1810
  401830:	a5100000 	.word	0xa5100000
  401834:	a5000008 	.word	0xa5000008

00401838 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401838:	b480      	push	{r7}
  40183a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40183c:	4b09      	ldr	r3, [pc, #36]	; (401864 <pmc_osc_is_ready_32kxtal+0x2c>)
  40183e:	695b      	ldr	r3, [r3, #20]
  401840:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401844:	2b00      	cmp	r3, #0
  401846:	d007      	beq.n	401858 <pmc_osc_is_ready_32kxtal+0x20>
  401848:	4b07      	ldr	r3, [pc, #28]	; (401868 <pmc_osc_is_ready_32kxtal+0x30>)
  40184a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40184c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401850:	2b00      	cmp	r3, #0
  401852:	d001      	beq.n	401858 <pmc_osc_is_ready_32kxtal+0x20>
  401854:	2301      	movs	r3, #1
  401856:	e000      	b.n	40185a <pmc_osc_is_ready_32kxtal+0x22>
  401858:	2300      	movs	r3, #0
}
  40185a:	4618      	mov	r0, r3
  40185c:	46bd      	mov	sp, r7
  40185e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401862:	4770      	bx	lr
  401864:	400e1810 	.word	0x400e1810
  401868:	400e0600 	.word	0x400e0600

0040186c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40186c:	b480      	push	{r7}
  40186e:	b083      	sub	sp, #12
  401870:	af00      	add	r7, sp, #0
  401872:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401874:	4915      	ldr	r1, [pc, #84]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401876:	4b15      	ldr	r3, [pc, #84]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401878:	6a1a      	ldr	r2, [r3, #32]
  40187a:	4b15      	ldr	r3, [pc, #84]	; (4018d0 <pmc_switch_mainck_to_fastrc+0x64>)
  40187c:	4313      	orrs	r3, r2
  40187e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401880:	bf00      	nop
  401882:	4b12      	ldr	r3, [pc, #72]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401884:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40188a:	2b00      	cmp	r3, #0
  40188c:	d0f9      	beq.n	401882 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40188e:	490f      	ldr	r1, [pc, #60]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401890:	4b0e      	ldr	r3, [pc, #56]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401892:	6a1a      	ldr	r2, [r3, #32]
  401894:	4b0f      	ldr	r3, [pc, #60]	; (4018d4 <pmc_switch_mainck_to_fastrc+0x68>)
  401896:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401898:	687a      	ldr	r2, [r7, #4]
  40189a:	4313      	orrs	r3, r2
  40189c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4018a0:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4018a2:	bf00      	nop
  4018a4:	4b09      	ldr	r3, [pc, #36]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  4018a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4018ac:	2b00      	cmp	r3, #0
  4018ae:	d0f9      	beq.n	4018a4 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4018b0:	4906      	ldr	r1, [pc, #24]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  4018b2:	4b06      	ldr	r3, [pc, #24]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  4018b4:	6a1a      	ldr	r2, [r3, #32]
  4018b6:	4b08      	ldr	r3, [pc, #32]	; (4018d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4018b8:	4013      	ands	r3, r2
  4018ba:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4018be:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4018c0:	bf00      	nop
  4018c2:	370c      	adds	r7, #12
  4018c4:	46bd      	mov	sp, r7
  4018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018ca:	4770      	bx	lr
  4018cc:	400e0600 	.word	0x400e0600
  4018d0:	00370008 	.word	0x00370008
  4018d4:	ffc8ff8f 	.word	0xffc8ff8f
  4018d8:	fec8ffff 	.word	0xfec8ffff

004018dc <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4018dc:	b480      	push	{r7}
  4018de:	b083      	sub	sp, #12
  4018e0:	af00      	add	r7, sp, #0
  4018e2:	6078      	str	r0, [r7, #4]
  4018e4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4018e6:	687b      	ldr	r3, [r7, #4]
  4018e8:	2b00      	cmp	r3, #0
  4018ea:	d008      	beq.n	4018fe <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4018ec:	4913      	ldr	r1, [pc, #76]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  4018ee:	4b13      	ldr	r3, [pc, #76]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  4018f0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4018f2:	4a13      	ldr	r2, [pc, #76]	; (401940 <pmc_switch_mainck_to_xtal+0x64>)
  4018f4:	401a      	ands	r2, r3
  4018f6:	4b13      	ldr	r3, [pc, #76]	; (401944 <pmc_switch_mainck_to_xtal+0x68>)
  4018f8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4018fa:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4018fc:	e018      	b.n	401930 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4018fe:	490f      	ldr	r1, [pc, #60]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  401900:	4b0e      	ldr	r3, [pc, #56]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  401902:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401904:	4b10      	ldr	r3, [pc, #64]	; (401948 <pmc_switch_mainck_to_xtal+0x6c>)
  401906:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401908:	683a      	ldr	r2, [r7, #0]
  40190a:	0212      	lsls	r2, r2, #8
  40190c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40190e:	431a      	orrs	r2, r3
  401910:	4b0e      	ldr	r3, [pc, #56]	; (40194c <pmc_switch_mainck_to_xtal+0x70>)
  401912:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401914:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401916:	bf00      	nop
  401918:	4b08      	ldr	r3, [pc, #32]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  40191a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40191c:	f003 0301 	and.w	r3, r3, #1
  401920:	2b00      	cmp	r3, #0
  401922:	d0f9      	beq.n	401918 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401924:	4905      	ldr	r1, [pc, #20]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  401926:	4b05      	ldr	r3, [pc, #20]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  401928:	6a1a      	ldr	r2, [r3, #32]
  40192a:	4b09      	ldr	r3, [pc, #36]	; (401950 <pmc_switch_mainck_to_xtal+0x74>)
  40192c:	4313      	orrs	r3, r2
  40192e:	620b      	str	r3, [r1, #32]
}
  401930:	bf00      	nop
  401932:	370c      	adds	r7, #12
  401934:	46bd      	mov	sp, r7
  401936:	f85d 7b04 	ldr.w	r7, [sp], #4
  40193a:	4770      	bx	lr
  40193c:	400e0600 	.word	0x400e0600
  401940:	fec8fffc 	.word	0xfec8fffc
  401944:	01370002 	.word	0x01370002
  401948:	ffc8fffc 	.word	0xffc8fffc
  40194c:	00370001 	.word	0x00370001
  401950:	01370000 	.word	0x01370000

00401954 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401954:	b480      	push	{r7}
  401956:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401958:	4b04      	ldr	r3, [pc, #16]	; (40196c <pmc_osc_is_ready_mainck+0x18>)
  40195a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40195c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401960:	4618      	mov	r0, r3
  401962:	46bd      	mov	sp, r7
  401964:	f85d 7b04 	ldr.w	r7, [sp], #4
  401968:	4770      	bx	lr
  40196a:	bf00      	nop
  40196c:	400e0600 	.word	0x400e0600

00401970 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401970:	b480      	push	{r7}
  401972:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401974:	4b04      	ldr	r3, [pc, #16]	; (401988 <pmc_disable_pllack+0x18>)
  401976:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40197a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40197c:	bf00      	nop
  40197e:	46bd      	mov	sp, r7
  401980:	f85d 7b04 	ldr.w	r7, [sp], #4
  401984:	4770      	bx	lr
  401986:	bf00      	nop
  401988:	400e0600 	.word	0x400e0600

0040198c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40198c:	b480      	push	{r7}
  40198e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401990:	4b04      	ldr	r3, [pc, #16]	; (4019a4 <pmc_is_locked_pllack+0x18>)
  401992:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401994:	f003 0302 	and.w	r3, r3, #2
}
  401998:	4618      	mov	r0, r3
  40199a:	46bd      	mov	sp, r7
  40199c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019a0:	4770      	bx	lr
  4019a2:	bf00      	nop
  4019a4:	400e0600 	.word	0x400e0600

004019a8 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4019a8:	b480      	push	{r7}
  4019aa:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4019ac:	4b04      	ldr	r3, [pc, #16]	; (4019c0 <pmc_is_locked_upll+0x18>)
  4019ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4019b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4019b4:	4618      	mov	r0, r3
  4019b6:	46bd      	mov	sp, r7
  4019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019bc:	4770      	bx	lr
  4019be:	bf00      	nop
  4019c0:	400e0600 	.word	0x400e0600

004019c4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4019c4:	b480      	push	{r7}
  4019c6:	b083      	sub	sp, #12
  4019c8:	af00      	add	r7, sp, #0
  4019ca:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4019cc:	687b      	ldr	r3, [r7, #4]
  4019ce:	2b3f      	cmp	r3, #63	; 0x3f
  4019d0:	d901      	bls.n	4019d6 <pmc_enable_periph_clk+0x12>
		return 1;
  4019d2:	2301      	movs	r3, #1
  4019d4:	e02f      	b.n	401a36 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4019d6:	687b      	ldr	r3, [r7, #4]
  4019d8:	2b1f      	cmp	r3, #31
  4019da:	d813      	bhi.n	401a04 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4019dc:	4b19      	ldr	r3, [pc, #100]	; (401a44 <pmc_enable_periph_clk+0x80>)
  4019de:	699a      	ldr	r2, [r3, #24]
  4019e0:	2101      	movs	r1, #1
  4019e2:	687b      	ldr	r3, [r7, #4]
  4019e4:	fa01 f303 	lsl.w	r3, r1, r3
  4019e8:	401a      	ands	r2, r3
  4019ea:	2101      	movs	r1, #1
  4019ec:	687b      	ldr	r3, [r7, #4]
  4019ee:	fa01 f303 	lsl.w	r3, r1, r3
  4019f2:	429a      	cmp	r2, r3
  4019f4:	d01e      	beq.n	401a34 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4019f6:	4a13      	ldr	r2, [pc, #76]	; (401a44 <pmc_enable_periph_clk+0x80>)
  4019f8:	2101      	movs	r1, #1
  4019fa:	687b      	ldr	r3, [r7, #4]
  4019fc:	fa01 f303 	lsl.w	r3, r1, r3
  401a00:	6113      	str	r3, [r2, #16]
  401a02:	e017      	b.n	401a34 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401a04:	687b      	ldr	r3, [r7, #4]
  401a06:	3b20      	subs	r3, #32
  401a08:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401a0a:	4b0e      	ldr	r3, [pc, #56]	; (401a44 <pmc_enable_periph_clk+0x80>)
  401a0c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401a10:	2101      	movs	r1, #1
  401a12:	687b      	ldr	r3, [r7, #4]
  401a14:	fa01 f303 	lsl.w	r3, r1, r3
  401a18:	401a      	ands	r2, r3
  401a1a:	2101      	movs	r1, #1
  401a1c:	687b      	ldr	r3, [r7, #4]
  401a1e:	fa01 f303 	lsl.w	r3, r1, r3
  401a22:	429a      	cmp	r2, r3
  401a24:	d006      	beq.n	401a34 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401a26:	4a07      	ldr	r2, [pc, #28]	; (401a44 <pmc_enable_periph_clk+0x80>)
  401a28:	2101      	movs	r1, #1
  401a2a:	687b      	ldr	r3, [r7, #4]
  401a2c:	fa01 f303 	lsl.w	r3, r1, r3
  401a30:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401a34:	2300      	movs	r3, #0
}
  401a36:	4618      	mov	r0, r3
  401a38:	370c      	adds	r7, #12
  401a3a:	46bd      	mov	sp, r7
  401a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a40:	4770      	bx	lr
  401a42:	bf00      	nop
  401a44:	400e0600 	.word	0x400e0600

00401a48 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401a48:	b480      	push	{r7}
  401a4a:	b083      	sub	sp, #12
  401a4c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401a4e:	f3ef 8310 	mrs	r3, PRIMASK
  401a52:	607b      	str	r3, [r7, #4]
  return(result);
  401a54:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401a56:	2b00      	cmp	r3, #0
  401a58:	bf0c      	ite	eq
  401a5a:	2301      	moveq	r3, #1
  401a5c:	2300      	movne	r3, #0
  401a5e:	b2db      	uxtb	r3, r3
  401a60:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401a62:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401a64:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401a68:	4b04      	ldr	r3, [pc, #16]	; (401a7c <cpu_irq_save+0x34>)
  401a6a:	2200      	movs	r2, #0
  401a6c:	701a      	strb	r2, [r3, #0]
	return flags;
  401a6e:	683b      	ldr	r3, [r7, #0]
}
  401a70:	4618      	mov	r0, r3
  401a72:	370c      	adds	r7, #12
  401a74:	46bd      	mov	sp, r7
  401a76:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a7a:	4770      	bx	lr
  401a7c:	2040000a 	.word	0x2040000a

00401a80 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401a80:	b480      	push	{r7}
  401a82:	b083      	sub	sp, #12
  401a84:	af00      	add	r7, sp, #0
  401a86:	6078      	str	r0, [r7, #4]
	return (flags);
  401a88:	687b      	ldr	r3, [r7, #4]
  401a8a:	2b00      	cmp	r3, #0
  401a8c:	bf14      	ite	ne
  401a8e:	2301      	movne	r3, #1
  401a90:	2300      	moveq	r3, #0
  401a92:	b2db      	uxtb	r3, r3
}
  401a94:	4618      	mov	r0, r3
  401a96:	370c      	adds	r7, #12
  401a98:	46bd      	mov	sp, r7
  401a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a9e:	4770      	bx	lr

00401aa0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401aa0:	b580      	push	{r7, lr}
  401aa2:	b082      	sub	sp, #8
  401aa4:	af00      	add	r7, sp, #0
  401aa6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401aa8:	6878      	ldr	r0, [r7, #4]
  401aaa:	4b07      	ldr	r3, [pc, #28]	; (401ac8 <cpu_irq_restore+0x28>)
  401aac:	4798      	blx	r3
  401aae:	4603      	mov	r3, r0
  401ab0:	2b00      	cmp	r3, #0
  401ab2:	d005      	beq.n	401ac0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401ab4:	4b05      	ldr	r3, [pc, #20]	; (401acc <cpu_irq_restore+0x2c>)
  401ab6:	2201      	movs	r2, #1
  401ab8:	701a      	strb	r2, [r3, #0]
  401aba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401abe:	b662      	cpsie	i
}
  401ac0:	bf00      	nop
  401ac2:	3708      	adds	r7, #8
  401ac4:	46bd      	mov	sp, r7
  401ac6:	bd80      	pop	{r7, pc}
  401ac8:	00401a81 	.word	0x00401a81
  401acc:	2040000a 	.word	0x2040000a

00401ad0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401ad0:	b580      	push	{r7, lr}
  401ad2:	b084      	sub	sp, #16
  401ad4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401ad6:	4b1e      	ldr	r3, [pc, #120]	; (401b50 <Reset_Handler+0x80>)
  401ad8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401ada:	4b1e      	ldr	r3, [pc, #120]	; (401b54 <Reset_Handler+0x84>)
  401adc:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401ade:	68fa      	ldr	r2, [r7, #12]
  401ae0:	68bb      	ldr	r3, [r7, #8]
  401ae2:	429a      	cmp	r2, r3
  401ae4:	d00c      	beq.n	401b00 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401ae6:	e007      	b.n	401af8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401ae8:	68bb      	ldr	r3, [r7, #8]
  401aea:	1d1a      	adds	r2, r3, #4
  401aec:	60ba      	str	r2, [r7, #8]
  401aee:	68fa      	ldr	r2, [r7, #12]
  401af0:	1d11      	adds	r1, r2, #4
  401af2:	60f9      	str	r1, [r7, #12]
  401af4:	6812      	ldr	r2, [r2, #0]
  401af6:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401af8:	68bb      	ldr	r3, [r7, #8]
  401afa:	4a17      	ldr	r2, [pc, #92]	; (401b58 <Reset_Handler+0x88>)
  401afc:	4293      	cmp	r3, r2
  401afe:	d3f3      	bcc.n	401ae8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401b00:	4b16      	ldr	r3, [pc, #88]	; (401b5c <Reset_Handler+0x8c>)
  401b02:	60bb      	str	r3, [r7, #8]
  401b04:	e004      	b.n	401b10 <Reset_Handler+0x40>
                *pDest++ = 0;
  401b06:	68bb      	ldr	r3, [r7, #8]
  401b08:	1d1a      	adds	r2, r3, #4
  401b0a:	60ba      	str	r2, [r7, #8]
  401b0c:	2200      	movs	r2, #0
  401b0e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401b10:	68bb      	ldr	r3, [r7, #8]
  401b12:	4a13      	ldr	r2, [pc, #76]	; (401b60 <Reset_Handler+0x90>)
  401b14:	4293      	cmp	r3, r2
  401b16:	d3f6      	bcc.n	401b06 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401b18:	4b12      	ldr	r3, [pc, #72]	; (401b64 <Reset_Handler+0x94>)
  401b1a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401b1c:	4a12      	ldr	r2, [pc, #72]	; (401b68 <Reset_Handler+0x98>)
  401b1e:	68fb      	ldr	r3, [r7, #12]
  401b20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401b24:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401b26:	4b11      	ldr	r3, [pc, #68]	; (401b6c <Reset_Handler+0x9c>)
  401b28:	4798      	blx	r3
  401b2a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401b2c:	4a10      	ldr	r2, [pc, #64]	; (401b70 <Reset_Handler+0xa0>)
  401b2e:	4b10      	ldr	r3, [pc, #64]	; (401b70 <Reset_Handler+0xa0>)
  401b30:	681b      	ldr	r3, [r3, #0]
  401b32:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401b36:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401b38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401b3c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401b40:	6878      	ldr	r0, [r7, #4]
  401b42:	4b0c      	ldr	r3, [pc, #48]	; (401b74 <Reset_Handler+0xa4>)
  401b44:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401b46:	4b0c      	ldr	r3, [pc, #48]	; (401b78 <Reset_Handler+0xa8>)
  401b48:	4798      	blx	r3

        /* Branch to main function */
        main();
  401b4a:	4b0c      	ldr	r3, [pc, #48]	; (401b7c <Reset_Handler+0xac>)
  401b4c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401b4e:	e7fe      	b.n	401b4e <Reset_Handler+0x7e>
  401b50:	00407604 	.word	0x00407604
  401b54:	20400000 	.word	0x20400000
  401b58:	204009c0 	.word	0x204009c0
  401b5c:	204009c0 	.word	0x204009c0
  401b60:	20400b4c 	.word	0x20400b4c
  401b64:	00400000 	.word	0x00400000
  401b68:	e000ed00 	.word	0xe000ed00
  401b6c:	00401a49 	.word	0x00401a49
  401b70:	e000ed88 	.word	0xe000ed88
  401b74:	00401aa1 	.word	0x00401aa1
  401b78:	00402c69 	.word	0x00402c69
  401b7c:	00402741 	.word	0x00402741

00401b80 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401b80:	b480      	push	{r7}
  401b82:	af00      	add	r7, sp, #0
        while (1) {
  401b84:	e7fe      	b.n	401b84 <Dummy_Handler+0x4>
	...

00401b88 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401b88:	b480      	push	{r7}
  401b8a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401b8c:	4b52      	ldr	r3, [pc, #328]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b90:	f003 0303 	and.w	r3, r3, #3
  401b94:	2b01      	cmp	r3, #1
  401b96:	d014      	beq.n	401bc2 <SystemCoreClockUpdate+0x3a>
  401b98:	2b01      	cmp	r3, #1
  401b9a:	d302      	bcc.n	401ba2 <SystemCoreClockUpdate+0x1a>
  401b9c:	2b02      	cmp	r3, #2
  401b9e:	d038      	beq.n	401c12 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401ba0:	e07a      	b.n	401c98 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401ba2:	4b4e      	ldr	r3, [pc, #312]	; (401cdc <SystemCoreClockUpdate+0x154>)
  401ba4:	695b      	ldr	r3, [r3, #20]
  401ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401baa:	2b00      	cmp	r3, #0
  401bac:	d004      	beq.n	401bb8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401bae:	4b4c      	ldr	r3, [pc, #304]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bb0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401bb4:	601a      	str	r2, [r3, #0]
    break;
  401bb6:	e06f      	b.n	401c98 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401bb8:	4b49      	ldr	r3, [pc, #292]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bba:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401bbe:	601a      	str	r2, [r3, #0]
    break;
  401bc0:	e06a      	b.n	401c98 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401bc2:	4b45      	ldr	r3, [pc, #276]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401bc4:	6a1b      	ldr	r3, [r3, #32]
  401bc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401bca:	2b00      	cmp	r3, #0
  401bcc:	d003      	beq.n	401bd6 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401bce:	4b44      	ldr	r3, [pc, #272]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bd0:	4a44      	ldr	r2, [pc, #272]	; (401ce4 <SystemCoreClockUpdate+0x15c>)
  401bd2:	601a      	str	r2, [r3, #0]
    break;
  401bd4:	e060      	b.n	401c98 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401bd6:	4b42      	ldr	r3, [pc, #264]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bd8:	4a43      	ldr	r2, [pc, #268]	; (401ce8 <SystemCoreClockUpdate+0x160>)
  401bda:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401bdc:	4b3e      	ldr	r3, [pc, #248]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401bde:	6a1b      	ldr	r3, [r3, #32]
  401be0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401be4:	2b10      	cmp	r3, #16
  401be6:	d004      	beq.n	401bf2 <SystemCoreClockUpdate+0x6a>
  401be8:	2b20      	cmp	r3, #32
  401bea:	d008      	beq.n	401bfe <SystemCoreClockUpdate+0x76>
  401bec:	2b00      	cmp	r3, #0
  401bee:	d00e      	beq.n	401c0e <SystemCoreClockUpdate+0x86>
          break;
  401bf0:	e00e      	b.n	401c10 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401bf2:	4b3b      	ldr	r3, [pc, #236]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bf4:	681b      	ldr	r3, [r3, #0]
  401bf6:	005b      	lsls	r3, r3, #1
  401bf8:	4a39      	ldr	r2, [pc, #228]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bfa:	6013      	str	r3, [r2, #0]
          break;
  401bfc:	e008      	b.n	401c10 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401bfe:	4b38      	ldr	r3, [pc, #224]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c00:	681a      	ldr	r2, [r3, #0]
  401c02:	4613      	mov	r3, r2
  401c04:	005b      	lsls	r3, r3, #1
  401c06:	4413      	add	r3, r2
  401c08:	4a35      	ldr	r2, [pc, #212]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c0a:	6013      	str	r3, [r2, #0]
          break;
  401c0c:	e000      	b.n	401c10 <SystemCoreClockUpdate+0x88>
          break;
  401c0e:	bf00      	nop
    break;
  401c10:	e042      	b.n	401c98 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c12:	4b31      	ldr	r3, [pc, #196]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c14:	6a1b      	ldr	r3, [r3, #32]
  401c16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401c1a:	2b00      	cmp	r3, #0
  401c1c:	d003      	beq.n	401c26 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401c1e:	4b30      	ldr	r3, [pc, #192]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c20:	4a30      	ldr	r2, [pc, #192]	; (401ce4 <SystemCoreClockUpdate+0x15c>)
  401c22:	601a      	str	r2, [r3, #0]
  401c24:	e01c      	b.n	401c60 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c26:	4b2e      	ldr	r3, [pc, #184]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c28:	4a2f      	ldr	r2, [pc, #188]	; (401ce8 <SystemCoreClockUpdate+0x160>)
  401c2a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c2c:	4b2a      	ldr	r3, [pc, #168]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c2e:	6a1b      	ldr	r3, [r3, #32]
  401c30:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c34:	2b10      	cmp	r3, #16
  401c36:	d004      	beq.n	401c42 <SystemCoreClockUpdate+0xba>
  401c38:	2b20      	cmp	r3, #32
  401c3a:	d008      	beq.n	401c4e <SystemCoreClockUpdate+0xc6>
  401c3c:	2b00      	cmp	r3, #0
  401c3e:	d00e      	beq.n	401c5e <SystemCoreClockUpdate+0xd6>
          break;
  401c40:	e00e      	b.n	401c60 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401c42:	4b27      	ldr	r3, [pc, #156]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c44:	681b      	ldr	r3, [r3, #0]
  401c46:	005b      	lsls	r3, r3, #1
  401c48:	4a25      	ldr	r2, [pc, #148]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c4a:	6013      	str	r3, [r2, #0]
          break;
  401c4c:	e008      	b.n	401c60 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  401c4e:	4b24      	ldr	r3, [pc, #144]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c50:	681a      	ldr	r2, [r3, #0]
  401c52:	4613      	mov	r3, r2
  401c54:	005b      	lsls	r3, r3, #1
  401c56:	4413      	add	r3, r2
  401c58:	4a21      	ldr	r2, [pc, #132]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c5a:	6013      	str	r3, [r2, #0]
          break;
  401c5c:	e000      	b.n	401c60 <SystemCoreClockUpdate+0xd8>
          break;
  401c5e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401c60:	4b1d      	ldr	r3, [pc, #116]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c64:	f003 0303 	and.w	r3, r3, #3
  401c68:	2b02      	cmp	r3, #2
  401c6a:	d114      	bne.n	401c96 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401c6c:	4b1a      	ldr	r3, [pc, #104]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401c70:	0c1b      	lsrs	r3, r3, #16
  401c72:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401c76:	3301      	adds	r3, #1
  401c78:	4a19      	ldr	r2, [pc, #100]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c7a:	6812      	ldr	r2, [r2, #0]
  401c7c:	fb02 f303 	mul.w	r3, r2, r3
  401c80:	4a17      	ldr	r2, [pc, #92]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c82:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401c84:	4b14      	ldr	r3, [pc, #80]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401c88:	b2db      	uxtb	r3, r3
  401c8a:	4a15      	ldr	r2, [pc, #84]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c8c:	6812      	ldr	r2, [r2, #0]
  401c8e:	fbb2 f3f3 	udiv	r3, r2, r3
  401c92:	4a13      	ldr	r2, [pc, #76]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c94:	6013      	str	r3, [r2, #0]
    break;
  401c96:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401c98:	4b0f      	ldr	r3, [pc, #60]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401ca0:	2b70      	cmp	r3, #112	; 0x70
  401ca2:	d108      	bne.n	401cb6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401ca4:	4b0e      	ldr	r3, [pc, #56]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401ca6:	681b      	ldr	r3, [r3, #0]
  401ca8:	4a10      	ldr	r2, [pc, #64]	; (401cec <SystemCoreClockUpdate+0x164>)
  401caa:	fba2 2303 	umull	r2, r3, r2, r3
  401cae:	085b      	lsrs	r3, r3, #1
  401cb0:	4a0b      	ldr	r2, [pc, #44]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401cb2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401cb4:	e00a      	b.n	401ccc <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401cb6:	4b08      	ldr	r3, [pc, #32]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cba:	091b      	lsrs	r3, r3, #4
  401cbc:	f003 0307 	and.w	r3, r3, #7
  401cc0:	4a07      	ldr	r2, [pc, #28]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401cc2:	6812      	ldr	r2, [r2, #0]
  401cc4:	fa22 f303 	lsr.w	r3, r2, r3
  401cc8:	4a05      	ldr	r2, [pc, #20]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401cca:	6013      	str	r3, [r2, #0]
}
  401ccc:	bf00      	nop
  401cce:	46bd      	mov	sp, r7
  401cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cd4:	4770      	bx	lr
  401cd6:	bf00      	nop
  401cd8:	400e0600 	.word	0x400e0600
  401cdc:	400e1810 	.word	0x400e1810
  401ce0:	2040000c 	.word	0x2040000c
  401ce4:	00b71b00 	.word	0x00b71b00
  401ce8:	003d0900 	.word	0x003d0900
  401cec:	aaaaaaab 	.word	0xaaaaaaab

00401cf0 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401cf0:	b480      	push	{r7}
  401cf2:	b083      	sub	sp, #12
  401cf4:	af00      	add	r7, sp, #0
  401cf6:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401cf8:	687b      	ldr	r3, [r7, #4]
  401cfa:	4a1d      	ldr	r2, [pc, #116]	; (401d70 <system_init_flash+0x80>)
  401cfc:	4293      	cmp	r3, r2
  401cfe:	d804      	bhi.n	401d0a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401d00:	4b1c      	ldr	r3, [pc, #112]	; (401d74 <system_init_flash+0x84>)
  401d02:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401d06:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401d08:	e02b      	b.n	401d62 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401d0a:	687b      	ldr	r3, [r7, #4]
  401d0c:	4a1a      	ldr	r2, [pc, #104]	; (401d78 <system_init_flash+0x88>)
  401d0e:	4293      	cmp	r3, r2
  401d10:	d803      	bhi.n	401d1a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401d12:	4b18      	ldr	r3, [pc, #96]	; (401d74 <system_init_flash+0x84>)
  401d14:	4a19      	ldr	r2, [pc, #100]	; (401d7c <system_init_flash+0x8c>)
  401d16:	601a      	str	r2, [r3, #0]
}
  401d18:	e023      	b.n	401d62 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401d1a:	687b      	ldr	r3, [r7, #4]
  401d1c:	4a18      	ldr	r2, [pc, #96]	; (401d80 <system_init_flash+0x90>)
  401d1e:	4293      	cmp	r3, r2
  401d20:	d803      	bhi.n	401d2a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d22:	4b14      	ldr	r3, [pc, #80]	; (401d74 <system_init_flash+0x84>)
  401d24:	4a17      	ldr	r2, [pc, #92]	; (401d84 <system_init_flash+0x94>)
  401d26:	601a      	str	r2, [r3, #0]
}
  401d28:	e01b      	b.n	401d62 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401d2a:	687b      	ldr	r3, [r7, #4]
  401d2c:	4a16      	ldr	r2, [pc, #88]	; (401d88 <system_init_flash+0x98>)
  401d2e:	4293      	cmp	r3, r2
  401d30:	d803      	bhi.n	401d3a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d32:	4b10      	ldr	r3, [pc, #64]	; (401d74 <system_init_flash+0x84>)
  401d34:	4a15      	ldr	r2, [pc, #84]	; (401d8c <system_init_flash+0x9c>)
  401d36:	601a      	str	r2, [r3, #0]
}
  401d38:	e013      	b.n	401d62 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401d3a:	687b      	ldr	r3, [r7, #4]
  401d3c:	4a14      	ldr	r2, [pc, #80]	; (401d90 <system_init_flash+0xa0>)
  401d3e:	4293      	cmp	r3, r2
  401d40:	d804      	bhi.n	401d4c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401d42:	4b0c      	ldr	r3, [pc, #48]	; (401d74 <system_init_flash+0x84>)
  401d44:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401d48:	601a      	str	r2, [r3, #0]
}
  401d4a:	e00a      	b.n	401d62 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401d4c:	687b      	ldr	r3, [r7, #4]
  401d4e:	4a11      	ldr	r2, [pc, #68]	; (401d94 <system_init_flash+0xa4>)
  401d50:	4293      	cmp	r3, r2
  401d52:	d803      	bhi.n	401d5c <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401d54:	4b07      	ldr	r3, [pc, #28]	; (401d74 <system_init_flash+0x84>)
  401d56:	4a10      	ldr	r2, [pc, #64]	; (401d98 <system_init_flash+0xa8>)
  401d58:	601a      	str	r2, [r3, #0]
}
  401d5a:	e002      	b.n	401d62 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401d5c:	4b05      	ldr	r3, [pc, #20]	; (401d74 <system_init_flash+0x84>)
  401d5e:	4a0f      	ldr	r2, [pc, #60]	; (401d9c <system_init_flash+0xac>)
  401d60:	601a      	str	r2, [r3, #0]
}
  401d62:	bf00      	nop
  401d64:	370c      	adds	r7, #12
  401d66:	46bd      	mov	sp, r7
  401d68:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d6c:	4770      	bx	lr
  401d6e:	bf00      	nop
  401d70:	015ef3bf 	.word	0x015ef3bf
  401d74:	400e0c00 	.word	0x400e0c00
  401d78:	02bde77f 	.word	0x02bde77f
  401d7c:	04000100 	.word	0x04000100
  401d80:	041cdb3f 	.word	0x041cdb3f
  401d84:	04000200 	.word	0x04000200
  401d88:	057bceff 	.word	0x057bceff
  401d8c:	04000300 	.word	0x04000300
  401d90:	06dac2bf 	.word	0x06dac2bf
  401d94:	0839b67f 	.word	0x0839b67f
  401d98:	04000500 	.word	0x04000500
  401d9c:	04000600 	.word	0x04000600

00401da0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401da0:	b480      	push	{r7}
  401da2:	b085      	sub	sp, #20
  401da4:	af00      	add	r7, sp, #0
  401da6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401da8:	4b10      	ldr	r3, [pc, #64]	; (401dec <_sbrk+0x4c>)
  401daa:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401dac:	4b10      	ldr	r3, [pc, #64]	; (401df0 <_sbrk+0x50>)
  401dae:	681b      	ldr	r3, [r3, #0]
  401db0:	2b00      	cmp	r3, #0
  401db2:	d102      	bne.n	401dba <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401db4:	4b0e      	ldr	r3, [pc, #56]	; (401df0 <_sbrk+0x50>)
  401db6:	4a0f      	ldr	r2, [pc, #60]	; (401df4 <_sbrk+0x54>)
  401db8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401dba:	4b0d      	ldr	r3, [pc, #52]	; (401df0 <_sbrk+0x50>)
  401dbc:	681b      	ldr	r3, [r3, #0]
  401dbe:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401dc0:	68ba      	ldr	r2, [r7, #8]
  401dc2:	687b      	ldr	r3, [r7, #4]
  401dc4:	441a      	add	r2, r3
  401dc6:	68fb      	ldr	r3, [r7, #12]
  401dc8:	429a      	cmp	r2, r3
  401dca:	dd02      	ble.n	401dd2 <_sbrk+0x32>
		return (caddr_t) -1;	
  401dcc:	f04f 33ff 	mov.w	r3, #4294967295
  401dd0:	e006      	b.n	401de0 <_sbrk+0x40>
	}

	heap += incr;
  401dd2:	4b07      	ldr	r3, [pc, #28]	; (401df0 <_sbrk+0x50>)
  401dd4:	681a      	ldr	r2, [r3, #0]
  401dd6:	687b      	ldr	r3, [r7, #4]
  401dd8:	4413      	add	r3, r2
  401dda:	4a05      	ldr	r2, [pc, #20]	; (401df0 <_sbrk+0x50>)
  401ddc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401dde:	68bb      	ldr	r3, [r7, #8]
}
  401de0:	4618      	mov	r0, r3
  401de2:	3714      	adds	r7, #20
  401de4:	46bd      	mov	sp, r7
  401de6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dea:	4770      	bx	lr
  401dec:	2045fffc 	.word	0x2045fffc
  401df0:	20400a54 	.word	0x20400a54
  401df4:	20402d50 	.word	0x20402d50

00401df8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401df8:	b480      	push	{r7}
  401dfa:	b083      	sub	sp, #12
  401dfc:	af00      	add	r7, sp, #0
  401dfe:	4603      	mov	r3, r0
  401e00:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401e02:	4909      	ldr	r1, [pc, #36]	; (401e28 <NVIC_EnableIRQ+0x30>)
  401e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e08:	095b      	lsrs	r3, r3, #5
  401e0a:	79fa      	ldrb	r2, [r7, #7]
  401e0c:	f002 021f 	and.w	r2, r2, #31
  401e10:	2001      	movs	r0, #1
  401e12:	fa00 f202 	lsl.w	r2, r0, r2
  401e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401e1a:	bf00      	nop
  401e1c:	370c      	adds	r7, #12
  401e1e:	46bd      	mov	sp, r7
  401e20:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e24:	4770      	bx	lr
  401e26:	bf00      	nop
  401e28:	e000e100 	.word	0xe000e100

00401e2c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401e2c:	b480      	push	{r7}
  401e2e:	b083      	sub	sp, #12
  401e30:	af00      	add	r7, sp, #0
  401e32:	4603      	mov	r3, r0
  401e34:	6039      	str	r1, [r7, #0]
  401e36:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e3c:	2b00      	cmp	r3, #0
  401e3e:	da0b      	bge.n	401e58 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401e40:	490d      	ldr	r1, [pc, #52]	; (401e78 <NVIC_SetPriority+0x4c>)
  401e42:	79fb      	ldrb	r3, [r7, #7]
  401e44:	f003 030f 	and.w	r3, r3, #15
  401e48:	3b04      	subs	r3, #4
  401e4a:	683a      	ldr	r2, [r7, #0]
  401e4c:	b2d2      	uxtb	r2, r2
  401e4e:	0152      	lsls	r2, r2, #5
  401e50:	b2d2      	uxtb	r2, r2
  401e52:	440b      	add	r3, r1
  401e54:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401e56:	e009      	b.n	401e6c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401e58:	4908      	ldr	r1, [pc, #32]	; (401e7c <NVIC_SetPriority+0x50>)
  401e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e5e:	683a      	ldr	r2, [r7, #0]
  401e60:	b2d2      	uxtb	r2, r2
  401e62:	0152      	lsls	r2, r2, #5
  401e64:	b2d2      	uxtb	r2, r2
  401e66:	440b      	add	r3, r1
  401e68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401e6c:	bf00      	nop
  401e6e:	370c      	adds	r7, #12
  401e70:	46bd      	mov	sp, r7
  401e72:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e76:	4770      	bx	lr
  401e78:	e000ed00 	.word	0xe000ed00
  401e7c:	e000e100 	.word	0xe000e100

00401e80 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  401e80:	b580      	push	{r7, lr}
  401e82:	b082      	sub	sp, #8
  401e84:	af00      	add	r7, sp, #0
  401e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  401e88:	687b      	ldr	r3, [r7, #4]
  401e8a:	3b01      	subs	r3, #1
  401e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401e90:	d301      	bcc.n	401e96 <SysTick_Config+0x16>
  401e92:	2301      	movs	r3, #1
  401e94:	e00f      	b.n	401eb6 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401e96:	4a0a      	ldr	r2, [pc, #40]	; (401ec0 <SysTick_Config+0x40>)
  401e98:	687b      	ldr	r3, [r7, #4]
  401e9a:	3b01      	subs	r3, #1
  401e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  401e9e:	2107      	movs	r1, #7
  401ea0:	f04f 30ff 	mov.w	r0, #4294967295
  401ea4:	4b07      	ldr	r3, [pc, #28]	; (401ec4 <SysTick_Config+0x44>)
  401ea6:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401ea8:	4b05      	ldr	r3, [pc, #20]	; (401ec0 <SysTick_Config+0x40>)
  401eaa:	2200      	movs	r2, #0
  401eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401eae:	4b04      	ldr	r3, [pc, #16]	; (401ec0 <SysTick_Config+0x40>)
  401eb0:	2207      	movs	r2, #7
  401eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  401eb4:	2300      	movs	r3, #0
}
  401eb6:	4618      	mov	r0, r3
  401eb8:	3708      	adds	r7, #8
  401eba:	46bd      	mov	sp, r7
  401ebc:	bd80      	pop	{r7, pc}
  401ebe:	bf00      	nop
  401ec0:	e000e010 	.word	0xe000e010
  401ec4:	00401e2d 	.word	0x00401e2d

00401ec8 <osc_get_rate>:
{
  401ec8:	b480      	push	{r7}
  401eca:	b083      	sub	sp, #12
  401ecc:	af00      	add	r7, sp, #0
  401ece:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401ed0:	687b      	ldr	r3, [r7, #4]
  401ed2:	2b07      	cmp	r3, #7
  401ed4:	d825      	bhi.n	401f22 <osc_get_rate+0x5a>
  401ed6:	a201      	add	r2, pc, #4	; (adr r2, 401edc <osc_get_rate+0x14>)
  401ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401edc:	00401efd 	.word	0x00401efd
  401ee0:	00401f03 	.word	0x00401f03
  401ee4:	00401f09 	.word	0x00401f09
  401ee8:	00401f0f 	.word	0x00401f0f
  401eec:	00401f13 	.word	0x00401f13
  401ef0:	00401f17 	.word	0x00401f17
  401ef4:	00401f1b 	.word	0x00401f1b
  401ef8:	00401f1f 	.word	0x00401f1f
		return OSC_SLCK_32K_RC_HZ;
  401efc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401f00:	e010      	b.n	401f24 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f06:	e00d      	b.n	401f24 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401f08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f0c:	e00a      	b.n	401f24 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401f0e:	4b08      	ldr	r3, [pc, #32]	; (401f30 <osc_get_rate+0x68>)
  401f10:	e008      	b.n	401f24 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401f12:	4b08      	ldr	r3, [pc, #32]	; (401f34 <osc_get_rate+0x6c>)
  401f14:	e006      	b.n	401f24 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401f16:	4b08      	ldr	r3, [pc, #32]	; (401f38 <osc_get_rate+0x70>)
  401f18:	e004      	b.n	401f24 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401f1a:	4b07      	ldr	r3, [pc, #28]	; (401f38 <osc_get_rate+0x70>)
  401f1c:	e002      	b.n	401f24 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401f1e:	4b06      	ldr	r3, [pc, #24]	; (401f38 <osc_get_rate+0x70>)
  401f20:	e000      	b.n	401f24 <osc_get_rate+0x5c>
	return 0;
  401f22:	2300      	movs	r3, #0
}
  401f24:	4618      	mov	r0, r3
  401f26:	370c      	adds	r7, #12
  401f28:	46bd      	mov	sp, r7
  401f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f2e:	4770      	bx	lr
  401f30:	003d0900 	.word	0x003d0900
  401f34:	007a1200 	.word	0x007a1200
  401f38:	00b71b00 	.word	0x00b71b00

00401f3c <sysclk_get_main_hz>:
{
  401f3c:	b580      	push	{r7, lr}
  401f3e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401f40:	2006      	movs	r0, #6
  401f42:	4b05      	ldr	r3, [pc, #20]	; (401f58 <sysclk_get_main_hz+0x1c>)
  401f44:	4798      	blx	r3
  401f46:	4602      	mov	r2, r0
  401f48:	4613      	mov	r3, r2
  401f4a:	009b      	lsls	r3, r3, #2
  401f4c:	4413      	add	r3, r2
  401f4e:	009a      	lsls	r2, r3, #2
  401f50:	4413      	add	r3, r2
}
  401f52:	4618      	mov	r0, r3
  401f54:	bd80      	pop	{r7, pc}
  401f56:	bf00      	nop
  401f58:	00401ec9 	.word	0x00401ec9

00401f5c <sysclk_get_cpu_hz>:
{
  401f5c:	b580      	push	{r7, lr}
  401f5e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401f60:	4b02      	ldr	r3, [pc, #8]	; (401f6c <sysclk_get_cpu_hz+0x10>)
  401f62:	4798      	blx	r3
  401f64:	4603      	mov	r3, r0
}
  401f66:	4618      	mov	r0, r3
  401f68:	bd80      	pop	{r7, pc}
  401f6a:	bf00      	nop
  401f6c:	00401f3d 	.word	0x00401f3d

00401f70 <sysclk_get_peripheral_hz>:
{
  401f70:	b580      	push	{r7, lr}
  401f72:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401f74:	4b02      	ldr	r3, [pc, #8]	; (401f80 <sysclk_get_peripheral_hz+0x10>)
  401f76:	4798      	blx	r3
  401f78:	4603      	mov	r3, r0
  401f7a:	085b      	lsrs	r3, r3, #1
}
  401f7c:	4618      	mov	r0, r3
  401f7e:	bd80      	pop	{r7, pc}
  401f80:	00401f3d 	.word	0x00401f3d

00401f84 <sysclk_enable_peripheral_clock>:
{
  401f84:	b580      	push	{r7, lr}
  401f86:	b082      	sub	sp, #8
  401f88:	af00      	add	r7, sp, #0
  401f8a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401f8c:	6878      	ldr	r0, [r7, #4]
  401f8e:	4b03      	ldr	r3, [pc, #12]	; (401f9c <sysclk_enable_peripheral_clock+0x18>)
  401f90:	4798      	blx	r3
}
  401f92:	bf00      	nop
  401f94:	3708      	adds	r7, #8
  401f96:	46bd      	mov	sp, r7
  401f98:	bd80      	pop	{r7, pc}
  401f9a:	bf00      	nop
  401f9c:	004019c5 	.word	0x004019c5

00401fa0 <ioport_init>:
{
  401fa0:	b580      	push	{r7, lr}
  401fa2:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401fa4:	200a      	movs	r0, #10
  401fa6:	4b08      	ldr	r3, [pc, #32]	; (401fc8 <ioport_init+0x28>)
  401fa8:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401faa:	200b      	movs	r0, #11
  401fac:	4b06      	ldr	r3, [pc, #24]	; (401fc8 <ioport_init+0x28>)
  401fae:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401fb0:	200c      	movs	r0, #12
  401fb2:	4b05      	ldr	r3, [pc, #20]	; (401fc8 <ioport_init+0x28>)
  401fb4:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401fb6:	2010      	movs	r0, #16
  401fb8:	4b03      	ldr	r3, [pc, #12]	; (401fc8 <ioport_init+0x28>)
  401fba:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401fbc:	2011      	movs	r0, #17
  401fbe:	4b02      	ldr	r3, [pc, #8]	; (401fc8 <ioport_init+0x28>)
  401fc0:	4798      	blx	r3
}
  401fc2:	bf00      	nop
  401fc4:	bd80      	pop	{r7, pc}
  401fc6:	bf00      	nop
  401fc8:	00401f85 	.word	0x00401f85

00401fcc <usart_serial_init>:
{
  401fcc:	b580      	push	{r7, lr}
  401fce:	b08c      	sub	sp, #48	; 0x30
  401fd0:	af00      	add	r7, sp, #0
  401fd2:	6078      	str	r0, [r7, #4]
  401fd4:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401fd6:	4b4f      	ldr	r3, [pc, #316]	; (402114 <usart_serial_init+0x148>)
  401fd8:	4798      	blx	r3
  401fda:	4603      	mov	r3, r0
  401fdc:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401fde:	683b      	ldr	r3, [r7, #0]
  401fe0:	681b      	ldr	r3, [r3, #0]
  401fe2:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401fe4:	683b      	ldr	r3, [r7, #0]
  401fe6:	689b      	ldr	r3, [r3, #8]
  401fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  401fea:	683b      	ldr	r3, [r7, #0]
  401fec:	681b      	ldr	r3, [r3, #0]
  401fee:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401ff0:	683b      	ldr	r3, [r7, #0]
  401ff2:	685b      	ldr	r3, [r3, #4]
  401ff4:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401ff6:	683b      	ldr	r3, [r7, #0]
  401ff8:	689b      	ldr	r3, [r3, #8]
  401ffa:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401ffc:	683b      	ldr	r3, [r7, #0]
  401ffe:	68db      	ldr	r3, [r3, #12]
  402000:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402002:	2300      	movs	r3, #0
  402004:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  402006:	687b      	ldr	r3, [r7, #4]
  402008:	4a43      	ldr	r2, [pc, #268]	; (402118 <usart_serial_init+0x14c>)
  40200a:	4293      	cmp	r3, r2
  40200c:	d108      	bne.n	402020 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40200e:	2007      	movs	r0, #7
  402010:	4b42      	ldr	r3, [pc, #264]	; (40211c <usart_serial_init+0x150>)
  402012:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402014:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402018:	4619      	mov	r1, r3
  40201a:	6878      	ldr	r0, [r7, #4]
  40201c:	4b40      	ldr	r3, [pc, #256]	; (402120 <usart_serial_init+0x154>)
  40201e:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  402020:	687b      	ldr	r3, [r7, #4]
  402022:	4a40      	ldr	r2, [pc, #256]	; (402124 <usart_serial_init+0x158>)
  402024:	4293      	cmp	r3, r2
  402026:	d108      	bne.n	40203a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  402028:	2008      	movs	r0, #8
  40202a:	4b3c      	ldr	r3, [pc, #240]	; (40211c <usart_serial_init+0x150>)
  40202c:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  40202e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402032:	4619      	mov	r1, r3
  402034:	6878      	ldr	r0, [r7, #4]
  402036:	4b3a      	ldr	r3, [pc, #232]	; (402120 <usart_serial_init+0x154>)
  402038:	4798      	blx	r3
	if (UART2 == (Uart*)p_usart) {
  40203a:	687b      	ldr	r3, [r7, #4]
  40203c:	4a3a      	ldr	r2, [pc, #232]	; (402128 <usart_serial_init+0x15c>)
  40203e:	4293      	cmp	r3, r2
  402040:	d108      	bne.n	402054 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  402042:	202c      	movs	r0, #44	; 0x2c
  402044:	4b35      	ldr	r3, [pc, #212]	; (40211c <usart_serial_init+0x150>)
  402046:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402048:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40204c:	4619      	mov	r1, r3
  40204e:	6878      	ldr	r0, [r7, #4]
  402050:	4b33      	ldr	r3, [pc, #204]	; (402120 <usart_serial_init+0x154>)
  402052:	4798      	blx	r3
	if (UART3 == (Uart*)p_usart) {
  402054:	687b      	ldr	r3, [r7, #4]
  402056:	4a35      	ldr	r2, [pc, #212]	; (40212c <usart_serial_init+0x160>)
  402058:	4293      	cmp	r3, r2
  40205a:	d108      	bne.n	40206e <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  40205c:	202d      	movs	r0, #45	; 0x2d
  40205e:	4b2f      	ldr	r3, [pc, #188]	; (40211c <usart_serial_init+0x150>)
  402060:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402062:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402066:	4619      	mov	r1, r3
  402068:	6878      	ldr	r0, [r7, #4]
  40206a:	4b2d      	ldr	r3, [pc, #180]	; (402120 <usart_serial_init+0x154>)
  40206c:	4798      	blx	r3
	if (UART4 == (Uart*)p_usart) {
  40206e:	687b      	ldr	r3, [r7, #4]
  402070:	4a2f      	ldr	r2, [pc, #188]	; (402130 <usart_serial_init+0x164>)
  402072:	4293      	cmp	r3, r2
  402074:	d108      	bne.n	402088 <usart_serial_init+0xbc>
		sysclk_enable_peripheral_clock(ID_UART4);
  402076:	202e      	movs	r0, #46	; 0x2e
  402078:	4b28      	ldr	r3, [pc, #160]	; (40211c <usart_serial_init+0x150>)
  40207a:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  40207c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402080:	4619      	mov	r1, r3
  402082:	6878      	ldr	r0, [r7, #4]
  402084:	4b26      	ldr	r3, [pc, #152]	; (402120 <usart_serial_init+0x154>)
  402086:	4798      	blx	r3
	if (USART0 == p_usart) {
  402088:	687b      	ldr	r3, [r7, #4]
  40208a:	4a2a      	ldr	r2, [pc, #168]	; (402134 <usart_serial_init+0x168>)
  40208c:	4293      	cmp	r3, r2
  40208e:	d111      	bne.n	4020b4 <usart_serial_init+0xe8>
		sysclk_enable_peripheral_clock(ID_USART0);
  402090:	200d      	movs	r0, #13
  402092:	4b22      	ldr	r3, [pc, #136]	; (40211c <usart_serial_init+0x150>)
  402094:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402096:	4b1f      	ldr	r3, [pc, #124]	; (402114 <usart_serial_init+0x148>)
  402098:	4798      	blx	r3
  40209a:	4602      	mov	r2, r0
  40209c:	f107 030c 	add.w	r3, r7, #12
  4020a0:	4619      	mov	r1, r3
  4020a2:	6878      	ldr	r0, [r7, #4]
  4020a4:	4b24      	ldr	r3, [pc, #144]	; (402138 <usart_serial_init+0x16c>)
  4020a6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4020a8:	6878      	ldr	r0, [r7, #4]
  4020aa:	4b24      	ldr	r3, [pc, #144]	; (40213c <usart_serial_init+0x170>)
  4020ac:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020ae:	6878      	ldr	r0, [r7, #4]
  4020b0:	4b23      	ldr	r3, [pc, #140]	; (402140 <usart_serial_init+0x174>)
  4020b2:	4798      	blx	r3
	if (USART1 == p_usart) {
  4020b4:	687b      	ldr	r3, [r7, #4]
  4020b6:	4a23      	ldr	r2, [pc, #140]	; (402144 <usart_serial_init+0x178>)
  4020b8:	4293      	cmp	r3, r2
  4020ba:	d111      	bne.n	4020e0 <usart_serial_init+0x114>
		sysclk_enable_peripheral_clock(ID_USART1);
  4020bc:	200e      	movs	r0, #14
  4020be:	4b17      	ldr	r3, [pc, #92]	; (40211c <usart_serial_init+0x150>)
  4020c0:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4020c2:	4b14      	ldr	r3, [pc, #80]	; (402114 <usart_serial_init+0x148>)
  4020c4:	4798      	blx	r3
  4020c6:	4602      	mov	r2, r0
  4020c8:	f107 030c 	add.w	r3, r7, #12
  4020cc:	4619      	mov	r1, r3
  4020ce:	6878      	ldr	r0, [r7, #4]
  4020d0:	4b19      	ldr	r3, [pc, #100]	; (402138 <usart_serial_init+0x16c>)
  4020d2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4020d4:	6878      	ldr	r0, [r7, #4]
  4020d6:	4b19      	ldr	r3, [pc, #100]	; (40213c <usart_serial_init+0x170>)
  4020d8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020da:	6878      	ldr	r0, [r7, #4]
  4020dc:	4b18      	ldr	r3, [pc, #96]	; (402140 <usart_serial_init+0x174>)
  4020de:	4798      	blx	r3
	if (USART2 == p_usart) {
  4020e0:	687b      	ldr	r3, [r7, #4]
  4020e2:	4a19      	ldr	r2, [pc, #100]	; (402148 <usart_serial_init+0x17c>)
  4020e4:	4293      	cmp	r3, r2
  4020e6:	d111      	bne.n	40210c <usart_serial_init+0x140>
		sysclk_enable_peripheral_clock(ID_USART2);
  4020e8:	200f      	movs	r0, #15
  4020ea:	4b0c      	ldr	r3, [pc, #48]	; (40211c <usart_serial_init+0x150>)
  4020ec:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4020ee:	4b09      	ldr	r3, [pc, #36]	; (402114 <usart_serial_init+0x148>)
  4020f0:	4798      	blx	r3
  4020f2:	4602      	mov	r2, r0
  4020f4:	f107 030c 	add.w	r3, r7, #12
  4020f8:	4619      	mov	r1, r3
  4020fa:	6878      	ldr	r0, [r7, #4]
  4020fc:	4b0e      	ldr	r3, [pc, #56]	; (402138 <usart_serial_init+0x16c>)
  4020fe:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402100:	6878      	ldr	r0, [r7, #4]
  402102:	4b0e      	ldr	r3, [pc, #56]	; (40213c <usart_serial_init+0x170>)
  402104:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402106:	6878      	ldr	r0, [r7, #4]
  402108:	4b0d      	ldr	r3, [pc, #52]	; (402140 <usart_serial_init+0x174>)
  40210a:	4798      	blx	r3
}
  40210c:	bf00      	nop
  40210e:	3730      	adds	r7, #48	; 0x30
  402110:	46bd      	mov	sp, r7
  402112:	bd80      	pop	{r7, pc}
  402114:	00401f71 	.word	0x00401f71
  402118:	400e0800 	.word	0x400e0800
  40211c:	00401f85 	.word	0x00401f85
  402120:	004008c9 	.word	0x004008c9
  402124:	400e0a00 	.word	0x400e0a00
  402128:	400e1a00 	.word	0x400e1a00
  40212c:	400e1c00 	.word	0x400e1c00
  402130:	400e1e00 	.word	0x400e1e00
  402134:	40024000 	.word	0x40024000
  402138:	004005d5 	.word	0x004005d5
  40213c:	00400659 	.word	0x00400659
  402140:	0040068d 	.word	0x0040068d
  402144:	40028000 	.word	0x40028000
  402148:	4002c000 	.word	0x4002c000

0040214c <TC0_Handler>:

//PPBUF_DECLARE(buffer,buffer_siz);
/************************************************************************/
/* funcoes    ADC                                                       */
/*************************************************************************/
void TC0_Handler(void){
  40214c:	b580      	push	{r7, lr}
  40214e:	b082      	sub	sp, #8
  402150:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  402152:	2100      	movs	r1, #0
  402154:	4804      	ldr	r0, [pc, #16]	; (402168 <TC0_Handler+0x1c>)
  402156:	4b05      	ldr	r3, [pc, #20]	; (40216c <TC0_Handler+0x20>)
  402158:	4798      	blx	r3
  40215a:	4603      	mov	r3, r0
  40215c:	607b      	str	r3, [r7, #4]
	//printf("kakaka \n");

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40215e:	687b      	ldr	r3, [r7, #4]

}
  402160:	bf00      	nop
  402162:	3708      	adds	r7, #8
  402164:	46bd      	mov	sp, r7
  402166:	bd80      	pop	{r7, pc}
  402168:	4000c000 	.word	0x4000c000
  40216c:	0040042b 	.word	0x0040042b

00402170 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  402170:	b590      	push	{r4, r7, lr}
  402172:	b08b      	sub	sp, #44	; 0x2c
  402174:	af02      	add	r7, sp, #8
  402176:	60f8      	str	r0, [r7, #12]
  402178:	60b9      	str	r1, [r7, #8]
  40217a:	607a      	str	r2, [r7, #4]
  40217c:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  40217e:	4b20      	ldr	r3, [pc, #128]	; (402200 <TC_init+0x90>)
  402180:	4798      	blx	r3
  402182:	61f8      	str	r0, [r7, #28]

	uint32_t channel = 1;
  402184:	2301      	movs	r3, #1
  402186:	61bb      	str	r3, [r7, #24]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  402188:	68bb      	ldr	r3, [r7, #8]
  40218a:	4618      	mov	r0, r3
  40218c:	4b1d      	ldr	r3, [pc, #116]	; (402204 <TC_init+0x94>)
  40218e:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402190:	6838      	ldr	r0, [r7, #0]
  402192:	f107 0110 	add.w	r1, r7, #16
  402196:	f107 0214 	add.w	r2, r7, #20
  40219a:	69fb      	ldr	r3, [r7, #28]
  40219c:	9300      	str	r3, [sp, #0]
  40219e:	460b      	mov	r3, r1
  4021a0:	69f9      	ldr	r1, [r7, #28]
  4021a2:	4c19      	ldr	r4, [pc, #100]	; (402208 <TC_init+0x98>)
  4021a4:	47a0      	blx	r4
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  4021a6:	2301      	movs	r3, #1
  4021a8:	613b      	str	r3, [r7, #16]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  4021aa:	6879      	ldr	r1, [r7, #4]
  4021ac:	693b      	ldr	r3, [r7, #16]
  4021ae:	f443 231c 	orr.w	r3, r3, #638976	; 0x9c000
  4021b2:	461a      	mov	r2, r3
  4021b4:	68f8      	ldr	r0, [r7, #12]
  4021b6:	4b15      	ldr	r3, [pc, #84]	; (40220c <TC_init+0x9c>)
  4021b8:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  4021ba:	6879      	ldr	r1, [r7, #4]
  4021bc:	697b      	ldr	r3, [r7, #20]
  4021be:	69fa      	ldr	r2, [r7, #28]
  4021c0:	fbb2 f2f3 	udiv	r2, r2, r3
  4021c4:	683b      	ldr	r3, [r7, #0]
  4021c6:	fbb2 f3f3 	udiv	r3, r2, r3
  4021ca:	08db      	lsrs	r3, r3, #3
  4021cc:	461a      	mov	r2, r3
  4021ce:	68f8      	ldr	r0, [r7, #12]
  4021d0:	4b0f      	ldr	r3, [pc, #60]	; (402210 <TC_init+0xa0>)
  4021d2:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  4021d4:	6879      	ldr	r1, [r7, #4]
  4021d6:	697b      	ldr	r3, [r7, #20]
  4021d8:	69fa      	ldr	r2, [r7, #28]
  4021da:	fbb2 f2f3 	udiv	r2, r2, r3
  4021de:	683b      	ldr	r3, [r7, #0]
  4021e0:	fbb2 f3f3 	udiv	r3, r2, r3
  4021e4:	091b      	lsrs	r3, r3, #4
  4021e6:	461a      	mov	r2, r3
  4021e8:	68f8      	ldr	r0, [r7, #12]
  4021ea:	4b0a      	ldr	r3, [pc, #40]	; (402214 <TC_init+0xa4>)
  4021ec:	4798      	blx	r3
	/* Interrupo no C */
	//NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  4021ee:	687b      	ldr	r3, [r7, #4]
  4021f0:	4619      	mov	r1, r3
  4021f2:	68f8      	ldr	r0, [r7, #12]
  4021f4:	4b08      	ldr	r3, [pc, #32]	; (402218 <TC_init+0xa8>)
  4021f6:	4798      	blx	r3
}
  4021f8:	bf00      	nop
  4021fa:	3724      	adds	r7, #36	; 0x24
  4021fc:	46bd      	mov	sp, r7
  4021fe:	bd90      	pop	{r4, r7, pc}
  402200:	00401f5d 	.word	0x00401f5d
  402204:	004019c5 	.word	0x004019c5
  402208:	0040044f 	.word	0x0040044f
  40220c:	00400383 	.word	0x00400383
  402210:	00400405 	.word	0x00400405
  402214:	004003df 	.word	0x004003df
  402218:	004003bd 	.word	0x004003bd

0040221c <SysTick_Handler>:
	-0x79b, -0x76f, -0x73c, -0x702, -0x6c0, -0x678, -0x629, -0x5d4, -0x579, -0x519,
	-0x4b3, -0x449, -0x3da, -0x367, -0x2f1, -0x278, -0x1fd, -0x17f, -0x100, -0x080
};


void SysTick_Handler() {
  40221c:	b480      	push	{r7}
  40221e:	af00      	add	r7, sp, #0
	g_systimer++;
  402220:	4b04      	ldr	r3, [pc, #16]	; (402234 <SysTick_Handler+0x18>)
  402222:	681b      	ldr	r3, [r3, #0]
  402224:	3301      	adds	r3, #1
  402226:	4a03      	ldr	r2, [pc, #12]	; (402234 <SysTick_Handler+0x18>)
  402228:	6013      	str	r3, [r2, #0]
		*/

		//dacc_write_conversion_data(DACC_BASE, dac_val, DACC_CHANNEL);
		
	
}
  40222a:	bf00      	nop
  40222c:	46bd      	mov	sp, r7
  40222e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402232:	4770      	bx	lr
  402234:	20400a58 	.word	0x20400a58

00402238 <usart_put_string>:

void usart_put_string(Usart *usart, char str[]) {
  402238:	b580      	push	{r7, lr}
  40223a:	b082      	sub	sp, #8
  40223c:	af00      	add	r7, sp, #0
  40223e:	6078      	str	r0, [r7, #4]
  402240:	6039      	str	r1, [r7, #0]
	usart_serial_write_packet(usart, str, strlen(str));
  402242:	6838      	ldr	r0, [r7, #0]
  402244:	4b05      	ldr	r3, [pc, #20]	; (40225c <usart_put_string+0x24>)
  402246:	4798      	blx	r3
  402248:	4603      	mov	r3, r0
  40224a:	461a      	mov	r2, r3
  40224c:	6839      	ldr	r1, [r7, #0]
  40224e:	6878      	ldr	r0, [r7, #4]
  402250:	4b03      	ldr	r3, [pc, #12]	; (402260 <usart_put_string+0x28>)
  402252:	4798      	blx	r3
}
  402254:	bf00      	nop
  402256:	3708      	adds	r7, #8
  402258:	46bd      	mov	sp, r7
  40225a:	bd80      	pop	{r7, pc}
  40225c:	00402dc1 	.word	0x00402dc1
  402260:	0040088d 	.word	0x0040088d

00402264 <usart_get_string>:

int usart_get_string(Usart *usart, char buffer[], int bufferlen, int timeout_ms) {
  402264:	b580      	push	{r7, lr}
  402266:	b088      	sub	sp, #32
  402268:	af00      	add	r7, sp, #0
  40226a:	60f8      	str	r0, [r7, #12]
  40226c:	60b9      	str	r1, [r7, #8]
  40226e:	607a      	str	r2, [r7, #4]
  402270:	603b      	str	r3, [r7, #0]
	long timestart = g_systimer;
  402272:	4b17      	ldr	r3, [pc, #92]	; (4022d0 <usart_get_string+0x6c>)
  402274:	681b      	ldr	r3, [r3, #0]
  402276:	61bb      	str	r3, [r7, #24]
	uint32_t rx;
	uint32_t counter = 0;
  402278:	2300      	movs	r3, #0
  40227a:	61fb      	str	r3, [r7, #28]
	
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  40227c:	e010      	b.n	4022a0 <usart_get_string+0x3c>
		if(usart_read(usart, &rx) == 0) {
  40227e:	f107 0314 	add.w	r3, r7, #20
  402282:	4619      	mov	r1, r3
  402284:	68f8      	ldr	r0, [r7, #12]
  402286:	4b13      	ldr	r3, [pc, #76]	; (4022d4 <usart_get_string+0x70>)
  402288:	4798      	blx	r3
  40228a:	4603      	mov	r3, r0
  40228c:	2b00      	cmp	r3, #0
  40228e:	d107      	bne.n	4022a0 <usart_get_string+0x3c>
			//timestart = g_systimer; // reset timeout
			buffer[counter++] = rx;
  402290:	69fb      	ldr	r3, [r7, #28]
  402292:	1c5a      	adds	r2, r3, #1
  402294:	61fa      	str	r2, [r7, #28]
  402296:	68ba      	ldr	r2, [r7, #8]
  402298:	4413      	add	r3, r2
  40229a:	697a      	ldr	r2, [r7, #20]
  40229c:	b2d2      	uxtb	r2, r2
  40229e:	701a      	strb	r2, [r3, #0]
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  4022a0:	4b0b      	ldr	r3, [pc, #44]	; (4022d0 <usart_get_string+0x6c>)
  4022a2:	681a      	ldr	r2, [r3, #0]
  4022a4:	69bb      	ldr	r3, [r7, #24]
  4022a6:	1ad2      	subs	r2, r2, r3
  4022a8:	683b      	ldr	r3, [r7, #0]
  4022aa:	429a      	cmp	r2, r3
  4022ac:	d205      	bcs.n	4022ba <usart_get_string+0x56>
  4022ae:	687b      	ldr	r3, [r7, #4]
  4022b0:	3b01      	subs	r3, #1
  4022b2:	461a      	mov	r2, r3
  4022b4:	69fb      	ldr	r3, [r7, #28]
  4022b6:	429a      	cmp	r2, r3
  4022b8:	d8e1      	bhi.n	40227e <usart_get_string+0x1a>
		}
	}
	buffer[counter] = 0x00;
  4022ba:	68ba      	ldr	r2, [r7, #8]
  4022bc:	69fb      	ldr	r3, [r7, #28]
  4022be:	4413      	add	r3, r2
  4022c0:	2200      	movs	r2, #0
  4022c2:	701a      	strb	r2, [r3, #0]
	return counter;
  4022c4:	69fb      	ldr	r3, [r7, #28]
}
  4022c6:	4618      	mov	r0, r3
  4022c8:	3720      	adds	r7, #32
  4022ca:	46bd      	mov	sp, r7
  4022cc:	bd80      	pop	{r7, pc}
  4022ce:	bf00      	nop
  4022d0:	20400a58 	.word	0x20400a58
  4022d4:	0040072b 	.word	0x0040072b

004022d8 <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  4022d8:	b590      	push	{r4, r7, lr}
  4022da:	b085      	sub	sp, #20
  4022dc:	af00      	add	r7, sp, #0
  4022de:	60f8      	str	r0, [r7, #12]
  4022e0:	60b9      	str	r1, [r7, #8]
  4022e2:	607a      	str	r2, [r7, #4]
  4022e4:	603b      	str	r3, [r7, #0]
	usart_put_string(usart, buffer_tx);
  4022e6:	6839      	ldr	r1, [r7, #0]
  4022e8:	68f8      	ldr	r0, [r7, #12]
  4022ea:	4b06      	ldr	r3, [pc, #24]	; (402304 <usart_send_command+0x2c>)
  4022ec:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  4022ee:	6a3b      	ldr	r3, [r7, #32]
  4022f0:	687a      	ldr	r2, [r7, #4]
  4022f2:	68b9      	ldr	r1, [r7, #8]
  4022f4:	68f8      	ldr	r0, [r7, #12]
  4022f6:	4c04      	ldr	r4, [pc, #16]	; (402308 <usart_send_command+0x30>)
  4022f8:	47a0      	blx	r4
}
  4022fa:	bf00      	nop
  4022fc:	3714      	adds	r7, #20
  4022fe:	46bd      	mov	sp, r7
  402300:	bd90      	pop	{r4, r7, pc}
  402302:	bf00      	nop
  402304:	00402239 	.word	0x00402239
  402308:	00402265 	.word	0x00402265

0040230c <usart_log>:

void usart_log(char* name, char* log) {
  40230c:	b580      	push	{r7, lr}
  40230e:	b082      	sub	sp, #8
  402310:	af00      	add	r7, sp, #0
  402312:	6078      	str	r0, [r7, #4]
  402314:	6039      	str	r1, [r7, #0]
	usart_put_string(USART1, "[");
  402316:	490c      	ldr	r1, [pc, #48]	; (402348 <usart_log+0x3c>)
  402318:	480c      	ldr	r0, [pc, #48]	; (40234c <usart_log+0x40>)
  40231a:	4b0d      	ldr	r3, [pc, #52]	; (402350 <usart_log+0x44>)
  40231c:	4798      	blx	r3
	usart_put_string(USART1, name);
  40231e:	6879      	ldr	r1, [r7, #4]
  402320:	480a      	ldr	r0, [pc, #40]	; (40234c <usart_log+0x40>)
  402322:	4b0b      	ldr	r3, [pc, #44]	; (402350 <usart_log+0x44>)
  402324:	4798      	blx	r3
	usart_put_string(USART1, "] ");
  402326:	490b      	ldr	r1, [pc, #44]	; (402354 <usart_log+0x48>)
  402328:	4808      	ldr	r0, [pc, #32]	; (40234c <usart_log+0x40>)
  40232a:	4b09      	ldr	r3, [pc, #36]	; (402350 <usart_log+0x44>)
  40232c:	4798      	blx	r3
	usart_put_string(USART1, log);
  40232e:	6839      	ldr	r1, [r7, #0]
  402330:	4806      	ldr	r0, [pc, #24]	; (40234c <usart_log+0x40>)
  402332:	4b07      	ldr	r3, [pc, #28]	; (402350 <usart_log+0x44>)
  402334:	4798      	blx	r3
	usart_put_string(USART1, "\r\n");
  402336:	4908      	ldr	r1, [pc, #32]	; (402358 <usart_log+0x4c>)
  402338:	4804      	ldr	r0, [pc, #16]	; (40234c <usart_log+0x40>)
  40233a:	4b05      	ldr	r3, [pc, #20]	; (402350 <usart_log+0x44>)
  40233c:	4798      	blx	r3
}
  40233e:	bf00      	nop
  402340:	3708      	adds	r7, #8
  402342:	46bd      	mov	sp, r7
  402344:	bd80      	pop	{r7, pc}
  402346:	bf00      	nop
  402348:	0040725c 	.word	0x0040725c
  40234c:	40028000 	.word	0x40028000
  402350:	00402239 	.word	0x00402239
  402354:	00407260 	.word	0x00407260
  402358:	00407264 	.word	0x00407264

0040235c <config_console>:

void config_console(void) {
  40235c:	b580      	push	{r7, lr}
  40235e:	b084      	sub	sp, #16
  402360:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_USART1);
  402362:	200e      	movs	r0, #14
  402364:	4b0d      	ldr	r3, [pc, #52]	; (40239c <config_console+0x40>)
  402366:	4798      	blx	r3

	usart_serial_options_t config;
	config.baudrate = 115200;
  402368:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40236c:	603b      	str	r3, [r7, #0]
	config.charlength = US_MR_CHRL_8_BIT;
  40236e:	23c0      	movs	r3, #192	; 0xc0
  402370:	607b      	str	r3, [r7, #4]
	config.paritytype = US_MR_PAR_NO;
  402372:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402376:	60bb      	str	r3, [r7, #8]
	config.stopbits = false;
  402378:	2300      	movs	r3, #0
  40237a:	60fb      	str	r3, [r7, #12]
	usart_serial_init(USART1, &config);
  40237c:	463b      	mov	r3, r7
  40237e:	4619      	mov	r1, r3
  402380:	4807      	ldr	r0, [pc, #28]	; (4023a0 <config_console+0x44>)
  402382:	4b08      	ldr	r3, [pc, #32]	; (4023a4 <config_console+0x48>)
  402384:	4798      	blx	r3
	usart_enable_tx(USART1);
  402386:	4806      	ldr	r0, [pc, #24]	; (4023a0 <config_console+0x44>)
  402388:	4b07      	ldr	r3, [pc, #28]	; (4023a8 <config_console+0x4c>)
  40238a:	4798      	blx	r3
	usart_enable_rx(USART1);
  40238c:	4804      	ldr	r0, [pc, #16]	; (4023a0 <config_console+0x44>)
  40238e:	4b07      	ldr	r3, [pc, #28]	; (4023ac <config_console+0x50>)
  402390:	4798      	blx	r3
}
  402392:	bf00      	nop
  402394:	3710      	adds	r7, #16
  402396:	46bd      	mov	sp, r7
  402398:	bd80      	pop	{r7, pc}
  40239a:	bf00      	nop
  40239c:	00401f85 	.word	0x00401f85
  4023a0:	40028000 	.word	0x40028000
  4023a4:	00401fcd 	.word	0x00401fcd
  4023a8:	00400659 	.word	0x00400659
  4023ac:	0040068d 	.word	0x0040068d

004023b0 <hm10_config_client>:

void hm10_config_client(void) {
  4023b0:	b590      	push	{r4, r7, lr}
  4023b2:	b085      	sub	sp, #20
  4023b4:	af00      	add	r7, sp, #0
	usart_serial_options_t config;
	config.baudrate = 9600;
  4023b6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4023ba:	603b      	str	r3, [r7, #0]
	config.charlength = US_MR_CHRL_8_BIT;
  4023bc:	23c0      	movs	r3, #192	; 0xc0
  4023be:	607b      	str	r3, [r7, #4]
	config.paritytype = US_MR_PAR_NO;
  4023c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4023c4:	60bb      	str	r3, [r7, #8]
	config.stopbits = false;
  4023c6:	2300      	movs	r3, #0
  4023c8:	60fb      	str	r3, [r7, #12]
	usart_serial_init(UART3, &config);
  4023ca:	463b      	mov	r3, r7
  4023cc:	4619      	mov	r1, r3
  4023ce:	480e      	ldr	r0, [pc, #56]	; (402408 <hm10_config_client+0x58>)
  4023d0:	4b0e      	ldr	r3, [pc, #56]	; (40240c <hm10_config_client+0x5c>)
  4023d2:	4798      	blx	r3
	usart_enable_tx(UART3);
  4023d4:	480c      	ldr	r0, [pc, #48]	; (402408 <hm10_config_client+0x58>)
  4023d6:	4b0e      	ldr	r3, [pc, #56]	; (402410 <hm10_config_client+0x60>)
  4023d8:	4798      	blx	r3
	usart_enable_rx(UART3);
  4023da:	480b      	ldr	r0, [pc, #44]	; (402408 <hm10_config_client+0x58>)
  4023dc:	4b0d      	ldr	r3, [pc, #52]	; (402414 <hm10_config_client+0x64>)
  4023de:	4798      	blx	r3
	
	// RX - PD28 TX - PD30
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 28), PIO_DEFAULT);
  4023e0:	2300      	movs	r3, #0
  4023e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4023ea:	480b      	ldr	r0, [pc, #44]	; (402418 <hm10_config_client+0x68>)
  4023ec:	4c0b      	ldr	r4, [pc, #44]	; (40241c <hm10_config_client+0x6c>)
  4023ee:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 30), PIO_DEFAULT);
  4023f0:	2300      	movs	r3, #0
  4023f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4023f6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4023fa:	4807      	ldr	r0, [pc, #28]	; (402418 <hm10_config_client+0x68>)
  4023fc:	4c07      	ldr	r4, [pc, #28]	; (40241c <hm10_config_client+0x6c>)
  4023fe:	47a0      	blx	r4
}
  402400:	bf00      	nop
  402402:	3714      	adds	r7, #20
  402404:	46bd      	mov	sp, r7
  402406:	bd90      	pop	{r4, r7, pc}
  402408:	400e1c00 	.word	0x400e1c00
  40240c:	00401fcd 	.word	0x00401fcd
  402410:	00400659 	.word	0x00400659
  402414:	0040068d 	.word	0x0040068d
  402418:	400e1400 	.word	0x400e1400
  40241c:	00401395 	.word	0x00401395

00402420 <hm10_client_init>:

int hm10_client_init(void) {
  402420:	b590      	push	{r4, r7, lr}
  402422:	b0a3      	sub	sp, #140	; 0x8c
  402424:	af02      	add	r7, sp, #8
	char buffer_rx[128];
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  402426:	4639      	mov	r1, r7
  402428:	23c8      	movs	r3, #200	; 0xc8
  40242a:	9300      	str	r3, [sp, #0]
  40242c:	4b40      	ldr	r3, [pc, #256]	; (402530 <hm10_client_init+0x110>)
  40242e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402432:	4840      	ldr	r0, [pc, #256]	; (402534 <hm10_client_init+0x114>)
  402434:	4c40      	ldr	r4, [pc, #256]	; (402538 <hm10_client_init+0x118>)
  402436:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  402438:	4639      	mov	r1, r7
  40243a:	23c8      	movs	r3, #200	; 0xc8
  40243c:	9300      	str	r3, [sp, #0]
  40243e:	4b3c      	ldr	r3, [pc, #240]	; (402530 <hm10_client_init+0x110>)
  402440:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402444:	483b      	ldr	r0, [pc, #236]	; (402534 <hm10_client_init+0x114>)
  402446:	4c3c      	ldr	r4, [pc, #240]	; (402538 <hm10_client_init+0x118>)
  402448:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  40244a:	4639      	mov	r1, r7
  40244c:	23c8      	movs	r3, #200	; 0xc8
  40244e:	9300      	str	r3, [sp, #0]
  402450:	4b37      	ldr	r3, [pc, #220]	; (402530 <hm10_client_init+0x110>)
  402452:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402456:	4837      	ldr	r0, [pc, #220]	; (402534 <hm10_client_init+0x114>)
  402458:	4c37      	ldr	r4, [pc, #220]	; (402538 <hm10_client_init+0x118>)
  40245a:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 400);
  40245c:	4639      	mov	r1, r7
  40245e:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402462:	9300      	str	r3, [sp, #0]
  402464:	4b35      	ldr	r3, [pc, #212]	; (40253c <hm10_client_init+0x11c>)
  402466:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40246a:	4832      	ldr	r0, [pc, #200]	; (402534 <hm10_client_init+0x114>)
  40246c:	4c32      	ldr	r4, [pc, #200]	; (402538 <hm10_client_init+0x118>)
  40246e:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+NAMEClient", 400);
  402470:	4639      	mov	r1, r7
  402472:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402476:	9300      	str	r3, [sp, #0]
  402478:	4b31      	ldr	r3, [pc, #196]	; (402540 <hm10_client_init+0x120>)
  40247a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40247e:	482d      	ldr	r0, [pc, #180]	; (402534 <hm10_client_init+0x114>)
  402480:	4c2d      	ldr	r4, [pc, #180]	; (402538 <hm10_client_init+0x118>)
  402482:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402484:	463b      	mov	r3, r7
  402486:	4619      	mov	r1, r3
  402488:	482e      	ldr	r0, [pc, #184]	; (402544 <hm10_client_init+0x124>)
  40248a:	4b2f      	ldr	r3, [pc, #188]	; (402548 <hm10_client_init+0x128>)
  40248c:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+IMME1", 400);
  40248e:	4639      	mov	r1, r7
  402490:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402494:	9300      	str	r3, [sp, #0]
  402496:	4b2d      	ldr	r3, [pc, #180]	; (40254c <hm10_client_init+0x12c>)
  402498:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40249c:	4825      	ldr	r0, [pc, #148]	; (402534 <hm10_client_init+0x114>)
  40249e:	4c26      	ldr	r4, [pc, #152]	; (402538 <hm10_client_init+0x118>)
  4024a0:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4024a2:	463b      	mov	r3, r7
  4024a4:	4619      	mov	r1, r3
  4024a6:	4827      	ldr	r0, [pc, #156]	; (402544 <hm10_client_init+0x124>)
  4024a8:	4b27      	ldr	r3, [pc, #156]	; (402548 <hm10_client_init+0x128>)
  4024aa:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+ROLE1", 400);
  4024ac:	4639      	mov	r1, r7
  4024ae:	f44f 73c8 	mov.w	r3, #400	; 0x190
  4024b2:	9300      	str	r3, [sp, #0]
  4024b4:	4b26      	ldr	r3, [pc, #152]	; (402550 <hm10_client_init+0x130>)
  4024b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4024ba:	481e      	ldr	r0, [pc, #120]	; (402534 <hm10_client_init+0x114>)
  4024bc:	4c1e      	ldr	r4, [pc, #120]	; (402538 <hm10_client_init+0x118>)
  4024be:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4024c0:	463b      	mov	r3, r7
  4024c2:	4619      	mov	r1, r3
  4024c4:	481f      	ldr	r0, [pc, #124]	; (402544 <hm10_client_init+0x124>)
  4024c6:	4b20      	ldr	r3, [pc, #128]	; (402548 <hm10_client_init+0x128>)
  4024c8:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 800); // http://www.martyncurrey.com/hm-10-bluetooth-4ble-modules/
  4024ca:	4639      	mov	r1, r7
  4024cc:	f44f 7348 	mov.w	r3, #800	; 0x320
  4024d0:	9300      	str	r3, [sp, #0]
  4024d2:	4b1a      	ldr	r3, [pc, #104]	; (40253c <hm10_client_init+0x11c>)
  4024d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4024d8:	4816      	ldr	r0, [pc, #88]	; (402534 <hm10_client_init+0x114>)
  4024da:	4c17      	ldr	r4, [pc, #92]	; (402538 <hm10_client_init+0x118>)
  4024dc:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4024de:	463b      	mov	r3, r7
  4024e0:	4619      	mov	r1, r3
  4024e2:	4818      	ldr	r0, [pc, #96]	; (402544 <hm10_client_init+0x124>)
  4024e4:	4b18      	ldr	r3, [pc, #96]	; (402548 <hm10_client_init+0x128>)
  4024e6:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+DISC?", 1000); 
  4024e8:	4639      	mov	r1, r7
  4024ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4024ee:	9300      	str	r3, [sp, #0]
  4024f0:	4b18      	ldr	r3, [pc, #96]	; (402554 <hm10_client_init+0x134>)
  4024f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4024f6:	480f      	ldr	r0, [pc, #60]	; (402534 <hm10_client_init+0x114>)
  4024f8:	4c0f      	ldr	r4, [pc, #60]	; (402538 <hm10_client_init+0x118>)
  4024fa:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4024fc:	463b      	mov	r3, r7
  4024fe:	4619      	mov	r1, r3
  402500:	4810      	ldr	r0, [pc, #64]	; (402544 <hm10_client_init+0x124>)
  402502:	4b11      	ldr	r3, [pc, #68]	; (402548 <hm10_client_init+0x128>)
  402504:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+COND43639D8BD1D", 1000); //D43639D8BD1D
  402506:	4639      	mov	r1, r7
  402508:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  40250c:	9300      	str	r3, [sp, #0]
  40250e:	4b12      	ldr	r3, [pc, #72]	; (402558 <hm10_client_init+0x138>)
  402510:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402514:	4807      	ldr	r0, [pc, #28]	; (402534 <hm10_client_init+0x114>)
  402516:	4c08      	ldr	r4, [pc, #32]	; (402538 <hm10_client_init+0x118>)
  402518:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  40251a:	463b      	mov	r3, r7
  40251c:	4619      	mov	r1, r3
  40251e:	4809      	ldr	r0, [pc, #36]	; (402544 <hm10_client_init+0x124>)
  402520:	4b09      	ldr	r3, [pc, #36]	; (402548 <hm10_client_init+0x128>)
  402522:	4798      	blx	r3
	
}
  402524:	bf00      	nop
  402526:	4618      	mov	r0, r3
  402528:	3784      	adds	r7, #132	; 0x84
  40252a:	46bd      	mov	sp, r7
  40252c:	bd90      	pop	{r4, r7, pc}
  40252e:	bf00      	nop
  402530:	00407268 	.word	0x00407268
  402534:	400e1c00 	.word	0x400e1c00
  402538:	004022d9 	.word	0x004022d9
  40253c:	0040726c 	.word	0x0040726c
  402540:	00407278 	.word	0x00407278
  402544:	00407288 	.word	0x00407288
  402548:	0040230d 	.word	0x0040230d
  40254c:	0040729c 	.word	0x0040729c
  402550:	004072a8 	.word	0x004072a8
  402554:	004072b4 	.word	0x004072b4
  402558:	004072c0 	.word	0x004072c0

0040255c <Encoder_init>:

void Encoder_init(void){
  40255c:	b590      	push	{r4, r7, lr}
  40255e:	b083      	sub	sp, #12
  402560:	af02      	add	r7, sp, #8
	/* config. pino CLK em modo de entrada */
	pmc_enable_periph_clk(EN_CLK_ID);
  402562:	2010      	movs	r0, #16
  402564:	4b10      	ldr	r3, [pc, #64]	; (4025a8 <Encoder_init+0x4c>)
  402566:	4798      	blx	r3
	pio_set_input(EN_CLK, EN_CLK_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402568:	2209      	movs	r2, #9
  40256a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  40256e:	480f      	ldr	r0, [pc, #60]	; (4025ac <Encoder_init+0x50>)
  402570:	4b0f      	ldr	r3, [pc, #60]	; (4025b0 <Encoder_init+0x54>)
  402572:	4798      	blx	r3

	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(EN_CLK, EN_CLK_PIN_MASK);// INTERRUPCAO
  402574:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  402578:	480c      	ldr	r0, [pc, #48]	; (4025ac <Encoder_init+0x50>)
  40257a:	4b0e      	ldr	r3, [pc, #56]	; (4025b4 <Encoder_init+0x58>)
  40257c:	4798      	blx	r3
	pio_handler_set(EN_CLK,EN_CLK_ID, EN_CLK_PIN_MASK, PIO_IT_FALL_EDGE || PIO_IT_RISE_EDGE, Encoder_Handler);
  40257e:	4b0e      	ldr	r3, [pc, #56]	; (4025b8 <Encoder_init+0x5c>)
  402580:	9300      	str	r3, [sp, #0]
  402582:	2301      	movs	r3, #1
  402584:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402588:	2110      	movs	r1, #16
  40258a:	4808      	ldr	r0, [pc, #32]	; (4025ac <Encoder_init+0x50>)
  40258c:	4c0b      	ldr	r4, [pc, #44]	; (4025bc <Encoder_init+0x60>)
  40258e:	47a0      	blx	r4

	/* e configura sua prioridade  */
	NVIC_EnableIRQ(EN_CLK_ID);
  402590:	2010      	movs	r0, #16
  402592:	4b0b      	ldr	r3, [pc, #44]	; (4025c0 <Encoder_init+0x64>)
  402594:	4798      	blx	r3
	NVIC_SetPriority(EN_CLK_ID, 1);
  402596:	2101      	movs	r1, #1
  402598:	2010      	movs	r0, #16
  40259a:	4b0a      	ldr	r3, [pc, #40]	; (4025c4 <Encoder_init+0x68>)
  40259c:	4798      	blx	r3
	
	}
  40259e:	bf00      	nop
  4025a0:	3704      	adds	r7, #4
  4025a2:	46bd      	mov	sp, r7
  4025a4:	bd90      	pop	{r4, r7, pc}
  4025a6:	bf00      	nop
  4025a8:	004019c5 	.word	0x004019c5
  4025ac:	400e1400 	.word	0x400e1400
  4025b0:	004012b1 	.word	0x004012b1
  4025b4:	004014cd 	.word	0x004014cd
  4025b8:	004025c9 	.word	0x004025c9
  4025bc:	004015e9 	.word	0x004015e9
  4025c0:	00401df9 	.word	0x00401df9
  4025c4:	00401e2d 	.word	0x00401e2d

004025c8 <Encoder_Handler>:


static void Encoder_Handler(uint32_t id, uint32_t mask){
  4025c8:	b580      	push	{r7, lr}
  4025ca:	b08e      	sub	sp, #56	; 0x38
  4025cc:	af00      	add	r7, sp, #0
  4025ce:	6078      	str	r0, [r7, #4]
  4025d0:	6039      	str	r1, [r7, #0]
	
	char buffer[42];
	sprintf(buffer, "encoderPosCount %d \n", encoderPosCount);
  4025d2:	4b21      	ldr	r3, [pc, #132]	; (402658 <Encoder_Handler+0x90>)
  4025d4:	681a      	ldr	r2, [r3, #0]
  4025d6:	f107 030c 	add.w	r3, r7, #12
  4025da:	4920      	ldr	r1, [pc, #128]	; (40265c <Encoder_Handler+0x94>)
  4025dc:	4618      	mov	r0, r3
  4025de:	4b20      	ldr	r3, [pc, #128]	; (402660 <Encoder_Handler+0x98>)
  4025e0:	4798      	blx	r3
	usart_put_string(USART1, buffer);
  4025e2:	f107 030c 	add.w	r3, r7, #12
  4025e6:	4619      	mov	r1, r3
  4025e8:	481e      	ldr	r0, [pc, #120]	; (402664 <Encoder_Handler+0x9c>)
  4025ea:	4b1f      	ldr	r3, [pc, #124]	; (402668 <Encoder_Handler+0xa0>)
  4025ec:	4798      	blx	r3
			
	volatile uint8_t aVal = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);// digitalRead(pinA)?
  4025ee:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4025f2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4025f6:	481d      	ldr	r0, [pc, #116]	; (40266c <Encoder_Handler+0xa4>)
  4025f8:	4b1d      	ldr	r3, [pc, #116]	; (402670 <Encoder_Handler+0xa8>)
  4025fa:	4798      	blx	r3
  4025fc:	4603      	mov	r3, r0
  4025fe:	b2db      	uxtb	r3, r3
  402600:	72fb      	strb	r3, [r7, #11]
	
	if (pio_get(PIOD, PIO_INPUT,  EN_DT_PIN_MASK)!= aVal) { // Means pin A Changed first  We're Rotating Clockwise
  402602:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402606:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40260a:	4818      	ldr	r0, [pc, #96]	; (40266c <Encoder_Handler+0xa4>)
  40260c:	4b18      	ldr	r3, [pc, #96]	; (402670 <Encoder_Handler+0xa8>)
  40260e:	4798      	blx	r3
  402610:	4602      	mov	r2, r0
  402612:	7afb      	ldrb	r3, [r7, #11]
  402614:	b2db      	uxtb	r3, r3
  402616:	429a      	cmp	r2, r3
  402618:	d009      	beq.n	40262e <Encoder_Handler+0x66>
		if (encoderPosCount < 100){
  40261a:	4b0f      	ldr	r3, [pc, #60]	; (402658 <Encoder_Handler+0x90>)
  40261c:	681b      	ldr	r3, [r3, #0]
  40261e:	2b63      	cmp	r3, #99	; 0x63
  402620:	dc0e      	bgt.n	402640 <Encoder_Handler+0x78>
			encoderPosCount++;
  402622:	4b0d      	ldr	r3, [pc, #52]	; (402658 <Encoder_Handler+0x90>)
  402624:	681b      	ldr	r3, [r3, #0]
  402626:	3301      	adds	r3, #1
  402628:	4a0b      	ldr	r2, [pc, #44]	; (402658 <Encoder_Handler+0x90>)
  40262a:	6013      	str	r3, [r2, #0]
  40262c:	e008      	b.n	402640 <Encoder_Handler+0x78>
		}
		
	}
	else if (encoderPosCount > 0){// Otherwise B changed first and we're moving CCW
  40262e:	4b0a      	ldr	r3, [pc, #40]	; (402658 <Encoder_Handler+0x90>)
  402630:	681b      	ldr	r3, [r3, #0]
  402632:	2b00      	cmp	r3, #0
  402634:	dd04      	ble.n	402640 <Encoder_Handler+0x78>
		encoderPosCount--;
  402636:	4b08      	ldr	r3, [pc, #32]	; (402658 <Encoder_Handler+0x90>)
  402638:	681b      	ldr	r3, [r3, #0]
  40263a:	3b01      	subs	r3, #1
  40263c:	4a06      	ldr	r2, [pc, #24]	; (402658 <Encoder_Handler+0x90>)
  40263e:	6013      	str	r3, [r2, #0]
		}
		
		
	flag_encoder = 1;
  402640:	4b0c      	ldr	r3, [pc, #48]	; (402674 <Encoder_Handler+0xac>)
  402642:	2201      	movs	r2, #1
  402644:	601a      	str	r2, [r3, #0]
	pinALast = aVal;
  402646:	7afb      	ldrb	r3, [r7, #11]
  402648:	b2db      	uxtb	r3, r3
  40264a:	461a      	mov	r2, r3
  40264c:	4b0a      	ldr	r3, [pc, #40]	; (402678 <Encoder_Handler+0xb0>)
  40264e:	601a      	str	r2, [r3, #0]
	
}
  402650:	bf00      	nop
  402652:	3738      	adds	r7, #56	; 0x38
  402654:	46bd      	mov	sp, r7
  402656:	bd80      	pop	{r7, pc}
  402658:	20400a5c 	.word	0x20400a5c
  40265c:	004072d4 	.word	0x004072d4
  402660:	00402d55 	.word	0x00402d55
  402664:	40028000 	.word	0x40028000
  402668:	00402239 	.word	0x00402239
  40266c:	400e1400 	.word	0x400e1400
  402670:	00401159 	.word	0x00401159
  402674:	20400a60 	.word	0x20400a60
  402678:	20400b1c 	.word	0x20400b1c

0040267c <BUT_init>:

void BUT_init(void){
  40267c:	b590      	push	{r4, r7, lr}
  40267e:	b083      	sub	sp, #12
  402680:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  402682:	200a      	movs	r0, #10
  402684:	4b10      	ldr	r3, [pc, #64]	; (4026c8 <BUT_init+0x4c>)
  402686:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402688:	2209      	movs	r2, #9
  40268a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40268e:	480f      	ldr	r0, [pc, #60]	; (4026cc <BUT_init+0x50>)
  402690:	4b0f      	ldr	r3, [pc, #60]	; (4026d0 <BUT_init+0x54>)
  402692:	4798      	blx	r3

	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);// INTERRUPCAO
  402694:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402698:	480c      	ldr	r0, [pc, #48]	; (4026cc <BUT_init+0x50>)
  40269a:	4b0e      	ldr	r3, [pc, #56]	; (4026d4 <BUT_init+0x58>)
  40269c:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button_Handler);
  40269e:	4b0e      	ldr	r3, [pc, #56]	; (4026d8 <BUT_init+0x5c>)
  4026a0:	9300      	str	r3, [sp, #0]
  4026a2:	2350      	movs	r3, #80	; 0x50
  4026a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4026a8:	210a      	movs	r1, #10
  4026aa:	4808      	ldr	r0, [pc, #32]	; (4026cc <BUT_init+0x50>)
  4026ac:	4c0b      	ldr	r4, [pc, #44]	; (4026dc <BUT_init+0x60>)
  4026ae:	47a0      	blx	r4

	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  4026b0:	200a      	movs	r0, #10
  4026b2:	4b0b      	ldr	r3, [pc, #44]	; (4026e0 <BUT_init+0x64>)
  4026b4:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  4026b6:	2101      	movs	r1, #1
  4026b8:	200a      	movs	r0, #10
  4026ba:	4b0a      	ldr	r3, [pc, #40]	; (4026e4 <BUT_init+0x68>)
  4026bc:	4798      	blx	r3
	}
  4026be:	bf00      	nop
  4026c0:	3704      	adds	r7, #4
  4026c2:	46bd      	mov	sp, r7
  4026c4:	bd90      	pop	{r4, r7, pc}
  4026c6:	bf00      	nop
  4026c8:	004019c5 	.word	0x004019c5
  4026cc:	400e0e00 	.word	0x400e0e00
  4026d0:	004012b1 	.word	0x004012b1
  4026d4:	004014cd 	.word	0x004014cd
  4026d8:	004026e9 	.word	0x004026e9
  4026dc:	004015e9 	.word	0x004015e9
  4026e0:	00401df9 	.word	0x00401df9
  4026e4:	00401e2d 	.word	0x00401e2d

004026e8 <Button_Handler>:
	
static void Button_Handler(uint32_t id, uint32_t mask){
  4026e8:	b580      	push	{r7, lr}
  4026ea:	b090      	sub	sp, #64	; 0x40
  4026ec:	af00      	add	r7, sp, #0
  4026ee:	6078      	str	r0, [r7, #4]
  4026f0:	6039      	str	r1, [r7, #0]
		usart_put_string(UART3, "!");
  4026f2:	490c      	ldr	r1, [pc, #48]	; (402724 <Button_Handler+0x3c>)
  4026f4:	480c      	ldr	r0, [pc, #48]	; (402728 <Button_Handler+0x40>)
  4026f6:	4b0d      	ldr	r3, [pc, #52]	; (40272c <Button_Handler+0x44>)
  4026f8:	4798      	blx	r3
		flag_but = 1;
  4026fa:	4b0d      	ldr	r3, [pc, #52]	; (402730 <Button_Handler+0x48>)
  4026fc:	2201      	movs	r2, #1
  4026fe:	601a      	str	r2, [r3, #0]
		
		char buffer[54];
		sprintf(buffer, "flag butt %d \n", flag_but);
  402700:	4b0b      	ldr	r3, [pc, #44]	; (402730 <Button_Handler+0x48>)
  402702:	681a      	ldr	r2, [r3, #0]
  402704:	f107 0308 	add.w	r3, r7, #8
  402708:	490a      	ldr	r1, [pc, #40]	; (402734 <Button_Handler+0x4c>)
  40270a:	4618      	mov	r0, r3
  40270c:	4b0a      	ldr	r3, [pc, #40]	; (402738 <Button_Handler+0x50>)
  40270e:	4798      	blx	r3
		usart_put_string(USART1, buffer);
  402710:	f107 0308 	add.w	r3, r7, #8
  402714:	4619      	mov	r1, r3
  402716:	4809      	ldr	r0, [pc, #36]	; (40273c <Button_Handler+0x54>)
  402718:	4b04      	ldr	r3, [pc, #16]	; (40272c <Button_Handler+0x44>)
  40271a:	4798      	blx	r3
}
  40271c:	bf00      	nop
  40271e:	3740      	adds	r7, #64	; 0x40
  402720:	46bd      	mov	sp, r7
  402722:	bd80      	pop	{r7, pc}
  402724:	004072ec 	.word	0x004072ec
  402728:	400e1c00 	.word	0x400e1c00
  40272c:	00402239 	.word	0x00402239
  402730:	20400a64 	.word	0x20400a64
  402734:	004072f0 	.word	0x004072f0
  402738:	00402d55 	.word	0x00402d55
  40273c:	40028000 	.word	0x40028000

00402740 <main>:


int main (void)
{
  402740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402744:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  402748:	af02      	add	r7, sp, #8
	board_init();
  40274a:	4b5a      	ldr	r3, [pc, #360]	; (4028b4 <main+0x174>)
  40274c:	4798      	blx	r3
	sysclk_init();
  40274e:	4b5a      	ldr	r3, [pc, #360]	; (4028b8 <main+0x178>)
  402750:	4798      	blx	r3
	ioport_init();
  402752:	4b5a      	ldr	r3, [pc, #360]	; (4028bc <main+0x17c>)
  402754:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402756:	4b5a      	ldr	r3, [pc, #360]	; (4028c0 <main+0x180>)
  402758:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40275c:	605a      	str	r2, [r3, #4]

	delay_init(sysclk_get_cpu_hz());
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
  40275e:	4b59      	ldr	r3, [pc, #356]	; (4028c4 <main+0x184>)
  402760:	4798      	blx	r3
  402762:	4602      	mov	r2, r0
  402764:	4b58      	ldr	r3, [pc, #352]	; (4028c8 <main+0x188>)
  402766:	fba3 2302 	umull	r2, r3, r3, r2
  40276a:	099b      	lsrs	r3, r3, #6
  40276c:	4618      	mov	r0, r3
  40276e:	4b57      	ldr	r3, [pc, #348]	; (4028cc <main+0x18c>)
  402770:	4798      	blx	r3
	config_console();
  402772:	4b57      	ldr	r3, [pc, #348]	; (4028d0 <main+0x190>)
  402774:	4798      	blx	r3
	
	usart_put_string(USART1, "Inicializando...\r\n");
  402776:	4957      	ldr	r1, [pc, #348]	; (4028d4 <main+0x194>)
  402778:	4857      	ldr	r0, [pc, #348]	; (4028d8 <main+0x198>)
  40277a:	4b58      	ldr	r3, [pc, #352]	; (4028dc <main+0x19c>)
  40277c:	4798      	blx	r3
	usart_put_string(USART1, "Config HC05 Client...\r\n");
  40277e:	4958      	ldr	r1, [pc, #352]	; (4028e0 <main+0x1a0>)
  402780:	4855      	ldr	r0, [pc, #340]	; (4028d8 <main+0x198>)
  402782:	4b56      	ldr	r3, [pc, #344]	; (4028dc <main+0x19c>)
  402784:	4798      	blx	r3
	hm10_config_client(); 
  402786:	4b57      	ldr	r3, [pc, #348]	; (4028e4 <main+0x1a4>)
  402788:	4798      	blx	r3
	hm10_client_init();
  40278a:	4b57      	ldr	r3, [pc, #348]	; (4028e8 <main+0x1a8>)
  40278c:	4798      	blx	r3
	char buffer[1024];
	pinALast = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);
  40278e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402792:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402796:	4855      	ldr	r0, [pc, #340]	; (4028ec <main+0x1ac>)
  402798:	4b55      	ldr	r3, [pc, #340]	; (4028f0 <main+0x1b0>)
  40279a:	4798      	blx	r3
  40279c:	4602      	mov	r2, r0
  40279e:	4b55      	ldr	r3, [pc, #340]	; (4028f4 <main+0x1b4>)
  4027a0:	601a      	str	r2, [r3, #0]
	Encoder_init();
  4027a2:	4b55      	ldr	r3, [pc, #340]	; (4028f8 <main+0x1b8>)
  4027a4:	4798      	blx	r3
	BUT_init();
  4027a6:	4b55      	ldr	r3, [pc, #340]	; (4028fc <main+0x1bc>)
  4027a8:	4798      	blx	r3

	
	g_systimer = 0;
  4027aa:	4b55      	ldr	r3, [pc, #340]	; (402900 <main+0x1c0>)
  4027ac:	2200      	movs	r2, #0
  4027ae:	601a      	str	r2, [r3, #0]
	encoderPosCount = 0;
  4027b0:	4b54      	ldr	r3, [pc, #336]	; (402904 <main+0x1c4>)
  4027b2:	2200      	movs	r2, #0
  4027b4:	601a      	str	r2, [r3, #0]
	flag_encoder = 1;
  4027b6:	4b54      	ldr	r3, [pc, #336]	; (402908 <main+0x1c8>)
  4027b8:	2201      	movs	r2, #1
  4027ba:	601a      	str	r2, [r3, #0]
	//flag_but = 1;
	//
	pmc_enable_periph_clk(ID_PIOA);
  4027bc:	200a      	movs	r0, #10
  4027be:	4b53      	ldr	r3, [pc, #332]	; (40290c <main+0x1cc>)
  4027c0:	4798      	blx	r3
	pio_set_output(PIOA, 1, 0, 0, 0);
  4027c2:	2300      	movs	r3, #0
  4027c4:	9300      	str	r3, [sp, #0]
  4027c6:	2300      	movs	r3, #0
  4027c8:	2200      	movs	r2, #0
  4027ca:	2101      	movs	r1, #1
  4027cc:	4850      	ldr	r0, [pc, #320]	; (402910 <main+0x1d0>)
  4027ce:	4c51      	ldr	r4, [pc, #324]	; (402914 <main+0x1d4>)
  4027d0:	47a0      	blx	r4
	pio_set_peripheral(PIOA, PIO_PERIPH_B, 1);
  4027d2:	2201      	movs	r2, #1
  4027d4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4027d8:	484d      	ldr	r0, [pc, #308]	; (402910 <main+0x1d0>)
  4027da:	4b4f      	ldr	r3, [pc, #316]	; (402918 <main+0x1d8>)
  4027dc:	4798      	blx	r3
	/* inicializa e configura adc */
	
	

	/* Enable clock for DACC */
	sysclk_enable_peripheral_clock(DACC_ID);
  4027de:	201e      	movs	r0, #30
  4027e0:	4b4e      	ldr	r3, [pc, #312]	; (40291c <main+0x1dc>)
  4027e2:	4798      	blx	r3

	/* Reset DACC registers */
	dacc_reset(DACC_BASE);
  4027e4:	484e      	ldr	r0, [pc, #312]	; (402920 <main+0x1e0>)
  4027e6:	4b4f      	ldr	r3, [pc, #316]	; (402924 <main+0x1e4>)
  4027e8:	4798      	blx	r3
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  4027ea:	2100      	movs	r1, #0
  4027ec:	484c      	ldr	r0, [pc, #304]	; (402920 <main+0x1e0>)
  4027ee:	4b4e      	ldr	r3, [pc, #312]	; (402928 <main+0x1e8>)
  4027f0:	4798      	blx	r3
	
	//config_ADC_TEMP();		
	/* Output example information. */
	//puts(STRING_HEADER);
		
	TC_init(TC0, ID_TC0, 0, 100000);
  4027f2:	4b4e      	ldr	r3, [pc, #312]	; (40292c <main+0x1ec>)
  4027f4:	2200      	movs	r2, #0
  4027f6:	2117      	movs	r1, #23
  4027f8:	484d      	ldr	r0, [pc, #308]	; (402930 <main+0x1f0>)
  4027fa:	4c4e      	ldr	r4, [pc, #312]	; (402934 <main+0x1f4>)
  4027fc:	47a0      	blx	r4
		//		delay_ms(1);
		//	}
		//	
			//Bluetooth
					
			delay_ms(500);
  4027fe:	4b31      	ldr	r3, [pc, #196]	; (4028c4 <main+0x184>)
  402800:	4798      	blx	r3
  402802:	4603      	mov	r3, r0
  402804:	4619      	mov	r1, r3
  402806:	f04f 0200 	mov.w	r2, #0
  40280a:	460b      	mov	r3, r1
  40280c:	4614      	mov	r4, r2
  40280e:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  402812:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  402816:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  40281a:	4653      	mov	r3, sl
  40281c:	465c      	mov	r4, fp
  40281e:	1a5b      	subs	r3, r3, r1
  402820:	eb64 0402 	sbc.w	r4, r4, r2
  402824:	ea4f 0984 	mov.w	r9, r4, lsl #2
  402828:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  40282c:	ea4f 0883 	mov.w	r8, r3, lsl #2
  402830:	4643      	mov	r3, r8
  402832:	464c      	mov	r4, r9
  402834:	185b      	adds	r3, r3, r1
  402836:	eb44 0402 	adc.w	r4, r4, r2
  40283a:	00a2      	lsls	r2, r4, #2
  40283c:	607a      	str	r2, [r7, #4]
  40283e:	687a      	ldr	r2, [r7, #4]
  402840:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  402844:	607a      	str	r2, [r7, #4]
  402846:	009b      	lsls	r3, r3, #2
  402848:	603b      	str	r3, [r7, #0]
  40284a:	e9d7 3400 	ldrd	r3, r4, [r7]
  40284e:	4619      	mov	r1, r3
  402850:	4622      	mov	r2, r4
  402852:	f241 732b 	movw	r3, #5931	; 0x172b
  402856:	f04f 0400 	mov.w	r4, #0
  40285a:	18cd      	adds	r5, r1, r3
  40285c:	eb42 0604 	adc.w	r6, r2, r4
  402860:	4628      	mov	r0, r5
  402862:	4631      	mov	r1, r6
  402864:	4c34      	ldr	r4, [pc, #208]	; (402938 <main+0x1f8>)
  402866:	f241 722c 	movw	r2, #5932	; 0x172c
  40286a:	f04f 0300 	mov.w	r3, #0
  40286e:	47a0      	blx	r4
  402870:	4603      	mov	r3, r0
  402872:	460c      	mov	r4, r1
  402874:	4618      	mov	r0, r3
  402876:	4b31      	ldr	r3, [pc, #196]	; (40293c <main+0x1fc>)
  402878:	4798      	blx	r3
		

			usart_put_string(USART1, "mandando...\r\n");
  40287a:	4931      	ldr	r1, [pc, #196]	; (402940 <main+0x200>)
  40287c:	4816      	ldr	r0, [pc, #88]	; (4028d8 <main+0x198>)
  40287e:	4b17      	ldr	r3, [pc, #92]	; (4028dc <main+0x19c>)
  402880:	4798      	blx	r3
		
			sprintf(buffer, "v%d \n", encoderPosCount);
  402882:	4b20      	ldr	r3, [pc, #128]	; (402904 <main+0x1c4>)
  402884:	681a      	ldr	r2, [r3, #0]
  402886:	f107 0308 	add.w	r3, r7, #8
  40288a:	492e      	ldr	r1, [pc, #184]	; (402944 <main+0x204>)
  40288c:	4618      	mov	r0, r3
  40288e:	4b2e      	ldr	r3, [pc, #184]	; (402948 <main+0x208>)
  402890:	4798      	blx	r3
			usart_log("encoder", buffer);
  402892:	f107 0308 	add.w	r3, r7, #8
  402896:	4619      	mov	r1, r3
  402898:	482c      	ldr	r0, [pc, #176]	; (40294c <main+0x20c>)
  40289a:	4b2d      	ldr	r3, [pc, #180]	; (402950 <main+0x210>)
  40289c:	4798      	blx	r3
			usart_put_string(UART3, buffer);
  40289e:	f107 0308 	add.w	r3, r7, #8
  4028a2:	4619      	mov	r1, r3
  4028a4:	482b      	ldr	r0, [pc, #172]	; (402954 <main+0x214>)
  4028a6:	4b0d      	ldr	r3, [pc, #52]	; (4028dc <main+0x19c>)
  4028a8:	4798      	blx	r3
			flag_encoder = 0;
  4028aa:	4b17      	ldr	r3, [pc, #92]	; (402908 <main+0x1c8>)
  4028ac:	2200      	movs	r2, #0
  4028ae:	601a      	str	r2, [r3, #0]
			delay_ms(500);
  4028b0:	e7a5      	b.n	4027fe <main+0xbe>
  4028b2:	bf00      	nop
  4028b4:	00401085 	.word	0x00401085
  4028b8:	00400c51 	.word	0x00400c51
  4028bc:	00401fa1 	.word	0x00401fa1
  4028c0:	400e1850 	.word	0x400e1850
  4028c4:	00401f5d 	.word	0x00401f5d
  4028c8:	10624dd3 	.word	0x10624dd3
  4028cc:	00401e81 	.word	0x00401e81
  4028d0:	0040235d 	.word	0x0040235d
  4028d4:	00407300 	.word	0x00407300
  4028d8:	40028000 	.word	0x40028000
  4028dc:	00402239 	.word	0x00402239
  4028e0:	00407314 	.word	0x00407314
  4028e4:	004023b1 	.word	0x004023b1
  4028e8:	00402421 	.word	0x00402421
  4028ec:	400e1400 	.word	0x400e1400
  4028f0:	00401159 	.word	0x00401159
  4028f4:	20400b1c 	.word	0x20400b1c
  4028f8:	0040255d 	.word	0x0040255d
  4028fc:	0040267d 	.word	0x0040267d
  402900:	20400a58 	.word	0x20400a58
  402904:	20400a5c 	.word	0x20400a5c
  402908:	20400a60 	.word	0x20400a60
  40290c:	004019c5 	.word	0x004019c5
  402910:	400e0e00 	.word	0x400e0e00
  402914:	00401331 	.word	0x00401331
  402918:	0040119f 	.word	0x0040119f
  40291c:	00401f85 	.word	0x00401f85
  402920:	40040000 	.word	0x40040000
  402924:	0040033d 	.word	0x0040033d
  402928:	00400357 	.word	0x00400357
  40292c:	000186a0 	.word	0x000186a0
  402930:	4000c000 	.word	0x4000c000
  402934:	00402171 	.word	0x00402171
  402938:	00402959 	.word	0x00402959
  40293c:	20400001 	.word	0x20400001
  402940:	0040732c 	.word	0x0040732c
  402944:	0040733c 	.word	0x0040733c
  402948:	00402d55 	.word	0x00402d55
  40294c:	00407344 	.word	0x00407344
  402950:	0040230d 	.word	0x0040230d
  402954:	400e1c00 	.word	0x400e1c00

00402958 <__aeabi_uldivmod>:
  402958:	b953      	cbnz	r3, 402970 <__aeabi_uldivmod+0x18>
  40295a:	b94a      	cbnz	r2, 402970 <__aeabi_uldivmod+0x18>
  40295c:	2900      	cmp	r1, #0
  40295e:	bf08      	it	eq
  402960:	2800      	cmpeq	r0, #0
  402962:	bf1c      	itt	ne
  402964:	f04f 31ff 	movne.w	r1, #4294967295
  402968:	f04f 30ff 	movne.w	r0, #4294967295
  40296c:	f000 b97a 	b.w	402c64 <__aeabi_idiv0>
  402970:	f1ad 0c08 	sub.w	ip, sp, #8
  402974:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402978:	f000 f806 	bl	402988 <__udivmoddi4>
  40297c:	f8dd e004 	ldr.w	lr, [sp, #4]
  402980:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402984:	b004      	add	sp, #16
  402986:	4770      	bx	lr

00402988 <__udivmoddi4>:
  402988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40298c:	468c      	mov	ip, r1
  40298e:	460d      	mov	r5, r1
  402990:	4604      	mov	r4, r0
  402992:	9e08      	ldr	r6, [sp, #32]
  402994:	2b00      	cmp	r3, #0
  402996:	d151      	bne.n	402a3c <__udivmoddi4+0xb4>
  402998:	428a      	cmp	r2, r1
  40299a:	4617      	mov	r7, r2
  40299c:	d96d      	bls.n	402a7a <__udivmoddi4+0xf2>
  40299e:	fab2 fe82 	clz	lr, r2
  4029a2:	f1be 0f00 	cmp.w	lr, #0
  4029a6:	d00b      	beq.n	4029c0 <__udivmoddi4+0x38>
  4029a8:	f1ce 0c20 	rsb	ip, lr, #32
  4029ac:	fa01 f50e 	lsl.w	r5, r1, lr
  4029b0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4029b4:	fa02 f70e 	lsl.w	r7, r2, lr
  4029b8:	ea4c 0c05 	orr.w	ip, ip, r5
  4029bc:	fa00 f40e 	lsl.w	r4, r0, lr
  4029c0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4029c4:	0c25      	lsrs	r5, r4, #16
  4029c6:	fbbc f8fa 	udiv	r8, ip, sl
  4029ca:	fa1f f987 	uxth.w	r9, r7
  4029ce:	fb0a cc18 	mls	ip, sl, r8, ip
  4029d2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4029d6:	fb08 f309 	mul.w	r3, r8, r9
  4029da:	42ab      	cmp	r3, r5
  4029dc:	d90a      	bls.n	4029f4 <__udivmoddi4+0x6c>
  4029de:	19ed      	adds	r5, r5, r7
  4029e0:	f108 32ff 	add.w	r2, r8, #4294967295
  4029e4:	f080 8123 	bcs.w	402c2e <__udivmoddi4+0x2a6>
  4029e8:	42ab      	cmp	r3, r5
  4029ea:	f240 8120 	bls.w	402c2e <__udivmoddi4+0x2a6>
  4029ee:	f1a8 0802 	sub.w	r8, r8, #2
  4029f2:	443d      	add	r5, r7
  4029f4:	1aed      	subs	r5, r5, r3
  4029f6:	b2a4      	uxth	r4, r4
  4029f8:	fbb5 f0fa 	udiv	r0, r5, sl
  4029fc:	fb0a 5510 	mls	r5, sl, r0, r5
  402a00:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402a04:	fb00 f909 	mul.w	r9, r0, r9
  402a08:	45a1      	cmp	r9, r4
  402a0a:	d909      	bls.n	402a20 <__udivmoddi4+0x98>
  402a0c:	19e4      	adds	r4, r4, r7
  402a0e:	f100 33ff 	add.w	r3, r0, #4294967295
  402a12:	f080 810a 	bcs.w	402c2a <__udivmoddi4+0x2a2>
  402a16:	45a1      	cmp	r9, r4
  402a18:	f240 8107 	bls.w	402c2a <__udivmoddi4+0x2a2>
  402a1c:	3802      	subs	r0, #2
  402a1e:	443c      	add	r4, r7
  402a20:	eba4 0409 	sub.w	r4, r4, r9
  402a24:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402a28:	2100      	movs	r1, #0
  402a2a:	2e00      	cmp	r6, #0
  402a2c:	d061      	beq.n	402af2 <__udivmoddi4+0x16a>
  402a2e:	fa24 f40e 	lsr.w	r4, r4, lr
  402a32:	2300      	movs	r3, #0
  402a34:	6034      	str	r4, [r6, #0]
  402a36:	6073      	str	r3, [r6, #4]
  402a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a3c:	428b      	cmp	r3, r1
  402a3e:	d907      	bls.n	402a50 <__udivmoddi4+0xc8>
  402a40:	2e00      	cmp	r6, #0
  402a42:	d054      	beq.n	402aee <__udivmoddi4+0x166>
  402a44:	2100      	movs	r1, #0
  402a46:	e886 0021 	stmia.w	r6, {r0, r5}
  402a4a:	4608      	mov	r0, r1
  402a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a50:	fab3 f183 	clz	r1, r3
  402a54:	2900      	cmp	r1, #0
  402a56:	f040 808e 	bne.w	402b76 <__udivmoddi4+0x1ee>
  402a5a:	42ab      	cmp	r3, r5
  402a5c:	d302      	bcc.n	402a64 <__udivmoddi4+0xdc>
  402a5e:	4282      	cmp	r2, r0
  402a60:	f200 80fa 	bhi.w	402c58 <__udivmoddi4+0x2d0>
  402a64:	1a84      	subs	r4, r0, r2
  402a66:	eb65 0503 	sbc.w	r5, r5, r3
  402a6a:	2001      	movs	r0, #1
  402a6c:	46ac      	mov	ip, r5
  402a6e:	2e00      	cmp	r6, #0
  402a70:	d03f      	beq.n	402af2 <__udivmoddi4+0x16a>
  402a72:	e886 1010 	stmia.w	r6, {r4, ip}
  402a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a7a:	b912      	cbnz	r2, 402a82 <__udivmoddi4+0xfa>
  402a7c:	2701      	movs	r7, #1
  402a7e:	fbb7 f7f2 	udiv	r7, r7, r2
  402a82:	fab7 fe87 	clz	lr, r7
  402a86:	f1be 0f00 	cmp.w	lr, #0
  402a8a:	d134      	bne.n	402af6 <__udivmoddi4+0x16e>
  402a8c:	1beb      	subs	r3, r5, r7
  402a8e:	0c3a      	lsrs	r2, r7, #16
  402a90:	fa1f fc87 	uxth.w	ip, r7
  402a94:	2101      	movs	r1, #1
  402a96:	fbb3 f8f2 	udiv	r8, r3, r2
  402a9a:	0c25      	lsrs	r5, r4, #16
  402a9c:	fb02 3318 	mls	r3, r2, r8, r3
  402aa0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402aa4:	fb0c f308 	mul.w	r3, ip, r8
  402aa8:	42ab      	cmp	r3, r5
  402aaa:	d907      	bls.n	402abc <__udivmoddi4+0x134>
  402aac:	19ed      	adds	r5, r5, r7
  402aae:	f108 30ff 	add.w	r0, r8, #4294967295
  402ab2:	d202      	bcs.n	402aba <__udivmoddi4+0x132>
  402ab4:	42ab      	cmp	r3, r5
  402ab6:	f200 80d1 	bhi.w	402c5c <__udivmoddi4+0x2d4>
  402aba:	4680      	mov	r8, r0
  402abc:	1aed      	subs	r5, r5, r3
  402abe:	b2a3      	uxth	r3, r4
  402ac0:	fbb5 f0f2 	udiv	r0, r5, r2
  402ac4:	fb02 5510 	mls	r5, r2, r0, r5
  402ac8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402acc:	fb0c fc00 	mul.w	ip, ip, r0
  402ad0:	45a4      	cmp	ip, r4
  402ad2:	d907      	bls.n	402ae4 <__udivmoddi4+0x15c>
  402ad4:	19e4      	adds	r4, r4, r7
  402ad6:	f100 33ff 	add.w	r3, r0, #4294967295
  402ada:	d202      	bcs.n	402ae2 <__udivmoddi4+0x15a>
  402adc:	45a4      	cmp	ip, r4
  402ade:	f200 80b8 	bhi.w	402c52 <__udivmoddi4+0x2ca>
  402ae2:	4618      	mov	r0, r3
  402ae4:	eba4 040c 	sub.w	r4, r4, ip
  402ae8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402aec:	e79d      	b.n	402a2a <__udivmoddi4+0xa2>
  402aee:	4631      	mov	r1, r6
  402af0:	4630      	mov	r0, r6
  402af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402af6:	f1ce 0420 	rsb	r4, lr, #32
  402afa:	fa05 f30e 	lsl.w	r3, r5, lr
  402afe:	fa07 f70e 	lsl.w	r7, r7, lr
  402b02:	fa20 f804 	lsr.w	r8, r0, r4
  402b06:	0c3a      	lsrs	r2, r7, #16
  402b08:	fa25 f404 	lsr.w	r4, r5, r4
  402b0c:	ea48 0803 	orr.w	r8, r8, r3
  402b10:	fbb4 f1f2 	udiv	r1, r4, r2
  402b14:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402b18:	fb02 4411 	mls	r4, r2, r1, r4
  402b1c:	fa1f fc87 	uxth.w	ip, r7
  402b20:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402b24:	fb01 f30c 	mul.w	r3, r1, ip
  402b28:	42ab      	cmp	r3, r5
  402b2a:	fa00 f40e 	lsl.w	r4, r0, lr
  402b2e:	d909      	bls.n	402b44 <__udivmoddi4+0x1bc>
  402b30:	19ed      	adds	r5, r5, r7
  402b32:	f101 30ff 	add.w	r0, r1, #4294967295
  402b36:	f080 808a 	bcs.w	402c4e <__udivmoddi4+0x2c6>
  402b3a:	42ab      	cmp	r3, r5
  402b3c:	f240 8087 	bls.w	402c4e <__udivmoddi4+0x2c6>
  402b40:	3902      	subs	r1, #2
  402b42:	443d      	add	r5, r7
  402b44:	1aeb      	subs	r3, r5, r3
  402b46:	fa1f f588 	uxth.w	r5, r8
  402b4a:	fbb3 f0f2 	udiv	r0, r3, r2
  402b4e:	fb02 3310 	mls	r3, r2, r0, r3
  402b52:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402b56:	fb00 f30c 	mul.w	r3, r0, ip
  402b5a:	42ab      	cmp	r3, r5
  402b5c:	d907      	bls.n	402b6e <__udivmoddi4+0x1e6>
  402b5e:	19ed      	adds	r5, r5, r7
  402b60:	f100 38ff 	add.w	r8, r0, #4294967295
  402b64:	d26f      	bcs.n	402c46 <__udivmoddi4+0x2be>
  402b66:	42ab      	cmp	r3, r5
  402b68:	d96d      	bls.n	402c46 <__udivmoddi4+0x2be>
  402b6a:	3802      	subs	r0, #2
  402b6c:	443d      	add	r5, r7
  402b6e:	1aeb      	subs	r3, r5, r3
  402b70:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402b74:	e78f      	b.n	402a96 <__udivmoddi4+0x10e>
  402b76:	f1c1 0720 	rsb	r7, r1, #32
  402b7a:	fa22 f807 	lsr.w	r8, r2, r7
  402b7e:	408b      	lsls	r3, r1
  402b80:	fa05 f401 	lsl.w	r4, r5, r1
  402b84:	ea48 0303 	orr.w	r3, r8, r3
  402b88:	fa20 fe07 	lsr.w	lr, r0, r7
  402b8c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402b90:	40fd      	lsrs	r5, r7
  402b92:	ea4e 0e04 	orr.w	lr, lr, r4
  402b96:	fbb5 f9fc 	udiv	r9, r5, ip
  402b9a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402b9e:	fb0c 5519 	mls	r5, ip, r9, r5
  402ba2:	fa1f f883 	uxth.w	r8, r3
  402ba6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402baa:	fb09 f408 	mul.w	r4, r9, r8
  402bae:	42ac      	cmp	r4, r5
  402bb0:	fa02 f201 	lsl.w	r2, r2, r1
  402bb4:	fa00 fa01 	lsl.w	sl, r0, r1
  402bb8:	d908      	bls.n	402bcc <__udivmoddi4+0x244>
  402bba:	18ed      	adds	r5, r5, r3
  402bbc:	f109 30ff 	add.w	r0, r9, #4294967295
  402bc0:	d243      	bcs.n	402c4a <__udivmoddi4+0x2c2>
  402bc2:	42ac      	cmp	r4, r5
  402bc4:	d941      	bls.n	402c4a <__udivmoddi4+0x2c2>
  402bc6:	f1a9 0902 	sub.w	r9, r9, #2
  402bca:	441d      	add	r5, r3
  402bcc:	1b2d      	subs	r5, r5, r4
  402bce:	fa1f fe8e 	uxth.w	lr, lr
  402bd2:	fbb5 f0fc 	udiv	r0, r5, ip
  402bd6:	fb0c 5510 	mls	r5, ip, r0, r5
  402bda:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402bde:	fb00 f808 	mul.w	r8, r0, r8
  402be2:	45a0      	cmp	r8, r4
  402be4:	d907      	bls.n	402bf6 <__udivmoddi4+0x26e>
  402be6:	18e4      	adds	r4, r4, r3
  402be8:	f100 35ff 	add.w	r5, r0, #4294967295
  402bec:	d229      	bcs.n	402c42 <__udivmoddi4+0x2ba>
  402bee:	45a0      	cmp	r8, r4
  402bf0:	d927      	bls.n	402c42 <__udivmoddi4+0x2ba>
  402bf2:	3802      	subs	r0, #2
  402bf4:	441c      	add	r4, r3
  402bf6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402bfa:	eba4 0408 	sub.w	r4, r4, r8
  402bfe:	fba0 8902 	umull	r8, r9, r0, r2
  402c02:	454c      	cmp	r4, r9
  402c04:	46c6      	mov	lr, r8
  402c06:	464d      	mov	r5, r9
  402c08:	d315      	bcc.n	402c36 <__udivmoddi4+0x2ae>
  402c0a:	d012      	beq.n	402c32 <__udivmoddi4+0x2aa>
  402c0c:	b156      	cbz	r6, 402c24 <__udivmoddi4+0x29c>
  402c0e:	ebba 030e 	subs.w	r3, sl, lr
  402c12:	eb64 0405 	sbc.w	r4, r4, r5
  402c16:	fa04 f707 	lsl.w	r7, r4, r7
  402c1a:	40cb      	lsrs	r3, r1
  402c1c:	431f      	orrs	r7, r3
  402c1e:	40cc      	lsrs	r4, r1
  402c20:	6037      	str	r7, [r6, #0]
  402c22:	6074      	str	r4, [r6, #4]
  402c24:	2100      	movs	r1, #0
  402c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c2a:	4618      	mov	r0, r3
  402c2c:	e6f8      	b.n	402a20 <__udivmoddi4+0x98>
  402c2e:	4690      	mov	r8, r2
  402c30:	e6e0      	b.n	4029f4 <__udivmoddi4+0x6c>
  402c32:	45c2      	cmp	sl, r8
  402c34:	d2ea      	bcs.n	402c0c <__udivmoddi4+0x284>
  402c36:	ebb8 0e02 	subs.w	lr, r8, r2
  402c3a:	eb69 0503 	sbc.w	r5, r9, r3
  402c3e:	3801      	subs	r0, #1
  402c40:	e7e4      	b.n	402c0c <__udivmoddi4+0x284>
  402c42:	4628      	mov	r0, r5
  402c44:	e7d7      	b.n	402bf6 <__udivmoddi4+0x26e>
  402c46:	4640      	mov	r0, r8
  402c48:	e791      	b.n	402b6e <__udivmoddi4+0x1e6>
  402c4a:	4681      	mov	r9, r0
  402c4c:	e7be      	b.n	402bcc <__udivmoddi4+0x244>
  402c4e:	4601      	mov	r1, r0
  402c50:	e778      	b.n	402b44 <__udivmoddi4+0x1bc>
  402c52:	3802      	subs	r0, #2
  402c54:	443c      	add	r4, r7
  402c56:	e745      	b.n	402ae4 <__udivmoddi4+0x15c>
  402c58:	4608      	mov	r0, r1
  402c5a:	e708      	b.n	402a6e <__udivmoddi4+0xe6>
  402c5c:	f1a8 0802 	sub.w	r8, r8, #2
  402c60:	443d      	add	r5, r7
  402c62:	e72b      	b.n	402abc <__udivmoddi4+0x134>

00402c64 <__aeabi_idiv0>:
  402c64:	4770      	bx	lr
  402c66:	bf00      	nop

00402c68 <__libc_init_array>:
  402c68:	b570      	push	{r4, r5, r6, lr}
  402c6a:	4e0f      	ldr	r6, [pc, #60]	; (402ca8 <__libc_init_array+0x40>)
  402c6c:	4d0f      	ldr	r5, [pc, #60]	; (402cac <__libc_init_array+0x44>)
  402c6e:	1b76      	subs	r6, r6, r5
  402c70:	10b6      	asrs	r6, r6, #2
  402c72:	bf18      	it	ne
  402c74:	2400      	movne	r4, #0
  402c76:	d005      	beq.n	402c84 <__libc_init_array+0x1c>
  402c78:	3401      	adds	r4, #1
  402c7a:	f855 3b04 	ldr.w	r3, [r5], #4
  402c7e:	4798      	blx	r3
  402c80:	42a6      	cmp	r6, r4
  402c82:	d1f9      	bne.n	402c78 <__libc_init_array+0x10>
  402c84:	4e0a      	ldr	r6, [pc, #40]	; (402cb0 <__libc_init_array+0x48>)
  402c86:	4d0b      	ldr	r5, [pc, #44]	; (402cb4 <__libc_init_array+0x4c>)
  402c88:	1b76      	subs	r6, r6, r5
  402c8a:	f004 fca5 	bl	4075d8 <_init>
  402c8e:	10b6      	asrs	r6, r6, #2
  402c90:	bf18      	it	ne
  402c92:	2400      	movne	r4, #0
  402c94:	d006      	beq.n	402ca4 <__libc_init_array+0x3c>
  402c96:	3401      	adds	r4, #1
  402c98:	f855 3b04 	ldr.w	r3, [r5], #4
  402c9c:	4798      	blx	r3
  402c9e:	42a6      	cmp	r6, r4
  402ca0:	d1f9      	bne.n	402c96 <__libc_init_array+0x2e>
  402ca2:	bd70      	pop	{r4, r5, r6, pc}
  402ca4:	bd70      	pop	{r4, r5, r6, pc}
  402ca6:	bf00      	nop
  402ca8:	004075e4 	.word	0x004075e4
  402cac:	004075e4 	.word	0x004075e4
  402cb0:	004075ec 	.word	0x004075ec
  402cb4:	004075e4 	.word	0x004075e4

00402cb8 <memset>:
  402cb8:	b470      	push	{r4, r5, r6}
  402cba:	0786      	lsls	r6, r0, #30
  402cbc:	d046      	beq.n	402d4c <memset+0x94>
  402cbe:	1e54      	subs	r4, r2, #1
  402cc0:	2a00      	cmp	r2, #0
  402cc2:	d041      	beq.n	402d48 <memset+0x90>
  402cc4:	b2ca      	uxtb	r2, r1
  402cc6:	4603      	mov	r3, r0
  402cc8:	e002      	b.n	402cd0 <memset+0x18>
  402cca:	f114 34ff 	adds.w	r4, r4, #4294967295
  402cce:	d33b      	bcc.n	402d48 <memset+0x90>
  402cd0:	f803 2b01 	strb.w	r2, [r3], #1
  402cd4:	079d      	lsls	r5, r3, #30
  402cd6:	d1f8      	bne.n	402cca <memset+0x12>
  402cd8:	2c03      	cmp	r4, #3
  402cda:	d92e      	bls.n	402d3a <memset+0x82>
  402cdc:	b2cd      	uxtb	r5, r1
  402cde:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402ce2:	2c0f      	cmp	r4, #15
  402ce4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402ce8:	d919      	bls.n	402d1e <memset+0x66>
  402cea:	f103 0210 	add.w	r2, r3, #16
  402cee:	4626      	mov	r6, r4
  402cf0:	3e10      	subs	r6, #16
  402cf2:	2e0f      	cmp	r6, #15
  402cf4:	f842 5c10 	str.w	r5, [r2, #-16]
  402cf8:	f842 5c0c 	str.w	r5, [r2, #-12]
  402cfc:	f842 5c08 	str.w	r5, [r2, #-8]
  402d00:	f842 5c04 	str.w	r5, [r2, #-4]
  402d04:	f102 0210 	add.w	r2, r2, #16
  402d08:	d8f2      	bhi.n	402cf0 <memset+0x38>
  402d0a:	f1a4 0210 	sub.w	r2, r4, #16
  402d0e:	f022 020f 	bic.w	r2, r2, #15
  402d12:	f004 040f 	and.w	r4, r4, #15
  402d16:	3210      	adds	r2, #16
  402d18:	2c03      	cmp	r4, #3
  402d1a:	4413      	add	r3, r2
  402d1c:	d90d      	bls.n	402d3a <memset+0x82>
  402d1e:	461e      	mov	r6, r3
  402d20:	4622      	mov	r2, r4
  402d22:	3a04      	subs	r2, #4
  402d24:	2a03      	cmp	r2, #3
  402d26:	f846 5b04 	str.w	r5, [r6], #4
  402d2a:	d8fa      	bhi.n	402d22 <memset+0x6a>
  402d2c:	1f22      	subs	r2, r4, #4
  402d2e:	f022 0203 	bic.w	r2, r2, #3
  402d32:	3204      	adds	r2, #4
  402d34:	4413      	add	r3, r2
  402d36:	f004 0403 	and.w	r4, r4, #3
  402d3a:	b12c      	cbz	r4, 402d48 <memset+0x90>
  402d3c:	b2c9      	uxtb	r1, r1
  402d3e:	441c      	add	r4, r3
  402d40:	f803 1b01 	strb.w	r1, [r3], #1
  402d44:	429c      	cmp	r4, r3
  402d46:	d1fb      	bne.n	402d40 <memset+0x88>
  402d48:	bc70      	pop	{r4, r5, r6}
  402d4a:	4770      	bx	lr
  402d4c:	4614      	mov	r4, r2
  402d4e:	4603      	mov	r3, r0
  402d50:	e7c2      	b.n	402cd8 <memset+0x20>
  402d52:	bf00      	nop

00402d54 <sprintf>:
  402d54:	b40e      	push	{r1, r2, r3}
  402d56:	b5f0      	push	{r4, r5, r6, r7, lr}
  402d58:	b09c      	sub	sp, #112	; 0x70
  402d5a:	ab21      	add	r3, sp, #132	; 0x84
  402d5c:	490f      	ldr	r1, [pc, #60]	; (402d9c <sprintf+0x48>)
  402d5e:	f853 2b04 	ldr.w	r2, [r3], #4
  402d62:	9301      	str	r3, [sp, #4]
  402d64:	4605      	mov	r5, r0
  402d66:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402d6a:	6808      	ldr	r0, [r1, #0]
  402d6c:	9502      	str	r5, [sp, #8]
  402d6e:	f44f 7702 	mov.w	r7, #520	; 0x208
  402d72:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402d76:	a902      	add	r1, sp, #8
  402d78:	9506      	str	r5, [sp, #24]
  402d7a:	f8ad 7014 	strh.w	r7, [sp, #20]
  402d7e:	9404      	str	r4, [sp, #16]
  402d80:	9407      	str	r4, [sp, #28]
  402d82:	f8ad 6016 	strh.w	r6, [sp, #22]
  402d86:	f000 f889 	bl	402e9c <_svfprintf_r>
  402d8a:	9b02      	ldr	r3, [sp, #8]
  402d8c:	2200      	movs	r2, #0
  402d8e:	701a      	strb	r2, [r3, #0]
  402d90:	b01c      	add	sp, #112	; 0x70
  402d92:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402d96:	b003      	add	sp, #12
  402d98:	4770      	bx	lr
  402d9a:	bf00      	nop
  402d9c:	20400010 	.word	0x20400010
	...

00402dc0 <strlen>:
  402dc0:	f890 f000 	pld	[r0]
  402dc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402dc8:	f020 0107 	bic.w	r1, r0, #7
  402dcc:	f06f 0c00 	mvn.w	ip, #0
  402dd0:	f010 0407 	ands.w	r4, r0, #7
  402dd4:	f891 f020 	pld	[r1, #32]
  402dd8:	f040 8049 	bne.w	402e6e <strlen+0xae>
  402ddc:	f04f 0400 	mov.w	r4, #0
  402de0:	f06f 0007 	mvn.w	r0, #7
  402de4:	e9d1 2300 	ldrd	r2, r3, [r1]
  402de8:	f891 f040 	pld	[r1, #64]	; 0x40
  402dec:	f100 0008 	add.w	r0, r0, #8
  402df0:	fa82 f24c 	uadd8	r2, r2, ip
  402df4:	faa4 f28c 	sel	r2, r4, ip
  402df8:	fa83 f34c 	uadd8	r3, r3, ip
  402dfc:	faa2 f38c 	sel	r3, r2, ip
  402e00:	bb4b      	cbnz	r3, 402e56 <strlen+0x96>
  402e02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402e06:	fa82 f24c 	uadd8	r2, r2, ip
  402e0a:	f100 0008 	add.w	r0, r0, #8
  402e0e:	faa4 f28c 	sel	r2, r4, ip
  402e12:	fa83 f34c 	uadd8	r3, r3, ip
  402e16:	faa2 f38c 	sel	r3, r2, ip
  402e1a:	b9e3      	cbnz	r3, 402e56 <strlen+0x96>
  402e1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402e20:	fa82 f24c 	uadd8	r2, r2, ip
  402e24:	f100 0008 	add.w	r0, r0, #8
  402e28:	faa4 f28c 	sel	r2, r4, ip
  402e2c:	fa83 f34c 	uadd8	r3, r3, ip
  402e30:	faa2 f38c 	sel	r3, r2, ip
  402e34:	b97b      	cbnz	r3, 402e56 <strlen+0x96>
  402e36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  402e3a:	f101 0120 	add.w	r1, r1, #32
  402e3e:	fa82 f24c 	uadd8	r2, r2, ip
  402e42:	f100 0008 	add.w	r0, r0, #8
  402e46:	faa4 f28c 	sel	r2, r4, ip
  402e4a:	fa83 f34c 	uadd8	r3, r3, ip
  402e4e:	faa2 f38c 	sel	r3, r2, ip
  402e52:	2b00      	cmp	r3, #0
  402e54:	d0c6      	beq.n	402de4 <strlen+0x24>
  402e56:	2a00      	cmp	r2, #0
  402e58:	bf04      	itt	eq
  402e5a:	3004      	addeq	r0, #4
  402e5c:	461a      	moveq	r2, r3
  402e5e:	ba12      	rev	r2, r2
  402e60:	fab2 f282 	clz	r2, r2
  402e64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402e68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  402e6c:	4770      	bx	lr
  402e6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402e72:	f004 0503 	and.w	r5, r4, #3
  402e76:	f1c4 0000 	rsb	r0, r4, #0
  402e7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  402e7e:	f014 0f04 	tst.w	r4, #4
  402e82:	f891 f040 	pld	[r1, #64]	; 0x40
  402e86:	fa0c f505 	lsl.w	r5, ip, r5
  402e8a:	ea62 0205 	orn	r2, r2, r5
  402e8e:	bf1c      	itt	ne
  402e90:	ea63 0305 	ornne	r3, r3, r5
  402e94:	4662      	movne	r2, ip
  402e96:	f04f 0400 	mov.w	r4, #0
  402e9a:	e7a9      	b.n	402df0 <strlen+0x30>

00402e9c <_svfprintf_r>:
  402e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ea0:	b0c3      	sub	sp, #268	; 0x10c
  402ea2:	460c      	mov	r4, r1
  402ea4:	910b      	str	r1, [sp, #44]	; 0x2c
  402ea6:	4692      	mov	sl, r2
  402ea8:	930f      	str	r3, [sp, #60]	; 0x3c
  402eaa:	900c      	str	r0, [sp, #48]	; 0x30
  402eac:	f002 fa0c 	bl	4052c8 <_localeconv_r>
  402eb0:	6803      	ldr	r3, [r0, #0]
  402eb2:	931a      	str	r3, [sp, #104]	; 0x68
  402eb4:	4618      	mov	r0, r3
  402eb6:	f7ff ff83 	bl	402dc0 <strlen>
  402eba:	89a3      	ldrh	r3, [r4, #12]
  402ebc:	9019      	str	r0, [sp, #100]	; 0x64
  402ebe:	0619      	lsls	r1, r3, #24
  402ec0:	d503      	bpl.n	402eca <_svfprintf_r+0x2e>
  402ec2:	6923      	ldr	r3, [r4, #16]
  402ec4:	2b00      	cmp	r3, #0
  402ec6:	f001 8003 	beq.w	403ed0 <_svfprintf_r+0x1034>
  402eca:	2300      	movs	r3, #0
  402ecc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402ed0:	9313      	str	r3, [sp, #76]	; 0x4c
  402ed2:	9315      	str	r3, [sp, #84]	; 0x54
  402ed4:	9314      	str	r3, [sp, #80]	; 0x50
  402ed6:	9327      	str	r3, [sp, #156]	; 0x9c
  402ed8:	9326      	str	r3, [sp, #152]	; 0x98
  402eda:	9318      	str	r3, [sp, #96]	; 0x60
  402edc:	931b      	str	r3, [sp, #108]	; 0x6c
  402ede:	9309      	str	r3, [sp, #36]	; 0x24
  402ee0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402ee4:	46c8      	mov	r8, r9
  402ee6:	9316      	str	r3, [sp, #88]	; 0x58
  402ee8:	9317      	str	r3, [sp, #92]	; 0x5c
  402eea:	f89a 3000 	ldrb.w	r3, [sl]
  402eee:	4654      	mov	r4, sl
  402ef0:	b1e3      	cbz	r3, 402f2c <_svfprintf_r+0x90>
  402ef2:	2b25      	cmp	r3, #37	; 0x25
  402ef4:	d102      	bne.n	402efc <_svfprintf_r+0x60>
  402ef6:	e019      	b.n	402f2c <_svfprintf_r+0x90>
  402ef8:	2b25      	cmp	r3, #37	; 0x25
  402efa:	d003      	beq.n	402f04 <_svfprintf_r+0x68>
  402efc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402f00:	2b00      	cmp	r3, #0
  402f02:	d1f9      	bne.n	402ef8 <_svfprintf_r+0x5c>
  402f04:	eba4 050a 	sub.w	r5, r4, sl
  402f08:	b185      	cbz	r5, 402f2c <_svfprintf_r+0x90>
  402f0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f0c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402f0e:	f8c8 a000 	str.w	sl, [r8]
  402f12:	3301      	adds	r3, #1
  402f14:	442a      	add	r2, r5
  402f16:	2b07      	cmp	r3, #7
  402f18:	f8c8 5004 	str.w	r5, [r8, #4]
  402f1c:	9227      	str	r2, [sp, #156]	; 0x9c
  402f1e:	9326      	str	r3, [sp, #152]	; 0x98
  402f20:	dc7f      	bgt.n	403022 <_svfprintf_r+0x186>
  402f22:	f108 0808 	add.w	r8, r8, #8
  402f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402f28:	442b      	add	r3, r5
  402f2a:	9309      	str	r3, [sp, #36]	; 0x24
  402f2c:	7823      	ldrb	r3, [r4, #0]
  402f2e:	2b00      	cmp	r3, #0
  402f30:	d07f      	beq.n	403032 <_svfprintf_r+0x196>
  402f32:	2300      	movs	r3, #0
  402f34:	461a      	mov	r2, r3
  402f36:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402f3a:	4619      	mov	r1, r3
  402f3c:	930d      	str	r3, [sp, #52]	; 0x34
  402f3e:	469b      	mov	fp, r3
  402f40:	f04f 30ff 	mov.w	r0, #4294967295
  402f44:	7863      	ldrb	r3, [r4, #1]
  402f46:	900a      	str	r0, [sp, #40]	; 0x28
  402f48:	f104 0a01 	add.w	sl, r4, #1
  402f4c:	f10a 0a01 	add.w	sl, sl, #1
  402f50:	f1a3 0020 	sub.w	r0, r3, #32
  402f54:	2858      	cmp	r0, #88	; 0x58
  402f56:	f200 83c1 	bhi.w	4036dc <_svfprintf_r+0x840>
  402f5a:	e8df f010 	tbh	[pc, r0, lsl #1]
  402f5e:	0238      	.short	0x0238
  402f60:	03bf03bf 	.word	0x03bf03bf
  402f64:	03bf0240 	.word	0x03bf0240
  402f68:	03bf03bf 	.word	0x03bf03bf
  402f6c:	03bf03bf 	.word	0x03bf03bf
  402f70:	024503bf 	.word	0x024503bf
  402f74:	03bf0203 	.word	0x03bf0203
  402f78:	026b005d 	.word	0x026b005d
  402f7c:	028603bf 	.word	0x028603bf
  402f80:	039d039d 	.word	0x039d039d
  402f84:	039d039d 	.word	0x039d039d
  402f88:	039d039d 	.word	0x039d039d
  402f8c:	039d039d 	.word	0x039d039d
  402f90:	03bf039d 	.word	0x03bf039d
  402f94:	03bf03bf 	.word	0x03bf03bf
  402f98:	03bf03bf 	.word	0x03bf03bf
  402f9c:	03bf03bf 	.word	0x03bf03bf
  402fa0:	03bf03bf 	.word	0x03bf03bf
  402fa4:	033703bf 	.word	0x033703bf
  402fa8:	03bf0357 	.word	0x03bf0357
  402fac:	03bf0357 	.word	0x03bf0357
  402fb0:	03bf03bf 	.word	0x03bf03bf
  402fb4:	039803bf 	.word	0x039803bf
  402fb8:	03bf03bf 	.word	0x03bf03bf
  402fbc:	03bf03ad 	.word	0x03bf03ad
  402fc0:	03bf03bf 	.word	0x03bf03bf
  402fc4:	03bf03bf 	.word	0x03bf03bf
  402fc8:	03bf0259 	.word	0x03bf0259
  402fcc:	031e03bf 	.word	0x031e03bf
  402fd0:	03bf03bf 	.word	0x03bf03bf
  402fd4:	03bf03bf 	.word	0x03bf03bf
  402fd8:	03bf03bf 	.word	0x03bf03bf
  402fdc:	03bf03bf 	.word	0x03bf03bf
  402fe0:	03bf03bf 	.word	0x03bf03bf
  402fe4:	02db02c6 	.word	0x02db02c6
  402fe8:	03570357 	.word	0x03570357
  402fec:	028b0357 	.word	0x028b0357
  402ff0:	03bf02db 	.word	0x03bf02db
  402ff4:	029003bf 	.word	0x029003bf
  402ff8:	029d03bf 	.word	0x029d03bf
  402ffc:	02b401cc 	.word	0x02b401cc
  403000:	03bf0208 	.word	0x03bf0208
  403004:	03bf01e1 	.word	0x03bf01e1
  403008:	03bf007e 	.word	0x03bf007e
  40300c:	020d03bf 	.word	0x020d03bf
  403010:	980d      	ldr	r0, [sp, #52]	; 0x34
  403012:	930f      	str	r3, [sp, #60]	; 0x3c
  403014:	4240      	negs	r0, r0
  403016:	900d      	str	r0, [sp, #52]	; 0x34
  403018:	f04b 0b04 	orr.w	fp, fp, #4
  40301c:	f89a 3000 	ldrb.w	r3, [sl]
  403020:	e794      	b.n	402f4c <_svfprintf_r+0xb0>
  403022:	aa25      	add	r2, sp, #148	; 0x94
  403024:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403026:	980c      	ldr	r0, [sp, #48]	; 0x30
  403028:	f003 f814 	bl	406054 <__ssprint_r>
  40302c:	b940      	cbnz	r0, 403040 <_svfprintf_r+0x1a4>
  40302e:	46c8      	mov	r8, r9
  403030:	e779      	b.n	402f26 <_svfprintf_r+0x8a>
  403032:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403034:	b123      	cbz	r3, 403040 <_svfprintf_r+0x1a4>
  403036:	980c      	ldr	r0, [sp, #48]	; 0x30
  403038:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40303a:	aa25      	add	r2, sp, #148	; 0x94
  40303c:	f003 f80a 	bl	406054 <__ssprint_r>
  403040:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403042:	899b      	ldrh	r3, [r3, #12]
  403044:	f013 0f40 	tst.w	r3, #64	; 0x40
  403048:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40304a:	bf18      	it	ne
  40304c:	f04f 33ff 	movne.w	r3, #4294967295
  403050:	9309      	str	r3, [sp, #36]	; 0x24
  403052:	9809      	ldr	r0, [sp, #36]	; 0x24
  403054:	b043      	add	sp, #268	; 0x10c
  403056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40305a:	f01b 0f20 	tst.w	fp, #32
  40305e:	9311      	str	r3, [sp, #68]	; 0x44
  403060:	f040 81dd 	bne.w	40341e <_svfprintf_r+0x582>
  403064:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403066:	f01b 0f10 	tst.w	fp, #16
  40306a:	4613      	mov	r3, r2
  40306c:	f040 856e 	bne.w	403b4c <_svfprintf_r+0xcb0>
  403070:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403074:	f000 856a 	beq.w	403b4c <_svfprintf_r+0xcb0>
  403078:	8814      	ldrh	r4, [r2, #0]
  40307a:	3204      	adds	r2, #4
  40307c:	2500      	movs	r5, #0
  40307e:	2301      	movs	r3, #1
  403080:	920f      	str	r2, [sp, #60]	; 0x3c
  403082:	2700      	movs	r7, #0
  403084:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403088:	990a      	ldr	r1, [sp, #40]	; 0x28
  40308a:	1c4a      	adds	r2, r1, #1
  40308c:	f000 8265 	beq.w	40355a <_svfprintf_r+0x6be>
  403090:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403094:	9207      	str	r2, [sp, #28]
  403096:	ea54 0205 	orrs.w	r2, r4, r5
  40309a:	f040 8264 	bne.w	403566 <_svfprintf_r+0x6ca>
  40309e:	2900      	cmp	r1, #0
  4030a0:	f040 843c 	bne.w	40391c <_svfprintf_r+0xa80>
  4030a4:	2b00      	cmp	r3, #0
  4030a6:	f040 84d7 	bne.w	403a58 <_svfprintf_r+0xbbc>
  4030aa:	f01b 0301 	ands.w	r3, fp, #1
  4030ae:	930e      	str	r3, [sp, #56]	; 0x38
  4030b0:	f000 8604 	beq.w	403cbc <_svfprintf_r+0xe20>
  4030b4:	ae42      	add	r6, sp, #264	; 0x108
  4030b6:	2330      	movs	r3, #48	; 0x30
  4030b8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4030bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4030c0:	4293      	cmp	r3, r2
  4030c2:	bfb8      	it	lt
  4030c4:	4613      	movlt	r3, r2
  4030c6:	9308      	str	r3, [sp, #32]
  4030c8:	2300      	movs	r3, #0
  4030ca:	9312      	str	r3, [sp, #72]	; 0x48
  4030cc:	b117      	cbz	r7, 4030d4 <_svfprintf_r+0x238>
  4030ce:	9b08      	ldr	r3, [sp, #32]
  4030d0:	3301      	adds	r3, #1
  4030d2:	9308      	str	r3, [sp, #32]
  4030d4:	9b07      	ldr	r3, [sp, #28]
  4030d6:	f013 0302 	ands.w	r3, r3, #2
  4030da:	9310      	str	r3, [sp, #64]	; 0x40
  4030dc:	d002      	beq.n	4030e4 <_svfprintf_r+0x248>
  4030de:	9b08      	ldr	r3, [sp, #32]
  4030e0:	3302      	adds	r3, #2
  4030e2:	9308      	str	r3, [sp, #32]
  4030e4:	9b07      	ldr	r3, [sp, #28]
  4030e6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4030ea:	f040 830e 	bne.w	40370a <_svfprintf_r+0x86e>
  4030ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030f0:	9a08      	ldr	r2, [sp, #32]
  4030f2:	eba3 0b02 	sub.w	fp, r3, r2
  4030f6:	f1bb 0f00 	cmp.w	fp, #0
  4030fa:	f340 8306 	ble.w	40370a <_svfprintf_r+0x86e>
  4030fe:	f1bb 0f10 	cmp.w	fp, #16
  403102:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403104:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403106:	dd29      	ble.n	40315c <_svfprintf_r+0x2c0>
  403108:	4643      	mov	r3, r8
  40310a:	4621      	mov	r1, r4
  40310c:	46a8      	mov	r8, r5
  40310e:	2710      	movs	r7, #16
  403110:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403112:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403114:	e006      	b.n	403124 <_svfprintf_r+0x288>
  403116:	f1ab 0b10 	sub.w	fp, fp, #16
  40311a:	f1bb 0f10 	cmp.w	fp, #16
  40311e:	f103 0308 	add.w	r3, r3, #8
  403122:	dd18      	ble.n	403156 <_svfprintf_r+0x2ba>
  403124:	3201      	adds	r2, #1
  403126:	48b7      	ldr	r0, [pc, #732]	; (403404 <_svfprintf_r+0x568>)
  403128:	9226      	str	r2, [sp, #152]	; 0x98
  40312a:	3110      	adds	r1, #16
  40312c:	2a07      	cmp	r2, #7
  40312e:	9127      	str	r1, [sp, #156]	; 0x9c
  403130:	e883 0081 	stmia.w	r3, {r0, r7}
  403134:	ddef      	ble.n	403116 <_svfprintf_r+0x27a>
  403136:	aa25      	add	r2, sp, #148	; 0x94
  403138:	4629      	mov	r1, r5
  40313a:	4620      	mov	r0, r4
  40313c:	f002 ff8a 	bl	406054 <__ssprint_r>
  403140:	2800      	cmp	r0, #0
  403142:	f47f af7d 	bne.w	403040 <_svfprintf_r+0x1a4>
  403146:	f1ab 0b10 	sub.w	fp, fp, #16
  40314a:	f1bb 0f10 	cmp.w	fp, #16
  40314e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403150:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403152:	464b      	mov	r3, r9
  403154:	dce6      	bgt.n	403124 <_svfprintf_r+0x288>
  403156:	4645      	mov	r5, r8
  403158:	460c      	mov	r4, r1
  40315a:	4698      	mov	r8, r3
  40315c:	3201      	adds	r2, #1
  40315e:	4ba9      	ldr	r3, [pc, #676]	; (403404 <_svfprintf_r+0x568>)
  403160:	9226      	str	r2, [sp, #152]	; 0x98
  403162:	445c      	add	r4, fp
  403164:	2a07      	cmp	r2, #7
  403166:	9427      	str	r4, [sp, #156]	; 0x9c
  403168:	e888 0808 	stmia.w	r8, {r3, fp}
  40316c:	f300 8498 	bgt.w	403aa0 <_svfprintf_r+0xc04>
  403170:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403174:	f108 0808 	add.w	r8, r8, #8
  403178:	b177      	cbz	r7, 403198 <_svfprintf_r+0x2fc>
  40317a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40317c:	3301      	adds	r3, #1
  40317e:	3401      	adds	r4, #1
  403180:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403184:	2201      	movs	r2, #1
  403186:	2b07      	cmp	r3, #7
  403188:	9427      	str	r4, [sp, #156]	; 0x9c
  40318a:	9326      	str	r3, [sp, #152]	; 0x98
  40318c:	e888 0006 	stmia.w	r8, {r1, r2}
  403190:	f300 83db 	bgt.w	40394a <_svfprintf_r+0xaae>
  403194:	f108 0808 	add.w	r8, r8, #8
  403198:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40319a:	b16b      	cbz	r3, 4031b8 <_svfprintf_r+0x31c>
  40319c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40319e:	3301      	adds	r3, #1
  4031a0:	3402      	adds	r4, #2
  4031a2:	a91e      	add	r1, sp, #120	; 0x78
  4031a4:	2202      	movs	r2, #2
  4031a6:	2b07      	cmp	r3, #7
  4031a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4031aa:	9326      	str	r3, [sp, #152]	; 0x98
  4031ac:	e888 0006 	stmia.w	r8, {r1, r2}
  4031b0:	f300 83d6 	bgt.w	403960 <_svfprintf_r+0xac4>
  4031b4:	f108 0808 	add.w	r8, r8, #8
  4031b8:	2d80      	cmp	r5, #128	; 0x80
  4031ba:	f000 8315 	beq.w	4037e8 <_svfprintf_r+0x94c>
  4031be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4031c2:	1a9f      	subs	r7, r3, r2
  4031c4:	2f00      	cmp	r7, #0
  4031c6:	dd36      	ble.n	403236 <_svfprintf_r+0x39a>
  4031c8:	2f10      	cmp	r7, #16
  4031ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031cc:	4d8e      	ldr	r5, [pc, #568]	; (403408 <_svfprintf_r+0x56c>)
  4031ce:	dd27      	ble.n	403220 <_svfprintf_r+0x384>
  4031d0:	4642      	mov	r2, r8
  4031d2:	4621      	mov	r1, r4
  4031d4:	46b0      	mov	r8, r6
  4031d6:	f04f 0b10 	mov.w	fp, #16
  4031da:	462e      	mov	r6, r5
  4031dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4031de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4031e0:	e004      	b.n	4031ec <_svfprintf_r+0x350>
  4031e2:	3f10      	subs	r7, #16
  4031e4:	2f10      	cmp	r7, #16
  4031e6:	f102 0208 	add.w	r2, r2, #8
  4031ea:	dd15      	ble.n	403218 <_svfprintf_r+0x37c>
  4031ec:	3301      	adds	r3, #1
  4031ee:	3110      	adds	r1, #16
  4031f0:	2b07      	cmp	r3, #7
  4031f2:	9127      	str	r1, [sp, #156]	; 0x9c
  4031f4:	9326      	str	r3, [sp, #152]	; 0x98
  4031f6:	e882 0840 	stmia.w	r2, {r6, fp}
  4031fa:	ddf2      	ble.n	4031e2 <_svfprintf_r+0x346>
  4031fc:	aa25      	add	r2, sp, #148	; 0x94
  4031fe:	4629      	mov	r1, r5
  403200:	4620      	mov	r0, r4
  403202:	f002 ff27 	bl	406054 <__ssprint_r>
  403206:	2800      	cmp	r0, #0
  403208:	f47f af1a 	bne.w	403040 <_svfprintf_r+0x1a4>
  40320c:	3f10      	subs	r7, #16
  40320e:	2f10      	cmp	r7, #16
  403210:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403212:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403214:	464a      	mov	r2, r9
  403216:	dce9      	bgt.n	4031ec <_svfprintf_r+0x350>
  403218:	4635      	mov	r5, r6
  40321a:	460c      	mov	r4, r1
  40321c:	4646      	mov	r6, r8
  40321e:	4690      	mov	r8, r2
  403220:	3301      	adds	r3, #1
  403222:	443c      	add	r4, r7
  403224:	2b07      	cmp	r3, #7
  403226:	9427      	str	r4, [sp, #156]	; 0x9c
  403228:	9326      	str	r3, [sp, #152]	; 0x98
  40322a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40322e:	f300 8381 	bgt.w	403934 <_svfprintf_r+0xa98>
  403232:	f108 0808 	add.w	r8, r8, #8
  403236:	9b07      	ldr	r3, [sp, #28]
  403238:	05df      	lsls	r7, r3, #23
  40323a:	f100 8268 	bmi.w	40370e <_svfprintf_r+0x872>
  40323e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403240:	990e      	ldr	r1, [sp, #56]	; 0x38
  403242:	f8c8 6000 	str.w	r6, [r8]
  403246:	3301      	adds	r3, #1
  403248:	440c      	add	r4, r1
  40324a:	2b07      	cmp	r3, #7
  40324c:	9427      	str	r4, [sp, #156]	; 0x9c
  40324e:	f8c8 1004 	str.w	r1, [r8, #4]
  403252:	9326      	str	r3, [sp, #152]	; 0x98
  403254:	f300 834d 	bgt.w	4038f2 <_svfprintf_r+0xa56>
  403258:	f108 0808 	add.w	r8, r8, #8
  40325c:	9b07      	ldr	r3, [sp, #28]
  40325e:	075b      	lsls	r3, r3, #29
  403260:	d53a      	bpl.n	4032d8 <_svfprintf_r+0x43c>
  403262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403264:	9a08      	ldr	r2, [sp, #32]
  403266:	1a9d      	subs	r5, r3, r2
  403268:	2d00      	cmp	r5, #0
  40326a:	dd35      	ble.n	4032d8 <_svfprintf_r+0x43c>
  40326c:	2d10      	cmp	r5, #16
  40326e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403270:	dd20      	ble.n	4032b4 <_svfprintf_r+0x418>
  403272:	2610      	movs	r6, #16
  403274:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403276:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40327a:	e004      	b.n	403286 <_svfprintf_r+0x3ea>
  40327c:	3d10      	subs	r5, #16
  40327e:	2d10      	cmp	r5, #16
  403280:	f108 0808 	add.w	r8, r8, #8
  403284:	dd16      	ble.n	4032b4 <_svfprintf_r+0x418>
  403286:	3301      	adds	r3, #1
  403288:	4a5e      	ldr	r2, [pc, #376]	; (403404 <_svfprintf_r+0x568>)
  40328a:	9326      	str	r3, [sp, #152]	; 0x98
  40328c:	3410      	adds	r4, #16
  40328e:	2b07      	cmp	r3, #7
  403290:	9427      	str	r4, [sp, #156]	; 0x9c
  403292:	e888 0044 	stmia.w	r8, {r2, r6}
  403296:	ddf1      	ble.n	40327c <_svfprintf_r+0x3e0>
  403298:	aa25      	add	r2, sp, #148	; 0x94
  40329a:	4659      	mov	r1, fp
  40329c:	4638      	mov	r0, r7
  40329e:	f002 fed9 	bl	406054 <__ssprint_r>
  4032a2:	2800      	cmp	r0, #0
  4032a4:	f47f aecc 	bne.w	403040 <_svfprintf_r+0x1a4>
  4032a8:	3d10      	subs	r5, #16
  4032aa:	2d10      	cmp	r5, #16
  4032ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032b0:	46c8      	mov	r8, r9
  4032b2:	dce8      	bgt.n	403286 <_svfprintf_r+0x3ea>
  4032b4:	3301      	adds	r3, #1
  4032b6:	4a53      	ldr	r2, [pc, #332]	; (403404 <_svfprintf_r+0x568>)
  4032b8:	9326      	str	r3, [sp, #152]	; 0x98
  4032ba:	442c      	add	r4, r5
  4032bc:	2b07      	cmp	r3, #7
  4032be:	9427      	str	r4, [sp, #156]	; 0x9c
  4032c0:	e888 0024 	stmia.w	r8, {r2, r5}
  4032c4:	dd08      	ble.n	4032d8 <_svfprintf_r+0x43c>
  4032c6:	aa25      	add	r2, sp, #148	; 0x94
  4032c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032cc:	f002 fec2 	bl	406054 <__ssprint_r>
  4032d0:	2800      	cmp	r0, #0
  4032d2:	f47f aeb5 	bne.w	403040 <_svfprintf_r+0x1a4>
  4032d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4032da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4032dc:	9908      	ldr	r1, [sp, #32]
  4032de:	428a      	cmp	r2, r1
  4032e0:	bfac      	ite	ge
  4032e2:	189b      	addge	r3, r3, r2
  4032e4:	185b      	addlt	r3, r3, r1
  4032e6:	9309      	str	r3, [sp, #36]	; 0x24
  4032e8:	2c00      	cmp	r4, #0
  4032ea:	f040 830d 	bne.w	403908 <_svfprintf_r+0xa6c>
  4032ee:	2300      	movs	r3, #0
  4032f0:	9326      	str	r3, [sp, #152]	; 0x98
  4032f2:	46c8      	mov	r8, r9
  4032f4:	e5f9      	b.n	402eea <_svfprintf_r+0x4e>
  4032f6:	9311      	str	r3, [sp, #68]	; 0x44
  4032f8:	f01b 0320 	ands.w	r3, fp, #32
  4032fc:	f040 81e3 	bne.w	4036c6 <_svfprintf_r+0x82a>
  403300:	f01b 0210 	ands.w	r2, fp, #16
  403304:	f040 842e 	bne.w	403b64 <_svfprintf_r+0xcc8>
  403308:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40330c:	f000 842a 	beq.w	403b64 <_svfprintf_r+0xcc8>
  403310:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403312:	4613      	mov	r3, r2
  403314:	460a      	mov	r2, r1
  403316:	3204      	adds	r2, #4
  403318:	880c      	ldrh	r4, [r1, #0]
  40331a:	920f      	str	r2, [sp, #60]	; 0x3c
  40331c:	2500      	movs	r5, #0
  40331e:	e6b0      	b.n	403082 <_svfprintf_r+0x1e6>
  403320:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403322:	9311      	str	r3, [sp, #68]	; 0x44
  403324:	6816      	ldr	r6, [r2, #0]
  403326:	2400      	movs	r4, #0
  403328:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40332c:	1d15      	adds	r5, r2, #4
  40332e:	2e00      	cmp	r6, #0
  403330:	f000 86a7 	beq.w	404082 <_svfprintf_r+0x11e6>
  403334:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403336:	1c53      	adds	r3, r2, #1
  403338:	f000 8609 	beq.w	403f4e <_svfprintf_r+0x10b2>
  40333c:	4621      	mov	r1, r4
  40333e:	4630      	mov	r0, r6
  403340:	f002 fa86 	bl	405850 <memchr>
  403344:	2800      	cmp	r0, #0
  403346:	f000 86e1 	beq.w	40410c <_svfprintf_r+0x1270>
  40334a:	1b83      	subs	r3, r0, r6
  40334c:	930e      	str	r3, [sp, #56]	; 0x38
  40334e:	940a      	str	r4, [sp, #40]	; 0x28
  403350:	950f      	str	r5, [sp, #60]	; 0x3c
  403352:	f8cd b01c 	str.w	fp, [sp, #28]
  403356:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40335a:	9308      	str	r3, [sp, #32]
  40335c:	9412      	str	r4, [sp, #72]	; 0x48
  40335e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403362:	e6b3      	b.n	4030cc <_svfprintf_r+0x230>
  403364:	f89a 3000 	ldrb.w	r3, [sl]
  403368:	2201      	movs	r2, #1
  40336a:	212b      	movs	r1, #43	; 0x2b
  40336c:	e5ee      	b.n	402f4c <_svfprintf_r+0xb0>
  40336e:	f04b 0b20 	orr.w	fp, fp, #32
  403372:	f89a 3000 	ldrb.w	r3, [sl]
  403376:	e5e9      	b.n	402f4c <_svfprintf_r+0xb0>
  403378:	9311      	str	r3, [sp, #68]	; 0x44
  40337a:	2a00      	cmp	r2, #0
  40337c:	f040 8795 	bne.w	4042aa <_svfprintf_r+0x140e>
  403380:	4b22      	ldr	r3, [pc, #136]	; (40340c <_svfprintf_r+0x570>)
  403382:	9318      	str	r3, [sp, #96]	; 0x60
  403384:	f01b 0f20 	tst.w	fp, #32
  403388:	f040 8111 	bne.w	4035ae <_svfprintf_r+0x712>
  40338c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40338e:	f01b 0f10 	tst.w	fp, #16
  403392:	4613      	mov	r3, r2
  403394:	f040 83e1 	bne.w	403b5a <_svfprintf_r+0xcbe>
  403398:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40339c:	f000 83dd 	beq.w	403b5a <_svfprintf_r+0xcbe>
  4033a0:	3304      	adds	r3, #4
  4033a2:	8814      	ldrh	r4, [r2, #0]
  4033a4:	930f      	str	r3, [sp, #60]	; 0x3c
  4033a6:	2500      	movs	r5, #0
  4033a8:	f01b 0f01 	tst.w	fp, #1
  4033ac:	f000 810c 	beq.w	4035c8 <_svfprintf_r+0x72c>
  4033b0:	ea54 0305 	orrs.w	r3, r4, r5
  4033b4:	f000 8108 	beq.w	4035c8 <_svfprintf_r+0x72c>
  4033b8:	2330      	movs	r3, #48	; 0x30
  4033ba:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4033be:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4033c2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4033c6:	f04b 0b02 	orr.w	fp, fp, #2
  4033ca:	2302      	movs	r3, #2
  4033cc:	e659      	b.n	403082 <_svfprintf_r+0x1e6>
  4033ce:	f89a 3000 	ldrb.w	r3, [sl]
  4033d2:	2900      	cmp	r1, #0
  4033d4:	f47f adba 	bne.w	402f4c <_svfprintf_r+0xb0>
  4033d8:	2201      	movs	r2, #1
  4033da:	2120      	movs	r1, #32
  4033dc:	e5b6      	b.n	402f4c <_svfprintf_r+0xb0>
  4033de:	f04b 0b01 	orr.w	fp, fp, #1
  4033e2:	f89a 3000 	ldrb.w	r3, [sl]
  4033e6:	e5b1      	b.n	402f4c <_svfprintf_r+0xb0>
  4033e8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4033ea:	6823      	ldr	r3, [r4, #0]
  4033ec:	930d      	str	r3, [sp, #52]	; 0x34
  4033ee:	4618      	mov	r0, r3
  4033f0:	2800      	cmp	r0, #0
  4033f2:	4623      	mov	r3, r4
  4033f4:	f103 0304 	add.w	r3, r3, #4
  4033f8:	f6ff ae0a 	blt.w	403010 <_svfprintf_r+0x174>
  4033fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4033fe:	f89a 3000 	ldrb.w	r3, [sl]
  403402:	e5a3      	b.n	402f4c <_svfprintf_r+0xb0>
  403404:	00407394 	.word	0x00407394
  403408:	004073a4 	.word	0x004073a4
  40340c:	00407374 	.word	0x00407374
  403410:	f04b 0b10 	orr.w	fp, fp, #16
  403414:	f01b 0f20 	tst.w	fp, #32
  403418:	9311      	str	r3, [sp, #68]	; 0x44
  40341a:	f43f ae23 	beq.w	403064 <_svfprintf_r+0x1c8>
  40341e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403420:	3507      	adds	r5, #7
  403422:	f025 0307 	bic.w	r3, r5, #7
  403426:	f103 0208 	add.w	r2, r3, #8
  40342a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40342e:	920f      	str	r2, [sp, #60]	; 0x3c
  403430:	2301      	movs	r3, #1
  403432:	e626      	b.n	403082 <_svfprintf_r+0x1e6>
  403434:	f89a 3000 	ldrb.w	r3, [sl]
  403438:	2b2a      	cmp	r3, #42	; 0x2a
  40343a:	f10a 0401 	add.w	r4, sl, #1
  40343e:	f000 8727 	beq.w	404290 <_svfprintf_r+0x13f4>
  403442:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403446:	2809      	cmp	r0, #9
  403448:	46a2      	mov	sl, r4
  40344a:	f200 86ad 	bhi.w	4041a8 <_svfprintf_r+0x130c>
  40344e:	2300      	movs	r3, #0
  403450:	461c      	mov	r4, r3
  403452:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403456:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40345a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40345e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403462:	2809      	cmp	r0, #9
  403464:	d9f5      	bls.n	403452 <_svfprintf_r+0x5b6>
  403466:	940a      	str	r4, [sp, #40]	; 0x28
  403468:	e572      	b.n	402f50 <_svfprintf_r+0xb4>
  40346a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40346e:	f89a 3000 	ldrb.w	r3, [sl]
  403472:	e56b      	b.n	402f4c <_svfprintf_r+0xb0>
  403474:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403478:	f89a 3000 	ldrb.w	r3, [sl]
  40347c:	e566      	b.n	402f4c <_svfprintf_r+0xb0>
  40347e:	f89a 3000 	ldrb.w	r3, [sl]
  403482:	2b6c      	cmp	r3, #108	; 0x6c
  403484:	bf03      	ittte	eq
  403486:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40348a:	f04b 0b20 	orreq.w	fp, fp, #32
  40348e:	f10a 0a01 	addeq.w	sl, sl, #1
  403492:	f04b 0b10 	orrne.w	fp, fp, #16
  403496:	e559      	b.n	402f4c <_svfprintf_r+0xb0>
  403498:	2a00      	cmp	r2, #0
  40349a:	f040 8711 	bne.w	4042c0 <_svfprintf_r+0x1424>
  40349e:	f01b 0f20 	tst.w	fp, #32
  4034a2:	f040 84f9 	bne.w	403e98 <_svfprintf_r+0xffc>
  4034a6:	f01b 0f10 	tst.w	fp, #16
  4034aa:	f040 84ac 	bne.w	403e06 <_svfprintf_r+0xf6a>
  4034ae:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4034b2:	f000 84a8 	beq.w	403e06 <_svfprintf_r+0xf6a>
  4034b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4034b8:	6813      	ldr	r3, [r2, #0]
  4034ba:	3204      	adds	r2, #4
  4034bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4034be:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4034c2:	801a      	strh	r2, [r3, #0]
  4034c4:	e511      	b.n	402eea <_svfprintf_r+0x4e>
  4034c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4034c8:	4bb3      	ldr	r3, [pc, #716]	; (403798 <_svfprintf_r+0x8fc>)
  4034ca:	680c      	ldr	r4, [r1, #0]
  4034cc:	9318      	str	r3, [sp, #96]	; 0x60
  4034ce:	2230      	movs	r2, #48	; 0x30
  4034d0:	2378      	movs	r3, #120	; 0x78
  4034d2:	3104      	adds	r1, #4
  4034d4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4034d8:	9311      	str	r3, [sp, #68]	; 0x44
  4034da:	f04b 0b02 	orr.w	fp, fp, #2
  4034de:	910f      	str	r1, [sp, #60]	; 0x3c
  4034e0:	2500      	movs	r5, #0
  4034e2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4034e6:	2302      	movs	r3, #2
  4034e8:	e5cb      	b.n	403082 <_svfprintf_r+0x1e6>
  4034ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4034ec:	9311      	str	r3, [sp, #68]	; 0x44
  4034ee:	680a      	ldr	r2, [r1, #0]
  4034f0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4034f4:	2300      	movs	r3, #0
  4034f6:	460a      	mov	r2, r1
  4034f8:	461f      	mov	r7, r3
  4034fa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4034fe:	3204      	adds	r2, #4
  403500:	2301      	movs	r3, #1
  403502:	9308      	str	r3, [sp, #32]
  403504:	f8cd b01c 	str.w	fp, [sp, #28]
  403508:	970a      	str	r7, [sp, #40]	; 0x28
  40350a:	9712      	str	r7, [sp, #72]	; 0x48
  40350c:	920f      	str	r2, [sp, #60]	; 0x3c
  40350e:	930e      	str	r3, [sp, #56]	; 0x38
  403510:	ae28      	add	r6, sp, #160	; 0xa0
  403512:	e5df      	b.n	4030d4 <_svfprintf_r+0x238>
  403514:	9311      	str	r3, [sp, #68]	; 0x44
  403516:	2a00      	cmp	r2, #0
  403518:	f040 86ea 	bne.w	4042f0 <_svfprintf_r+0x1454>
  40351c:	f01b 0f20 	tst.w	fp, #32
  403520:	d15d      	bne.n	4035de <_svfprintf_r+0x742>
  403522:	f01b 0f10 	tst.w	fp, #16
  403526:	f040 8308 	bne.w	403b3a <_svfprintf_r+0xc9e>
  40352a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40352e:	f000 8304 	beq.w	403b3a <_svfprintf_r+0xc9e>
  403532:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403534:	f9b1 4000 	ldrsh.w	r4, [r1]
  403538:	3104      	adds	r1, #4
  40353a:	17e5      	asrs	r5, r4, #31
  40353c:	4622      	mov	r2, r4
  40353e:	462b      	mov	r3, r5
  403540:	910f      	str	r1, [sp, #60]	; 0x3c
  403542:	2a00      	cmp	r2, #0
  403544:	f173 0300 	sbcs.w	r3, r3, #0
  403548:	db58      	blt.n	4035fc <_svfprintf_r+0x760>
  40354a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40354c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403550:	1c4a      	adds	r2, r1, #1
  403552:	f04f 0301 	mov.w	r3, #1
  403556:	f47f ad9b 	bne.w	403090 <_svfprintf_r+0x1f4>
  40355a:	ea54 0205 	orrs.w	r2, r4, r5
  40355e:	f000 81df 	beq.w	403920 <_svfprintf_r+0xa84>
  403562:	f8cd b01c 	str.w	fp, [sp, #28]
  403566:	2b01      	cmp	r3, #1
  403568:	f000 827b 	beq.w	403a62 <_svfprintf_r+0xbc6>
  40356c:	2b02      	cmp	r3, #2
  40356e:	f040 8206 	bne.w	40397e <_svfprintf_r+0xae2>
  403572:	9818      	ldr	r0, [sp, #96]	; 0x60
  403574:	464e      	mov	r6, r9
  403576:	0923      	lsrs	r3, r4, #4
  403578:	f004 010f 	and.w	r1, r4, #15
  40357c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403580:	092a      	lsrs	r2, r5, #4
  403582:	461c      	mov	r4, r3
  403584:	4615      	mov	r5, r2
  403586:	5c43      	ldrb	r3, [r0, r1]
  403588:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40358c:	ea54 0305 	orrs.w	r3, r4, r5
  403590:	d1f1      	bne.n	403576 <_svfprintf_r+0x6da>
  403592:	eba9 0306 	sub.w	r3, r9, r6
  403596:	930e      	str	r3, [sp, #56]	; 0x38
  403598:	e590      	b.n	4030bc <_svfprintf_r+0x220>
  40359a:	9311      	str	r3, [sp, #68]	; 0x44
  40359c:	2a00      	cmp	r2, #0
  40359e:	f040 86a3 	bne.w	4042e8 <_svfprintf_r+0x144c>
  4035a2:	4b7e      	ldr	r3, [pc, #504]	; (40379c <_svfprintf_r+0x900>)
  4035a4:	9318      	str	r3, [sp, #96]	; 0x60
  4035a6:	f01b 0f20 	tst.w	fp, #32
  4035aa:	f43f aeef 	beq.w	40338c <_svfprintf_r+0x4f0>
  4035ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4035b0:	3507      	adds	r5, #7
  4035b2:	f025 0307 	bic.w	r3, r5, #7
  4035b6:	f103 0208 	add.w	r2, r3, #8
  4035ba:	f01b 0f01 	tst.w	fp, #1
  4035be:	920f      	str	r2, [sp, #60]	; 0x3c
  4035c0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4035c4:	f47f aef4 	bne.w	4033b0 <_svfprintf_r+0x514>
  4035c8:	2302      	movs	r3, #2
  4035ca:	e55a      	b.n	403082 <_svfprintf_r+0x1e6>
  4035cc:	9311      	str	r3, [sp, #68]	; 0x44
  4035ce:	2a00      	cmp	r2, #0
  4035d0:	f040 8686 	bne.w	4042e0 <_svfprintf_r+0x1444>
  4035d4:	f04b 0b10 	orr.w	fp, fp, #16
  4035d8:	f01b 0f20 	tst.w	fp, #32
  4035dc:	d0a1      	beq.n	403522 <_svfprintf_r+0x686>
  4035de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4035e0:	3507      	adds	r5, #7
  4035e2:	f025 0507 	bic.w	r5, r5, #7
  4035e6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4035ea:	2a00      	cmp	r2, #0
  4035ec:	f105 0108 	add.w	r1, r5, #8
  4035f0:	461d      	mov	r5, r3
  4035f2:	f173 0300 	sbcs.w	r3, r3, #0
  4035f6:	910f      	str	r1, [sp, #60]	; 0x3c
  4035f8:	4614      	mov	r4, r2
  4035fa:	daa6      	bge.n	40354a <_svfprintf_r+0x6ae>
  4035fc:	272d      	movs	r7, #45	; 0x2d
  4035fe:	4264      	negs	r4, r4
  403600:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403604:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403608:	2301      	movs	r3, #1
  40360a:	e53d      	b.n	403088 <_svfprintf_r+0x1ec>
  40360c:	9311      	str	r3, [sp, #68]	; 0x44
  40360e:	2a00      	cmp	r2, #0
  403610:	f040 8662 	bne.w	4042d8 <_svfprintf_r+0x143c>
  403614:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403616:	3507      	adds	r5, #7
  403618:	f025 0307 	bic.w	r3, r5, #7
  40361c:	f103 0208 	add.w	r2, r3, #8
  403620:	920f      	str	r2, [sp, #60]	; 0x3c
  403622:	681a      	ldr	r2, [r3, #0]
  403624:	9215      	str	r2, [sp, #84]	; 0x54
  403626:	685b      	ldr	r3, [r3, #4]
  403628:	9314      	str	r3, [sp, #80]	; 0x50
  40362a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40362c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40362e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403632:	4628      	mov	r0, r5
  403634:	4621      	mov	r1, r4
  403636:	f04f 32ff 	mov.w	r2, #4294967295
  40363a:	4b59      	ldr	r3, [pc, #356]	; (4037a0 <_svfprintf_r+0x904>)
  40363c:	f003 fdd0 	bl	4071e0 <__aeabi_dcmpun>
  403640:	2800      	cmp	r0, #0
  403642:	f040 834a 	bne.w	403cda <_svfprintf_r+0xe3e>
  403646:	4628      	mov	r0, r5
  403648:	4621      	mov	r1, r4
  40364a:	f04f 32ff 	mov.w	r2, #4294967295
  40364e:	4b54      	ldr	r3, [pc, #336]	; (4037a0 <_svfprintf_r+0x904>)
  403650:	f003 fda8 	bl	4071a4 <__aeabi_dcmple>
  403654:	2800      	cmp	r0, #0
  403656:	f040 8340 	bne.w	403cda <_svfprintf_r+0xe3e>
  40365a:	a815      	add	r0, sp, #84	; 0x54
  40365c:	c80d      	ldmia	r0, {r0, r2, r3}
  40365e:	9914      	ldr	r1, [sp, #80]	; 0x50
  403660:	f003 fd96 	bl	407190 <__aeabi_dcmplt>
  403664:	2800      	cmp	r0, #0
  403666:	f040 8530 	bne.w	4040ca <_svfprintf_r+0x122e>
  40366a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40366e:	4e4d      	ldr	r6, [pc, #308]	; (4037a4 <_svfprintf_r+0x908>)
  403670:	4b4d      	ldr	r3, [pc, #308]	; (4037a8 <_svfprintf_r+0x90c>)
  403672:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403676:	9007      	str	r0, [sp, #28]
  403678:	9811      	ldr	r0, [sp, #68]	; 0x44
  40367a:	2203      	movs	r2, #3
  40367c:	2100      	movs	r1, #0
  40367e:	9208      	str	r2, [sp, #32]
  403680:	910a      	str	r1, [sp, #40]	; 0x28
  403682:	2847      	cmp	r0, #71	; 0x47
  403684:	bfd8      	it	le
  403686:	461e      	movle	r6, r3
  403688:	920e      	str	r2, [sp, #56]	; 0x38
  40368a:	9112      	str	r1, [sp, #72]	; 0x48
  40368c:	e51e      	b.n	4030cc <_svfprintf_r+0x230>
  40368e:	f04b 0b08 	orr.w	fp, fp, #8
  403692:	f89a 3000 	ldrb.w	r3, [sl]
  403696:	e459      	b.n	402f4c <_svfprintf_r+0xb0>
  403698:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40369c:	2300      	movs	r3, #0
  40369e:	461c      	mov	r4, r3
  4036a0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4036a4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4036a8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4036ac:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4036b0:	2809      	cmp	r0, #9
  4036b2:	d9f5      	bls.n	4036a0 <_svfprintf_r+0x804>
  4036b4:	940d      	str	r4, [sp, #52]	; 0x34
  4036b6:	e44b      	b.n	402f50 <_svfprintf_r+0xb4>
  4036b8:	f04b 0b10 	orr.w	fp, fp, #16
  4036bc:	9311      	str	r3, [sp, #68]	; 0x44
  4036be:	f01b 0320 	ands.w	r3, fp, #32
  4036c2:	f43f ae1d 	beq.w	403300 <_svfprintf_r+0x464>
  4036c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4036c8:	3507      	adds	r5, #7
  4036ca:	f025 0307 	bic.w	r3, r5, #7
  4036ce:	f103 0208 	add.w	r2, r3, #8
  4036d2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4036d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4036d8:	2300      	movs	r3, #0
  4036da:	e4d2      	b.n	403082 <_svfprintf_r+0x1e6>
  4036dc:	9311      	str	r3, [sp, #68]	; 0x44
  4036de:	2a00      	cmp	r2, #0
  4036e0:	f040 85e7 	bne.w	4042b2 <_svfprintf_r+0x1416>
  4036e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036e6:	2a00      	cmp	r2, #0
  4036e8:	f43f aca3 	beq.w	403032 <_svfprintf_r+0x196>
  4036ec:	2300      	movs	r3, #0
  4036ee:	2101      	movs	r1, #1
  4036f0:	461f      	mov	r7, r3
  4036f2:	9108      	str	r1, [sp, #32]
  4036f4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4036f8:	f8cd b01c 	str.w	fp, [sp, #28]
  4036fc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403700:	930a      	str	r3, [sp, #40]	; 0x28
  403702:	9312      	str	r3, [sp, #72]	; 0x48
  403704:	910e      	str	r1, [sp, #56]	; 0x38
  403706:	ae28      	add	r6, sp, #160	; 0xa0
  403708:	e4e4      	b.n	4030d4 <_svfprintf_r+0x238>
  40370a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40370c:	e534      	b.n	403178 <_svfprintf_r+0x2dc>
  40370e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403710:	2b65      	cmp	r3, #101	; 0x65
  403712:	f340 80a7 	ble.w	403864 <_svfprintf_r+0x9c8>
  403716:	a815      	add	r0, sp, #84	; 0x54
  403718:	c80d      	ldmia	r0, {r0, r2, r3}
  40371a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40371c:	f003 fd2e 	bl	40717c <__aeabi_dcmpeq>
  403720:	2800      	cmp	r0, #0
  403722:	f000 8150 	beq.w	4039c6 <_svfprintf_r+0xb2a>
  403726:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403728:	4a20      	ldr	r2, [pc, #128]	; (4037ac <_svfprintf_r+0x910>)
  40372a:	f8c8 2000 	str.w	r2, [r8]
  40372e:	3301      	adds	r3, #1
  403730:	3401      	adds	r4, #1
  403732:	2201      	movs	r2, #1
  403734:	2b07      	cmp	r3, #7
  403736:	9427      	str	r4, [sp, #156]	; 0x9c
  403738:	9326      	str	r3, [sp, #152]	; 0x98
  40373a:	f8c8 2004 	str.w	r2, [r8, #4]
  40373e:	f300 836a 	bgt.w	403e16 <_svfprintf_r+0xf7a>
  403742:	f108 0808 	add.w	r8, r8, #8
  403746:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403748:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40374a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40374c:	4293      	cmp	r3, r2
  40374e:	db03      	blt.n	403758 <_svfprintf_r+0x8bc>
  403750:	9b07      	ldr	r3, [sp, #28]
  403752:	07dd      	lsls	r5, r3, #31
  403754:	f57f ad82 	bpl.w	40325c <_svfprintf_r+0x3c0>
  403758:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40375a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40375c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40375e:	f8c8 2000 	str.w	r2, [r8]
  403762:	3301      	adds	r3, #1
  403764:	440c      	add	r4, r1
  403766:	2b07      	cmp	r3, #7
  403768:	f8c8 1004 	str.w	r1, [r8, #4]
  40376c:	9427      	str	r4, [sp, #156]	; 0x9c
  40376e:	9326      	str	r3, [sp, #152]	; 0x98
  403770:	f300 839e 	bgt.w	403eb0 <_svfprintf_r+0x1014>
  403774:	f108 0808 	add.w	r8, r8, #8
  403778:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40377a:	1e5e      	subs	r6, r3, #1
  40377c:	2e00      	cmp	r6, #0
  40377e:	f77f ad6d 	ble.w	40325c <_svfprintf_r+0x3c0>
  403782:	2e10      	cmp	r6, #16
  403784:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403786:	4d0a      	ldr	r5, [pc, #40]	; (4037b0 <_svfprintf_r+0x914>)
  403788:	f340 81f5 	ble.w	403b76 <_svfprintf_r+0xcda>
  40378c:	4622      	mov	r2, r4
  40378e:	2710      	movs	r7, #16
  403790:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403794:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403796:	e013      	b.n	4037c0 <_svfprintf_r+0x924>
  403798:	00407374 	.word	0x00407374
  40379c:	00407360 	.word	0x00407360
  4037a0:	7fefffff 	.word	0x7fefffff
  4037a4:	00407354 	.word	0x00407354
  4037a8:	00407350 	.word	0x00407350
  4037ac:	00407390 	.word	0x00407390
  4037b0:	004073a4 	.word	0x004073a4
  4037b4:	f108 0808 	add.w	r8, r8, #8
  4037b8:	3e10      	subs	r6, #16
  4037ba:	2e10      	cmp	r6, #16
  4037bc:	f340 81da 	ble.w	403b74 <_svfprintf_r+0xcd8>
  4037c0:	3301      	adds	r3, #1
  4037c2:	3210      	adds	r2, #16
  4037c4:	2b07      	cmp	r3, #7
  4037c6:	9227      	str	r2, [sp, #156]	; 0x9c
  4037c8:	9326      	str	r3, [sp, #152]	; 0x98
  4037ca:	e888 00a0 	stmia.w	r8, {r5, r7}
  4037ce:	ddf1      	ble.n	4037b4 <_svfprintf_r+0x918>
  4037d0:	aa25      	add	r2, sp, #148	; 0x94
  4037d2:	4621      	mov	r1, r4
  4037d4:	4658      	mov	r0, fp
  4037d6:	f002 fc3d 	bl	406054 <__ssprint_r>
  4037da:	2800      	cmp	r0, #0
  4037dc:	f47f ac30 	bne.w	403040 <_svfprintf_r+0x1a4>
  4037e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4037e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037e4:	46c8      	mov	r8, r9
  4037e6:	e7e7      	b.n	4037b8 <_svfprintf_r+0x91c>
  4037e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037ea:	9a08      	ldr	r2, [sp, #32]
  4037ec:	1a9f      	subs	r7, r3, r2
  4037ee:	2f00      	cmp	r7, #0
  4037f0:	f77f ace5 	ble.w	4031be <_svfprintf_r+0x322>
  4037f4:	2f10      	cmp	r7, #16
  4037f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037f8:	4db6      	ldr	r5, [pc, #728]	; (403ad4 <_svfprintf_r+0xc38>)
  4037fa:	dd27      	ble.n	40384c <_svfprintf_r+0x9b0>
  4037fc:	4642      	mov	r2, r8
  4037fe:	4621      	mov	r1, r4
  403800:	46b0      	mov	r8, r6
  403802:	f04f 0b10 	mov.w	fp, #16
  403806:	462e      	mov	r6, r5
  403808:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40380a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40380c:	e004      	b.n	403818 <_svfprintf_r+0x97c>
  40380e:	3f10      	subs	r7, #16
  403810:	2f10      	cmp	r7, #16
  403812:	f102 0208 	add.w	r2, r2, #8
  403816:	dd15      	ble.n	403844 <_svfprintf_r+0x9a8>
  403818:	3301      	adds	r3, #1
  40381a:	3110      	adds	r1, #16
  40381c:	2b07      	cmp	r3, #7
  40381e:	9127      	str	r1, [sp, #156]	; 0x9c
  403820:	9326      	str	r3, [sp, #152]	; 0x98
  403822:	e882 0840 	stmia.w	r2, {r6, fp}
  403826:	ddf2      	ble.n	40380e <_svfprintf_r+0x972>
  403828:	aa25      	add	r2, sp, #148	; 0x94
  40382a:	4629      	mov	r1, r5
  40382c:	4620      	mov	r0, r4
  40382e:	f002 fc11 	bl	406054 <__ssprint_r>
  403832:	2800      	cmp	r0, #0
  403834:	f47f ac04 	bne.w	403040 <_svfprintf_r+0x1a4>
  403838:	3f10      	subs	r7, #16
  40383a:	2f10      	cmp	r7, #16
  40383c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40383e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403840:	464a      	mov	r2, r9
  403842:	dce9      	bgt.n	403818 <_svfprintf_r+0x97c>
  403844:	4635      	mov	r5, r6
  403846:	460c      	mov	r4, r1
  403848:	4646      	mov	r6, r8
  40384a:	4690      	mov	r8, r2
  40384c:	3301      	adds	r3, #1
  40384e:	443c      	add	r4, r7
  403850:	2b07      	cmp	r3, #7
  403852:	9427      	str	r4, [sp, #156]	; 0x9c
  403854:	9326      	str	r3, [sp, #152]	; 0x98
  403856:	e888 00a0 	stmia.w	r8, {r5, r7}
  40385a:	f300 8232 	bgt.w	403cc2 <_svfprintf_r+0xe26>
  40385e:	f108 0808 	add.w	r8, r8, #8
  403862:	e4ac      	b.n	4031be <_svfprintf_r+0x322>
  403864:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403866:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403868:	2b01      	cmp	r3, #1
  40386a:	f340 81fe 	ble.w	403c6a <_svfprintf_r+0xdce>
  40386e:	3701      	adds	r7, #1
  403870:	3401      	adds	r4, #1
  403872:	2301      	movs	r3, #1
  403874:	2f07      	cmp	r7, #7
  403876:	9427      	str	r4, [sp, #156]	; 0x9c
  403878:	9726      	str	r7, [sp, #152]	; 0x98
  40387a:	f8c8 6000 	str.w	r6, [r8]
  40387e:	f8c8 3004 	str.w	r3, [r8, #4]
  403882:	f300 8203 	bgt.w	403c8c <_svfprintf_r+0xdf0>
  403886:	f108 0808 	add.w	r8, r8, #8
  40388a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40388c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40388e:	f8c8 3000 	str.w	r3, [r8]
  403892:	3701      	adds	r7, #1
  403894:	4414      	add	r4, r2
  403896:	2f07      	cmp	r7, #7
  403898:	9427      	str	r4, [sp, #156]	; 0x9c
  40389a:	9726      	str	r7, [sp, #152]	; 0x98
  40389c:	f8c8 2004 	str.w	r2, [r8, #4]
  4038a0:	f300 8200 	bgt.w	403ca4 <_svfprintf_r+0xe08>
  4038a4:	f108 0808 	add.w	r8, r8, #8
  4038a8:	a815      	add	r0, sp, #84	; 0x54
  4038aa:	c80d      	ldmia	r0, {r0, r2, r3}
  4038ac:	9914      	ldr	r1, [sp, #80]	; 0x50
  4038ae:	f003 fc65 	bl	40717c <__aeabi_dcmpeq>
  4038b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4038b4:	2800      	cmp	r0, #0
  4038b6:	f040 8101 	bne.w	403abc <_svfprintf_r+0xc20>
  4038ba:	3b01      	subs	r3, #1
  4038bc:	3701      	adds	r7, #1
  4038be:	3601      	adds	r6, #1
  4038c0:	441c      	add	r4, r3
  4038c2:	2f07      	cmp	r7, #7
  4038c4:	9726      	str	r7, [sp, #152]	; 0x98
  4038c6:	9427      	str	r4, [sp, #156]	; 0x9c
  4038c8:	f8c8 6000 	str.w	r6, [r8]
  4038cc:	f8c8 3004 	str.w	r3, [r8, #4]
  4038d0:	f300 8127 	bgt.w	403b22 <_svfprintf_r+0xc86>
  4038d4:	f108 0808 	add.w	r8, r8, #8
  4038d8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4038da:	f8c8 2004 	str.w	r2, [r8, #4]
  4038de:	3701      	adds	r7, #1
  4038e0:	4414      	add	r4, r2
  4038e2:	ab21      	add	r3, sp, #132	; 0x84
  4038e4:	2f07      	cmp	r7, #7
  4038e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4038e8:	9726      	str	r7, [sp, #152]	; 0x98
  4038ea:	f8c8 3000 	str.w	r3, [r8]
  4038ee:	f77f acb3 	ble.w	403258 <_svfprintf_r+0x3bc>
  4038f2:	aa25      	add	r2, sp, #148	; 0x94
  4038f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4038f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038f8:	f002 fbac 	bl	406054 <__ssprint_r>
  4038fc:	2800      	cmp	r0, #0
  4038fe:	f47f ab9f 	bne.w	403040 <_svfprintf_r+0x1a4>
  403902:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403904:	46c8      	mov	r8, r9
  403906:	e4a9      	b.n	40325c <_svfprintf_r+0x3c0>
  403908:	aa25      	add	r2, sp, #148	; 0x94
  40390a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40390c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40390e:	f002 fba1 	bl	406054 <__ssprint_r>
  403912:	2800      	cmp	r0, #0
  403914:	f43f aceb 	beq.w	4032ee <_svfprintf_r+0x452>
  403918:	f7ff bb92 	b.w	403040 <_svfprintf_r+0x1a4>
  40391c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403920:	2b01      	cmp	r3, #1
  403922:	f000 8134 	beq.w	403b8e <_svfprintf_r+0xcf2>
  403926:	2b02      	cmp	r3, #2
  403928:	d125      	bne.n	403976 <_svfprintf_r+0xada>
  40392a:	f8cd b01c 	str.w	fp, [sp, #28]
  40392e:	2400      	movs	r4, #0
  403930:	2500      	movs	r5, #0
  403932:	e61e      	b.n	403572 <_svfprintf_r+0x6d6>
  403934:	aa25      	add	r2, sp, #148	; 0x94
  403936:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403938:	980c      	ldr	r0, [sp, #48]	; 0x30
  40393a:	f002 fb8b 	bl	406054 <__ssprint_r>
  40393e:	2800      	cmp	r0, #0
  403940:	f47f ab7e 	bne.w	403040 <_svfprintf_r+0x1a4>
  403944:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403946:	46c8      	mov	r8, r9
  403948:	e475      	b.n	403236 <_svfprintf_r+0x39a>
  40394a:	aa25      	add	r2, sp, #148	; 0x94
  40394c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40394e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403950:	f002 fb80 	bl	406054 <__ssprint_r>
  403954:	2800      	cmp	r0, #0
  403956:	f47f ab73 	bne.w	403040 <_svfprintf_r+0x1a4>
  40395a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40395c:	46c8      	mov	r8, r9
  40395e:	e41b      	b.n	403198 <_svfprintf_r+0x2fc>
  403960:	aa25      	add	r2, sp, #148	; 0x94
  403962:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403964:	980c      	ldr	r0, [sp, #48]	; 0x30
  403966:	f002 fb75 	bl	406054 <__ssprint_r>
  40396a:	2800      	cmp	r0, #0
  40396c:	f47f ab68 	bne.w	403040 <_svfprintf_r+0x1a4>
  403970:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403972:	46c8      	mov	r8, r9
  403974:	e420      	b.n	4031b8 <_svfprintf_r+0x31c>
  403976:	f8cd b01c 	str.w	fp, [sp, #28]
  40397a:	2400      	movs	r4, #0
  40397c:	2500      	movs	r5, #0
  40397e:	4649      	mov	r1, r9
  403980:	e000      	b.n	403984 <_svfprintf_r+0xae8>
  403982:	4631      	mov	r1, r6
  403984:	08e2      	lsrs	r2, r4, #3
  403986:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40398a:	08e8      	lsrs	r0, r5, #3
  40398c:	f004 0307 	and.w	r3, r4, #7
  403990:	4605      	mov	r5, r0
  403992:	4614      	mov	r4, r2
  403994:	3330      	adds	r3, #48	; 0x30
  403996:	ea54 0205 	orrs.w	r2, r4, r5
  40399a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40399e:	f101 36ff 	add.w	r6, r1, #4294967295
  4039a2:	d1ee      	bne.n	403982 <_svfprintf_r+0xae6>
  4039a4:	9a07      	ldr	r2, [sp, #28]
  4039a6:	07d2      	lsls	r2, r2, #31
  4039a8:	f57f adf3 	bpl.w	403592 <_svfprintf_r+0x6f6>
  4039ac:	2b30      	cmp	r3, #48	; 0x30
  4039ae:	f43f adf0 	beq.w	403592 <_svfprintf_r+0x6f6>
  4039b2:	3902      	subs	r1, #2
  4039b4:	2330      	movs	r3, #48	; 0x30
  4039b6:	f806 3c01 	strb.w	r3, [r6, #-1]
  4039ba:	eba9 0301 	sub.w	r3, r9, r1
  4039be:	930e      	str	r3, [sp, #56]	; 0x38
  4039c0:	460e      	mov	r6, r1
  4039c2:	f7ff bb7b 	b.w	4030bc <_svfprintf_r+0x220>
  4039c6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4039c8:	2900      	cmp	r1, #0
  4039ca:	f340 822e 	ble.w	403e2a <_svfprintf_r+0xf8e>
  4039ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4039d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4039d2:	4293      	cmp	r3, r2
  4039d4:	bfa8      	it	ge
  4039d6:	4613      	movge	r3, r2
  4039d8:	2b00      	cmp	r3, #0
  4039da:	461f      	mov	r7, r3
  4039dc:	dd0d      	ble.n	4039fa <_svfprintf_r+0xb5e>
  4039de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039e0:	f8c8 6000 	str.w	r6, [r8]
  4039e4:	3301      	adds	r3, #1
  4039e6:	443c      	add	r4, r7
  4039e8:	2b07      	cmp	r3, #7
  4039ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4039ec:	f8c8 7004 	str.w	r7, [r8, #4]
  4039f0:	9326      	str	r3, [sp, #152]	; 0x98
  4039f2:	f300 831f 	bgt.w	404034 <_svfprintf_r+0x1198>
  4039f6:	f108 0808 	add.w	r8, r8, #8
  4039fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4039fc:	2f00      	cmp	r7, #0
  4039fe:	bfa8      	it	ge
  403a00:	1bdb      	subge	r3, r3, r7
  403a02:	2b00      	cmp	r3, #0
  403a04:	461f      	mov	r7, r3
  403a06:	f340 80d6 	ble.w	403bb6 <_svfprintf_r+0xd1a>
  403a0a:	2f10      	cmp	r7, #16
  403a0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a0e:	4d31      	ldr	r5, [pc, #196]	; (403ad4 <_svfprintf_r+0xc38>)
  403a10:	f340 81ed 	ble.w	403dee <_svfprintf_r+0xf52>
  403a14:	4642      	mov	r2, r8
  403a16:	4621      	mov	r1, r4
  403a18:	46b0      	mov	r8, r6
  403a1a:	f04f 0b10 	mov.w	fp, #16
  403a1e:	462e      	mov	r6, r5
  403a20:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403a22:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403a24:	e004      	b.n	403a30 <_svfprintf_r+0xb94>
  403a26:	3208      	adds	r2, #8
  403a28:	3f10      	subs	r7, #16
  403a2a:	2f10      	cmp	r7, #16
  403a2c:	f340 81db 	ble.w	403de6 <_svfprintf_r+0xf4a>
  403a30:	3301      	adds	r3, #1
  403a32:	3110      	adds	r1, #16
  403a34:	2b07      	cmp	r3, #7
  403a36:	9127      	str	r1, [sp, #156]	; 0x9c
  403a38:	9326      	str	r3, [sp, #152]	; 0x98
  403a3a:	e882 0840 	stmia.w	r2, {r6, fp}
  403a3e:	ddf2      	ble.n	403a26 <_svfprintf_r+0xb8a>
  403a40:	aa25      	add	r2, sp, #148	; 0x94
  403a42:	4629      	mov	r1, r5
  403a44:	4620      	mov	r0, r4
  403a46:	f002 fb05 	bl	406054 <__ssprint_r>
  403a4a:	2800      	cmp	r0, #0
  403a4c:	f47f aaf8 	bne.w	403040 <_svfprintf_r+0x1a4>
  403a50:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403a52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a54:	464a      	mov	r2, r9
  403a56:	e7e7      	b.n	403a28 <_svfprintf_r+0xb8c>
  403a58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a5a:	930e      	str	r3, [sp, #56]	; 0x38
  403a5c:	464e      	mov	r6, r9
  403a5e:	f7ff bb2d 	b.w	4030bc <_svfprintf_r+0x220>
  403a62:	2d00      	cmp	r5, #0
  403a64:	bf08      	it	eq
  403a66:	2c0a      	cmpeq	r4, #10
  403a68:	f0c0 808f 	bcc.w	403b8a <_svfprintf_r+0xcee>
  403a6c:	464e      	mov	r6, r9
  403a6e:	4620      	mov	r0, r4
  403a70:	4629      	mov	r1, r5
  403a72:	220a      	movs	r2, #10
  403a74:	2300      	movs	r3, #0
  403a76:	f7fe ff6f 	bl	402958 <__aeabi_uldivmod>
  403a7a:	3230      	adds	r2, #48	; 0x30
  403a7c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403a80:	4620      	mov	r0, r4
  403a82:	4629      	mov	r1, r5
  403a84:	2300      	movs	r3, #0
  403a86:	220a      	movs	r2, #10
  403a88:	f7fe ff66 	bl	402958 <__aeabi_uldivmod>
  403a8c:	4604      	mov	r4, r0
  403a8e:	460d      	mov	r5, r1
  403a90:	ea54 0305 	orrs.w	r3, r4, r5
  403a94:	d1eb      	bne.n	403a6e <_svfprintf_r+0xbd2>
  403a96:	eba9 0306 	sub.w	r3, r9, r6
  403a9a:	930e      	str	r3, [sp, #56]	; 0x38
  403a9c:	f7ff bb0e 	b.w	4030bc <_svfprintf_r+0x220>
  403aa0:	aa25      	add	r2, sp, #148	; 0x94
  403aa2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403aa4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403aa6:	f002 fad5 	bl	406054 <__ssprint_r>
  403aaa:	2800      	cmp	r0, #0
  403aac:	f47f aac8 	bne.w	403040 <_svfprintf_r+0x1a4>
  403ab0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ab4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ab6:	46c8      	mov	r8, r9
  403ab8:	f7ff bb5e 	b.w	403178 <_svfprintf_r+0x2dc>
  403abc:	1e5e      	subs	r6, r3, #1
  403abe:	2e00      	cmp	r6, #0
  403ac0:	f77f af0a 	ble.w	4038d8 <_svfprintf_r+0xa3c>
  403ac4:	2e10      	cmp	r6, #16
  403ac6:	4d03      	ldr	r5, [pc, #12]	; (403ad4 <_svfprintf_r+0xc38>)
  403ac8:	dd22      	ble.n	403b10 <_svfprintf_r+0xc74>
  403aca:	4622      	mov	r2, r4
  403acc:	f04f 0b10 	mov.w	fp, #16
  403ad0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403ad2:	e006      	b.n	403ae2 <_svfprintf_r+0xc46>
  403ad4:	004073a4 	.word	0x004073a4
  403ad8:	3e10      	subs	r6, #16
  403ada:	2e10      	cmp	r6, #16
  403adc:	f108 0808 	add.w	r8, r8, #8
  403ae0:	dd15      	ble.n	403b0e <_svfprintf_r+0xc72>
  403ae2:	3701      	adds	r7, #1
  403ae4:	3210      	adds	r2, #16
  403ae6:	2f07      	cmp	r7, #7
  403ae8:	9227      	str	r2, [sp, #156]	; 0x9c
  403aea:	9726      	str	r7, [sp, #152]	; 0x98
  403aec:	e888 0820 	stmia.w	r8, {r5, fp}
  403af0:	ddf2      	ble.n	403ad8 <_svfprintf_r+0xc3c>
  403af2:	aa25      	add	r2, sp, #148	; 0x94
  403af4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403af6:	4620      	mov	r0, r4
  403af8:	f002 faac 	bl	406054 <__ssprint_r>
  403afc:	2800      	cmp	r0, #0
  403afe:	f47f aa9f 	bne.w	403040 <_svfprintf_r+0x1a4>
  403b02:	3e10      	subs	r6, #16
  403b04:	2e10      	cmp	r6, #16
  403b06:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403b08:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403b0a:	46c8      	mov	r8, r9
  403b0c:	dce9      	bgt.n	403ae2 <_svfprintf_r+0xc46>
  403b0e:	4614      	mov	r4, r2
  403b10:	3701      	adds	r7, #1
  403b12:	4434      	add	r4, r6
  403b14:	2f07      	cmp	r7, #7
  403b16:	9427      	str	r4, [sp, #156]	; 0x9c
  403b18:	9726      	str	r7, [sp, #152]	; 0x98
  403b1a:	e888 0060 	stmia.w	r8, {r5, r6}
  403b1e:	f77f aed9 	ble.w	4038d4 <_svfprintf_r+0xa38>
  403b22:	aa25      	add	r2, sp, #148	; 0x94
  403b24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b26:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b28:	f002 fa94 	bl	406054 <__ssprint_r>
  403b2c:	2800      	cmp	r0, #0
  403b2e:	f47f aa87 	bne.w	403040 <_svfprintf_r+0x1a4>
  403b32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403b34:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403b36:	46c8      	mov	r8, r9
  403b38:	e6ce      	b.n	4038d8 <_svfprintf_r+0xa3c>
  403b3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b3c:	6814      	ldr	r4, [r2, #0]
  403b3e:	4613      	mov	r3, r2
  403b40:	3304      	adds	r3, #4
  403b42:	17e5      	asrs	r5, r4, #31
  403b44:	930f      	str	r3, [sp, #60]	; 0x3c
  403b46:	4622      	mov	r2, r4
  403b48:	462b      	mov	r3, r5
  403b4a:	e4fa      	b.n	403542 <_svfprintf_r+0x6a6>
  403b4c:	3204      	adds	r2, #4
  403b4e:	681c      	ldr	r4, [r3, #0]
  403b50:	920f      	str	r2, [sp, #60]	; 0x3c
  403b52:	2301      	movs	r3, #1
  403b54:	2500      	movs	r5, #0
  403b56:	f7ff ba94 	b.w	403082 <_svfprintf_r+0x1e6>
  403b5a:	681c      	ldr	r4, [r3, #0]
  403b5c:	3304      	adds	r3, #4
  403b5e:	930f      	str	r3, [sp, #60]	; 0x3c
  403b60:	2500      	movs	r5, #0
  403b62:	e421      	b.n	4033a8 <_svfprintf_r+0x50c>
  403b64:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403b66:	460a      	mov	r2, r1
  403b68:	3204      	adds	r2, #4
  403b6a:	680c      	ldr	r4, [r1, #0]
  403b6c:	920f      	str	r2, [sp, #60]	; 0x3c
  403b6e:	2500      	movs	r5, #0
  403b70:	f7ff ba87 	b.w	403082 <_svfprintf_r+0x1e6>
  403b74:	4614      	mov	r4, r2
  403b76:	3301      	adds	r3, #1
  403b78:	4434      	add	r4, r6
  403b7a:	2b07      	cmp	r3, #7
  403b7c:	9427      	str	r4, [sp, #156]	; 0x9c
  403b7e:	9326      	str	r3, [sp, #152]	; 0x98
  403b80:	e888 0060 	stmia.w	r8, {r5, r6}
  403b84:	f77f ab68 	ble.w	403258 <_svfprintf_r+0x3bc>
  403b88:	e6b3      	b.n	4038f2 <_svfprintf_r+0xa56>
  403b8a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403b8e:	f8cd b01c 	str.w	fp, [sp, #28]
  403b92:	ae42      	add	r6, sp, #264	; 0x108
  403b94:	3430      	adds	r4, #48	; 0x30
  403b96:	2301      	movs	r3, #1
  403b98:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403b9c:	930e      	str	r3, [sp, #56]	; 0x38
  403b9e:	f7ff ba8d 	b.w	4030bc <_svfprintf_r+0x220>
  403ba2:	aa25      	add	r2, sp, #148	; 0x94
  403ba4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ba6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ba8:	f002 fa54 	bl	406054 <__ssprint_r>
  403bac:	2800      	cmp	r0, #0
  403bae:	f47f aa47 	bne.w	403040 <_svfprintf_r+0x1a4>
  403bb2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403bb4:	46c8      	mov	r8, r9
  403bb6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403bb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403bba:	429a      	cmp	r2, r3
  403bbc:	db44      	blt.n	403c48 <_svfprintf_r+0xdac>
  403bbe:	9b07      	ldr	r3, [sp, #28]
  403bc0:	07d9      	lsls	r1, r3, #31
  403bc2:	d441      	bmi.n	403c48 <_svfprintf_r+0xdac>
  403bc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403bc6:	9812      	ldr	r0, [sp, #72]	; 0x48
  403bc8:	1a9a      	subs	r2, r3, r2
  403bca:	1a1d      	subs	r5, r3, r0
  403bcc:	4295      	cmp	r5, r2
  403bce:	bfa8      	it	ge
  403bd0:	4615      	movge	r5, r2
  403bd2:	2d00      	cmp	r5, #0
  403bd4:	dd0e      	ble.n	403bf4 <_svfprintf_r+0xd58>
  403bd6:	9926      	ldr	r1, [sp, #152]	; 0x98
  403bd8:	f8c8 5004 	str.w	r5, [r8, #4]
  403bdc:	3101      	adds	r1, #1
  403bde:	4406      	add	r6, r0
  403be0:	442c      	add	r4, r5
  403be2:	2907      	cmp	r1, #7
  403be4:	f8c8 6000 	str.w	r6, [r8]
  403be8:	9427      	str	r4, [sp, #156]	; 0x9c
  403bea:	9126      	str	r1, [sp, #152]	; 0x98
  403bec:	f300 823b 	bgt.w	404066 <_svfprintf_r+0x11ca>
  403bf0:	f108 0808 	add.w	r8, r8, #8
  403bf4:	2d00      	cmp	r5, #0
  403bf6:	bfac      	ite	ge
  403bf8:	1b56      	subge	r6, r2, r5
  403bfa:	4616      	movlt	r6, r2
  403bfc:	2e00      	cmp	r6, #0
  403bfe:	f77f ab2d 	ble.w	40325c <_svfprintf_r+0x3c0>
  403c02:	2e10      	cmp	r6, #16
  403c04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c06:	4db0      	ldr	r5, [pc, #704]	; (403ec8 <_svfprintf_r+0x102c>)
  403c08:	ddb5      	ble.n	403b76 <_svfprintf_r+0xcda>
  403c0a:	4622      	mov	r2, r4
  403c0c:	2710      	movs	r7, #16
  403c0e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403c12:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403c14:	e004      	b.n	403c20 <_svfprintf_r+0xd84>
  403c16:	f108 0808 	add.w	r8, r8, #8
  403c1a:	3e10      	subs	r6, #16
  403c1c:	2e10      	cmp	r6, #16
  403c1e:	dda9      	ble.n	403b74 <_svfprintf_r+0xcd8>
  403c20:	3301      	adds	r3, #1
  403c22:	3210      	adds	r2, #16
  403c24:	2b07      	cmp	r3, #7
  403c26:	9227      	str	r2, [sp, #156]	; 0x9c
  403c28:	9326      	str	r3, [sp, #152]	; 0x98
  403c2a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403c2e:	ddf2      	ble.n	403c16 <_svfprintf_r+0xd7a>
  403c30:	aa25      	add	r2, sp, #148	; 0x94
  403c32:	4621      	mov	r1, r4
  403c34:	4658      	mov	r0, fp
  403c36:	f002 fa0d 	bl	406054 <__ssprint_r>
  403c3a:	2800      	cmp	r0, #0
  403c3c:	f47f aa00 	bne.w	403040 <_svfprintf_r+0x1a4>
  403c40:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403c42:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c44:	46c8      	mov	r8, r9
  403c46:	e7e8      	b.n	403c1a <_svfprintf_r+0xd7e>
  403c48:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c4a:	9819      	ldr	r0, [sp, #100]	; 0x64
  403c4c:	991a      	ldr	r1, [sp, #104]	; 0x68
  403c4e:	f8c8 1000 	str.w	r1, [r8]
  403c52:	3301      	adds	r3, #1
  403c54:	4404      	add	r4, r0
  403c56:	2b07      	cmp	r3, #7
  403c58:	9427      	str	r4, [sp, #156]	; 0x9c
  403c5a:	f8c8 0004 	str.w	r0, [r8, #4]
  403c5e:	9326      	str	r3, [sp, #152]	; 0x98
  403c60:	f300 81f5 	bgt.w	40404e <_svfprintf_r+0x11b2>
  403c64:	f108 0808 	add.w	r8, r8, #8
  403c68:	e7ac      	b.n	403bc4 <_svfprintf_r+0xd28>
  403c6a:	9b07      	ldr	r3, [sp, #28]
  403c6c:	07da      	lsls	r2, r3, #31
  403c6e:	f53f adfe 	bmi.w	40386e <_svfprintf_r+0x9d2>
  403c72:	3701      	adds	r7, #1
  403c74:	3401      	adds	r4, #1
  403c76:	2301      	movs	r3, #1
  403c78:	2f07      	cmp	r7, #7
  403c7a:	9427      	str	r4, [sp, #156]	; 0x9c
  403c7c:	9726      	str	r7, [sp, #152]	; 0x98
  403c7e:	f8c8 6000 	str.w	r6, [r8]
  403c82:	f8c8 3004 	str.w	r3, [r8, #4]
  403c86:	f77f ae25 	ble.w	4038d4 <_svfprintf_r+0xa38>
  403c8a:	e74a      	b.n	403b22 <_svfprintf_r+0xc86>
  403c8c:	aa25      	add	r2, sp, #148	; 0x94
  403c8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c90:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c92:	f002 f9df 	bl	406054 <__ssprint_r>
  403c96:	2800      	cmp	r0, #0
  403c98:	f47f a9d2 	bne.w	403040 <_svfprintf_r+0x1a4>
  403c9c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c9e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403ca0:	46c8      	mov	r8, r9
  403ca2:	e5f2      	b.n	40388a <_svfprintf_r+0x9ee>
  403ca4:	aa25      	add	r2, sp, #148	; 0x94
  403ca6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ca8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403caa:	f002 f9d3 	bl	406054 <__ssprint_r>
  403cae:	2800      	cmp	r0, #0
  403cb0:	f47f a9c6 	bne.w	403040 <_svfprintf_r+0x1a4>
  403cb4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403cb6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403cb8:	46c8      	mov	r8, r9
  403cba:	e5f5      	b.n	4038a8 <_svfprintf_r+0xa0c>
  403cbc:	464e      	mov	r6, r9
  403cbe:	f7ff b9fd 	b.w	4030bc <_svfprintf_r+0x220>
  403cc2:	aa25      	add	r2, sp, #148	; 0x94
  403cc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403cc6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403cc8:	f002 f9c4 	bl	406054 <__ssprint_r>
  403ccc:	2800      	cmp	r0, #0
  403cce:	f47f a9b7 	bne.w	403040 <_svfprintf_r+0x1a4>
  403cd2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403cd4:	46c8      	mov	r8, r9
  403cd6:	f7ff ba72 	b.w	4031be <_svfprintf_r+0x322>
  403cda:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403cdc:	4622      	mov	r2, r4
  403cde:	4620      	mov	r0, r4
  403ce0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403ce2:	4623      	mov	r3, r4
  403ce4:	4621      	mov	r1, r4
  403ce6:	f003 fa7b 	bl	4071e0 <__aeabi_dcmpun>
  403cea:	2800      	cmp	r0, #0
  403cec:	f040 8286 	bne.w	4041fc <_svfprintf_r+0x1360>
  403cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cf2:	3301      	adds	r3, #1
  403cf4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403cf6:	f023 0320 	bic.w	r3, r3, #32
  403cfa:	930e      	str	r3, [sp, #56]	; 0x38
  403cfc:	f000 81e2 	beq.w	4040c4 <_svfprintf_r+0x1228>
  403d00:	2b47      	cmp	r3, #71	; 0x47
  403d02:	f000 811e 	beq.w	403f42 <_svfprintf_r+0x10a6>
  403d06:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403d0a:	9307      	str	r3, [sp, #28]
  403d0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403d0e:	1e1f      	subs	r7, r3, #0
  403d10:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403d12:	9308      	str	r3, [sp, #32]
  403d14:	bfbb      	ittet	lt
  403d16:	463b      	movlt	r3, r7
  403d18:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403d1c:	2300      	movge	r3, #0
  403d1e:	232d      	movlt	r3, #45	; 0x2d
  403d20:	9310      	str	r3, [sp, #64]	; 0x40
  403d22:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403d24:	2b66      	cmp	r3, #102	; 0x66
  403d26:	f000 81bb 	beq.w	4040a0 <_svfprintf_r+0x1204>
  403d2a:	2b46      	cmp	r3, #70	; 0x46
  403d2c:	f000 80df 	beq.w	403eee <_svfprintf_r+0x1052>
  403d30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403d32:	9a08      	ldr	r2, [sp, #32]
  403d34:	2b45      	cmp	r3, #69	; 0x45
  403d36:	bf0c      	ite	eq
  403d38:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403d3a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403d3c:	a823      	add	r0, sp, #140	; 0x8c
  403d3e:	a920      	add	r1, sp, #128	; 0x80
  403d40:	bf08      	it	eq
  403d42:	1c5d      	addeq	r5, r3, #1
  403d44:	9004      	str	r0, [sp, #16]
  403d46:	9103      	str	r1, [sp, #12]
  403d48:	a81f      	add	r0, sp, #124	; 0x7c
  403d4a:	2102      	movs	r1, #2
  403d4c:	463b      	mov	r3, r7
  403d4e:	9002      	str	r0, [sp, #8]
  403d50:	9501      	str	r5, [sp, #4]
  403d52:	9100      	str	r1, [sp, #0]
  403d54:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d56:	f000 fb73 	bl	404440 <_dtoa_r>
  403d5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403d5c:	2b67      	cmp	r3, #103	; 0x67
  403d5e:	4606      	mov	r6, r0
  403d60:	f040 81e0 	bne.w	404124 <_svfprintf_r+0x1288>
  403d64:	f01b 0f01 	tst.w	fp, #1
  403d68:	f000 8246 	beq.w	4041f8 <_svfprintf_r+0x135c>
  403d6c:	1974      	adds	r4, r6, r5
  403d6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403d70:	9808      	ldr	r0, [sp, #32]
  403d72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403d74:	4639      	mov	r1, r7
  403d76:	f003 fa01 	bl	40717c <__aeabi_dcmpeq>
  403d7a:	2800      	cmp	r0, #0
  403d7c:	f040 8165 	bne.w	40404a <_svfprintf_r+0x11ae>
  403d80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403d82:	42a3      	cmp	r3, r4
  403d84:	d206      	bcs.n	403d94 <_svfprintf_r+0xef8>
  403d86:	2130      	movs	r1, #48	; 0x30
  403d88:	1c5a      	adds	r2, r3, #1
  403d8a:	9223      	str	r2, [sp, #140]	; 0x8c
  403d8c:	7019      	strb	r1, [r3, #0]
  403d8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403d90:	429c      	cmp	r4, r3
  403d92:	d8f9      	bhi.n	403d88 <_svfprintf_r+0xeec>
  403d94:	1b9b      	subs	r3, r3, r6
  403d96:	9313      	str	r3, [sp, #76]	; 0x4c
  403d98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403d9a:	2b47      	cmp	r3, #71	; 0x47
  403d9c:	f000 80e9 	beq.w	403f72 <_svfprintf_r+0x10d6>
  403da0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403da2:	2b65      	cmp	r3, #101	; 0x65
  403da4:	f340 81cd 	ble.w	404142 <_svfprintf_r+0x12a6>
  403da8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403daa:	2b66      	cmp	r3, #102	; 0x66
  403dac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403dae:	9312      	str	r3, [sp, #72]	; 0x48
  403db0:	f000 819e 	beq.w	4040f0 <_svfprintf_r+0x1254>
  403db4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403db6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403db8:	4619      	mov	r1, r3
  403dba:	4291      	cmp	r1, r2
  403dbc:	f300 818a 	bgt.w	4040d4 <_svfprintf_r+0x1238>
  403dc0:	f01b 0f01 	tst.w	fp, #1
  403dc4:	f040 8213 	bne.w	4041ee <_svfprintf_r+0x1352>
  403dc8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403dcc:	9308      	str	r3, [sp, #32]
  403dce:	2367      	movs	r3, #103	; 0x67
  403dd0:	920e      	str	r2, [sp, #56]	; 0x38
  403dd2:	9311      	str	r3, [sp, #68]	; 0x44
  403dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403dd6:	2b00      	cmp	r3, #0
  403dd8:	f040 80c4 	bne.w	403f64 <_svfprintf_r+0x10c8>
  403ddc:	930a      	str	r3, [sp, #40]	; 0x28
  403dde:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403de2:	f7ff b973 	b.w	4030cc <_svfprintf_r+0x230>
  403de6:	4635      	mov	r5, r6
  403de8:	460c      	mov	r4, r1
  403dea:	4646      	mov	r6, r8
  403dec:	4690      	mov	r8, r2
  403dee:	3301      	adds	r3, #1
  403df0:	443c      	add	r4, r7
  403df2:	2b07      	cmp	r3, #7
  403df4:	9427      	str	r4, [sp, #156]	; 0x9c
  403df6:	9326      	str	r3, [sp, #152]	; 0x98
  403df8:	e888 00a0 	stmia.w	r8, {r5, r7}
  403dfc:	f73f aed1 	bgt.w	403ba2 <_svfprintf_r+0xd06>
  403e00:	f108 0808 	add.w	r8, r8, #8
  403e04:	e6d7      	b.n	403bb6 <_svfprintf_r+0xd1a>
  403e06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e08:	6813      	ldr	r3, [r2, #0]
  403e0a:	3204      	adds	r2, #4
  403e0c:	920f      	str	r2, [sp, #60]	; 0x3c
  403e0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403e10:	601a      	str	r2, [r3, #0]
  403e12:	f7ff b86a 	b.w	402eea <_svfprintf_r+0x4e>
  403e16:	aa25      	add	r2, sp, #148	; 0x94
  403e18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e1c:	f002 f91a 	bl	406054 <__ssprint_r>
  403e20:	2800      	cmp	r0, #0
  403e22:	f47f a90d 	bne.w	403040 <_svfprintf_r+0x1a4>
  403e26:	46c8      	mov	r8, r9
  403e28:	e48d      	b.n	403746 <_svfprintf_r+0x8aa>
  403e2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e2c:	4a27      	ldr	r2, [pc, #156]	; (403ecc <_svfprintf_r+0x1030>)
  403e2e:	f8c8 2000 	str.w	r2, [r8]
  403e32:	3301      	adds	r3, #1
  403e34:	3401      	adds	r4, #1
  403e36:	2201      	movs	r2, #1
  403e38:	2b07      	cmp	r3, #7
  403e3a:	9427      	str	r4, [sp, #156]	; 0x9c
  403e3c:	9326      	str	r3, [sp, #152]	; 0x98
  403e3e:	f8c8 2004 	str.w	r2, [r8, #4]
  403e42:	dc72      	bgt.n	403f2a <_svfprintf_r+0x108e>
  403e44:	f108 0808 	add.w	r8, r8, #8
  403e48:	b929      	cbnz	r1, 403e56 <_svfprintf_r+0xfba>
  403e4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403e4c:	b91b      	cbnz	r3, 403e56 <_svfprintf_r+0xfba>
  403e4e:	9b07      	ldr	r3, [sp, #28]
  403e50:	07d8      	lsls	r0, r3, #31
  403e52:	f57f aa03 	bpl.w	40325c <_svfprintf_r+0x3c0>
  403e56:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e58:	9819      	ldr	r0, [sp, #100]	; 0x64
  403e5a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403e5c:	f8c8 2000 	str.w	r2, [r8]
  403e60:	3301      	adds	r3, #1
  403e62:	4602      	mov	r2, r0
  403e64:	4422      	add	r2, r4
  403e66:	2b07      	cmp	r3, #7
  403e68:	9227      	str	r2, [sp, #156]	; 0x9c
  403e6a:	f8c8 0004 	str.w	r0, [r8, #4]
  403e6e:	9326      	str	r3, [sp, #152]	; 0x98
  403e70:	f300 818d 	bgt.w	40418e <_svfprintf_r+0x12f2>
  403e74:	f108 0808 	add.w	r8, r8, #8
  403e78:	2900      	cmp	r1, #0
  403e7a:	f2c0 8165 	blt.w	404148 <_svfprintf_r+0x12ac>
  403e7e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403e80:	f8c8 6000 	str.w	r6, [r8]
  403e84:	3301      	adds	r3, #1
  403e86:	188c      	adds	r4, r1, r2
  403e88:	2b07      	cmp	r3, #7
  403e8a:	9427      	str	r4, [sp, #156]	; 0x9c
  403e8c:	9326      	str	r3, [sp, #152]	; 0x98
  403e8e:	f8c8 1004 	str.w	r1, [r8, #4]
  403e92:	f77f a9e1 	ble.w	403258 <_svfprintf_r+0x3bc>
  403e96:	e52c      	b.n	4038f2 <_svfprintf_r+0xa56>
  403e98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e9a:	9909      	ldr	r1, [sp, #36]	; 0x24
  403e9c:	6813      	ldr	r3, [r2, #0]
  403e9e:	17cd      	asrs	r5, r1, #31
  403ea0:	4608      	mov	r0, r1
  403ea2:	3204      	adds	r2, #4
  403ea4:	4629      	mov	r1, r5
  403ea6:	920f      	str	r2, [sp, #60]	; 0x3c
  403ea8:	e9c3 0100 	strd	r0, r1, [r3]
  403eac:	f7ff b81d 	b.w	402eea <_svfprintf_r+0x4e>
  403eb0:	aa25      	add	r2, sp, #148	; 0x94
  403eb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403eb4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403eb6:	f002 f8cd 	bl	406054 <__ssprint_r>
  403eba:	2800      	cmp	r0, #0
  403ebc:	f47f a8c0 	bne.w	403040 <_svfprintf_r+0x1a4>
  403ec0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ec2:	46c8      	mov	r8, r9
  403ec4:	e458      	b.n	403778 <_svfprintf_r+0x8dc>
  403ec6:	bf00      	nop
  403ec8:	004073a4 	.word	0x004073a4
  403ecc:	00407390 	.word	0x00407390
  403ed0:	2140      	movs	r1, #64	; 0x40
  403ed2:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ed4:	f001 fa0a 	bl	4052ec <_malloc_r>
  403ed8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403eda:	6010      	str	r0, [r2, #0]
  403edc:	6110      	str	r0, [r2, #16]
  403ede:	2800      	cmp	r0, #0
  403ee0:	f000 81f2 	beq.w	4042c8 <_svfprintf_r+0x142c>
  403ee4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403ee6:	2340      	movs	r3, #64	; 0x40
  403ee8:	6153      	str	r3, [r2, #20]
  403eea:	f7fe bfee 	b.w	402eca <_svfprintf_r+0x2e>
  403eee:	a823      	add	r0, sp, #140	; 0x8c
  403ef0:	a920      	add	r1, sp, #128	; 0x80
  403ef2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403ef4:	9004      	str	r0, [sp, #16]
  403ef6:	9103      	str	r1, [sp, #12]
  403ef8:	a81f      	add	r0, sp, #124	; 0x7c
  403efa:	2103      	movs	r1, #3
  403efc:	9002      	str	r0, [sp, #8]
  403efe:	9a08      	ldr	r2, [sp, #32]
  403f00:	9401      	str	r4, [sp, #4]
  403f02:	463b      	mov	r3, r7
  403f04:	9100      	str	r1, [sp, #0]
  403f06:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f08:	f000 fa9a 	bl	404440 <_dtoa_r>
  403f0c:	4625      	mov	r5, r4
  403f0e:	4606      	mov	r6, r0
  403f10:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f12:	2b46      	cmp	r3, #70	; 0x46
  403f14:	eb06 0405 	add.w	r4, r6, r5
  403f18:	f47f af29 	bne.w	403d6e <_svfprintf_r+0xed2>
  403f1c:	7833      	ldrb	r3, [r6, #0]
  403f1e:	2b30      	cmp	r3, #48	; 0x30
  403f20:	f000 8178 	beq.w	404214 <_svfprintf_r+0x1378>
  403f24:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403f26:	442c      	add	r4, r5
  403f28:	e721      	b.n	403d6e <_svfprintf_r+0xed2>
  403f2a:	aa25      	add	r2, sp, #148	; 0x94
  403f2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f30:	f002 f890 	bl	406054 <__ssprint_r>
  403f34:	2800      	cmp	r0, #0
  403f36:	f47f a883 	bne.w	403040 <_svfprintf_r+0x1a4>
  403f3a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403f3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f3e:	46c8      	mov	r8, r9
  403f40:	e782      	b.n	403e48 <_svfprintf_r+0xfac>
  403f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f44:	2b00      	cmp	r3, #0
  403f46:	bf08      	it	eq
  403f48:	2301      	moveq	r3, #1
  403f4a:	930a      	str	r3, [sp, #40]	; 0x28
  403f4c:	e6db      	b.n	403d06 <_svfprintf_r+0xe6a>
  403f4e:	4630      	mov	r0, r6
  403f50:	940a      	str	r4, [sp, #40]	; 0x28
  403f52:	f7fe ff35 	bl	402dc0 <strlen>
  403f56:	950f      	str	r5, [sp, #60]	; 0x3c
  403f58:	900e      	str	r0, [sp, #56]	; 0x38
  403f5a:	f8cd b01c 	str.w	fp, [sp, #28]
  403f5e:	4603      	mov	r3, r0
  403f60:	f7ff b9f9 	b.w	403356 <_svfprintf_r+0x4ba>
  403f64:	272d      	movs	r7, #45	; 0x2d
  403f66:	2300      	movs	r3, #0
  403f68:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403f6c:	930a      	str	r3, [sp, #40]	; 0x28
  403f6e:	f7ff b8ae 	b.w	4030ce <_svfprintf_r+0x232>
  403f72:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403f74:	9312      	str	r3, [sp, #72]	; 0x48
  403f76:	461a      	mov	r2, r3
  403f78:	3303      	adds	r3, #3
  403f7a:	db04      	blt.n	403f86 <_svfprintf_r+0x10ea>
  403f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f7e:	4619      	mov	r1, r3
  403f80:	4291      	cmp	r1, r2
  403f82:	f6bf af17 	bge.w	403db4 <_svfprintf_r+0xf18>
  403f86:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f88:	3b02      	subs	r3, #2
  403f8a:	9311      	str	r3, [sp, #68]	; 0x44
  403f8c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403f90:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403f94:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f96:	3b01      	subs	r3, #1
  403f98:	2b00      	cmp	r3, #0
  403f9a:	931f      	str	r3, [sp, #124]	; 0x7c
  403f9c:	bfbd      	ittte	lt
  403f9e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403fa0:	f1c3 0301 	rsblt	r3, r3, #1
  403fa4:	222d      	movlt	r2, #45	; 0x2d
  403fa6:	222b      	movge	r2, #43	; 0x2b
  403fa8:	2b09      	cmp	r3, #9
  403faa:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403fae:	f340 8116 	ble.w	4041de <_svfprintf_r+0x1342>
  403fb2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403fb6:	4620      	mov	r0, r4
  403fb8:	4dab      	ldr	r5, [pc, #684]	; (404268 <_svfprintf_r+0x13cc>)
  403fba:	e000      	b.n	403fbe <_svfprintf_r+0x1122>
  403fbc:	4610      	mov	r0, r2
  403fbe:	fb85 1203 	smull	r1, r2, r5, r3
  403fc2:	17d9      	asrs	r1, r3, #31
  403fc4:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403fc8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403fcc:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403fd0:	3230      	adds	r2, #48	; 0x30
  403fd2:	2909      	cmp	r1, #9
  403fd4:	f800 2c01 	strb.w	r2, [r0, #-1]
  403fd8:	460b      	mov	r3, r1
  403fda:	f100 32ff 	add.w	r2, r0, #4294967295
  403fde:	dced      	bgt.n	403fbc <_svfprintf_r+0x1120>
  403fe0:	3330      	adds	r3, #48	; 0x30
  403fe2:	3802      	subs	r0, #2
  403fe4:	b2d9      	uxtb	r1, r3
  403fe6:	4284      	cmp	r4, r0
  403fe8:	f802 1c01 	strb.w	r1, [r2, #-1]
  403fec:	f240 8165 	bls.w	4042ba <_svfprintf_r+0x141e>
  403ff0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403ff4:	4613      	mov	r3, r2
  403ff6:	e001      	b.n	403ffc <_svfprintf_r+0x1160>
  403ff8:	f813 1b01 	ldrb.w	r1, [r3], #1
  403ffc:	f800 1b01 	strb.w	r1, [r0], #1
  404000:	42a3      	cmp	r3, r4
  404002:	d1f9      	bne.n	403ff8 <_svfprintf_r+0x115c>
  404004:	3301      	adds	r3, #1
  404006:	1a9b      	subs	r3, r3, r2
  404008:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40400c:	4413      	add	r3, r2
  40400e:	aa21      	add	r2, sp, #132	; 0x84
  404010:	1a9b      	subs	r3, r3, r2
  404012:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404014:	931b      	str	r3, [sp, #108]	; 0x6c
  404016:	2a01      	cmp	r2, #1
  404018:	4413      	add	r3, r2
  40401a:	930e      	str	r3, [sp, #56]	; 0x38
  40401c:	f340 8119 	ble.w	404252 <_svfprintf_r+0x13b6>
  404020:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404022:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404024:	4413      	add	r3, r2
  404026:	930e      	str	r3, [sp, #56]	; 0x38
  404028:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40402c:	9308      	str	r3, [sp, #32]
  40402e:	2300      	movs	r3, #0
  404030:	9312      	str	r3, [sp, #72]	; 0x48
  404032:	e6cf      	b.n	403dd4 <_svfprintf_r+0xf38>
  404034:	aa25      	add	r2, sp, #148	; 0x94
  404036:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404038:	980c      	ldr	r0, [sp, #48]	; 0x30
  40403a:	f002 f80b 	bl	406054 <__ssprint_r>
  40403e:	2800      	cmp	r0, #0
  404040:	f47e affe 	bne.w	403040 <_svfprintf_r+0x1a4>
  404044:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404046:	46c8      	mov	r8, r9
  404048:	e4d7      	b.n	4039fa <_svfprintf_r+0xb5e>
  40404a:	4623      	mov	r3, r4
  40404c:	e6a2      	b.n	403d94 <_svfprintf_r+0xef8>
  40404e:	aa25      	add	r2, sp, #148	; 0x94
  404050:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404052:	980c      	ldr	r0, [sp, #48]	; 0x30
  404054:	f001 fffe 	bl	406054 <__ssprint_r>
  404058:	2800      	cmp	r0, #0
  40405a:	f47e aff1 	bne.w	403040 <_svfprintf_r+0x1a4>
  40405e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404060:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404062:	46c8      	mov	r8, r9
  404064:	e5ae      	b.n	403bc4 <_svfprintf_r+0xd28>
  404066:	aa25      	add	r2, sp, #148	; 0x94
  404068:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40406a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40406c:	f001 fff2 	bl	406054 <__ssprint_r>
  404070:	2800      	cmp	r0, #0
  404072:	f47e afe5 	bne.w	403040 <_svfprintf_r+0x1a4>
  404076:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404078:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40407a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40407c:	1a9a      	subs	r2, r3, r2
  40407e:	46c8      	mov	r8, r9
  404080:	e5b8      	b.n	403bf4 <_svfprintf_r+0xd58>
  404082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404084:	9612      	str	r6, [sp, #72]	; 0x48
  404086:	2b06      	cmp	r3, #6
  404088:	bf28      	it	cs
  40408a:	2306      	movcs	r3, #6
  40408c:	960a      	str	r6, [sp, #40]	; 0x28
  40408e:	4637      	mov	r7, r6
  404090:	9308      	str	r3, [sp, #32]
  404092:	950f      	str	r5, [sp, #60]	; 0x3c
  404094:	f8cd b01c 	str.w	fp, [sp, #28]
  404098:	930e      	str	r3, [sp, #56]	; 0x38
  40409a:	4e74      	ldr	r6, [pc, #464]	; (40426c <_svfprintf_r+0x13d0>)
  40409c:	f7ff b816 	b.w	4030cc <_svfprintf_r+0x230>
  4040a0:	a823      	add	r0, sp, #140	; 0x8c
  4040a2:	a920      	add	r1, sp, #128	; 0x80
  4040a4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4040a6:	9004      	str	r0, [sp, #16]
  4040a8:	9103      	str	r1, [sp, #12]
  4040aa:	a81f      	add	r0, sp, #124	; 0x7c
  4040ac:	2103      	movs	r1, #3
  4040ae:	9002      	str	r0, [sp, #8]
  4040b0:	9a08      	ldr	r2, [sp, #32]
  4040b2:	9501      	str	r5, [sp, #4]
  4040b4:	463b      	mov	r3, r7
  4040b6:	9100      	str	r1, [sp, #0]
  4040b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040ba:	f000 f9c1 	bl	404440 <_dtoa_r>
  4040be:	4606      	mov	r6, r0
  4040c0:	1944      	adds	r4, r0, r5
  4040c2:	e72b      	b.n	403f1c <_svfprintf_r+0x1080>
  4040c4:	2306      	movs	r3, #6
  4040c6:	930a      	str	r3, [sp, #40]	; 0x28
  4040c8:	e61d      	b.n	403d06 <_svfprintf_r+0xe6a>
  4040ca:	272d      	movs	r7, #45	; 0x2d
  4040cc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4040d0:	f7ff bacd 	b.w	40366e <_svfprintf_r+0x7d2>
  4040d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4040d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4040d8:	4413      	add	r3, r2
  4040da:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4040dc:	930e      	str	r3, [sp, #56]	; 0x38
  4040de:	2a00      	cmp	r2, #0
  4040e0:	f340 80b0 	ble.w	404244 <_svfprintf_r+0x13a8>
  4040e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4040e8:	9308      	str	r3, [sp, #32]
  4040ea:	2367      	movs	r3, #103	; 0x67
  4040ec:	9311      	str	r3, [sp, #68]	; 0x44
  4040ee:	e671      	b.n	403dd4 <_svfprintf_r+0xf38>
  4040f0:	2b00      	cmp	r3, #0
  4040f2:	f340 80c3 	ble.w	40427c <_svfprintf_r+0x13e0>
  4040f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4040f8:	2a00      	cmp	r2, #0
  4040fa:	f040 8099 	bne.w	404230 <_svfprintf_r+0x1394>
  4040fe:	f01b 0f01 	tst.w	fp, #1
  404102:	f040 8095 	bne.w	404230 <_svfprintf_r+0x1394>
  404106:	9308      	str	r3, [sp, #32]
  404108:	930e      	str	r3, [sp, #56]	; 0x38
  40410a:	e663      	b.n	403dd4 <_svfprintf_r+0xf38>
  40410c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40410e:	9308      	str	r3, [sp, #32]
  404110:	930e      	str	r3, [sp, #56]	; 0x38
  404112:	900a      	str	r0, [sp, #40]	; 0x28
  404114:	950f      	str	r5, [sp, #60]	; 0x3c
  404116:	f8cd b01c 	str.w	fp, [sp, #28]
  40411a:	9012      	str	r0, [sp, #72]	; 0x48
  40411c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404120:	f7fe bfd4 	b.w	4030cc <_svfprintf_r+0x230>
  404124:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404126:	2b47      	cmp	r3, #71	; 0x47
  404128:	f47f ae20 	bne.w	403d6c <_svfprintf_r+0xed0>
  40412c:	f01b 0f01 	tst.w	fp, #1
  404130:	f47f aeee 	bne.w	403f10 <_svfprintf_r+0x1074>
  404134:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404136:	1b9b      	subs	r3, r3, r6
  404138:	9313      	str	r3, [sp, #76]	; 0x4c
  40413a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40413c:	2b47      	cmp	r3, #71	; 0x47
  40413e:	f43f af18 	beq.w	403f72 <_svfprintf_r+0x10d6>
  404142:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404144:	9312      	str	r3, [sp, #72]	; 0x48
  404146:	e721      	b.n	403f8c <_svfprintf_r+0x10f0>
  404148:	424f      	negs	r7, r1
  40414a:	3110      	adds	r1, #16
  40414c:	4d48      	ldr	r5, [pc, #288]	; (404270 <_svfprintf_r+0x13d4>)
  40414e:	da2f      	bge.n	4041b0 <_svfprintf_r+0x1314>
  404150:	2410      	movs	r4, #16
  404152:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404156:	e004      	b.n	404162 <_svfprintf_r+0x12c6>
  404158:	f108 0808 	add.w	r8, r8, #8
  40415c:	3f10      	subs	r7, #16
  40415e:	2f10      	cmp	r7, #16
  404160:	dd26      	ble.n	4041b0 <_svfprintf_r+0x1314>
  404162:	3301      	adds	r3, #1
  404164:	3210      	adds	r2, #16
  404166:	2b07      	cmp	r3, #7
  404168:	9227      	str	r2, [sp, #156]	; 0x9c
  40416a:	9326      	str	r3, [sp, #152]	; 0x98
  40416c:	f8c8 5000 	str.w	r5, [r8]
  404170:	f8c8 4004 	str.w	r4, [r8, #4]
  404174:	ddf0      	ble.n	404158 <_svfprintf_r+0x12bc>
  404176:	aa25      	add	r2, sp, #148	; 0x94
  404178:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40417a:	4658      	mov	r0, fp
  40417c:	f001 ff6a 	bl	406054 <__ssprint_r>
  404180:	2800      	cmp	r0, #0
  404182:	f47e af5d 	bne.w	403040 <_svfprintf_r+0x1a4>
  404186:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404188:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40418a:	46c8      	mov	r8, r9
  40418c:	e7e6      	b.n	40415c <_svfprintf_r+0x12c0>
  40418e:	aa25      	add	r2, sp, #148	; 0x94
  404190:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404192:	980c      	ldr	r0, [sp, #48]	; 0x30
  404194:	f001 ff5e 	bl	406054 <__ssprint_r>
  404198:	2800      	cmp	r0, #0
  40419a:	f47e af51 	bne.w	403040 <_svfprintf_r+0x1a4>
  40419e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4041a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4041a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041a4:	46c8      	mov	r8, r9
  4041a6:	e667      	b.n	403e78 <_svfprintf_r+0xfdc>
  4041a8:	2000      	movs	r0, #0
  4041aa:	900a      	str	r0, [sp, #40]	; 0x28
  4041ac:	f7fe bed0 	b.w	402f50 <_svfprintf_r+0xb4>
  4041b0:	3301      	adds	r3, #1
  4041b2:	443a      	add	r2, r7
  4041b4:	2b07      	cmp	r3, #7
  4041b6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4041ba:	9227      	str	r2, [sp, #156]	; 0x9c
  4041bc:	9326      	str	r3, [sp, #152]	; 0x98
  4041be:	f108 0808 	add.w	r8, r8, #8
  4041c2:	f77f ae5c 	ble.w	403e7e <_svfprintf_r+0xfe2>
  4041c6:	aa25      	add	r2, sp, #148	; 0x94
  4041c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4041ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4041cc:	f001 ff42 	bl	406054 <__ssprint_r>
  4041d0:	2800      	cmp	r0, #0
  4041d2:	f47e af35 	bne.w	403040 <_svfprintf_r+0x1a4>
  4041d6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4041d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041da:	46c8      	mov	r8, r9
  4041dc:	e64f      	b.n	403e7e <_svfprintf_r+0xfe2>
  4041de:	3330      	adds	r3, #48	; 0x30
  4041e0:	2230      	movs	r2, #48	; 0x30
  4041e2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4041e6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4041ea:	ab22      	add	r3, sp, #136	; 0x88
  4041ec:	e70f      	b.n	40400e <_svfprintf_r+0x1172>
  4041ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4041f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4041f2:	4413      	add	r3, r2
  4041f4:	930e      	str	r3, [sp, #56]	; 0x38
  4041f6:	e775      	b.n	4040e4 <_svfprintf_r+0x1248>
  4041f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4041fa:	e5cb      	b.n	403d94 <_svfprintf_r+0xef8>
  4041fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4041fe:	4e1d      	ldr	r6, [pc, #116]	; (404274 <_svfprintf_r+0x13d8>)
  404200:	2b00      	cmp	r3, #0
  404202:	bfb6      	itet	lt
  404204:	272d      	movlt	r7, #45	; 0x2d
  404206:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40420a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40420e:	4b1a      	ldr	r3, [pc, #104]	; (404278 <_svfprintf_r+0x13dc>)
  404210:	f7ff ba2f 	b.w	403672 <_svfprintf_r+0x7d6>
  404214:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404216:	9808      	ldr	r0, [sp, #32]
  404218:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40421a:	4639      	mov	r1, r7
  40421c:	f002 ffae 	bl	40717c <__aeabi_dcmpeq>
  404220:	2800      	cmp	r0, #0
  404222:	f47f ae7f 	bne.w	403f24 <_svfprintf_r+0x1088>
  404226:	f1c5 0501 	rsb	r5, r5, #1
  40422a:	951f      	str	r5, [sp, #124]	; 0x7c
  40422c:	442c      	add	r4, r5
  40422e:	e59e      	b.n	403d6e <_svfprintf_r+0xed2>
  404230:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404232:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404234:	4413      	add	r3, r2
  404236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404238:	441a      	add	r2, r3
  40423a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40423e:	920e      	str	r2, [sp, #56]	; 0x38
  404240:	9308      	str	r3, [sp, #32]
  404242:	e5c7      	b.n	403dd4 <_svfprintf_r+0xf38>
  404244:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404246:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404248:	f1c3 0301 	rsb	r3, r3, #1
  40424c:	441a      	add	r2, r3
  40424e:	4613      	mov	r3, r2
  404250:	e7d0      	b.n	4041f4 <_svfprintf_r+0x1358>
  404252:	f01b 0301 	ands.w	r3, fp, #1
  404256:	9312      	str	r3, [sp, #72]	; 0x48
  404258:	f47f aee2 	bne.w	404020 <_svfprintf_r+0x1184>
  40425c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40425e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404262:	9308      	str	r3, [sp, #32]
  404264:	e5b6      	b.n	403dd4 <_svfprintf_r+0xf38>
  404266:	bf00      	nop
  404268:	66666667 	.word	0x66666667
  40426c:	00407388 	.word	0x00407388
  404270:	004073a4 	.word	0x004073a4
  404274:	0040735c 	.word	0x0040735c
  404278:	00407358 	.word	0x00407358
  40427c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40427e:	b913      	cbnz	r3, 404286 <_svfprintf_r+0x13ea>
  404280:	f01b 0f01 	tst.w	fp, #1
  404284:	d002      	beq.n	40428c <_svfprintf_r+0x13f0>
  404286:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404288:	3301      	adds	r3, #1
  40428a:	e7d4      	b.n	404236 <_svfprintf_r+0x139a>
  40428c:	2301      	movs	r3, #1
  40428e:	e73a      	b.n	404106 <_svfprintf_r+0x126a>
  404290:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404292:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404296:	6828      	ldr	r0, [r5, #0]
  404298:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40429c:	900a      	str	r0, [sp, #40]	; 0x28
  40429e:	4628      	mov	r0, r5
  4042a0:	3004      	adds	r0, #4
  4042a2:	46a2      	mov	sl, r4
  4042a4:	900f      	str	r0, [sp, #60]	; 0x3c
  4042a6:	f7fe be51 	b.w	402f4c <_svfprintf_r+0xb0>
  4042aa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4042ae:	f7ff b867 	b.w	403380 <_svfprintf_r+0x4e4>
  4042b2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4042b6:	f7ff ba15 	b.w	4036e4 <_svfprintf_r+0x848>
  4042ba:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4042be:	e6a6      	b.n	40400e <_svfprintf_r+0x1172>
  4042c0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4042c4:	f7ff b8eb 	b.w	40349e <_svfprintf_r+0x602>
  4042c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4042ca:	230c      	movs	r3, #12
  4042cc:	6013      	str	r3, [r2, #0]
  4042ce:	f04f 33ff 	mov.w	r3, #4294967295
  4042d2:	9309      	str	r3, [sp, #36]	; 0x24
  4042d4:	f7fe bebd 	b.w	403052 <_svfprintf_r+0x1b6>
  4042d8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4042dc:	f7ff b99a 	b.w	403614 <_svfprintf_r+0x778>
  4042e0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4042e4:	f7ff b976 	b.w	4035d4 <_svfprintf_r+0x738>
  4042e8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4042ec:	f7ff b959 	b.w	4035a2 <_svfprintf_r+0x706>
  4042f0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4042f4:	f7ff b912 	b.w	40351c <_svfprintf_r+0x680>

004042f8 <register_fini>:
  4042f8:	4b02      	ldr	r3, [pc, #8]	; (404304 <register_fini+0xc>)
  4042fa:	b113      	cbz	r3, 404302 <register_fini+0xa>
  4042fc:	4802      	ldr	r0, [pc, #8]	; (404308 <register_fini+0x10>)
  4042fe:	f000 b805 	b.w	40430c <atexit>
  404302:	4770      	bx	lr
  404304:	00000000 	.word	0x00000000
  404308:	00405295 	.word	0x00405295

0040430c <atexit>:
  40430c:	2300      	movs	r3, #0
  40430e:	4601      	mov	r1, r0
  404310:	461a      	mov	r2, r3
  404312:	4618      	mov	r0, r3
  404314:	f001 bf1c 	b.w	406150 <__register_exitproc>

00404318 <quorem>:
  404318:	6902      	ldr	r2, [r0, #16]
  40431a:	690b      	ldr	r3, [r1, #16]
  40431c:	4293      	cmp	r3, r2
  40431e:	f300 808d 	bgt.w	40443c <quorem+0x124>
  404322:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404326:	f103 38ff 	add.w	r8, r3, #4294967295
  40432a:	f101 0714 	add.w	r7, r1, #20
  40432e:	f100 0b14 	add.w	fp, r0, #20
  404332:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404336:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40433a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40433e:	b083      	sub	sp, #12
  404340:	3201      	adds	r2, #1
  404342:	fbb3 f9f2 	udiv	r9, r3, r2
  404346:	eb0b 0304 	add.w	r3, fp, r4
  40434a:	9400      	str	r4, [sp, #0]
  40434c:	eb07 0a04 	add.w	sl, r7, r4
  404350:	9301      	str	r3, [sp, #4]
  404352:	f1b9 0f00 	cmp.w	r9, #0
  404356:	d039      	beq.n	4043cc <quorem+0xb4>
  404358:	2500      	movs	r5, #0
  40435a:	462e      	mov	r6, r5
  40435c:	46bc      	mov	ip, r7
  40435e:	46de      	mov	lr, fp
  404360:	f85c 4b04 	ldr.w	r4, [ip], #4
  404364:	f8de 3000 	ldr.w	r3, [lr]
  404368:	b2a2      	uxth	r2, r4
  40436a:	fb09 5502 	mla	r5, r9, r2, r5
  40436e:	0c22      	lsrs	r2, r4, #16
  404370:	0c2c      	lsrs	r4, r5, #16
  404372:	fb09 4202 	mla	r2, r9, r2, r4
  404376:	b2ad      	uxth	r5, r5
  404378:	1b75      	subs	r5, r6, r5
  40437a:	b296      	uxth	r6, r2
  40437c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  404380:	fa15 f383 	uxtah	r3, r5, r3
  404384:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404388:	b29b      	uxth	r3, r3
  40438a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40438e:	45e2      	cmp	sl, ip
  404390:	ea4f 4512 	mov.w	r5, r2, lsr #16
  404394:	f84e 3b04 	str.w	r3, [lr], #4
  404398:	ea4f 4626 	mov.w	r6, r6, asr #16
  40439c:	d2e0      	bcs.n	404360 <quorem+0x48>
  40439e:	9b00      	ldr	r3, [sp, #0]
  4043a0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4043a4:	b993      	cbnz	r3, 4043cc <quorem+0xb4>
  4043a6:	9c01      	ldr	r4, [sp, #4]
  4043a8:	1f23      	subs	r3, r4, #4
  4043aa:	459b      	cmp	fp, r3
  4043ac:	d20c      	bcs.n	4043c8 <quorem+0xb0>
  4043ae:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4043b2:	b94b      	cbnz	r3, 4043c8 <quorem+0xb0>
  4043b4:	f1a4 0308 	sub.w	r3, r4, #8
  4043b8:	e002      	b.n	4043c0 <quorem+0xa8>
  4043ba:	681a      	ldr	r2, [r3, #0]
  4043bc:	3b04      	subs	r3, #4
  4043be:	b91a      	cbnz	r2, 4043c8 <quorem+0xb0>
  4043c0:	459b      	cmp	fp, r3
  4043c2:	f108 38ff 	add.w	r8, r8, #4294967295
  4043c6:	d3f8      	bcc.n	4043ba <quorem+0xa2>
  4043c8:	f8c0 8010 	str.w	r8, [r0, #16]
  4043cc:	4604      	mov	r4, r0
  4043ce:	f001 fd33 	bl	405e38 <__mcmp>
  4043d2:	2800      	cmp	r0, #0
  4043d4:	db2e      	blt.n	404434 <quorem+0x11c>
  4043d6:	f109 0901 	add.w	r9, r9, #1
  4043da:	465d      	mov	r5, fp
  4043dc:	2300      	movs	r3, #0
  4043de:	f857 1b04 	ldr.w	r1, [r7], #4
  4043e2:	6828      	ldr	r0, [r5, #0]
  4043e4:	b28a      	uxth	r2, r1
  4043e6:	1a9a      	subs	r2, r3, r2
  4043e8:	0c0b      	lsrs	r3, r1, #16
  4043ea:	fa12 f280 	uxtah	r2, r2, r0
  4043ee:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4043f2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4043f6:	b292      	uxth	r2, r2
  4043f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4043fc:	45ba      	cmp	sl, r7
  4043fe:	f845 2b04 	str.w	r2, [r5], #4
  404402:	ea4f 4323 	mov.w	r3, r3, asr #16
  404406:	d2ea      	bcs.n	4043de <quorem+0xc6>
  404408:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40440c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404410:	b982      	cbnz	r2, 404434 <quorem+0x11c>
  404412:	1f1a      	subs	r2, r3, #4
  404414:	4593      	cmp	fp, r2
  404416:	d20b      	bcs.n	404430 <quorem+0x118>
  404418:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40441c:	b942      	cbnz	r2, 404430 <quorem+0x118>
  40441e:	3b08      	subs	r3, #8
  404420:	e002      	b.n	404428 <quorem+0x110>
  404422:	681a      	ldr	r2, [r3, #0]
  404424:	3b04      	subs	r3, #4
  404426:	b91a      	cbnz	r2, 404430 <quorem+0x118>
  404428:	459b      	cmp	fp, r3
  40442a:	f108 38ff 	add.w	r8, r8, #4294967295
  40442e:	d3f8      	bcc.n	404422 <quorem+0x10a>
  404430:	f8c4 8010 	str.w	r8, [r4, #16]
  404434:	4648      	mov	r0, r9
  404436:	b003      	add	sp, #12
  404438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40443c:	2000      	movs	r0, #0
  40443e:	4770      	bx	lr

00404440 <_dtoa_r>:
  404440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404444:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404446:	b09b      	sub	sp, #108	; 0x6c
  404448:	4604      	mov	r4, r0
  40444a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40444c:	4692      	mov	sl, r2
  40444e:	469b      	mov	fp, r3
  404450:	b141      	cbz	r1, 404464 <_dtoa_r+0x24>
  404452:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404454:	604a      	str	r2, [r1, #4]
  404456:	2301      	movs	r3, #1
  404458:	4093      	lsls	r3, r2
  40445a:	608b      	str	r3, [r1, #8]
  40445c:	f001 fb14 	bl	405a88 <_Bfree>
  404460:	2300      	movs	r3, #0
  404462:	6423      	str	r3, [r4, #64]	; 0x40
  404464:	f1bb 0f00 	cmp.w	fp, #0
  404468:	465d      	mov	r5, fp
  40446a:	db35      	blt.n	4044d8 <_dtoa_r+0x98>
  40446c:	2300      	movs	r3, #0
  40446e:	6033      	str	r3, [r6, #0]
  404470:	4b9d      	ldr	r3, [pc, #628]	; (4046e8 <_dtoa_r+0x2a8>)
  404472:	43ab      	bics	r3, r5
  404474:	d015      	beq.n	4044a2 <_dtoa_r+0x62>
  404476:	4650      	mov	r0, sl
  404478:	4659      	mov	r1, fp
  40447a:	2200      	movs	r2, #0
  40447c:	2300      	movs	r3, #0
  40447e:	f002 fe7d 	bl	40717c <__aeabi_dcmpeq>
  404482:	4680      	mov	r8, r0
  404484:	2800      	cmp	r0, #0
  404486:	d02d      	beq.n	4044e4 <_dtoa_r+0xa4>
  404488:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40448a:	2301      	movs	r3, #1
  40448c:	6013      	str	r3, [r2, #0]
  40448e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404490:	2b00      	cmp	r3, #0
  404492:	f000 80bd 	beq.w	404610 <_dtoa_r+0x1d0>
  404496:	4895      	ldr	r0, [pc, #596]	; (4046ec <_dtoa_r+0x2ac>)
  404498:	6018      	str	r0, [r3, #0]
  40449a:	3801      	subs	r0, #1
  40449c:	b01b      	add	sp, #108	; 0x6c
  40449e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044a2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4044a4:	f242 730f 	movw	r3, #9999	; 0x270f
  4044a8:	6013      	str	r3, [r2, #0]
  4044aa:	f1ba 0f00 	cmp.w	sl, #0
  4044ae:	d10d      	bne.n	4044cc <_dtoa_r+0x8c>
  4044b0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4044b4:	b955      	cbnz	r5, 4044cc <_dtoa_r+0x8c>
  4044b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4044b8:	488d      	ldr	r0, [pc, #564]	; (4046f0 <_dtoa_r+0x2b0>)
  4044ba:	2b00      	cmp	r3, #0
  4044bc:	d0ee      	beq.n	40449c <_dtoa_r+0x5c>
  4044be:	f100 0308 	add.w	r3, r0, #8
  4044c2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4044c4:	6013      	str	r3, [r2, #0]
  4044c6:	b01b      	add	sp, #108	; 0x6c
  4044c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4044ce:	4889      	ldr	r0, [pc, #548]	; (4046f4 <_dtoa_r+0x2b4>)
  4044d0:	2b00      	cmp	r3, #0
  4044d2:	d0e3      	beq.n	40449c <_dtoa_r+0x5c>
  4044d4:	1cc3      	adds	r3, r0, #3
  4044d6:	e7f4      	b.n	4044c2 <_dtoa_r+0x82>
  4044d8:	2301      	movs	r3, #1
  4044da:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4044de:	6033      	str	r3, [r6, #0]
  4044e0:	46ab      	mov	fp, r5
  4044e2:	e7c5      	b.n	404470 <_dtoa_r+0x30>
  4044e4:	aa18      	add	r2, sp, #96	; 0x60
  4044e6:	ab19      	add	r3, sp, #100	; 0x64
  4044e8:	9201      	str	r2, [sp, #4]
  4044ea:	9300      	str	r3, [sp, #0]
  4044ec:	4652      	mov	r2, sl
  4044ee:	465b      	mov	r3, fp
  4044f0:	4620      	mov	r0, r4
  4044f2:	f001 fd41 	bl	405f78 <__d2b>
  4044f6:	0d2b      	lsrs	r3, r5, #20
  4044f8:	4681      	mov	r9, r0
  4044fa:	d071      	beq.n	4045e0 <_dtoa_r+0x1a0>
  4044fc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404500:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404504:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404506:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40450a:	4650      	mov	r0, sl
  40450c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404510:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404514:	2200      	movs	r2, #0
  404516:	4b78      	ldr	r3, [pc, #480]	; (4046f8 <_dtoa_r+0x2b8>)
  404518:	f002 fa14 	bl	406944 <__aeabi_dsub>
  40451c:	a36c      	add	r3, pc, #432	; (adr r3, 4046d0 <_dtoa_r+0x290>)
  40451e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404522:	f002 fbc3 	bl	406cac <__aeabi_dmul>
  404526:	a36c      	add	r3, pc, #432	; (adr r3, 4046d8 <_dtoa_r+0x298>)
  404528:	e9d3 2300 	ldrd	r2, r3, [r3]
  40452c:	f002 fa0c 	bl	406948 <__adddf3>
  404530:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404534:	4630      	mov	r0, r6
  404536:	f002 fb53 	bl	406be0 <__aeabi_i2d>
  40453a:	a369      	add	r3, pc, #420	; (adr r3, 4046e0 <_dtoa_r+0x2a0>)
  40453c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404540:	f002 fbb4 	bl	406cac <__aeabi_dmul>
  404544:	4602      	mov	r2, r0
  404546:	460b      	mov	r3, r1
  404548:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40454c:	f002 f9fc 	bl	406948 <__adddf3>
  404550:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404554:	f002 fe5a 	bl	40720c <__aeabi_d2iz>
  404558:	2200      	movs	r2, #0
  40455a:	9002      	str	r0, [sp, #8]
  40455c:	2300      	movs	r3, #0
  40455e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404562:	f002 fe15 	bl	407190 <__aeabi_dcmplt>
  404566:	2800      	cmp	r0, #0
  404568:	f040 8173 	bne.w	404852 <_dtoa_r+0x412>
  40456c:	9d02      	ldr	r5, [sp, #8]
  40456e:	2d16      	cmp	r5, #22
  404570:	f200 815d 	bhi.w	40482e <_dtoa_r+0x3ee>
  404574:	4b61      	ldr	r3, [pc, #388]	; (4046fc <_dtoa_r+0x2bc>)
  404576:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40457a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40457e:	4652      	mov	r2, sl
  404580:	465b      	mov	r3, fp
  404582:	f002 fe23 	bl	4071cc <__aeabi_dcmpgt>
  404586:	2800      	cmp	r0, #0
  404588:	f000 81c5 	beq.w	404916 <_dtoa_r+0x4d6>
  40458c:	1e6b      	subs	r3, r5, #1
  40458e:	9302      	str	r3, [sp, #8]
  404590:	2300      	movs	r3, #0
  404592:	930e      	str	r3, [sp, #56]	; 0x38
  404594:	1bbf      	subs	r7, r7, r6
  404596:	1e7b      	subs	r3, r7, #1
  404598:	9306      	str	r3, [sp, #24]
  40459a:	f100 8154 	bmi.w	404846 <_dtoa_r+0x406>
  40459e:	2300      	movs	r3, #0
  4045a0:	9308      	str	r3, [sp, #32]
  4045a2:	9b02      	ldr	r3, [sp, #8]
  4045a4:	2b00      	cmp	r3, #0
  4045a6:	f2c0 8145 	blt.w	404834 <_dtoa_r+0x3f4>
  4045aa:	9a06      	ldr	r2, [sp, #24]
  4045ac:	930d      	str	r3, [sp, #52]	; 0x34
  4045ae:	4611      	mov	r1, r2
  4045b0:	4419      	add	r1, r3
  4045b2:	2300      	movs	r3, #0
  4045b4:	9106      	str	r1, [sp, #24]
  4045b6:	930c      	str	r3, [sp, #48]	; 0x30
  4045b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4045ba:	2b09      	cmp	r3, #9
  4045bc:	d82a      	bhi.n	404614 <_dtoa_r+0x1d4>
  4045be:	2b05      	cmp	r3, #5
  4045c0:	f340 865b 	ble.w	40527a <_dtoa_r+0xe3a>
  4045c4:	3b04      	subs	r3, #4
  4045c6:	9324      	str	r3, [sp, #144]	; 0x90
  4045c8:	2500      	movs	r5, #0
  4045ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4045cc:	3b02      	subs	r3, #2
  4045ce:	2b03      	cmp	r3, #3
  4045d0:	f200 8642 	bhi.w	405258 <_dtoa_r+0xe18>
  4045d4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4045d8:	02c903d4 	.word	0x02c903d4
  4045dc:	046103df 	.word	0x046103df
  4045e0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4045e2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4045e4:	443e      	add	r6, r7
  4045e6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4045ea:	2b20      	cmp	r3, #32
  4045ec:	f340 818e 	ble.w	40490c <_dtoa_r+0x4cc>
  4045f0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4045f4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4045f8:	409d      	lsls	r5, r3
  4045fa:	fa2a f000 	lsr.w	r0, sl, r0
  4045fe:	4328      	orrs	r0, r5
  404600:	f002 fade 	bl	406bc0 <__aeabi_ui2d>
  404604:	2301      	movs	r3, #1
  404606:	3e01      	subs	r6, #1
  404608:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40460c:	9314      	str	r3, [sp, #80]	; 0x50
  40460e:	e781      	b.n	404514 <_dtoa_r+0xd4>
  404610:	483b      	ldr	r0, [pc, #236]	; (404700 <_dtoa_r+0x2c0>)
  404612:	e743      	b.n	40449c <_dtoa_r+0x5c>
  404614:	2100      	movs	r1, #0
  404616:	6461      	str	r1, [r4, #68]	; 0x44
  404618:	4620      	mov	r0, r4
  40461a:	9125      	str	r1, [sp, #148]	; 0x94
  40461c:	f001 fa0e 	bl	405a3c <_Balloc>
  404620:	f04f 33ff 	mov.w	r3, #4294967295
  404624:	930a      	str	r3, [sp, #40]	; 0x28
  404626:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404628:	930f      	str	r3, [sp, #60]	; 0x3c
  40462a:	2301      	movs	r3, #1
  40462c:	9004      	str	r0, [sp, #16]
  40462e:	6420      	str	r0, [r4, #64]	; 0x40
  404630:	9224      	str	r2, [sp, #144]	; 0x90
  404632:	930b      	str	r3, [sp, #44]	; 0x2c
  404634:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404636:	2b00      	cmp	r3, #0
  404638:	f2c0 80d9 	blt.w	4047ee <_dtoa_r+0x3ae>
  40463c:	9a02      	ldr	r2, [sp, #8]
  40463e:	2a0e      	cmp	r2, #14
  404640:	f300 80d5 	bgt.w	4047ee <_dtoa_r+0x3ae>
  404644:	4b2d      	ldr	r3, [pc, #180]	; (4046fc <_dtoa_r+0x2bc>)
  404646:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40464a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40464e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404652:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404654:	2b00      	cmp	r3, #0
  404656:	f2c0 83ba 	blt.w	404dce <_dtoa_r+0x98e>
  40465a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40465e:	4650      	mov	r0, sl
  404660:	462a      	mov	r2, r5
  404662:	4633      	mov	r3, r6
  404664:	4659      	mov	r1, fp
  404666:	f002 fc4b 	bl	406f00 <__aeabi_ddiv>
  40466a:	f002 fdcf 	bl	40720c <__aeabi_d2iz>
  40466e:	4680      	mov	r8, r0
  404670:	f002 fab6 	bl	406be0 <__aeabi_i2d>
  404674:	462a      	mov	r2, r5
  404676:	4633      	mov	r3, r6
  404678:	f002 fb18 	bl	406cac <__aeabi_dmul>
  40467c:	460b      	mov	r3, r1
  40467e:	4602      	mov	r2, r0
  404680:	4659      	mov	r1, fp
  404682:	4650      	mov	r0, sl
  404684:	f002 f95e 	bl	406944 <__aeabi_dsub>
  404688:	9d04      	ldr	r5, [sp, #16]
  40468a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40468e:	702b      	strb	r3, [r5, #0]
  404690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404692:	2b01      	cmp	r3, #1
  404694:	4606      	mov	r6, r0
  404696:	460f      	mov	r7, r1
  404698:	f105 0501 	add.w	r5, r5, #1
  40469c:	d068      	beq.n	404770 <_dtoa_r+0x330>
  40469e:	2200      	movs	r2, #0
  4046a0:	4b18      	ldr	r3, [pc, #96]	; (404704 <_dtoa_r+0x2c4>)
  4046a2:	f002 fb03 	bl	406cac <__aeabi_dmul>
  4046a6:	2200      	movs	r2, #0
  4046a8:	2300      	movs	r3, #0
  4046aa:	4606      	mov	r6, r0
  4046ac:	460f      	mov	r7, r1
  4046ae:	f002 fd65 	bl	40717c <__aeabi_dcmpeq>
  4046b2:	2800      	cmp	r0, #0
  4046b4:	f040 8088 	bne.w	4047c8 <_dtoa_r+0x388>
  4046b8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4046bc:	f04f 0a00 	mov.w	sl, #0
  4046c0:	f8df b040 	ldr.w	fp, [pc, #64]	; 404704 <_dtoa_r+0x2c4>
  4046c4:	940c      	str	r4, [sp, #48]	; 0x30
  4046c6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4046ca:	e028      	b.n	40471e <_dtoa_r+0x2de>
  4046cc:	f3af 8000 	nop.w
  4046d0:	636f4361 	.word	0x636f4361
  4046d4:	3fd287a7 	.word	0x3fd287a7
  4046d8:	8b60c8b3 	.word	0x8b60c8b3
  4046dc:	3fc68a28 	.word	0x3fc68a28
  4046e0:	509f79fb 	.word	0x509f79fb
  4046e4:	3fd34413 	.word	0x3fd34413
  4046e8:	7ff00000 	.word	0x7ff00000
  4046ec:	00407391 	.word	0x00407391
  4046f0:	004073b4 	.word	0x004073b4
  4046f4:	004073c0 	.word	0x004073c0
  4046f8:	3ff80000 	.word	0x3ff80000
  4046fc:	004073f0 	.word	0x004073f0
  404700:	00407390 	.word	0x00407390
  404704:	40240000 	.word	0x40240000
  404708:	f002 fad0 	bl	406cac <__aeabi_dmul>
  40470c:	2200      	movs	r2, #0
  40470e:	2300      	movs	r3, #0
  404710:	4606      	mov	r6, r0
  404712:	460f      	mov	r7, r1
  404714:	f002 fd32 	bl	40717c <__aeabi_dcmpeq>
  404718:	2800      	cmp	r0, #0
  40471a:	f040 83c1 	bne.w	404ea0 <_dtoa_r+0xa60>
  40471e:	4642      	mov	r2, r8
  404720:	464b      	mov	r3, r9
  404722:	4630      	mov	r0, r6
  404724:	4639      	mov	r1, r7
  404726:	f002 fbeb 	bl	406f00 <__aeabi_ddiv>
  40472a:	f002 fd6f 	bl	40720c <__aeabi_d2iz>
  40472e:	4604      	mov	r4, r0
  404730:	f002 fa56 	bl	406be0 <__aeabi_i2d>
  404734:	4642      	mov	r2, r8
  404736:	464b      	mov	r3, r9
  404738:	f002 fab8 	bl	406cac <__aeabi_dmul>
  40473c:	4602      	mov	r2, r0
  40473e:	460b      	mov	r3, r1
  404740:	4630      	mov	r0, r6
  404742:	4639      	mov	r1, r7
  404744:	f002 f8fe 	bl	406944 <__aeabi_dsub>
  404748:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40474c:	9e04      	ldr	r6, [sp, #16]
  40474e:	f805 eb01 	strb.w	lr, [r5], #1
  404752:	eba5 0e06 	sub.w	lr, r5, r6
  404756:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404758:	45b6      	cmp	lr, r6
  40475a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40475e:	4652      	mov	r2, sl
  404760:	465b      	mov	r3, fp
  404762:	d1d1      	bne.n	404708 <_dtoa_r+0x2c8>
  404764:	46a0      	mov	r8, r4
  404766:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40476a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40476c:	4606      	mov	r6, r0
  40476e:	460f      	mov	r7, r1
  404770:	4632      	mov	r2, r6
  404772:	463b      	mov	r3, r7
  404774:	4630      	mov	r0, r6
  404776:	4639      	mov	r1, r7
  404778:	f002 f8e6 	bl	406948 <__adddf3>
  40477c:	4606      	mov	r6, r0
  40477e:	460f      	mov	r7, r1
  404780:	4602      	mov	r2, r0
  404782:	460b      	mov	r3, r1
  404784:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404788:	f002 fd02 	bl	407190 <__aeabi_dcmplt>
  40478c:	b948      	cbnz	r0, 4047a2 <_dtoa_r+0x362>
  40478e:	4632      	mov	r2, r6
  404790:	463b      	mov	r3, r7
  404792:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404796:	f002 fcf1 	bl	40717c <__aeabi_dcmpeq>
  40479a:	b1a8      	cbz	r0, 4047c8 <_dtoa_r+0x388>
  40479c:	f018 0f01 	tst.w	r8, #1
  4047a0:	d012      	beq.n	4047c8 <_dtoa_r+0x388>
  4047a2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4047a6:	9a04      	ldr	r2, [sp, #16]
  4047a8:	1e6b      	subs	r3, r5, #1
  4047aa:	e004      	b.n	4047b6 <_dtoa_r+0x376>
  4047ac:	429a      	cmp	r2, r3
  4047ae:	f000 8401 	beq.w	404fb4 <_dtoa_r+0xb74>
  4047b2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4047b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4047ba:	f103 0501 	add.w	r5, r3, #1
  4047be:	d0f5      	beq.n	4047ac <_dtoa_r+0x36c>
  4047c0:	f108 0801 	add.w	r8, r8, #1
  4047c4:	f883 8000 	strb.w	r8, [r3]
  4047c8:	4649      	mov	r1, r9
  4047ca:	4620      	mov	r0, r4
  4047cc:	f001 f95c 	bl	405a88 <_Bfree>
  4047d0:	2200      	movs	r2, #0
  4047d2:	9b02      	ldr	r3, [sp, #8]
  4047d4:	702a      	strb	r2, [r5, #0]
  4047d6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4047d8:	3301      	adds	r3, #1
  4047da:	6013      	str	r3, [r2, #0]
  4047dc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4047de:	2b00      	cmp	r3, #0
  4047e0:	f000 839e 	beq.w	404f20 <_dtoa_r+0xae0>
  4047e4:	9804      	ldr	r0, [sp, #16]
  4047e6:	601d      	str	r5, [r3, #0]
  4047e8:	b01b      	add	sp, #108	; 0x6c
  4047ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4047f0:	2a00      	cmp	r2, #0
  4047f2:	d03e      	beq.n	404872 <_dtoa_r+0x432>
  4047f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4047f6:	2a01      	cmp	r2, #1
  4047f8:	f340 8311 	ble.w	404e1e <_dtoa_r+0x9de>
  4047fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4047fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404800:	1e5f      	subs	r7, r3, #1
  404802:	42ba      	cmp	r2, r7
  404804:	f2c0 838f 	blt.w	404f26 <_dtoa_r+0xae6>
  404808:	1bd7      	subs	r7, r2, r7
  40480a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40480c:	2b00      	cmp	r3, #0
  40480e:	f2c0 848b 	blt.w	405128 <_dtoa_r+0xce8>
  404812:	9d08      	ldr	r5, [sp, #32]
  404814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404816:	9a08      	ldr	r2, [sp, #32]
  404818:	441a      	add	r2, r3
  40481a:	9208      	str	r2, [sp, #32]
  40481c:	9a06      	ldr	r2, [sp, #24]
  40481e:	2101      	movs	r1, #1
  404820:	441a      	add	r2, r3
  404822:	4620      	mov	r0, r4
  404824:	9206      	str	r2, [sp, #24]
  404826:	f001 f9c9 	bl	405bbc <__i2b>
  40482a:	4606      	mov	r6, r0
  40482c:	e024      	b.n	404878 <_dtoa_r+0x438>
  40482e:	2301      	movs	r3, #1
  404830:	930e      	str	r3, [sp, #56]	; 0x38
  404832:	e6af      	b.n	404594 <_dtoa_r+0x154>
  404834:	9a08      	ldr	r2, [sp, #32]
  404836:	9b02      	ldr	r3, [sp, #8]
  404838:	1ad2      	subs	r2, r2, r3
  40483a:	425b      	negs	r3, r3
  40483c:	930c      	str	r3, [sp, #48]	; 0x30
  40483e:	2300      	movs	r3, #0
  404840:	9208      	str	r2, [sp, #32]
  404842:	930d      	str	r3, [sp, #52]	; 0x34
  404844:	e6b8      	b.n	4045b8 <_dtoa_r+0x178>
  404846:	f1c7 0301 	rsb	r3, r7, #1
  40484a:	9308      	str	r3, [sp, #32]
  40484c:	2300      	movs	r3, #0
  40484e:	9306      	str	r3, [sp, #24]
  404850:	e6a7      	b.n	4045a2 <_dtoa_r+0x162>
  404852:	9d02      	ldr	r5, [sp, #8]
  404854:	4628      	mov	r0, r5
  404856:	f002 f9c3 	bl	406be0 <__aeabi_i2d>
  40485a:	4602      	mov	r2, r0
  40485c:	460b      	mov	r3, r1
  40485e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404862:	f002 fc8b 	bl	40717c <__aeabi_dcmpeq>
  404866:	2800      	cmp	r0, #0
  404868:	f47f ae80 	bne.w	40456c <_dtoa_r+0x12c>
  40486c:	1e6b      	subs	r3, r5, #1
  40486e:	9302      	str	r3, [sp, #8]
  404870:	e67c      	b.n	40456c <_dtoa_r+0x12c>
  404872:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404874:	9d08      	ldr	r5, [sp, #32]
  404876:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  404878:	2d00      	cmp	r5, #0
  40487a:	dd0c      	ble.n	404896 <_dtoa_r+0x456>
  40487c:	9906      	ldr	r1, [sp, #24]
  40487e:	2900      	cmp	r1, #0
  404880:	460b      	mov	r3, r1
  404882:	dd08      	ble.n	404896 <_dtoa_r+0x456>
  404884:	42a9      	cmp	r1, r5
  404886:	9a08      	ldr	r2, [sp, #32]
  404888:	bfa8      	it	ge
  40488a:	462b      	movge	r3, r5
  40488c:	1ad2      	subs	r2, r2, r3
  40488e:	1aed      	subs	r5, r5, r3
  404890:	1acb      	subs	r3, r1, r3
  404892:	9208      	str	r2, [sp, #32]
  404894:	9306      	str	r3, [sp, #24]
  404896:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404898:	b1d3      	cbz	r3, 4048d0 <_dtoa_r+0x490>
  40489a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40489c:	2b00      	cmp	r3, #0
  40489e:	f000 82b7 	beq.w	404e10 <_dtoa_r+0x9d0>
  4048a2:	2f00      	cmp	r7, #0
  4048a4:	dd10      	ble.n	4048c8 <_dtoa_r+0x488>
  4048a6:	4631      	mov	r1, r6
  4048a8:	463a      	mov	r2, r7
  4048aa:	4620      	mov	r0, r4
  4048ac:	f001 fa22 	bl	405cf4 <__pow5mult>
  4048b0:	464a      	mov	r2, r9
  4048b2:	4601      	mov	r1, r0
  4048b4:	4606      	mov	r6, r0
  4048b6:	4620      	mov	r0, r4
  4048b8:	f001 f98a 	bl	405bd0 <__multiply>
  4048bc:	4649      	mov	r1, r9
  4048be:	4680      	mov	r8, r0
  4048c0:	4620      	mov	r0, r4
  4048c2:	f001 f8e1 	bl	405a88 <_Bfree>
  4048c6:	46c1      	mov	r9, r8
  4048c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4048ca:	1bda      	subs	r2, r3, r7
  4048cc:	f040 82a1 	bne.w	404e12 <_dtoa_r+0x9d2>
  4048d0:	2101      	movs	r1, #1
  4048d2:	4620      	mov	r0, r4
  4048d4:	f001 f972 	bl	405bbc <__i2b>
  4048d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4048da:	2b00      	cmp	r3, #0
  4048dc:	4680      	mov	r8, r0
  4048de:	dd1c      	ble.n	40491a <_dtoa_r+0x4da>
  4048e0:	4601      	mov	r1, r0
  4048e2:	461a      	mov	r2, r3
  4048e4:	4620      	mov	r0, r4
  4048e6:	f001 fa05 	bl	405cf4 <__pow5mult>
  4048ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048ec:	2b01      	cmp	r3, #1
  4048ee:	4680      	mov	r8, r0
  4048f0:	f340 8254 	ble.w	404d9c <_dtoa_r+0x95c>
  4048f4:	2300      	movs	r3, #0
  4048f6:	930c      	str	r3, [sp, #48]	; 0x30
  4048f8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4048fc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404900:	6918      	ldr	r0, [r3, #16]
  404902:	f001 f90b 	bl	405b1c <__hi0bits>
  404906:	f1c0 0020 	rsb	r0, r0, #32
  40490a:	e010      	b.n	40492e <_dtoa_r+0x4ee>
  40490c:	f1c3 0520 	rsb	r5, r3, #32
  404910:	fa0a f005 	lsl.w	r0, sl, r5
  404914:	e674      	b.n	404600 <_dtoa_r+0x1c0>
  404916:	900e      	str	r0, [sp, #56]	; 0x38
  404918:	e63c      	b.n	404594 <_dtoa_r+0x154>
  40491a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40491c:	2b01      	cmp	r3, #1
  40491e:	f340 8287 	ble.w	404e30 <_dtoa_r+0x9f0>
  404922:	2300      	movs	r3, #0
  404924:	930c      	str	r3, [sp, #48]	; 0x30
  404926:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404928:	2001      	movs	r0, #1
  40492a:	2b00      	cmp	r3, #0
  40492c:	d1e4      	bne.n	4048f8 <_dtoa_r+0x4b8>
  40492e:	9a06      	ldr	r2, [sp, #24]
  404930:	4410      	add	r0, r2
  404932:	f010 001f 	ands.w	r0, r0, #31
  404936:	f000 80a1 	beq.w	404a7c <_dtoa_r+0x63c>
  40493a:	f1c0 0320 	rsb	r3, r0, #32
  40493e:	2b04      	cmp	r3, #4
  404940:	f340 849e 	ble.w	405280 <_dtoa_r+0xe40>
  404944:	9b08      	ldr	r3, [sp, #32]
  404946:	f1c0 001c 	rsb	r0, r0, #28
  40494a:	4403      	add	r3, r0
  40494c:	9308      	str	r3, [sp, #32]
  40494e:	4613      	mov	r3, r2
  404950:	4403      	add	r3, r0
  404952:	4405      	add	r5, r0
  404954:	9306      	str	r3, [sp, #24]
  404956:	9b08      	ldr	r3, [sp, #32]
  404958:	2b00      	cmp	r3, #0
  40495a:	dd05      	ble.n	404968 <_dtoa_r+0x528>
  40495c:	4649      	mov	r1, r9
  40495e:	461a      	mov	r2, r3
  404960:	4620      	mov	r0, r4
  404962:	f001 fa17 	bl	405d94 <__lshift>
  404966:	4681      	mov	r9, r0
  404968:	9b06      	ldr	r3, [sp, #24]
  40496a:	2b00      	cmp	r3, #0
  40496c:	dd05      	ble.n	40497a <_dtoa_r+0x53a>
  40496e:	4641      	mov	r1, r8
  404970:	461a      	mov	r2, r3
  404972:	4620      	mov	r0, r4
  404974:	f001 fa0e 	bl	405d94 <__lshift>
  404978:	4680      	mov	r8, r0
  40497a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40497c:	2b00      	cmp	r3, #0
  40497e:	f040 8086 	bne.w	404a8e <_dtoa_r+0x64e>
  404982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404984:	2b00      	cmp	r3, #0
  404986:	f340 8266 	ble.w	404e56 <_dtoa_r+0xa16>
  40498a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40498c:	2b00      	cmp	r3, #0
  40498e:	f000 8098 	beq.w	404ac2 <_dtoa_r+0x682>
  404992:	2d00      	cmp	r5, #0
  404994:	dd05      	ble.n	4049a2 <_dtoa_r+0x562>
  404996:	4631      	mov	r1, r6
  404998:	462a      	mov	r2, r5
  40499a:	4620      	mov	r0, r4
  40499c:	f001 f9fa 	bl	405d94 <__lshift>
  4049a0:	4606      	mov	r6, r0
  4049a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4049a4:	2b00      	cmp	r3, #0
  4049a6:	f040 8337 	bne.w	405018 <_dtoa_r+0xbd8>
  4049aa:	9606      	str	r6, [sp, #24]
  4049ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4049ae:	9a04      	ldr	r2, [sp, #16]
  4049b0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4049b4:	3b01      	subs	r3, #1
  4049b6:	18d3      	adds	r3, r2, r3
  4049b8:	930b      	str	r3, [sp, #44]	; 0x2c
  4049ba:	f00a 0301 	and.w	r3, sl, #1
  4049be:	930c      	str	r3, [sp, #48]	; 0x30
  4049c0:	4617      	mov	r7, r2
  4049c2:	46c2      	mov	sl, r8
  4049c4:	4651      	mov	r1, sl
  4049c6:	4648      	mov	r0, r9
  4049c8:	f7ff fca6 	bl	404318 <quorem>
  4049cc:	4631      	mov	r1, r6
  4049ce:	4605      	mov	r5, r0
  4049d0:	4648      	mov	r0, r9
  4049d2:	f001 fa31 	bl	405e38 <__mcmp>
  4049d6:	465a      	mov	r2, fp
  4049d8:	900a      	str	r0, [sp, #40]	; 0x28
  4049da:	4651      	mov	r1, sl
  4049dc:	4620      	mov	r0, r4
  4049de:	f001 fa47 	bl	405e70 <__mdiff>
  4049e2:	68c2      	ldr	r2, [r0, #12]
  4049e4:	4680      	mov	r8, r0
  4049e6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4049ea:	2a00      	cmp	r2, #0
  4049ec:	f040 822b 	bne.w	404e46 <_dtoa_r+0xa06>
  4049f0:	4601      	mov	r1, r0
  4049f2:	4648      	mov	r0, r9
  4049f4:	9308      	str	r3, [sp, #32]
  4049f6:	f001 fa1f 	bl	405e38 <__mcmp>
  4049fa:	4641      	mov	r1, r8
  4049fc:	9006      	str	r0, [sp, #24]
  4049fe:	4620      	mov	r0, r4
  404a00:	f001 f842 	bl	405a88 <_Bfree>
  404a04:	9a06      	ldr	r2, [sp, #24]
  404a06:	9b08      	ldr	r3, [sp, #32]
  404a08:	b932      	cbnz	r2, 404a18 <_dtoa_r+0x5d8>
  404a0a:	9924      	ldr	r1, [sp, #144]	; 0x90
  404a0c:	b921      	cbnz	r1, 404a18 <_dtoa_r+0x5d8>
  404a0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404a10:	2a00      	cmp	r2, #0
  404a12:	f000 83ef 	beq.w	4051f4 <_dtoa_r+0xdb4>
  404a16:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404a18:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a1a:	2900      	cmp	r1, #0
  404a1c:	f2c0 829f 	blt.w	404f5e <_dtoa_r+0xb1e>
  404a20:	d105      	bne.n	404a2e <_dtoa_r+0x5ee>
  404a22:	9924      	ldr	r1, [sp, #144]	; 0x90
  404a24:	b919      	cbnz	r1, 404a2e <_dtoa_r+0x5ee>
  404a26:	990c      	ldr	r1, [sp, #48]	; 0x30
  404a28:	2900      	cmp	r1, #0
  404a2a:	f000 8298 	beq.w	404f5e <_dtoa_r+0xb1e>
  404a2e:	2a00      	cmp	r2, #0
  404a30:	f300 8306 	bgt.w	405040 <_dtoa_r+0xc00>
  404a34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404a36:	703b      	strb	r3, [r7, #0]
  404a38:	f107 0801 	add.w	r8, r7, #1
  404a3c:	4297      	cmp	r7, r2
  404a3e:	4645      	mov	r5, r8
  404a40:	f000 830c 	beq.w	40505c <_dtoa_r+0xc1c>
  404a44:	4649      	mov	r1, r9
  404a46:	2300      	movs	r3, #0
  404a48:	220a      	movs	r2, #10
  404a4a:	4620      	mov	r0, r4
  404a4c:	f001 f826 	bl	405a9c <__multadd>
  404a50:	455e      	cmp	r6, fp
  404a52:	4681      	mov	r9, r0
  404a54:	4631      	mov	r1, r6
  404a56:	f04f 0300 	mov.w	r3, #0
  404a5a:	f04f 020a 	mov.w	r2, #10
  404a5e:	4620      	mov	r0, r4
  404a60:	f000 81eb 	beq.w	404e3a <_dtoa_r+0x9fa>
  404a64:	f001 f81a 	bl	405a9c <__multadd>
  404a68:	4659      	mov	r1, fp
  404a6a:	4606      	mov	r6, r0
  404a6c:	2300      	movs	r3, #0
  404a6e:	220a      	movs	r2, #10
  404a70:	4620      	mov	r0, r4
  404a72:	f001 f813 	bl	405a9c <__multadd>
  404a76:	4647      	mov	r7, r8
  404a78:	4683      	mov	fp, r0
  404a7a:	e7a3      	b.n	4049c4 <_dtoa_r+0x584>
  404a7c:	201c      	movs	r0, #28
  404a7e:	9b08      	ldr	r3, [sp, #32]
  404a80:	4403      	add	r3, r0
  404a82:	9308      	str	r3, [sp, #32]
  404a84:	9b06      	ldr	r3, [sp, #24]
  404a86:	4403      	add	r3, r0
  404a88:	4405      	add	r5, r0
  404a8a:	9306      	str	r3, [sp, #24]
  404a8c:	e763      	b.n	404956 <_dtoa_r+0x516>
  404a8e:	4641      	mov	r1, r8
  404a90:	4648      	mov	r0, r9
  404a92:	f001 f9d1 	bl	405e38 <__mcmp>
  404a96:	2800      	cmp	r0, #0
  404a98:	f6bf af73 	bge.w	404982 <_dtoa_r+0x542>
  404a9c:	9f02      	ldr	r7, [sp, #8]
  404a9e:	4649      	mov	r1, r9
  404aa0:	2300      	movs	r3, #0
  404aa2:	220a      	movs	r2, #10
  404aa4:	4620      	mov	r0, r4
  404aa6:	3f01      	subs	r7, #1
  404aa8:	9702      	str	r7, [sp, #8]
  404aaa:	f000 fff7 	bl	405a9c <__multadd>
  404aae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404ab0:	4681      	mov	r9, r0
  404ab2:	2b00      	cmp	r3, #0
  404ab4:	f040 83b6 	bne.w	405224 <_dtoa_r+0xde4>
  404ab8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404aba:	2b00      	cmp	r3, #0
  404abc:	f340 83bf 	ble.w	40523e <_dtoa_r+0xdfe>
  404ac0:	930a      	str	r3, [sp, #40]	; 0x28
  404ac2:	f8dd b010 	ldr.w	fp, [sp, #16]
  404ac6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404ac8:	465d      	mov	r5, fp
  404aca:	e002      	b.n	404ad2 <_dtoa_r+0x692>
  404acc:	f000 ffe6 	bl	405a9c <__multadd>
  404ad0:	4681      	mov	r9, r0
  404ad2:	4641      	mov	r1, r8
  404ad4:	4648      	mov	r0, r9
  404ad6:	f7ff fc1f 	bl	404318 <quorem>
  404ada:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404ade:	f805 ab01 	strb.w	sl, [r5], #1
  404ae2:	eba5 030b 	sub.w	r3, r5, fp
  404ae6:	42bb      	cmp	r3, r7
  404ae8:	f04f 020a 	mov.w	r2, #10
  404aec:	f04f 0300 	mov.w	r3, #0
  404af0:	4649      	mov	r1, r9
  404af2:	4620      	mov	r0, r4
  404af4:	dbea      	blt.n	404acc <_dtoa_r+0x68c>
  404af6:	9b04      	ldr	r3, [sp, #16]
  404af8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404afa:	2a01      	cmp	r2, #1
  404afc:	bfac      	ite	ge
  404afe:	189b      	addge	r3, r3, r2
  404b00:	3301      	addlt	r3, #1
  404b02:	461d      	mov	r5, r3
  404b04:	f04f 0b00 	mov.w	fp, #0
  404b08:	4649      	mov	r1, r9
  404b0a:	2201      	movs	r2, #1
  404b0c:	4620      	mov	r0, r4
  404b0e:	f001 f941 	bl	405d94 <__lshift>
  404b12:	4641      	mov	r1, r8
  404b14:	4681      	mov	r9, r0
  404b16:	f001 f98f 	bl	405e38 <__mcmp>
  404b1a:	2800      	cmp	r0, #0
  404b1c:	f340 823d 	ble.w	404f9a <_dtoa_r+0xb5a>
  404b20:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404b24:	9904      	ldr	r1, [sp, #16]
  404b26:	1e6b      	subs	r3, r5, #1
  404b28:	e004      	b.n	404b34 <_dtoa_r+0x6f4>
  404b2a:	428b      	cmp	r3, r1
  404b2c:	f000 81ae 	beq.w	404e8c <_dtoa_r+0xa4c>
  404b30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404b34:	2a39      	cmp	r2, #57	; 0x39
  404b36:	f103 0501 	add.w	r5, r3, #1
  404b3a:	d0f6      	beq.n	404b2a <_dtoa_r+0x6ea>
  404b3c:	3201      	adds	r2, #1
  404b3e:	701a      	strb	r2, [r3, #0]
  404b40:	4641      	mov	r1, r8
  404b42:	4620      	mov	r0, r4
  404b44:	f000 ffa0 	bl	405a88 <_Bfree>
  404b48:	2e00      	cmp	r6, #0
  404b4a:	f43f ae3d 	beq.w	4047c8 <_dtoa_r+0x388>
  404b4e:	f1bb 0f00 	cmp.w	fp, #0
  404b52:	d005      	beq.n	404b60 <_dtoa_r+0x720>
  404b54:	45b3      	cmp	fp, r6
  404b56:	d003      	beq.n	404b60 <_dtoa_r+0x720>
  404b58:	4659      	mov	r1, fp
  404b5a:	4620      	mov	r0, r4
  404b5c:	f000 ff94 	bl	405a88 <_Bfree>
  404b60:	4631      	mov	r1, r6
  404b62:	4620      	mov	r0, r4
  404b64:	f000 ff90 	bl	405a88 <_Bfree>
  404b68:	e62e      	b.n	4047c8 <_dtoa_r+0x388>
  404b6a:	2300      	movs	r3, #0
  404b6c:	930b      	str	r3, [sp, #44]	; 0x2c
  404b6e:	9b02      	ldr	r3, [sp, #8]
  404b70:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404b72:	4413      	add	r3, r2
  404b74:	930f      	str	r3, [sp, #60]	; 0x3c
  404b76:	3301      	adds	r3, #1
  404b78:	2b01      	cmp	r3, #1
  404b7a:	461f      	mov	r7, r3
  404b7c:	461e      	mov	r6, r3
  404b7e:	930a      	str	r3, [sp, #40]	; 0x28
  404b80:	bfb8      	it	lt
  404b82:	2701      	movlt	r7, #1
  404b84:	2100      	movs	r1, #0
  404b86:	2f17      	cmp	r7, #23
  404b88:	6461      	str	r1, [r4, #68]	; 0x44
  404b8a:	d90a      	bls.n	404ba2 <_dtoa_r+0x762>
  404b8c:	2201      	movs	r2, #1
  404b8e:	2304      	movs	r3, #4
  404b90:	005b      	lsls	r3, r3, #1
  404b92:	f103 0014 	add.w	r0, r3, #20
  404b96:	4287      	cmp	r7, r0
  404b98:	4611      	mov	r1, r2
  404b9a:	f102 0201 	add.w	r2, r2, #1
  404b9e:	d2f7      	bcs.n	404b90 <_dtoa_r+0x750>
  404ba0:	6461      	str	r1, [r4, #68]	; 0x44
  404ba2:	4620      	mov	r0, r4
  404ba4:	f000 ff4a 	bl	405a3c <_Balloc>
  404ba8:	2e0e      	cmp	r6, #14
  404baa:	9004      	str	r0, [sp, #16]
  404bac:	6420      	str	r0, [r4, #64]	; 0x40
  404bae:	f63f ad41 	bhi.w	404634 <_dtoa_r+0x1f4>
  404bb2:	2d00      	cmp	r5, #0
  404bb4:	f43f ad3e 	beq.w	404634 <_dtoa_r+0x1f4>
  404bb8:	9902      	ldr	r1, [sp, #8]
  404bba:	2900      	cmp	r1, #0
  404bbc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404bc0:	f340 8202 	ble.w	404fc8 <_dtoa_r+0xb88>
  404bc4:	4bb8      	ldr	r3, [pc, #736]	; (404ea8 <_dtoa_r+0xa68>)
  404bc6:	f001 020f 	and.w	r2, r1, #15
  404bca:	110d      	asrs	r5, r1, #4
  404bcc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404bd0:	06e9      	lsls	r1, r5, #27
  404bd2:	e9d3 6700 	ldrd	r6, r7, [r3]
  404bd6:	f140 81ae 	bpl.w	404f36 <_dtoa_r+0xaf6>
  404bda:	4bb4      	ldr	r3, [pc, #720]	; (404eac <_dtoa_r+0xa6c>)
  404bdc:	4650      	mov	r0, sl
  404bde:	4659      	mov	r1, fp
  404be0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404be4:	f002 f98c 	bl	406f00 <__aeabi_ddiv>
  404be8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404bec:	f005 050f 	and.w	r5, r5, #15
  404bf0:	f04f 0a03 	mov.w	sl, #3
  404bf4:	b18d      	cbz	r5, 404c1a <_dtoa_r+0x7da>
  404bf6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404eac <_dtoa_r+0xa6c>
  404bfa:	07ea      	lsls	r2, r5, #31
  404bfc:	d509      	bpl.n	404c12 <_dtoa_r+0x7d2>
  404bfe:	4630      	mov	r0, r6
  404c00:	4639      	mov	r1, r7
  404c02:	e9d8 2300 	ldrd	r2, r3, [r8]
  404c06:	f002 f851 	bl	406cac <__aeabi_dmul>
  404c0a:	f10a 0a01 	add.w	sl, sl, #1
  404c0e:	4606      	mov	r6, r0
  404c10:	460f      	mov	r7, r1
  404c12:	106d      	asrs	r5, r5, #1
  404c14:	f108 0808 	add.w	r8, r8, #8
  404c18:	d1ef      	bne.n	404bfa <_dtoa_r+0x7ba>
  404c1a:	463b      	mov	r3, r7
  404c1c:	4632      	mov	r2, r6
  404c1e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404c22:	f002 f96d 	bl	406f00 <__aeabi_ddiv>
  404c26:	4607      	mov	r7, r0
  404c28:	4688      	mov	r8, r1
  404c2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404c2c:	b143      	cbz	r3, 404c40 <_dtoa_r+0x800>
  404c2e:	2200      	movs	r2, #0
  404c30:	4b9f      	ldr	r3, [pc, #636]	; (404eb0 <_dtoa_r+0xa70>)
  404c32:	4638      	mov	r0, r7
  404c34:	4641      	mov	r1, r8
  404c36:	f002 faab 	bl	407190 <__aeabi_dcmplt>
  404c3a:	2800      	cmp	r0, #0
  404c3c:	f040 8286 	bne.w	40514c <_dtoa_r+0xd0c>
  404c40:	4650      	mov	r0, sl
  404c42:	f001 ffcd 	bl	406be0 <__aeabi_i2d>
  404c46:	463a      	mov	r2, r7
  404c48:	4643      	mov	r3, r8
  404c4a:	f002 f82f 	bl	406cac <__aeabi_dmul>
  404c4e:	4b99      	ldr	r3, [pc, #612]	; (404eb4 <_dtoa_r+0xa74>)
  404c50:	2200      	movs	r2, #0
  404c52:	f001 fe79 	bl	406948 <__adddf3>
  404c56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c58:	4605      	mov	r5, r0
  404c5a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404c5e:	2b00      	cmp	r3, #0
  404c60:	f000 813e 	beq.w	404ee0 <_dtoa_r+0xaa0>
  404c64:	9b02      	ldr	r3, [sp, #8]
  404c66:	9315      	str	r3, [sp, #84]	; 0x54
  404c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c6a:	9312      	str	r3, [sp, #72]	; 0x48
  404c6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404c6e:	2b00      	cmp	r3, #0
  404c70:	f000 81fa 	beq.w	405068 <_dtoa_r+0xc28>
  404c74:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404c76:	4b8c      	ldr	r3, [pc, #560]	; (404ea8 <_dtoa_r+0xa68>)
  404c78:	498f      	ldr	r1, [pc, #572]	; (404eb8 <_dtoa_r+0xa78>)
  404c7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404c7e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404c82:	2000      	movs	r0, #0
  404c84:	f002 f93c 	bl	406f00 <__aeabi_ddiv>
  404c88:	462a      	mov	r2, r5
  404c8a:	4633      	mov	r3, r6
  404c8c:	f001 fe5a 	bl	406944 <__aeabi_dsub>
  404c90:	4682      	mov	sl, r0
  404c92:	468b      	mov	fp, r1
  404c94:	4638      	mov	r0, r7
  404c96:	4641      	mov	r1, r8
  404c98:	f002 fab8 	bl	40720c <__aeabi_d2iz>
  404c9c:	4605      	mov	r5, r0
  404c9e:	f001 ff9f 	bl	406be0 <__aeabi_i2d>
  404ca2:	4602      	mov	r2, r0
  404ca4:	460b      	mov	r3, r1
  404ca6:	4638      	mov	r0, r7
  404ca8:	4641      	mov	r1, r8
  404caa:	f001 fe4b 	bl	406944 <__aeabi_dsub>
  404cae:	3530      	adds	r5, #48	; 0x30
  404cb0:	fa5f f885 	uxtb.w	r8, r5
  404cb4:	9d04      	ldr	r5, [sp, #16]
  404cb6:	4606      	mov	r6, r0
  404cb8:	460f      	mov	r7, r1
  404cba:	f885 8000 	strb.w	r8, [r5]
  404cbe:	4602      	mov	r2, r0
  404cc0:	460b      	mov	r3, r1
  404cc2:	4650      	mov	r0, sl
  404cc4:	4659      	mov	r1, fp
  404cc6:	3501      	adds	r5, #1
  404cc8:	f002 fa80 	bl	4071cc <__aeabi_dcmpgt>
  404ccc:	2800      	cmp	r0, #0
  404cce:	d154      	bne.n	404d7a <_dtoa_r+0x93a>
  404cd0:	4632      	mov	r2, r6
  404cd2:	463b      	mov	r3, r7
  404cd4:	2000      	movs	r0, #0
  404cd6:	4976      	ldr	r1, [pc, #472]	; (404eb0 <_dtoa_r+0xa70>)
  404cd8:	f001 fe34 	bl	406944 <__aeabi_dsub>
  404cdc:	4602      	mov	r2, r0
  404cde:	460b      	mov	r3, r1
  404ce0:	4650      	mov	r0, sl
  404ce2:	4659      	mov	r1, fp
  404ce4:	f002 fa72 	bl	4071cc <__aeabi_dcmpgt>
  404ce8:	2800      	cmp	r0, #0
  404cea:	f040 8270 	bne.w	4051ce <_dtoa_r+0xd8e>
  404cee:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404cf0:	2a01      	cmp	r2, #1
  404cf2:	f000 8111 	beq.w	404f18 <_dtoa_r+0xad8>
  404cf6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404cf8:	9a04      	ldr	r2, [sp, #16]
  404cfa:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404cfe:	4413      	add	r3, r2
  404d00:	4699      	mov	r9, r3
  404d02:	e00d      	b.n	404d20 <_dtoa_r+0x8e0>
  404d04:	2000      	movs	r0, #0
  404d06:	496a      	ldr	r1, [pc, #424]	; (404eb0 <_dtoa_r+0xa70>)
  404d08:	f001 fe1c 	bl	406944 <__aeabi_dsub>
  404d0c:	4652      	mov	r2, sl
  404d0e:	465b      	mov	r3, fp
  404d10:	f002 fa3e 	bl	407190 <__aeabi_dcmplt>
  404d14:	2800      	cmp	r0, #0
  404d16:	f040 8258 	bne.w	4051ca <_dtoa_r+0xd8a>
  404d1a:	454d      	cmp	r5, r9
  404d1c:	f000 80fa 	beq.w	404f14 <_dtoa_r+0xad4>
  404d20:	4650      	mov	r0, sl
  404d22:	4659      	mov	r1, fp
  404d24:	2200      	movs	r2, #0
  404d26:	4b65      	ldr	r3, [pc, #404]	; (404ebc <_dtoa_r+0xa7c>)
  404d28:	f001 ffc0 	bl	406cac <__aeabi_dmul>
  404d2c:	2200      	movs	r2, #0
  404d2e:	4b63      	ldr	r3, [pc, #396]	; (404ebc <_dtoa_r+0xa7c>)
  404d30:	4682      	mov	sl, r0
  404d32:	468b      	mov	fp, r1
  404d34:	4630      	mov	r0, r6
  404d36:	4639      	mov	r1, r7
  404d38:	f001 ffb8 	bl	406cac <__aeabi_dmul>
  404d3c:	460f      	mov	r7, r1
  404d3e:	4606      	mov	r6, r0
  404d40:	f002 fa64 	bl	40720c <__aeabi_d2iz>
  404d44:	4680      	mov	r8, r0
  404d46:	f001 ff4b 	bl	406be0 <__aeabi_i2d>
  404d4a:	4602      	mov	r2, r0
  404d4c:	460b      	mov	r3, r1
  404d4e:	4630      	mov	r0, r6
  404d50:	4639      	mov	r1, r7
  404d52:	f001 fdf7 	bl	406944 <__aeabi_dsub>
  404d56:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404d5a:	fa5f f888 	uxtb.w	r8, r8
  404d5e:	4652      	mov	r2, sl
  404d60:	465b      	mov	r3, fp
  404d62:	f805 8b01 	strb.w	r8, [r5], #1
  404d66:	4606      	mov	r6, r0
  404d68:	460f      	mov	r7, r1
  404d6a:	f002 fa11 	bl	407190 <__aeabi_dcmplt>
  404d6e:	4632      	mov	r2, r6
  404d70:	463b      	mov	r3, r7
  404d72:	2800      	cmp	r0, #0
  404d74:	d0c6      	beq.n	404d04 <_dtoa_r+0x8c4>
  404d76:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404d7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404d7c:	9302      	str	r3, [sp, #8]
  404d7e:	e523      	b.n	4047c8 <_dtoa_r+0x388>
  404d80:	2300      	movs	r3, #0
  404d82:	930b      	str	r3, [sp, #44]	; 0x2c
  404d84:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404d86:	2b00      	cmp	r3, #0
  404d88:	f340 80dc 	ble.w	404f44 <_dtoa_r+0xb04>
  404d8c:	461f      	mov	r7, r3
  404d8e:	461e      	mov	r6, r3
  404d90:	930f      	str	r3, [sp, #60]	; 0x3c
  404d92:	930a      	str	r3, [sp, #40]	; 0x28
  404d94:	e6f6      	b.n	404b84 <_dtoa_r+0x744>
  404d96:	2301      	movs	r3, #1
  404d98:	930b      	str	r3, [sp, #44]	; 0x2c
  404d9a:	e7f3      	b.n	404d84 <_dtoa_r+0x944>
  404d9c:	f1ba 0f00 	cmp.w	sl, #0
  404da0:	f47f ada8 	bne.w	4048f4 <_dtoa_r+0x4b4>
  404da4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404da8:	2b00      	cmp	r3, #0
  404daa:	f47f adba 	bne.w	404922 <_dtoa_r+0x4e2>
  404dae:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404db2:	0d3f      	lsrs	r7, r7, #20
  404db4:	053f      	lsls	r7, r7, #20
  404db6:	2f00      	cmp	r7, #0
  404db8:	f000 820d 	beq.w	4051d6 <_dtoa_r+0xd96>
  404dbc:	9b08      	ldr	r3, [sp, #32]
  404dbe:	3301      	adds	r3, #1
  404dc0:	9308      	str	r3, [sp, #32]
  404dc2:	9b06      	ldr	r3, [sp, #24]
  404dc4:	3301      	adds	r3, #1
  404dc6:	9306      	str	r3, [sp, #24]
  404dc8:	2301      	movs	r3, #1
  404dca:	930c      	str	r3, [sp, #48]	; 0x30
  404dcc:	e5ab      	b.n	404926 <_dtoa_r+0x4e6>
  404dce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404dd0:	2b00      	cmp	r3, #0
  404dd2:	f73f ac42 	bgt.w	40465a <_dtoa_r+0x21a>
  404dd6:	f040 8221 	bne.w	40521c <_dtoa_r+0xddc>
  404dda:	2200      	movs	r2, #0
  404ddc:	4b38      	ldr	r3, [pc, #224]	; (404ec0 <_dtoa_r+0xa80>)
  404dde:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404de2:	f001 ff63 	bl	406cac <__aeabi_dmul>
  404de6:	4652      	mov	r2, sl
  404de8:	465b      	mov	r3, fp
  404dea:	f002 f9e5 	bl	4071b8 <__aeabi_dcmpge>
  404dee:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404df2:	4646      	mov	r6, r8
  404df4:	2800      	cmp	r0, #0
  404df6:	d041      	beq.n	404e7c <_dtoa_r+0xa3c>
  404df8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404dfa:	9d04      	ldr	r5, [sp, #16]
  404dfc:	43db      	mvns	r3, r3
  404dfe:	9302      	str	r3, [sp, #8]
  404e00:	4641      	mov	r1, r8
  404e02:	4620      	mov	r0, r4
  404e04:	f000 fe40 	bl	405a88 <_Bfree>
  404e08:	2e00      	cmp	r6, #0
  404e0a:	f43f acdd 	beq.w	4047c8 <_dtoa_r+0x388>
  404e0e:	e6a7      	b.n	404b60 <_dtoa_r+0x720>
  404e10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404e12:	4649      	mov	r1, r9
  404e14:	4620      	mov	r0, r4
  404e16:	f000 ff6d 	bl	405cf4 <__pow5mult>
  404e1a:	4681      	mov	r9, r0
  404e1c:	e558      	b.n	4048d0 <_dtoa_r+0x490>
  404e1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404e20:	2a00      	cmp	r2, #0
  404e22:	f000 8187 	beq.w	405134 <_dtoa_r+0xcf4>
  404e26:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404e2a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404e2c:	9d08      	ldr	r5, [sp, #32]
  404e2e:	e4f2      	b.n	404816 <_dtoa_r+0x3d6>
  404e30:	f1ba 0f00 	cmp.w	sl, #0
  404e34:	f47f ad75 	bne.w	404922 <_dtoa_r+0x4e2>
  404e38:	e7b4      	b.n	404da4 <_dtoa_r+0x964>
  404e3a:	f000 fe2f 	bl	405a9c <__multadd>
  404e3e:	4647      	mov	r7, r8
  404e40:	4606      	mov	r6, r0
  404e42:	4683      	mov	fp, r0
  404e44:	e5be      	b.n	4049c4 <_dtoa_r+0x584>
  404e46:	4601      	mov	r1, r0
  404e48:	4620      	mov	r0, r4
  404e4a:	9306      	str	r3, [sp, #24]
  404e4c:	f000 fe1c 	bl	405a88 <_Bfree>
  404e50:	2201      	movs	r2, #1
  404e52:	9b06      	ldr	r3, [sp, #24]
  404e54:	e5e0      	b.n	404a18 <_dtoa_r+0x5d8>
  404e56:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e58:	2b02      	cmp	r3, #2
  404e5a:	f77f ad96 	ble.w	40498a <_dtoa_r+0x54a>
  404e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404e60:	2b00      	cmp	r3, #0
  404e62:	d1c9      	bne.n	404df8 <_dtoa_r+0x9b8>
  404e64:	4641      	mov	r1, r8
  404e66:	2205      	movs	r2, #5
  404e68:	4620      	mov	r0, r4
  404e6a:	f000 fe17 	bl	405a9c <__multadd>
  404e6e:	4601      	mov	r1, r0
  404e70:	4680      	mov	r8, r0
  404e72:	4648      	mov	r0, r9
  404e74:	f000 ffe0 	bl	405e38 <__mcmp>
  404e78:	2800      	cmp	r0, #0
  404e7a:	ddbd      	ble.n	404df8 <_dtoa_r+0x9b8>
  404e7c:	9a02      	ldr	r2, [sp, #8]
  404e7e:	9904      	ldr	r1, [sp, #16]
  404e80:	2331      	movs	r3, #49	; 0x31
  404e82:	3201      	adds	r2, #1
  404e84:	9202      	str	r2, [sp, #8]
  404e86:	700b      	strb	r3, [r1, #0]
  404e88:	1c4d      	adds	r5, r1, #1
  404e8a:	e7b9      	b.n	404e00 <_dtoa_r+0x9c0>
  404e8c:	9a02      	ldr	r2, [sp, #8]
  404e8e:	3201      	adds	r2, #1
  404e90:	9202      	str	r2, [sp, #8]
  404e92:	9a04      	ldr	r2, [sp, #16]
  404e94:	2331      	movs	r3, #49	; 0x31
  404e96:	7013      	strb	r3, [r2, #0]
  404e98:	e652      	b.n	404b40 <_dtoa_r+0x700>
  404e9a:	2301      	movs	r3, #1
  404e9c:	930b      	str	r3, [sp, #44]	; 0x2c
  404e9e:	e666      	b.n	404b6e <_dtoa_r+0x72e>
  404ea0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404ea4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404ea6:	e48f      	b.n	4047c8 <_dtoa_r+0x388>
  404ea8:	004073f0 	.word	0x004073f0
  404eac:	004073c8 	.word	0x004073c8
  404eb0:	3ff00000 	.word	0x3ff00000
  404eb4:	401c0000 	.word	0x401c0000
  404eb8:	3fe00000 	.word	0x3fe00000
  404ebc:	40240000 	.word	0x40240000
  404ec0:	40140000 	.word	0x40140000
  404ec4:	4650      	mov	r0, sl
  404ec6:	f001 fe8b 	bl	406be0 <__aeabi_i2d>
  404eca:	463a      	mov	r2, r7
  404ecc:	4643      	mov	r3, r8
  404ece:	f001 feed 	bl	406cac <__aeabi_dmul>
  404ed2:	2200      	movs	r2, #0
  404ed4:	4bc1      	ldr	r3, [pc, #772]	; (4051dc <_dtoa_r+0xd9c>)
  404ed6:	f001 fd37 	bl	406948 <__adddf3>
  404eda:	4605      	mov	r5, r0
  404edc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404ee0:	4641      	mov	r1, r8
  404ee2:	2200      	movs	r2, #0
  404ee4:	4bbe      	ldr	r3, [pc, #760]	; (4051e0 <_dtoa_r+0xda0>)
  404ee6:	4638      	mov	r0, r7
  404ee8:	f001 fd2c 	bl	406944 <__aeabi_dsub>
  404eec:	462a      	mov	r2, r5
  404eee:	4633      	mov	r3, r6
  404ef0:	4682      	mov	sl, r0
  404ef2:	468b      	mov	fp, r1
  404ef4:	f002 f96a 	bl	4071cc <__aeabi_dcmpgt>
  404ef8:	4680      	mov	r8, r0
  404efa:	2800      	cmp	r0, #0
  404efc:	f040 8110 	bne.w	405120 <_dtoa_r+0xce0>
  404f00:	462a      	mov	r2, r5
  404f02:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404f06:	4650      	mov	r0, sl
  404f08:	4659      	mov	r1, fp
  404f0a:	f002 f941 	bl	407190 <__aeabi_dcmplt>
  404f0e:	b118      	cbz	r0, 404f18 <_dtoa_r+0xad8>
  404f10:	4646      	mov	r6, r8
  404f12:	e771      	b.n	404df8 <_dtoa_r+0x9b8>
  404f14:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404f18:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404f1c:	f7ff bb8a 	b.w	404634 <_dtoa_r+0x1f4>
  404f20:	9804      	ldr	r0, [sp, #16]
  404f22:	f7ff babb 	b.w	40449c <_dtoa_r+0x5c>
  404f26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404f28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404f2a:	970c      	str	r7, [sp, #48]	; 0x30
  404f2c:	1afb      	subs	r3, r7, r3
  404f2e:	441a      	add	r2, r3
  404f30:	920d      	str	r2, [sp, #52]	; 0x34
  404f32:	2700      	movs	r7, #0
  404f34:	e469      	b.n	40480a <_dtoa_r+0x3ca>
  404f36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404f3a:	f04f 0a02 	mov.w	sl, #2
  404f3e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404f42:	e657      	b.n	404bf4 <_dtoa_r+0x7b4>
  404f44:	2100      	movs	r1, #0
  404f46:	2301      	movs	r3, #1
  404f48:	6461      	str	r1, [r4, #68]	; 0x44
  404f4a:	4620      	mov	r0, r4
  404f4c:	9325      	str	r3, [sp, #148]	; 0x94
  404f4e:	f000 fd75 	bl	405a3c <_Balloc>
  404f52:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404f54:	9004      	str	r0, [sp, #16]
  404f56:	6420      	str	r0, [r4, #64]	; 0x40
  404f58:	930a      	str	r3, [sp, #40]	; 0x28
  404f5a:	930f      	str	r3, [sp, #60]	; 0x3c
  404f5c:	e629      	b.n	404bb2 <_dtoa_r+0x772>
  404f5e:	2a00      	cmp	r2, #0
  404f60:	46d0      	mov	r8, sl
  404f62:	f8cd b018 	str.w	fp, [sp, #24]
  404f66:	469a      	mov	sl, r3
  404f68:	dd11      	ble.n	404f8e <_dtoa_r+0xb4e>
  404f6a:	4649      	mov	r1, r9
  404f6c:	2201      	movs	r2, #1
  404f6e:	4620      	mov	r0, r4
  404f70:	f000 ff10 	bl	405d94 <__lshift>
  404f74:	4641      	mov	r1, r8
  404f76:	4681      	mov	r9, r0
  404f78:	f000 ff5e 	bl	405e38 <__mcmp>
  404f7c:	2800      	cmp	r0, #0
  404f7e:	f340 8146 	ble.w	40520e <_dtoa_r+0xdce>
  404f82:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404f86:	f000 8106 	beq.w	405196 <_dtoa_r+0xd56>
  404f8a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404f8e:	46b3      	mov	fp, r6
  404f90:	f887 a000 	strb.w	sl, [r7]
  404f94:	1c7d      	adds	r5, r7, #1
  404f96:	9e06      	ldr	r6, [sp, #24]
  404f98:	e5d2      	b.n	404b40 <_dtoa_r+0x700>
  404f9a:	d104      	bne.n	404fa6 <_dtoa_r+0xb66>
  404f9c:	f01a 0f01 	tst.w	sl, #1
  404fa0:	d001      	beq.n	404fa6 <_dtoa_r+0xb66>
  404fa2:	e5bd      	b.n	404b20 <_dtoa_r+0x6e0>
  404fa4:	4615      	mov	r5, r2
  404fa6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404faa:	2b30      	cmp	r3, #48	; 0x30
  404fac:	f105 32ff 	add.w	r2, r5, #4294967295
  404fb0:	d0f8      	beq.n	404fa4 <_dtoa_r+0xb64>
  404fb2:	e5c5      	b.n	404b40 <_dtoa_r+0x700>
  404fb4:	9904      	ldr	r1, [sp, #16]
  404fb6:	2230      	movs	r2, #48	; 0x30
  404fb8:	700a      	strb	r2, [r1, #0]
  404fba:	9a02      	ldr	r2, [sp, #8]
  404fbc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404fc0:	3201      	adds	r2, #1
  404fc2:	9202      	str	r2, [sp, #8]
  404fc4:	f7ff bbfc 	b.w	4047c0 <_dtoa_r+0x380>
  404fc8:	f000 80bb 	beq.w	405142 <_dtoa_r+0xd02>
  404fcc:	9b02      	ldr	r3, [sp, #8]
  404fce:	425d      	negs	r5, r3
  404fd0:	4b84      	ldr	r3, [pc, #528]	; (4051e4 <_dtoa_r+0xda4>)
  404fd2:	f005 020f 	and.w	r2, r5, #15
  404fd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404fda:	e9d3 2300 	ldrd	r2, r3, [r3]
  404fde:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404fe2:	f001 fe63 	bl	406cac <__aeabi_dmul>
  404fe6:	112d      	asrs	r5, r5, #4
  404fe8:	4607      	mov	r7, r0
  404fea:	4688      	mov	r8, r1
  404fec:	f000 812c 	beq.w	405248 <_dtoa_r+0xe08>
  404ff0:	4e7d      	ldr	r6, [pc, #500]	; (4051e8 <_dtoa_r+0xda8>)
  404ff2:	f04f 0a02 	mov.w	sl, #2
  404ff6:	07eb      	lsls	r3, r5, #31
  404ff8:	d509      	bpl.n	40500e <_dtoa_r+0xbce>
  404ffa:	4638      	mov	r0, r7
  404ffc:	4641      	mov	r1, r8
  404ffe:	e9d6 2300 	ldrd	r2, r3, [r6]
  405002:	f001 fe53 	bl	406cac <__aeabi_dmul>
  405006:	f10a 0a01 	add.w	sl, sl, #1
  40500a:	4607      	mov	r7, r0
  40500c:	4688      	mov	r8, r1
  40500e:	106d      	asrs	r5, r5, #1
  405010:	f106 0608 	add.w	r6, r6, #8
  405014:	d1ef      	bne.n	404ff6 <_dtoa_r+0xbb6>
  405016:	e608      	b.n	404c2a <_dtoa_r+0x7ea>
  405018:	6871      	ldr	r1, [r6, #4]
  40501a:	4620      	mov	r0, r4
  40501c:	f000 fd0e 	bl	405a3c <_Balloc>
  405020:	6933      	ldr	r3, [r6, #16]
  405022:	3302      	adds	r3, #2
  405024:	009a      	lsls	r2, r3, #2
  405026:	4605      	mov	r5, r0
  405028:	f106 010c 	add.w	r1, r6, #12
  40502c:	300c      	adds	r0, #12
  40502e:	f000 fc5f 	bl	4058f0 <memcpy>
  405032:	4629      	mov	r1, r5
  405034:	2201      	movs	r2, #1
  405036:	4620      	mov	r0, r4
  405038:	f000 feac 	bl	405d94 <__lshift>
  40503c:	9006      	str	r0, [sp, #24]
  40503e:	e4b5      	b.n	4049ac <_dtoa_r+0x56c>
  405040:	2b39      	cmp	r3, #57	; 0x39
  405042:	f8cd b018 	str.w	fp, [sp, #24]
  405046:	46d0      	mov	r8, sl
  405048:	f000 80a5 	beq.w	405196 <_dtoa_r+0xd56>
  40504c:	f103 0a01 	add.w	sl, r3, #1
  405050:	46b3      	mov	fp, r6
  405052:	f887 a000 	strb.w	sl, [r7]
  405056:	1c7d      	adds	r5, r7, #1
  405058:	9e06      	ldr	r6, [sp, #24]
  40505a:	e571      	b.n	404b40 <_dtoa_r+0x700>
  40505c:	465a      	mov	r2, fp
  40505e:	46d0      	mov	r8, sl
  405060:	46b3      	mov	fp, r6
  405062:	469a      	mov	sl, r3
  405064:	4616      	mov	r6, r2
  405066:	e54f      	b.n	404b08 <_dtoa_r+0x6c8>
  405068:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40506a:	495e      	ldr	r1, [pc, #376]	; (4051e4 <_dtoa_r+0xda4>)
  40506c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405070:	462a      	mov	r2, r5
  405072:	4633      	mov	r3, r6
  405074:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405078:	f001 fe18 	bl	406cac <__aeabi_dmul>
  40507c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405080:	4638      	mov	r0, r7
  405082:	4641      	mov	r1, r8
  405084:	f002 f8c2 	bl	40720c <__aeabi_d2iz>
  405088:	4605      	mov	r5, r0
  40508a:	f001 fda9 	bl	406be0 <__aeabi_i2d>
  40508e:	460b      	mov	r3, r1
  405090:	4602      	mov	r2, r0
  405092:	4641      	mov	r1, r8
  405094:	4638      	mov	r0, r7
  405096:	f001 fc55 	bl	406944 <__aeabi_dsub>
  40509a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40509c:	460f      	mov	r7, r1
  40509e:	9904      	ldr	r1, [sp, #16]
  4050a0:	3530      	adds	r5, #48	; 0x30
  4050a2:	2b01      	cmp	r3, #1
  4050a4:	700d      	strb	r5, [r1, #0]
  4050a6:	4606      	mov	r6, r0
  4050a8:	f101 0501 	add.w	r5, r1, #1
  4050ac:	d026      	beq.n	4050fc <_dtoa_r+0xcbc>
  4050ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4050b0:	9a04      	ldr	r2, [sp, #16]
  4050b2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4051f0 <_dtoa_r+0xdb0>
  4050b6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4050ba:	4413      	add	r3, r2
  4050bc:	f04f 0a00 	mov.w	sl, #0
  4050c0:	4699      	mov	r9, r3
  4050c2:	4652      	mov	r2, sl
  4050c4:	465b      	mov	r3, fp
  4050c6:	4630      	mov	r0, r6
  4050c8:	4639      	mov	r1, r7
  4050ca:	f001 fdef 	bl	406cac <__aeabi_dmul>
  4050ce:	460f      	mov	r7, r1
  4050d0:	4606      	mov	r6, r0
  4050d2:	f002 f89b 	bl	40720c <__aeabi_d2iz>
  4050d6:	4680      	mov	r8, r0
  4050d8:	f001 fd82 	bl	406be0 <__aeabi_i2d>
  4050dc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4050e0:	4602      	mov	r2, r0
  4050e2:	460b      	mov	r3, r1
  4050e4:	4630      	mov	r0, r6
  4050e6:	4639      	mov	r1, r7
  4050e8:	f001 fc2c 	bl	406944 <__aeabi_dsub>
  4050ec:	f805 8b01 	strb.w	r8, [r5], #1
  4050f0:	454d      	cmp	r5, r9
  4050f2:	4606      	mov	r6, r0
  4050f4:	460f      	mov	r7, r1
  4050f6:	d1e4      	bne.n	4050c2 <_dtoa_r+0xc82>
  4050f8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4050fc:	4b3b      	ldr	r3, [pc, #236]	; (4051ec <_dtoa_r+0xdac>)
  4050fe:	2200      	movs	r2, #0
  405100:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405104:	f001 fc20 	bl	406948 <__adddf3>
  405108:	4632      	mov	r2, r6
  40510a:	463b      	mov	r3, r7
  40510c:	f002 f840 	bl	407190 <__aeabi_dcmplt>
  405110:	2800      	cmp	r0, #0
  405112:	d046      	beq.n	4051a2 <_dtoa_r+0xd62>
  405114:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405116:	9302      	str	r3, [sp, #8]
  405118:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40511c:	f7ff bb43 	b.w	4047a6 <_dtoa_r+0x366>
  405120:	f04f 0800 	mov.w	r8, #0
  405124:	4646      	mov	r6, r8
  405126:	e6a9      	b.n	404e7c <_dtoa_r+0xa3c>
  405128:	9b08      	ldr	r3, [sp, #32]
  40512a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40512c:	1a9d      	subs	r5, r3, r2
  40512e:	2300      	movs	r3, #0
  405130:	f7ff bb71 	b.w	404816 <_dtoa_r+0x3d6>
  405134:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405136:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405138:	9d08      	ldr	r5, [sp, #32]
  40513a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40513e:	f7ff bb6a 	b.w	404816 <_dtoa_r+0x3d6>
  405142:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405146:	f04f 0a02 	mov.w	sl, #2
  40514a:	e56e      	b.n	404c2a <_dtoa_r+0x7ea>
  40514c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40514e:	2b00      	cmp	r3, #0
  405150:	f43f aeb8 	beq.w	404ec4 <_dtoa_r+0xa84>
  405154:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405156:	2b00      	cmp	r3, #0
  405158:	f77f aede 	ble.w	404f18 <_dtoa_r+0xad8>
  40515c:	2200      	movs	r2, #0
  40515e:	4b24      	ldr	r3, [pc, #144]	; (4051f0 <_dtoa_r+0xdb0>)
  405160:	4638      	mov	r0, r7
  405162:	4641      	mov	r1, r8
  405164:	f001 fda2 	bl	406cac <__aeabi_dmul>
  405168:	4607      	mov	r7, r0
  40516a:	4688      	mov	r8, r1
  40516c:	f10a 0001 	add.w	r0, sl, #1
  405170:	f001 fd36 	bl	406be0 <__aeabi_i2d>
  405174:	463a      	mov	r2, r7
  405176:	4643      	mov	r3, r8
  405178:	f001 fd98 	bl	406cac <__aeabi_dmul>
  40517c:	2200      	movs	r2, #0
  40517e:	4b17      	ldr	r3, [pc, #92]	; (4051dc <_dtoa_r+0xd9c>)
  405180:	f001 fbe2 	bl	406948 <__adddf3>
  405184:	9a02      	ldr	r2, [sp, #8]
  405186:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405188:	9312      	str	r3, [sp, #72]	; 0x48
  40518a:	3a01      	subs	r2, #1
  40518c:	4605      	mov	r5, r0
  40518e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405192:	9215      	str	r2, [sp, #84]	; 0x54
  405194:	e56a      	b.n	404c6c <_dtoa_r+0x82c>
  405196:	2239      	movs	r2, #57	; 0x39
  405198:	46b3      	mov	fp, r6
  40519a:	703a      	strb	r2, [r7, #0]
  40519c:	9e06      	ldr	r6, [sp, #24]
  40519e:	1c7d      	adds	r5, r7, #1
  4051a0:	e4c0      	b.n	404b24 <_dtoa_r+0x6e4>
  4051a2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4051a6:	2000      	movs	r0, #0
  4051a8:	4910      	ldr	r1, [pc, #64]	; (4051ec <_dtoa_r+0xdac>)
  4051aa:	f001 fbcb 	bl	406944 <__aeabi_dsub>
  4051ae:	4632      	mov	r2, r6
  4051b0:	463b      	mov	r3, r7
  4051b2:	f002 f80b 	bl	4071cc <__aeabi_dcmpgt>
  4051b6:	b908      	cbnz	r0, 4051bc <_dtoa_r+0xd7c>
  4051b8:	e6ae      	b.n	404f18 <_dtoa_r+0xad8>
  4051ba:	4615      	mov	r5, r2
  4051bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4051c0:	2b30      	cmp	r3, #48	; 0x30
  4051c2:	f105 32ff 	add.w	r2, r5, #4294967295
  4051c6:	d0f8      	beq.n	4051ba <_dtoa_r+0xd7a>
  4051c8:	e5d7      	b.n	404d7a <_dtoa_r+0x93a>
  4051ca:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4051ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4051d0:	9302      	str	r3, [sp, #8]
  4051d2:	f7ff bae8 	b.w	4047a6 <_dtoa_r+0x366>
  4051d6:	970c      	str	r7, [sp, #48]	; 0x30
  4051d8:	f7ff bba5 	b.w	404926 <_dtoa_r+0x4e6>
  4051dc:	401c0000 	.word	0x401c0000
  4051e0:	40140000 	.word	0x40140000
  4051e4:	004073f0 	.word	0x004073f0
  4051e8:	004073c8 	.word	0x004073c8
  4051ec:	3fe00000 	.word	0x3fe00000
  4051f0:	40240000 	.word	0x40240000
  4051f4:	2b39      	cmp	r3, #57	; 0x39
  4051f6:	f8cd b018 	str.w	fp, [sp, #24]
  4051fa:	46d0      	mov	r8, sl
  4051fc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405200:	469a      	mov	sl, r3
  405202:	d0c8      	beq.n	405196 <_dtoa_r+0xd56>
  405204:	f1bb 0f00 	cmp.w	fp, #0
  405208:	f73f aebf 	bgt.w	404f8a <_dtoa_r+0xb4a>
  40520c:	e6bf      	b.n	404f8e <_dtoa_r+0xb4e>
  40520e:	f47f aebe 	bne.w	404f8e <_dtoa_r+0xb4e>
  405212:	f01a 0f01 	tst.w	sl, #1
  405216:	f43f aeba 	beq.w	404f8e <_dtoa_r+0xb4e>
  40521a:	e6b2      	b.n	404f82 <_dtoa_r+0xb42>
  40521c:	f04f 0800 	mov.w	r8, #0
  405220:	4646      	mov	r6, r8
  405222:	e5e9      	b.n	404df8 <_dtoa_r+0x9b8>
  405224:	4631      	mov	r1, r6
  405226:	2300      	movs	r3, #0
  405228:	220a      	movs	r2, #10
  40522a:	4620      	mov	r0, r4
  40522c:	f000 fc36 	bl	405a9c <__multadd>
  405230:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405232:	2b00      	cmp	r3, #0
  405234:	4606      	mov	r6, r0
  405236:	dd0a      	ble.n	40524e <_dtoa_r+0xe0e>
  405238:	930a      	str	r3, [sp, #40]	; 0x28
  40523a:	f7ff bbaa 	b.w	404992 <_dtoa_r+0x552>
  40523e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405240:	2b02      	cmp	r3, #2
  405242:	dc23      	bgt.n	40528c <_dtoa_r+0xe4c>
  405244:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405246:	e43b      	b.n	404ac0 <_dtoa_r+0x680>
  405248:	f04f 0a02 	mov.w	sl, #2
  40524c:	e4ed      	b.n	404c2a <_dtoa_r+0x7ea>
  40524e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405250:	2b02      	cmp	r3, #2
  405252:	dc1b      	bgt.n	40528c <_dtoa_r+0xe4c>
  405254:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405256:	e7ef      	b.n	405238 <_dtoa_r+0xdf8>
  405258:	2500      	movs	r5, #0
  40525a:	6465      	str	r5, [r4, #68]	; 0x44
  40525c:	4629      	mov	r1, r5
  40525e:	4620      	mov	r0, r4
  405260:	f000 fbec 	bl	405a3c <_Balloc>
  405264:	f04f 33ff 	mov.w	r3, #4294967295
  405268:	930a      	str	r3, [sp, #40]	; 0x28
  40526a:	930f      	str	r3, [sp, #60]	; 0x3c
  40526c:	2301      	movs	r3, #1
  40526e:	9004      	str	r0, [sp, #16]
  405270:	9525      	str	r5, [sp, #148]	; 0x94
  405272:	6420      	str	r0, [r4, #64]	; 0x40
  405274:	930b      	str	r3, [sp, #44]	; 0x2c
  405276:	f7ff b9dd 	b.w	404634 <_dtoa_r+0x1f4>
  40527a:	2501      	movs	r5, #1
  40527c:	f7ff b9a5 	b.w	4045ca <_dtoa_r+0x18a>
  405280:	f43f ab69 	beq.w	404956 <_dtoa_r+0x516>
  405284:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405288:	f7ff bbf9 	b.w	404a7e <_dtoa_r+0x63e>
  40528c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40528e:	930a      	str	r3, [sp, #40]	; 0x28
  405290:	e5e5      	b.n	404e5e <_dtoa_r+0xa1e>
  405292:	bf00      	nop

00405294 <__libc_fini_array>:
  405294:	b538      	push	{r3, r4, r5, lr}
  405296:	4c0a      	ldr	r4, [pc, #40]	; (4052c0 <__libc_fini_array+0x2c>)
  405298:	4d0a      	ldr	r5, [pc, #40]	; (4052c4 <__libc_fini_array+0x30>)
  40529a:	1b64      	subs	r4, r4, r5
  40529c:	10a4      	asrs	r4, r4, #2
  40529e:	d00a      	beq.n	4052b6 <__libc_fini_array+0x22>
  4052a0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4052a4:	3b01      	subs	r3, #1
  4052a6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4052aa:	3c01      	subs	r4, #1
  4052ac:	f855 3904 	ldr.w	r3, [r5], #-4
  4052b0:	4798      	blx	r3
  4052b2:	2c00      	cmp	r4, #0
  4052b4:	d1f9      	bne.n	4052aa <__libc_fini_array+0x16>
  4052b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4052ba:	f002 b997 	b.w	4075ec <_fini>
  4052be:	bf00      	nop
  4052c0:	004075fc 	.word	0x004075fc
  4052c4:	004075f8 	.word	0x004075f8

004052c8 <_localeconv_r>:
  4052c8:	4a04      	ldr	r2, [pc, #16]	; (4052dc <_localeconv_r+0x14>)
  4052ca:	4b05      	ldr	r3, [pc, #20]	; (4052e0 <_localeconv_r+0x18>)
  4052cc:	6812      	ldr	r2, [r2, #0]
  4052ce:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4052d0:	2800      	cmp	r0, #0
  4052d2:	bf08      	it	eq
  4052d4:	4618      	moveq	r0, r3
  4052d6:	30f0      	adds	r0, #240	; 0xf0
  4052d8:	4770      	bx	lr
  4052da:	bf00      	nop
  4052dc:	20400010 	.word	0x20400010
  4052e0:	20400854 	.word	0x20400854

004052e4 <__retarget_lock_acquire_recursive>:
  4052e4:	4770      	bx	lr
  4052e6:	bf00      	nop

004052e8 <__retarget_lock_release_recursive>:
  4052e8:	4770      	bx	lr
  4052ea:	bf00      	nop

004052ec <_malloc_r>:
  4052ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052f0:	f101 060b 	add.w	r6, r1, #11
  4052f4:	2e16      	cmp	r6, #22
  4052f6:	b083      	sub	sp, #12
  4052f8:	4605      	mov	r5, r0
  4052fa:	f240 809e 	bls.w	40543a <_malloc_r+0x14e>
  4052fe:	f036 0607 	bics.w	r6, r6, #7
  405302:	f100 80bd 	bmi.w	405480 <_malloc_r+0x194>
  405306:	42b1      	cmp	r1, r6
  405308:	f200 80ba 	bhi.w	405480 <_malloc_r+0x194>
  40530c:	f000 fb8a 	bl	405a24 <__malloc_lock>
  405310:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405314:	f0c0 8293 	bcc.w	40583e <_malloc_r+0x552>
  405318:	0a73      	lsrs	r3, r6, #9
  40531a:	f000 80b8 	beq.w	40548e <_malloc_r+0x1a2>
  40531e:	2b04      	cmp	r3, #4
  405320:	f200 8179 	bhi.w	405616 <_malloc_r+0x32a>
  405324:	09b3      	lsrs	r3, r6, #6
  405326:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40532a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40532e:	00c3      	lsls	r3, r0, #3
  405330:	4fbf      	ldr	r7, [pc, #764]	; (405630 <_malloc_r+0x344>)
  405332:	443b      	add	r3, r7
  405334:	f1a3 0108 	sub.w	r1, r3, #8
  405338:	685c      	ldr	r4, [r3, #4]
  40533a:	42a1      	cmp	r1, r4
  40533c:	d106      	bne.n	40534c <_malloc_r+0x60>
  40533e:	e00c      	b.n	40535a <_malloc_r+0x6e>
  405340:	2a00      	cmp	r2, #0
  405342:	f280 80aa 	bge.w	40549a <_malloc_r+0x1ae>
  405346:	68e4      	ldr	r4, [r4, #12]
  405348:	42a1      	cmp	r1, r4
  40534a:	d006      	beq.n	40535a <_malloc_r+0x6e>
  40534c:	6863      	ldr	r3, [r4, #4]
  40534e:	f023 0303 	bic.w	r3, r3, #3
  405352:	1b9a      	subs	r2, r3, r6
  405354:	2a0f      	cmp	r2, #15
  405356:	ddf3      	ble.n	405340 <_malloc_r+0x54>
  405358:	4670      	mov	r0, lr
  40535a:	693c      	ldr	r4, [r7, #16]
  40535c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405644 <_malloc_r+0x358>
  405360:	4574      	cmp	r4, lr
  405362:	f000 81ab 	beq.w	4056bc <_malloc_r+0x3d0>
  405366:	6863      	ldr	r3, [r4, #4]
  405368:	f023 0303 	bic.w	r3, r3, #3
  40536c:	1b9a      	subs	r2, r3, r6
  40536e:	2a0f      	cmp	r2, #15
  405370:	f300 8190 	bgt.w	405694 <_malloc_r+0x3a8>
  405374:	2a00      	cmp	r2, #0
  405376:	f8c7 e014 	str.w	lr, [r7, #20]
  40537a:	f8c7 e010 	str.w	lr, [r7, #16]
  40537e:	f280 809d 	bge.w	4054bc <_malloc_r+0x1d0>
  405382:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405386:	f080 8161 	bcs.w	40564c <_malloc_r+0x360>
  40538a:	08db      	lsrs	r3, r3, #3
  40538c:	f103 0c01 	add.w	ip, r3, #1
  405390:	1099      	asrs	r1, r3, #2
  405392:	687a      	ldr	r2, [r7, #4]
  405394:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405398:	f8c4 8008 	str.w	r8, [r4, #8]
  40539c:	2301      	movs	r3, #1
  40539e:	408b      	lsls	r3, r1
  4053a0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4053a4:	4313      	orrs	r3, r2
  4053a6:	3908      	subs	r1, #8
  4053a8:	60e1      	str	r1, [r4, #12]
  4053aa:	607b      	str	r3, [r7, #4]
  4053ac:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4053b0:	f8c8 400c 	str.w	r4, [r8, #12]
  4053b4:	1082      	asrs	r2, r0, #2
  4053b6:	2401      	movs	r4, #1
  4053b8:	4094      	lsls	r4, r2
  4053ba:	429c      	cmp	r4, r3
  4053bc:	f200 808b 	bhi.w	4054d6 <_malloc_r+0x1ea>
  4053c0:	421c      	tst	r4, r3
  4053c2:	d106      	bne.n	4053d2 <_malloc_r+0xe6>
  4053c4:	f020 0003 	bic.w	r0, r0, #3
  4053c8:	0064      	lsls	r4, r4, #1
  4053ca:	421c      	tst	r4, r3
  4053cc:	f100 0004 	add.w	r0, r0, #4
  4053d0:	d0fa      	beq.n	4053c8 <_malloc_r+0xdc>
  4053d2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4053d6:	46cc      	mov	ip, r9
  4053d8:	4680      	mov	r8, r0
  4053da:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4053de:	459c      	cmp	ip, r3
  4053e0:	d107      	bne.n	4053f2 <_malloc_r+0x106>
  4053e2:	e16d      	b.n	4056c0 <_malloc_r+0x3d4>
  4053e4:	2a00      	cmp	r2, #0
  4053e6:	f280 817b 	bge.w	4056e0 <_malloc_r+0x3f4>
  4053ea:	68db      	ldr	r3, [r3, #12]
  4053ec:	459c      	cmp	ip, r3
  4053ee:	f000 8167 	beq.w	4056c0 <_malloc_r+0x3d4>
  4053f2:	6859      	ldr	r1, [r3, #4]
  4053f4:	f021 0103 	bic.w	r1, r1, #3
  4053f8:	1b8a      	subs	r2, r1, r6
  4053fa:	2a0f      	cmp	r2, #15
  4053fc:	ddf2      	ble.n	4053e4 <_malloc_r+0xf8>
  4053fe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405402:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405406:	9300      	str	r3, [sp, #0]
  405408:	199c      	adds	r4, r3, r6
  40540a:	4628      	mov	r0, r5
  40540c:	f046 0601 	orr.w	r6, r6, #1
  405410:	f042 0501 	orr.w	r5, r2, #1
  405414:	605e      	str	r6, [r3, #4]
  405416:	f8c8 c00c 	str.w	ip, [r8, #12]
  40541a:	f8cc 8008 	str.w	r8, [ip, #8]
  40541e:	617c      	str	r4, [r7, #20]
  405420:	613c      	str	r4, [r7, #16]
  405422:	f8c4 e00c 	str.w	lr, [r4, #12]
  405426:	f8c4 e008 	str.w	lr, [r4, #8]
  40542a:	6065      	str	r5, [r4, #4]
  40542c:	505a      	str	r2, [r3, r1]
  40542e:	f000 faff 	bl	405a30 <__malloc_unlock>
  405432:	9b00      	ldr	r3, [sp, #0]
  405434:	f103 0408 	add.w	r4, r3, #8
  405438:	e01e      	b.n	405478 <_malloc_r+0x18c>
  40543a:	2910      	cmp	r1, #16
  40543c:	d820      	bhi.n	405480 <_malloc_r+0x194>
  40543e:	f000 faf1 	bl	405a24 <__malloc_lock>
  405442:	2610      	movs	r6, #16
  405444:	2318      	movs	r3, #24
  405446:	2002      	movs	r0, #2
  405448:	4f79      	ldr	r7, [pc, #484]	; (405630 <_malloc_r+0x344>)
  40544a:	443b      	add	r3, r7
  40544c:	f1a3 0208 	sub.w	r2, r3, #8
  405450:	685c      	ldr	r4, [r3, #4]
  405452:	4294      	cmp	r4, r2
  405454:	f000 813d 	beq.w	4056d2 <_malloc_r+0x3e6>
  405458:	6863      	ldr	r3, [r4, #4]
  40545a:	68e1      	ldr	r1, [r4, #12]
  40545c:	68a6      	ldr	r6, [r4, #8]
  40545e:	f023 0303 	bic.w	r3, r3, #3
  405462:	4423      	add	r3, r4
  405464:	4628      	mov	r0, r5
  405466:	685a      	ldr	r2, [r3, #4]
  405468:	60f1      	str	r1, [r6, #12]
  40546a:	f042 0201 	orr.w	r2, r2, #1
  40546e:	608e      	str	r6, [r1, #8]
  405470:	605a      	str	r2, [r3, #4]
  405472:	f000 fadd 	bl	405a30 <__malloc_unlock>
  405476:	3408      	adds	r4, #8
  405478:	4620      	mov	r0, r4
  40547a:	b003      	add	sp, #12
  40547c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405480:	2400      	movs	r4, #0
  405482:	230c      	movs	r3, #12
  405484:	4620      	mov	r0, r4
  405486:	602b      	str	r3, [r5, #0]
  405488:	b003      	add	sp, #12
  40548a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40548e:	2040      	movs	r0, #64	; 0x40
  405490:	f44f 7300 	mov.w	r3, #512	; 0x200
  405494:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405498:	e74a      	b.n	405330 <_malloc_r+0x44>
  40549a:	4423      	add	r3, r4
  40549c:	68e1      	ldr	r1, [r4, #12]
  40549e:	685a      	ldr	r2, [r3, #4]
  4054a0:	68a6      	ldr	r6, [r4, #8]
  4054a2:	f042 0201 	orr.w	r2, r2, #1
  4054a6:	60f1      	str	r1, [r6, #12]
  4054a8:	4628      	mov	r0, r5
  4054aa:	608e      	str	r6, [r1, #8]
  4054ac:	605a      	str	r2, [r3, #4]
  4054ae:	f000 fabf 	bl	405a30 <__malloc_unlock>
  4054b2:	3408      	adds	r4, #8
  4054b4:	4620      	mov	r0, r4
  4054b6:	b003      	add	sp, #12
  4054b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4054bc:	4423      	add	r3, r4
  4054be:	4628      	mov	r0, r5
  4054c0:	685a      	ldr	r2, [r3, #4]
  4054c2:	f042 0201 	orr.w	r2, r2, #1
  4054c6:	605a      	str	r2, [r3, #4]
  4054c8:	f000 fab2 	bl	405a30 <__malloc_unlock>
  4054cc:	3408      	adds	r4, #8
  4054ce:	4620      	mov	r0, r4
  4054d0:	b003      	add	sp, #12
  4054d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4054d6:	68bc      	ldr	r4, [r7, #8]
  4054d8:	6863      	ldr	r3, [r4, #4]
  4054da:	f023 0803 	bic.w	r8, r3, #3
  4054de:	45b0      	cmp	r8, r6
  4054e0:	d304      	bcc.n	4054ec <_malloc_r+0x200>
  4054e2:	eba8 0306 	sub.w	r3, r8, r6
  4054e6:	2b0f      	cmp	r3, #15
  4054e8:	f300 8085 	bgt.w	4055f6 <_malloc_r+0x30a>
  4054ec:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405648 <_malloc_r+0x35c>
  4054f0:	4b50      	ldr	r3, [pc, #320]	; (405634 <_malloc_r+0x348>)
  4054f2:	f8d9 2000 	ldr.w	r2, [r9]
  4054f6:	681b      	ldr	r3, [r3, #0]
  4054f8:	3201      	adds	r2, #1
  4054fa:	4433      	add	r3, r6
  4054fc:	eb04 0a08 	add.w	sl, r4, r8
  405500:	f000 8155 	beq.w	4057ae <_malloc_r+0x4c2>
  405504:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405508:	330f      	adds	r3, #15
  40550a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40550e:	f02b 0b0f 	bic.w	fp, fp, #15
  405512:	4659      	mov	r1, fp
  405514:	4628      	mov	r0, r5
  405516:	f000 fd8b 	bl	406030 <_sbrk_r>
  40551a:	1c41      	adds	r1, r0, #1
  40551c:	4602      	mov	r2, r0
  40551e:	f000 80fc 	beq.w	40571a <_malloc_r+0x42e>
  405522:	4582      	cmp	sl, r0
  405524:	f200 80f7 	bhi.w	405716 <_malloc_r+0x42a>
  405528:	4b43      	ldr	r3, [pc, #268]	; (405638 <_malloc_r+0x34c>)
  40552a:	6819      	ldr	r1, [r3, #0]
  40552c:	4459      	add	r1, fp
  40552e:	6019      	str	r1, [r3, #0]
  405530:	f000 814d 	beq.w	4057ce <_malloc_r+0x4e2>
  405534:	f8d9 0000 	ldr.w	r0, [r9]
  405538:	3001      	adds	r0, #1
  40553a:	bf1b      	ittet	ne
  40553c:	eba2 0a0a 	subne.w	sl, r2, sl
  405540:	4451      	addne	r1, sl
  405542:	f8c9 2000 	streq.w	r2, [r9]
  405546:	6019      	strne	r1, [r3, #0]
  405548:	f012 0107 	ands.w	r1, r2, #7
  40554c:	f000 8115 	beq.w	40577a <_malloc_r+0x48e>
  405550:	f1c1 0008 	rsb	r0, r1, #8
  405554:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405558:	4402      	add	r2, r0
  40555a:	3108      	adds	r1, #8
  40555c:	eb02 090b 	add.w	r9, r2, fp
  405560:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405564:	eba1 0909 	sub.w	r9, r1, r9
  405568:	4649      	mov	r1, r9
  40556a:	4628      	mov	r0, r5
  40556c:	9301      	str	r3, [sp, #4]
  40556e:	9200      	str	r2, [sp, #0]
  405570:	f000 fd5e 	bl	406030 <_sbrk_r>
  405574:	1c43      	adds	r3, r0, #1
  405576:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40557a:	f000 8143 	beq.w	405804 <_malloc_r+0x518>
  40557e:	1a80      	subs	r0, r0, r2
  405580:	4448      	add	r0, r9
  405582:	f040 0001 	orr.w	r0, r0, #1
  405586:	6819      	ldr	r1, [r3, #0]
  405588:	60ba      	str	r2, [r7, #8]
  40558a:	4449      	add	r1, r9
  40558c:	42bc      	cmp	r4, r7
  40558e:	6050      	str	r0, [r2, #4]
  405590:	6019      	str	r1, [r3, #0]
  405592:	d017      	beq.n	4055c4 <_malloc_r+0x2d8>
  405594:	f1b8 0f0f 	cmp.w	r8, #15
  405598:	f240 80fb 	bls.w	405792 <_malloc_r+0x4a6>
  40559c:	6860      	ldr	r0, [r4, #4]
  40559e:	f1a8 020c 	sub.w	r2, r8, #12
  4055a2:	f022 0207 	bic.w	r2, r2, #7
  4055a6:	eb04 0e02 	add.w	lr, r4, r2
  4055aa:	f000 0001 	and.w	r0, r0, #1
  4055ae:	f04f 0c05 	mov.w	ip, #5
  4055b2:	4310      	orrs	r0, r2
  4055b4:	2a0f      	cmp	r2, #15
  4055b6:	6060      	str	r0, [r4, #4]
  4055b8:	f8ce c004 	str.w	ip, [lr, #4]
  4055bc:	f8ce c008 	str.w	ip, [lr, #8]
  4055c0:	f200 8117 	bhi.w	4057f2 <_malloc_r+0x506>
  4055c4:	4b1d      	ldr	r3, [pc, #116]	; (40563c <_malloc_r+0x350>)
  4055c6:	68bc      	ldr	r4, [r7, #8]
  4055c8:	681a      	ldr	r2, [r3, #0]
  4055ca:	4291      	cmp	r1, r2
  4055cc:	bf88      	it	hi
  4055ce:	6019      	strhi	r1, [r3, #0]
  4055d0:	4b1b      	ldr	r3, [pc, #108]	; (405640 <_malloc_r+0x354>)
  4055d2:	681a      	ldr	r2, [r3, #0]
  4055d4:	4291      	cmp	r1, r2
  4055d6:	6862      	ldr	r2, [r4, #4]
  4055d8:	bf88      	it	hi
  4055da:	6019      	strhi	r1, [r3, #0]
  4055dc:	f022 0203 	bic.w	r2, r2, #3
  4055e0:	4296      	cmp	r6, r2
  4055e2:	eba2 0306 	sub.w	r3, r2, r6
  4055e6:	d801      	bhi.n	4055ec <_malloc_r+0x300>
  4055e8:	2b0f      	cmp	r3, #15
  4055ea:	dc04      	bgt.n	4055f6 <_malloc_r+0x30a>
  4055ec:	4628      	mov	r0, r5
  4055ee:	f000 fa1f 	bl	405a30 <__malloc_unlock>
  4055f2:	2400      	movs	r4, #0
  4055f4:	e740      	b.n	405478 <_malloc_r+0x18c>
  4055f6:	19a2      	adds	r2, r4, r6
  4055f8:	f043 0301 	orr.w	r3, r3, #1
  4055fc:	f046 0601 	orr.w	r6, r6, #1
  405600:	6066      	str	r6, [r4, #4]
  405602:	4628      	mov	r0, r5
  405604:	60ba      	str	r2, [r7, #8]
  405606:	6053      	str	r3, [r2, #4]
  405608:	f000 fa12 	bl	405a30 <__malloc_unlock>
  40560c:	3408      	adds	r4, #8
  40560e:	4620      	mov	r0, r4
  405610:	b003      	add	sp, #12
  405612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405616:	2b14      	cmp	r3, #20
  405618:	d971      	bls.n	4056fe <_malloc_r+0x412>
  40561a:	2b54      	cmp	r3, #84	; 0x54
  40561c:	f200 80a3 	bhi.w	405766 <_malloc_r+0x47a>
  405620:	0b33      	lsrs	r3, r6, #12
  405622:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405626:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40562a:	00c3      	lsls	r3, r0, #3
  40562c:	e680      	b.n	405330 <_malloc_r+0x44>
  40562e:	bf00      	nop
  405630:	20400444 	.word	0x20400444
  405634:	20400a98 	.word	0x20400a98
  405638:	20400a68 	.word	0x20400a68
  40563c:	20400a90 	.word	0x20400a90
  405640:	20400a94 	.word	0x20400a94
  405644:	2040044c 	.word	0x2040044c
  405648:	2040084c 	.word	0x2040084c
  40564c:	0a5a      	lsrs	r2, r3, #9
  40564e:	2a04      	cmp	r2, #4
  405650:	d95b      	bls.n	40570a <_malloc_r+0x41e>
  405652:	2a14      	cmp	r2, #20
  405654:	f200 80ae 	bhi.w	4057b4 <_malloc_r+0x4c8>
  405658:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40565c:	00c9      	lsls	r1, r1, #3
  40565e:	325b      	adds	r2, #91	; 0x5b
  405660:	eb07 0c01 	add.w	ip, r7, r1
  405664:	5879      	ldr	r1, [r7, r1]
  405666:	f1ac 0c08 	sub.w	ip, ip, #8
  40566a:	458c      	cmp	ip, r1
  40566c:	f000 8088 	beq.w	405780 <_malloc_r+0x494>
  405670:	684a      	ldr	r2, [r1, #4]
  405672:	f022 0203 	bic.w	r2, r2, #3
  405676:	4293      	cmp	r3, r2
  405678:	d273      	bcs.n	405762 <_malloc_r+0x476>
  40567a:	6889      	ldr	r1, [r1, #8]
  40567c:	458c      	cmp	ip, r1
  40567e:	d1f7      	bne.n	405670 <_malloc_r+0x384>
  405680:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405684:	687b      	ldr	r3, [r7, #4]
  405686:	60e2      	str	r2, [r4, #12]
  405688:	f8c4 c008 	str.w	ip, [r4, #8]
  40568c:	6094      	str	r4, [r2, #8]
  40568e:	f8cc 400c 	str.w	r4, [ip, #12]
  405692:	e68f      	b.n	4053b4 <_malloc_r+0xc8>
  405694:	19a1      	adds	r1, r4, r6
  405696:	f046 0c01 	orr.w	ip, r6, #1
  40569a:	f042 0601 	orr.w	r6, r2, #1
  40569e:	f8c4 c004 	str.w	ip, [r4, #4]
  4056a2:	4628      	mov	r0, r5
  4056a4:	6179      	str	r1, [r7, #20]
  4056a6:	6139      	str	r1, [r7, #16]
  4056a8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4056ac:	f8c1 e008 	str.w	lr, [r1, #8]
  4056b0:	604e      	str	r6, [r1, #4]
  4056b2:	50e2      	str	r2, [r4, r3]
  4056b4:	f000 f9bc 	bl	405a30 <__malloc_unlock>
  4056b8:	3408      	adds	r4, #8
  4056ba:	e6dd      	b.n	405478 <_malloc_r+0x18c>
  4056bc:	687b      	ldr	r3, [r7, #4]
  4056be:	e679      	b.n	4053b4 <_malloc_r+0xc8>
  4056c0:	f108 0801 	add.w	r8, r8, #1
  4056c4:	f018 0f03 	tst.w	r8, #3
  4056c8:	f10c 0c08 	add.w	ip, ip, #8
  4056cc:	f47f ae85 	bne.w	4053da <_malloc_r+0xee>
  4056d0:	e02d      	b.n	40572e <_malloc_r+0x442>
  4056d2:	68dc      	ldr	r4, [r3, #12]
  4056d4:	42a3      	cmp	r3, r4
  4056d6:	bf08      	it	eq
  4056d8:	3002      	addeq	r0, #2
  4056da:	f43f ae3e 	beq.w	40535a <_malloc_r+0x6e>
  4056de:	e6bb      	b.n	405458 <_malloc_r+0x16c>
  4056e0:	4419      	add	r1, r3
  4056e2:	461c      	mov	r4, r3
  4056e4:	684a      	ldr	r2, [r1, #4]
  4056e6:	68db      	ldr	r3, [r3, #12]
  4056e8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4056ec:	f042 0201 	orr.w	r2, r2, #1
  4056f0:	604a      	str	r2, [r1, #4]
  4056f2:	4628      	mov	r0, r5
  4056f4:	60f3      	str	r3, [r6, #12]
  4056f6:	609e      	str	r6, [r3, #8]
  4056f8:	f000 f99a 	bl	405a30 <__malloc_unlock>
  4056fc:	e6bc      	b.n	405478 <_malloc_r+0x18c>
  4056fe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405702:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405706:	00c3      	lsls	r3, r0, #3
  405708:	e612      	b.n	405330 <_malloc_r+0x44>
  40570a:	099a      	lsrs	r2, r3, #6
  40570c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405710:	00c9      	lsls	r1, r1, #3
  405712:	3238      	adds	r2, #56	; 0x38
  405714:	e7a4      	b.n	405660 <_malloc_r+0x374>
  405716:	42bc      	cmp	r4, r7
  405718:	d054      	beq.n	4057c4 <_malloc_r+0x4d8>
  40571a:	68bc      	ldr	r4, [r7, #8]
  40571c:	6862      	ldr	r2, [r4, #4]
  40571e:	f022 0203 	bic.w	r2, r2, #3
  405722:	e75d      	b.n	4055e0 <_malloc_r+0x2f4>
  405724:	f859 3908 	ldr.w	r3, [r9], #-8
  405728:	4599      	cmp	r9, r3
  40572a:	f040 8086 	bne.w	40583a <_malloc_r+0x54e>
  40572e:	f010 0f03 	tst.w	r0, #3
  405732:	f100 30ff 	add.w	r0, r0, #4294967295
  405736:	d1f5      	bne.n	405724 <_malloc_r+0x438>
  405738:	687b      	ldr	r3, [r7, #4]
  40573a:	ea23 0304 	bic.w	r3, r3, r4
  40573e:	607b      	str	r3, [r7, #4]
  405740:	0064      	lsls	r4, r4, #1
  405742:	429c      	cmp	r4, r3
  405744:	f63f aec7 	bhi.w	4054d6 <_malloc_r+0x1ea>
  405748:	2c00      	cmp	r4, #0
  40574a:	f43f aec4 	beq.w	4054d6 <_malloc_r+0x1ea>
  40574e:	421c      	tst	r4, r3
  405750:	4640      	mov	r0, r8
  405752:	f47f ae3e 	bne.w	4053d2 <_malloc_r+0xe6>
  405756:	0064      	lsls	r4, r4, #1
  405758:	421c      	tst	r4, r3
  40575a:	f100 0004 	add.w	r0, r0, #4
  40575e:	d0fa      	beq.n	405756 <_malloc_r+0x46a>
  405760:	e637      	b.n	4053d2 <_malloc_r+0xe6>
  405762:	468c      	mov	ip, r1
  405764:	e78c      	b.n	405680 <_malloc_r+0x394>
  405766:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40576a:	d815      	bhi.n	405798 <_malloc_r+0x4ac>
  40576c:	0bf3      	lsrs	r3, r6, #15
  40576e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405772:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405776:	00c3      	lsls	r3, r0, #3
  405778:	e5da      	b.n	405330 <_malloc_r+0x44>
  40577a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40577e:	e6ed      	b.n	40555c <_malloc_r+0x270>
  405780:	687b      	ldr	r3, [r7, #4]
  405782:	1092      	asrs	r2, r2, #2
  405784:	2101      	movs	r1, #1
  405786:	fa01 f202 	lsl.w	r2, r1, r2
  40578a:	4313      	orrs	r3, r2
  40578c:	607b      	str	r3, [r7, #4]
  40578e:	4662      	mov	r2, ip
  405790:	e779      	b.n	405686 <_malloc_r+0x39a>
  405792:	2301      	movs	r3, #1
  405794:	6053      	str	r3, [r2, #4]
  405796:	e729      	b.n	4055ec <_malloc_r+0x300>
  405798:	f240 5254 	movw	r2, #1364	; 0x554
  40579c:	4293      	cmp	r3, r2
  40579e:	d822      	bhi.n	4057e6 <_malloc_r+0x4fa>
  4057a0:	0cb3      	lsrs	r3, r6, #18
  4057a2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4057a6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4057aa:	00c3      	lsls	r3, r0, #3
  4057ac:	e5c0      	b.n	405330 <_malloc_r+0x44>
  4057ae:	f103 0b10 	add.w	fp, r3, #16
  4057b2:	e6ae      	b.n	405512 <_malloc_r+0x226>
  4057b4:	2a54      	cmp	r2, #84	; 0x54
  4057b6:	d829      	bhi.n	40580c <_malloc_r+0x520>
  4057b8:	0b1a      	lsrs	r2, r3, #12
  4057ba:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4057be:	00c9      	lsls	r1, r1, #3
  4057c0:	326e      	adds	r2, #110	; 0x6e
  4057c2:	e74d      	b.n	405660 <_malloc_r+0x374>
  4057c4:	4b20      	ldr	r3, [pc, #128]	; (405848 <_malloc_r+0x55c>)
  4057c6:	6819      	ldr	r1, [r3, #0]
  4057c8:	4459      	add	r1, fp
  4057ca:	6019      	str	r1, [r3, #0]
  4057cc:	e6b2      	b.n	405534 <_malloc_r+0x248>
  4057ce:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4057d2:	2800      	cmp	r0, #0
  4057d4:	f47f aeae 	bne.w	405534 <_malloc_r+0x248>
  4057d8:	eb08 030b 	add.w	r3, r8, fp
  4057dc:	68ba      	ldr	r2, [r7, #8]
  4057de:	f043 0301 	orr.w	r3, r3, #1
  4057e2:	6053      	str	r3, [r2, #4]
  4057e4:	e6ee      	b.n	4055c4 <_malloc_r+0x2d8>
  4057e6:	207f      	movs	r0, #127	; 0x7f
  4057e8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4057ec:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4057f0:	e59e      	b.n	405330 <_malloc_r+0x44>
  4057f2:	f104 0108 	add.w	r1, r4, #8
  4057f6:	4628      	mov	r0, r5
  4057f8:	9300      	str	r3, [sp, #0]
  4057fa:	f000 fd8b 	bl	406314 <_free_r>
  4057fe:	9b00      	ldr	r3, [sp, #0]
  405800:	6819      	ldr	r1, [r3, #0]
  405802:	e6df      	b.n	4055c4 <_malloc_r+0x2d8>
  405804:	2001      	movs	r0, #1
  405806:	f04f 0900 	mov.w	r9, #0
  40580a:	e6bc      	b.n	405586 <_malloc_r+0x29a>
  40580c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405810:	d805      	bhi.n	40581e <_malloc_r+0x532>
  405812:	0bda      	lsrs	r2, r3, #15
  405814:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405818:	00c9      	lsls	r1, r1, #3
  40581a:	3277      	adds	r2, #119	; 0x77
  40581c:	e720      	b.n	405660 <_malloc_r+0x374>
  40581e:	f240 5154 	movw	r1, #1364	; 0x554
  405822:	428a      	cmp	r2, r1
  405824:	d805      	bhi.n	405832 <_malloc_r+0x546>
  405826:	0c9a      	lsrs	r2, r3, #18
  405828:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40582c:	00c9      	lsls	r1, r1, #3
  40582e:	327c      	adds	r2, #124	; 0x7c
  405830:	e716      	b.n	405660 <_malloc_r+0x374>
  405832:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405836:	227e      	movs	r2, #126	; 0x7e
  405838:	e712      	b.n	405660 <_malloc_r+0x374>
  40583a:	687b      	ldr	r3, [r7, #4]
  40583c:	e780      	b.n	405740 <_malloc_r+0x454>
  40583e:	08f0      	lsrs	r0, r6, #3
  405840:	f106 0308 	add.w	r3, r6, #8
  405844:	e600      	b.n	405448 <_malloc_r+0x15c>
  405846:	bf00      	nop
  405848:	20400a68 	.word	0x20400a68
  40584c:	00000000 	.word	0x00000000

00405850 <memchr>:
  405850:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405854:	2a10      	cmp	r2, #16
  405856:	db2b      	blt.n	4058b0 <memchr+0x60>
  405858:	f010 0f07 	tst.w	r0, #7
  40585c:	d008      	beq.n	405870 <memchr+0x20>
  40585e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405862:	3a01      	subs	r2, #1
  405864:	428b      	cmp	r3, r1
  405866:	d02d      	beq.n	4058c4 <memchr+0x74>
  405868:	f010 0f07 	tst.w	r0, #7
  40586c:	b342      	cbz	r2, 4058c0 <memchr+0x70>
  40586e:	d1f6      	bne.n	40585e <memchr+0xe>
  405870:	b4f0      	push	{r4, r5, r6, r7}
  405872:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405876:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40587a:	f022 0407 	bic.w	r4, r2, #7
  40587e:	f07f 0700 	mvns.w	r7, #0
  405882:	2300      	movs	r3, #0
  405884:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405888:	3c08      	subs	r4, #8
  40588a:	ea85 0501 	eor.w	r5, r5, r1
  40588e:	ea86 0601 	eor.w	r6, r6, r1
  405892:	fa85 f547 	uadd8	r5, r5, r7
  405896:	faa3 f587 	sel	r5, r3, r7
  40589a:	fa86 f647 	uadd8	r6, r6, r7
  40589e:	faa5 f687 	sel	r6, r5, r7
  4058a2:	b98e      	cbnz	r6, 4058c8 <memchr+0x78>
  4058a4:	d1ee      	bne.n	405884 <memchr+0x34>
  4058a6:	bcf0      	pop	{r4, r5, r6, r7}
  4058a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4058ac:	f002 0207 	and.w	r2, r2, #7
  4058b0:	b132      	cbz	r2, 4058c0 <memchr+0x70>
  4058b2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4058b6:	3a01      	subs	r2, #1
  4058b8:	ea83 0301 	eor.w	r3, r3, r1
  4058bc:	b113      	cbz	r3, 4058c4 <memchr+0x74>
  4058be:	d1f8      	bne.n	4058b2 <memchr+0x62>
  4058c0:	2000      	movs	r0, #0
  4058c2:	4770      	bx	lr
  4058c4:	3801      	subs	r0, #1
  4058c6:	4770      	bx	lr
  4058c8:	2d00      	cmp	r5, #0
  4058ca:	bf06      	itte	eq
  4058cc:	4635      	moveq	r5, r6
  4058ce:	3803      	subeq	r0, #3
  4058d0:	3807      	subne	r0, #7
  4058d2:	f015 0f01 	tst.w	r5, #1
  4058d6:	d107      	bne.n	4058e8 <memchr+0x98>
  4058d8:	3001      	adds	r0, #1
  4058da:	f415 7f80 	tst.w	r5, #256	; 0x100
  4058de:	bf02      	ittt	eq
  4058e0:	3001      	addeq	r0, #1
  4058e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4058e6:	3001      	addeq	r0, #1
  4058e8:	bcf0      	pop	{r4, r5, r6, r7}
  4058ea:	3801      	subs	r0, #1
  4058ec:	4770      	bx	lr
  4058ee:	bf00      	nop

004058f0 <memcpy>:
  4058f0:	4684      	mov	ip, r0
  4058f2:	ea41 0300 	orr.w	r3, r1, r0
  4058f6:	f013 0303 	ands.w	r3, r3, #3
  4058fa:	d16d      	bne.n	4059d8 <memcpy+0xe8>
  4058fc:	3a40      	subs	r2, #64	; 0x40
  4058fe:	d341      	bcc.n	405984 <memcpy+0x94>
  405900:	f851 3b04 	ldr.w	r3, [r1], #4
  405904:	f840 3b04 	str.w	r3, [r0], #4
  405908:	f851 3b04 	ldr.w	r3, [r1], #4
  40590c:	f840 3b04 	str.w	r3, [r0], #4
  405910:	f851 3b04 	ldr.w	r3, [r1], #4
  405914:	f840 3b04 	str.w	r3, [r0], #4
  405918:	f851 3b04 	ldr.w	r3, [r1], #4
  40591c:	f840 3b04 	str.w	r3, [r0], #4
  405920:	f851 3b04 	ldr.w	r3, [r1], #4
  405924:	f840 3b04 	str.w	r3, [r0], #4
  405928:	f851 3b04 	ldr.w	r3, [r1], #4
  40592c:	f840 3b04 	str.w	r3, [r0], #4
  405930:	f851 3b04 	ldr.w	r3, [r1], #4
  405934:	f840 3b04 	str.w	r3, [r0], #4
  405938:	f851 3b04 	ldr.w	r3, [r1], #4
  40593c:	f840 3b04 	str.w	r3, [r0], #4
  405940:	f851 3b04 	ldr.w	r3, [r1], #4
  405944:	f840 3b04 	str.w	r3, [r0], #4
  405948:	f851 3b04 	ldr.w	r3, [r1], #4
  40594c:	f840 3b04 	str.w	r3, [r0], #4
  405950:	f851 3b04 	ldr.w	r3, [r1], #4
  405954:	f840 3b04 	str.w	r3, [r0], #4
  405958:	f851 3b04 	ldr.w	r3, [r1], #4
  40595c:	f840 3b04 	str.w	r3, [r0], #4
  405960:	f851 3b04 	ldr.w	r3, [r1], #4
  405964:	f840 3b04 	str.w	r3, [r0], #4
  405968:	f851 3b04 	ldr.w	r3, [r1], #4
  40596c:	f840 3b04 	str.w	r3, [r0], #4
  405970:	f851 3b04 	ldr.w	r3, [r1], #4
  405974:	f840 3b04 	str.w	r3, [r0], #4
  405978:	f851 3b04 	ldr.w	r3, [r1], #4
  40597c:	f840 3b04 	str.w	r3, [r0], #4
  405980:	3a40      	subs	r2, #64	; 0x40
  405982:	d2bd      	bcs.n	405900 <memcpy+0x10>
  405984:	3230      	adds	r2, #48	; 0x30
  405986:	d311      	bcc.n	4059ac <memcpy+0xbc>
  405988:	f851 3b04 	ldr.w	r3, [r1], #4
  40598c:	f840 3b04 	str.w	r3, [r0], #4
  405990:	f851 3b04 	ldr.w	r3, [r1], #4
  405994:	f840 3b04 	str.w	r3, [r0], #4
  405998:	f851 3b04 	ldr.w	r3, [r1], #4
  40599c:	f840 3b04 	str.w	r3, [r0], #4
  4059a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4059a4:	f840 3b04 	str.w	r3, [r0], #4
  4059a8:	3a10      	subs	r2, #16
  4059aa:	d2ed      	bcs.n	405988 <memcpy+0x98>
  4059ac:	320c      	adds	r2, #12
  4059ae:	d305      	bcc.n	4059bc <memcpy+0xcc>
  4059b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4059b4:	f840 3b04 	str.w	r3, [r0], #4
  4059b8:	3a04      	subs	r2, #4
  4059ba:	d2f9      	bcs.n	4059b0 <memcpy+0xc0>
  4059bc:	3204      	adds	r2, #4
  4059be:	d008      	beq.n	4059d2 <memcpy+0xe2>
  4059c0:	07d2      	lsls	r2, r2, #31
  4059c2:	bf1c      	itt	ne
  4059c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4059c8:	f800 3b01 	strbne.w	r3, [r0], #1
  4059cc:	d301      	bcc.n	4059d2 <memcpy+0xe2>
  4059ce:	880b      	ldrh	r3, [r1, #0]
  4059d0:	8003      	strh	r3, [r0, #0]
  4059d2:	4660      	mov	r0, ip
  4059d4:	4770      	bx	lr
  4059d6:	bf00      	nop
  4059d8:	2a08      	cmp	r2, #8
  4059da:	d313      	bcc.n	405a04 <memcpy+0x114>
  4059dc:	078b      	lsls	r3, r1, #30
  4059de:	d08d      	beq.n	4058fc <memcpy+0xc>
  4059e0:	f010 0303 	ands.w	r3, r0, #3
  4059e4:	d08a      	beq.n	4058fc <memcpy+0xc>
  4059e6:	f1c3 0304 	rsb	r3, r3, #4
  4059ea:	1ad2      	subs	r2, r2, r3
  4059ec:	07db      	lsls	r3, r3, #31
  4059ee:	bf1c      	itt	ne
  4059f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4059f4:	f800 3b01 	strbne.w	r3, [r0], #1
  4059f8:	d380      	bcc.n	4058fc <memcpy+0xc>
  4059fa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4059fe:	f820 3b02 	strh.w	r3, [r0], #2
  405a02:	e77b      	b.n	4058fc <memcpy+0xc>
  405a04:	3a04      	subs	r2, #4
  405a06:	d3d9      	bcc.n	4059bc <memcpy+0xcc>
  405a08:	3a01      	subs	r2, #1
  405a0a:	f811 3b01 	ldrb.w	r3, [r1], #1
  405a0e:	f800 3b01 	strb.w	r3, [r0], #1
  405a12:	d2f9      	bcs.n	405a08 <memcpy+0x118>
  405a14:	780b      	ldrb	r3, [r1, #0]
  405a16:	7003      	strb	r3, [r0, #0]
  405a18:	784b      	ldrb	r3, [r1, #1]
  405a1a:	7043      	strb	r3, [r0, #1]
  405a1c:	788b      	ldrb	r3, [r1, #2]
  405a1e:	7083      	strb	r3, [r0, #2]
  405a20:	4660      	mov	r0, ip
  405a22:	4770      	bx	lr

00405a24 <__malloc_lock>:
  405a24:	4801      	ldr	r0, [pc, #4]	; (405a2c <__malloc_lock+0x8>)
  405a26:	f7ff bc5d 	b.w	4052e4 <__retarget_lock_acquire_recursive>
  405a2a:	bf00      	nop
  405a2c:	20400b34 	.word	0x20400b34

00405a30 <__malloc_unlock>:
  405a30:	4801      	ldr	r0, [pc, #4]	; (405a38 <__malloc_unlock+0x8>)
  405a32:	f7ff bc59 	b.w	4052e8 <__retarget_lock_release_recursive>
  405a36:	bf00      	nop
  405a38:	20400b34 	.word	0x20400b34

00405a3c <_Balloc>:
  405a3c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405a3e:	b570      	push	{r4, r5, r6, lr}
  405a40:	4605      	mov	r5, r0
  405a42:	460c      	mov	r4, r1
  405a44:	b14b      	cbz	r3, 405a5a <_Balloc+0x1e>
  405a46:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405a4a:	b180      	cbz	r0, 405a6e <_Balloc+0x32>
  405a4c:	6802      	ldr	r2, [r0, #0]
  405a4e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405a52:	2300      	movs	r3, #0
  405a54:	6103      	str	r3, [r0, #16]
  405a56:	60c3      	str	r3, [r0, #12]
  405a58:	bd70      	pop	{r4, r5, r6, pc}
  405a5a:	2221      	movs	r2, #33	; 0x21
  405a5c:	2104      	movs	r1, #4
  405a5e:	f000 fbd9 	bl	406214 <_calloc_r>
  405a62:	64e8      	str	r0, [r5, #76]	; 0x4c
  405a64:	4603      	mov	r3, r0
  405a66:	2800      	cmp	r0, #0
  405a68:	d1ed      	bne.n	405a46 <_Balloc+0xa>
  405a6a:	2000      	movs	r0, #0
  405a6c:	bd70      	pop	{r4, r5, r6, pc}
  405a6e:	2101      	movs	r1, #1
  405a70:	fa01 f604 	lsl.w	r6, r1, r4
  405a74:	1d72      	adds	r2, r6, #5
  405a76:	4628      	mov	r0, r5
  405a78:	0092      	lsls	r2, r2, #2
  405a7a:	f000 fbcb 	bl	406214 <_calloc_r>
  405a7e:	2800      	cmp	r0, #0
  405a80:	d0f3      	beq.n	405a6a <_Balloc+0x2e>
  405a82:	6044      	str	r4, [r0, #4]
  405a84:	6086      	str	r6, [r0, #8]
  405a86:	e7e4      	b.n	405a52 <_Balloc+0x16>

00405a88 <_Bfree>:
  405a88:	b131      	cbz	r1, 405a98 <_Bfree+0x10>
  405a8a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405a8c:	684a      	ldr	r2, [r1, #4]
  405a8e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405a92:	6008      	str	r0, [r1, #0]
  405a94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405a98:	4770      	bx	lr
  405a9a:	bf00      	nop

00405a9c <__multadd>:
  405a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  405a9e:	690c      	ldr	r4, [r1, #16]
  405aa0:	b083      	sub	sp, #12
  405aa2:	460d      	mov	r5, r1
  405aa4:	4606      	mov	r6, r0
  405aa6:	f101 0e14 	add.w	lr, r1, #20
  405aaa:	2700      	movs	r7, #0
  405aac:	f8de 0000 	ldr.w	r0, [lr]
  405ab0:	b281      	uxth	r1, r0
  405ab2:	fb02 3301 	mla	r3, r2, r1, r3
  405ab6:	0c01      	lsrs	r1, r0, #16
  405ab8:	0c18      	lsrs	r0, r3, #16
  405aba:	fb02 0101 	mla	r1, r2, r1, r0
  405abe:	b29b      	uxth	r3, r3
  405ac0:	3701      	adds	r7, #1
  405ac2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405ac6:	42bc      	cmp	r4, r7
  405ac8:	f84e 3b04 	str.w	r3, [lr], #4
  405acc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405ad0:	dcec      	bgt.n	405aac <__multadd+0x10>
  405ad2:	b13b      	cbz	r3, 405ae4 <__multadd+0x48>
  405ad4:	68aa      	ldr	r2, [r5, #8]
  405ad6:	4294      	cmp	r4, r2
  405ad8:	da07      	bge.n	405aea <__multadd+0x4e>
  405ada:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405ade:	3401      	adds	r4, #1
  405ae0:	6153      	str	r3, [r2, #20]
  405ae2:	612c      	str	r4, [r5, #16]
  405ae4:	4628      	mov	r0, r5
  405ae6:	b003      	add	sp, #12
  405ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405aea:	6869      	ldr	r1, [r5, #4]
  405aec:	9301      	str	r3, [sp, #4]
  405aee:	3101      	adds	r1, #1
  405af0:	4630      	mov	r0, r6
  405af2:	f7ff ffa3 	bl	405a3c <_Balloc>
  405af6:	692a      	ldr	r2, [r5, #16]
  405af8:	3202      	adds	r2, #2
  405afa:	f105 010c 	add.w	r1, r5, #12
  405afe:	4607      	mov	r7, r0
  405b00:	0092      	lsls	r2, r2, #2
  405b02:	300c      	adds	r0, #12
  405b04:	f7ff fef4 	bl	4058f0 <memcpy>
  405b08:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405b0a:	6869      	ldr	r1, [r5, #4]
  405b0c:	9b01      	ldr	r3, [sp, #4]
  405b0e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405b12:	6028      	str	r0, [r5, #0]
  405b14:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405b18:	463d      	mov	r5, r7
  405b1a:	e7de      	b.n	405ada <__multadd+0x3e>

00405b1c <__hi0bits>:
  405b1c:	0c02      	lsrs	r2, r0, #16
  405b1e:	0412      	lsls	r2, r2, #16
  405b20:	4603      	mov	r3, r0
  405b22:	b9b2      	cbnz	r2, 405b52 <__hi0bits+0x36>
  405b24:	0403      	lsls	r3, r0, #16
  405b26:	2010      	movs	r0, #16
  405b28:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  405b2c:	bf04      	itt	eq
  405b2e:	021b      	lsleq	r3, r3, #8
  405b30:	3008      	addeq	r0, #8
  405b32:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405b36:	bf04      	itt	eq
  405b38:	011b      	lsleq	r3, r3, #4
  405b3a:	3004      	addeq	r0, #4
  405b3c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405b40:	bf04      	itt	eq
  405b42:	009b      	lsleq	r3, r3, #2
  405b44:	3002      	addeq	r0, #2
  405b46:	2b00      	cmp	r3, #0
  405b48:	db02      	blt.n	405b50 <__hi0bits+0x34>
  405b4a:	005b      	lsls	r3, r3, #1
  405b4c:	d403      	bmi.n	405b56 <__hi0bits+0x3a>
  405b4e:	2020      	movs	r0, #32
  405b50:	4770      	bx	lr
  405b52:	2000      	movs	r0, #0
  405b54:	e7e8      	b.n	405b28 <__hi0bits+0xc>
  405b56:	3001      	adds	r0, #1
  405b58:	4770      	bx	lr
  405b5a:	bf00      	nop

00405b5c <__lo0bits>:
  405b5c:	6803      	ldr	r3, [r0, #0]
  405b5e:	f013 0207 	ands.w	r2, r3, #7
  405b62:	4601      	mov	r1, r0
  405b64:	d007      	beq.n	405b76 <__lo0bits+0x1a>
  405b66:	07da      	lsls	r2, r3, #31
  405b68:	d421      	bmi.n	405bae <__lo0bits+0x52>
  405b6a:	0798      	lsls	r0, r3, #30
  405b6c:	d421      	bmi.n	405bb2 <__lo0bits+0x56>
  405b6e:	089b      	lsrs	r3, r3, #2
  405b70:	600b      	str	r3, [r1, #0]
  405b72:	2002      	movs	r0, #2
  405b74:	4770      	bx	lr
  405b76:	b298      	uxth	r0, r3
  405b78:	b198      	cbz	r0, 405ba2 <__lo0bits+0x46>
  405b7a:	4610      	mov	r0, r2
  405b7c:	f013 0fff 	tst.w	r3, #255	; 0xff
  405b80:	bf04      	itt	eq
  405b82:	0a1b      	lsreq	r3, r3, #8
  405b84:	3008      	addeq	r0, #8
  405b86:	071a      	lsls	r2, r3, #28
  405b88:	bf04      	itt	eq
  405b8a:	091b      	lsreq	r3, r3, #4
  405b8c:	3004      	addeq	r0, #4
  405b8e:	079a      	lsls	r2, r3, #30
  405b90:	bf04      	itt	eq
  405b92:	089b      	lsreq	r3, r3, #2
  405b94:	3002      	addeq	r0, #2
  405b96:	07da      	lsls	r2, r3, #31
  405b98:	d407      	bmi.n	405baa <__lo0bits+0x4e>
  405b9a:	085b      	lsrs	r3, r3, #1
  405b9c:	d104      	bne.n	405ba8 <__lo0bits+0x4c>
  405b9e:	2020      	movs	r0, #32
  405ba0:	4770      	bx	lr
  405ba2:	0c1b      	lsrs	r3, r3, #16
  405ba4:	2010      	movs	r0, #16
  405ba6:	e7e9      	b.n	405b7c <__lo0bits+0x20>
  405ba8:	3001      	adds	r0, #1
  405baa:	600b      	str	r3, [r1, #0]
  405bac:	4770      	bx	lr
  405bae:	2000      	movs	r0, #0
  405bb0:	4770      	bx	lr
  405bb2:	085b      	lsrs	r3, r3, #1
  405bb4:	600b      	str	r3, [r1, #0]
  405bb6:	2001      	movs	r0, #1
  405bb8:	4770      	bx	lr
  405bba:	bf00      	nop

00405bbc <__i2b>:
  405bbc:	b510      	push	{r4, lr}
  405bbe:	460c      	mov	r4, r1
  405bc0:	2101      	movs	r1, #1
  405bc2:	f7ff ff3b 	bl	405a3c <_Balloc>
  405bc6:	2201      	movs	r2, #1
  405bc8:	6144      	str	r4, [r0, #20]
  405bca:	6102      	str	r2, [r0, #16]
  405bcc:	bd10      	pop	{r4, pc}
  405bce:	bf00      	nop

00405bd0 <__multiply>:
  405bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405bd4:	690c      	ldr	r4, [r1, #16]
  405bd6:	6915      	ldr	r5, [r2, #16]
  405bd8:	42ac      	cmp	r4, r5
  405bda:	b083      	sub	sp, #12
  405bdc:	468b      	mov	fp, r1
  405bde:	4616      	mov	r6, r2
  405be0:	da04      	bge.n	405bec <__multiply+0x1c>
  405be2:	4622      	mov	r2, r4
  405be4:	46b3      	mov	fp, r6
  405be6:	462c      	mov	r4, r5
  405be8:	460e      	mov	r6, r1
  405bea:	4615      	mov	r5, r2
  405bec:	f8db 3008 	ldr.w	r3, [fp, #8]
  405bf0:	f8db 1004 	ldr.w	r1, [fp, #4]
  405bf4:	eb04 0805 	add.w	r8, r4, r5
  405bf8:	4598      	cmp	r8, r3
  405bfa:	bfc8      	it	gt
  405bfc:	3101      	addgt	r1, #1
  405bfe:	f7ff ff1d 	bl	405a3c <_Balloc>
  405c02:	f100 0914 	add.w	r9, r0, #20
  405c06:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  405c0a:	45d1      	cmp	r9, sl
  405c0c:	9000      	str	r0, [sp, #0]
  405c0e:	d205      	bcs.n	405c1c <__multiply+0x4c>
  405c10:	464b      	mov	r3, r9
  405c12:	2100      	movs	r1, #0
  405c14:	f843 1b04 	str.w	r1, [r3], #4
  405c18:	459a      	cmp	sl, r3
  405c1a:	d8fb      	bhi.n	405c14 <__multiply+0x44>
  405c1c:	f106 0c14 	add.w	ip, r6, #20
  405c20:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405c24:	f10b 0b14 	add.w	fp, fp, #20
  405c28:	459c      	cmp	ip, r3
  405c2a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  405c2e:	d24c      	bcs.n	405cca <__multiply+0xfa>
  405c30:	f8cd a004 	str.w	sl, [sp, #4]
  405c34:	469a      	mov	sl, r3
  405c36:	f8dc 5000 	ldr.w	r5, [ip]
  405c3a:	b2af      	uxth	r7, r5
  405c3c:	b1ef      	cbz	r7, 405c7a <__multiply+0xaa>
  405c3e:	2100      	movs	r1, #0
  405c40:	464d      	mov	r5, r9
  405c42:	465e      	mov	r6, fp
  405c44:	460c      	mov	r4, r1
  405c46:	f856 2b04 	ldr.w	r2, [r6], #4
  405c4a:	6828      	ldr	r0, [r5, #0]
  405c4c:	b293      	uxth	r3, r2
  405c4e:	b281      	uxth	r1, r0
  405c50:	fb07 1303 	mla	r3, r7, r3, r1
  405c54:	0c12      	lsrs	r2, r2, #16
  405c56:	0c01      	lsrs	r1, r0, #16
  405c58:	4423      	add	r3, r4
  405c5a:	fb07 1102 	mla	r1, r7, r2, r1
  405c5e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405c62:	b29b      	uxth	r3, r3
  405c64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405c68:	45b6      	cmp	lr, r6
  405c6a:	f845 3b04 	str.w	r3, [r5], #4
  405c6e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405c72:	d8e8      	bhi.n	405c46 <__multiply+0x76>
  405c74:	602c      	str	r4, [r5, #0]
  405c76:	f8dc 5000 	ldr.w	r5, [ip]
  405c7a:	0c2d      	lsrs	r5, r5, #16
  405c7c:	d01d      	beq.n	405cba <__multiply+0xea>
  405c7e:	f8d9 3000 	ldr.w	r3, [r9]
  405c82:	4648      	mov	r0, r9
  405c84:	461c      	mov	r4, r3
  405c86:	4659      	mov	r1, fp
  405c88:	2200      	movs	r2, #0
  405c8a:	880e      	ldrh	r6, [r1, #0]
  405c8c:	0c24      	lsrs	r4, r4, #16
  405c8e:	fb05 4406 	mla	r4, r5, r6, r4
  405c92:	4422      	add	r2, r4
  405c94:	b29b      	uxth	r3, r3
  405c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405c9a:	f840 3b04 	str.w	r3, [r0], #4
  405c9e:	f851 3b04 	ldr.w	r3, [r1], #4
  405ca2:	6804      	ldr	r4, [r0, #0]
  405ca4:	0c1b      	lsrs	r3, r3, #16
  405ca6:	b2a6      	uxth	r6, r4
  405ca8:	fb05 6303 	mla	r3, r5, r3, r6
  405cac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405cb0:	458e      	cmp	lr, r1
  405cb2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405cb6:	d8e8      	bhi.n	405c8a <__multiply+0xba>
  405cb8:	6003      	str	r3, [r0, #0]
  405cba:	f10c 0c04 	add.w	ip, ip, #4
  405cbe:	45e2      	cmp	sl, ip
  405cc0:	f109 0904 	add.w	r9, r9, #4
  405cc4:	d8b7      	bhi.n	405c36 <__multiply+0x66>
  405cc6:	f8dd a004 	ldr.w	sl, [sp, #4]
  405cca:	f1b8 0f00 	cmp.w	r8, #0
  405cce:	dd0b      	ble.n	405ce8 <__multiply+0x118>
  405cd0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405cd4:	f1aa 0a04 	sub.w	sl, sl, #4
  405cd8:	b11b      	cbz	r3, 405ce2 <__multiply+0x112>
  405cda:	e005      	b.n	405ce8 <__multiply+0x118>
  405cdc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405ce0:	b913      	cbnz	r3, 405ce8 <__multiply+0x118>
  405ce2:	f1b8 0801 	subs.w	r8, r8, #1
  405ce6:	d1f9      	bne.n	405cdc <__multiply+0x10c>
  405ce8:	9800      	ldr	r0, [sp, #0]
  405cea:	f8c0 8010 	str.w	r8, [r0, #16]
  405cee:	b003      	add	sp, #12
  405cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405cf4 <__pow5mult>:
  405cf4:	f012 0303 	ands.w	r3, r2, #3
  405cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405cfc:	4614      	mov	r4, r2
  405cfe:	4607      	mov	r7, r0
  405d00:	d12e      	bne.n	405d60 <__pow5mult+0x6c>
  405d02:	460d      	mov	r5, r1
  405d04:	10a4      	asrs	r4, r4, #2
  405d06:	d01c      	beq.n	405d42 <__pow5mult+0x4e>
  405d08:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  405d0a:	b396      	cbz	r6, 405d72 <__pow5mult+0x7e>
  405d0c:	07e3      	lsls	r3, r4, #31
  405d0e:	f04f 0800 	mov.w	r8, #0
  405d12:	d406      	bmi.n	405d22 <__pow5mult+0x2e>
  405d14:	1064      	asrs	r4, r4, #1
  405d16:	d014      	beq.n	405d42 <__pow5mult+0x4e>
  405d18:	6830      	ldr	r0, [r6, #0]
  405d1a:	b1a8      	cbz	r0, 405d48 <__pow5mult+0x54>
  405d1c:	4606      	mov	r6, r0
  405d1e:	07e3      	lsls	r3, r4, #31
  405d20:	d5f8      	bpl.n	405d14 <__pow5mult+0x20>
  405d22:	4632      	mov	r2, r6
  405d24:	4629      	mov	r1, r5
  405d26:	4638      	mov	r0, r7
  405d28:	f7ff ff52 	bl	405bd0 <__multiply>
  405d2c:	b1b5      	cbz	r5, 405d5c <__pow5mult+0x68>
  405d2e:	686a      	ldr	r2, [r5, #4]
  405d30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405d32:	1064      	asrs	r4, r4, #1
  405d34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405d38:	6029      	str	r1, [r5, #0]
  405d3a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405d3e:	4605      	mov	r5, r0
  405d40:	d1ea      	bne.n	405d18 <__pow5mult+0x24>
  405d42:	4628      	mov	r0, r5
  405d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d48:	4632      	mov	r2, r6
  405d4a:	4631      	mov	r1, r6
  405d4c:	4638      	mov	r0, r7
  405d4e:	f7ff ff3f 	bl	405bd0 <__multiply>
  405d52:	6030      	str	r0, [r6, #0]
  405d54:	f8c0 8000 	str.w	r8, [r0]
  405d58:	4606      	mov	r6, r0
  405d5a:	e7e0      	b.n	405d1e <__pow5mult+0x2a>
  405d5c:	4605      	mov	r5, r0
  405d5e:	e7d9      	b.n	405d14 <__pow5mult+0x20>
  405d60:	1e5a      	subs	r2, r3, #1
  405d62:	4d0b      	ldr	r5, [pc, #44]	; (405d90 <__pow5mult+0x9c>)
  405d64:	2300      	movs	r3, #0
  405d66:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405d6a:	f7ff fe97 	bl	405a9c <__multadd>
  405d6e:	4605      	mov	r5, r0
  405d70:	e7c8      	b.n	405d04 <__pow5mult+0x10>
  405d72:	2101      	movs	r1, #1
  405d74:	4638      	mov	r0, r7
  405d76:	f7ff fe61 	bl	405a3c <_Balloc>
  405d7a:	f240 2171 	movw	r1, #625	; 0x271
  405d7e:	2201      	movs	r2, #1
  405d80:	2300      	movs	r3, #0
  405d82:	6141      	str	r1, [r0, #20]
  405d84:	6102      	str	r2, [r0, #16]
  405d86:	4606      	mov	r6, r0
  405d88:	64b8      	str	r0, [r7, #72]	; 0x48
  405d8a:	6003      	str	r3, [r0, #0]
  405d8c:	e7be      	b.n	405d0c <__pow5mult+0x18>
  405d8e:	bf00      	nop
  405d90:	004074b8 	.word	0x004074b8

00405d94 <__lshift>:
  405d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405d98:	4691      	mov	r9, r2
  405d9a:	690a      	ldr	r2, [r1, #16]
  405d9c:	688b      	ldr	r3, [r1, #8]
  405d9e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405da2:	eb04 0802 	add.w	r8, r4, r2
  405da6:	f108 0501 	add.w	r5, r8, #1
  405daa:	429d      	cmp	r5, r3
  405dac:	460e      	mov	r6, r1
  405dae:	4607      	mov	r7, r0
  405db0:	6849      	ldr	r1, [r1, #4]
  405db2:	dd04      	ble.n	405dbe <__lshift+0x2a>
  405db4:	005b      	lsls	r3, r3, #1
  405db6:	429d      	cmp	r5, r3
  405db8:	f101 0101 	add.w	r1, r1, #1
  405dbc:	dcfa      	bgt.n	405db4 <__lshift+0x20>
  405dbe:	4638      	mov	r0, r7
  405dc0:	f7ff fe3c 	bl	405a3c <_Balloc>
  405dc4:	2c00      	cmp	r4, #0
  405dc6:	f100 0314 	add.w	r3, r0, #20
  405dca:	dd06      	ble.n	405dda <__lshift+0x46>
  405dcc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405dd0:	2100      	movs	r1, #0
  405dd2:	f843 1b04 	str.w	r1, [r3], #4
  405dd6:	429a      	cmp	r2, r3
  405dd8:	d1fb      	bne.n	405dd2 <__lshift+0x3e>
  405dda:	6934      	ldr	r4, [r6, #16]
  405ddc:	f106 0114 	add.w	r1, r6, #20
  405de0:	f019 091f 	ands.w	r9, r9, #31
  405de4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405de8:	d01d      	beq.n	405e26 <__lshift+0x92>
  405dea:	f1c9 0c20 	rsb	ip, r9, #32
  405dee:	2200      	movs	r2, #0
  405df0:	680c      	ldr	r4, [r1, #0]
  405df2:	fa04 f409 	lsl.w	r4, r4, r9
  405df6:	4314      	orrs	r4, r2
  405df8:	f843 4b04 	str.w	r4, [r3], #4
  405dfc:	f851 2b04 	ldr.w	r2, [r1], #4
  405e00:	458e      	cmp	lr, r1
  405e02:	fa22 f20c 	lsr.w	r2, r2, ip
  405e06:	d8f3      	bhi.n	405df0 <__lshift+0x5c>
  405e08:	601a      	str	r2, [r3, #0]
  405e0a:	b10a      	cbz	r2, 405e10 <__lshift+0x7c>
  405e0c:	f108 0502 	add.w	r5, r8, #2
  405e10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405e12:	6872      	ldr	r2, [r6, #4]
  405e14:	3d01      	subs	r5, #1
  405e16:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405e1a:	6105      	str	r5, [r0, #16]
  405e1c:	6031      	str	r1, [r6, #0]
  405e1e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405e22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405e26:	3b04      	subs	r3, #4
  405e28:	f851 2b04 	ldr.w	r2, [r1], #4
  405e2c:	f843 2f04 	str.w	r2, [r3, #4]!
  405e30:	458e      	cmp	lr, r1
  405e32:	d8f9      	bhi.n	405e28 <__lshift+0x94>
  405e34:	e7ec      	b.n	405e10 <__lshift+0x7c>
  405e36:	bf00      	nop

00405e38 <__mcmp>:
  405e38:	b430      	push	{r4, r5}
  405e3a:	690b      	ldr	r3, [r1, #16]
  405e3c:	4605      	mov	r5, r0
  405e3e:	6900      	ldr	r0, [r0, #16]
  405e40:	1ac0      	subs	r0, r0, r3
  405e42:	d10f      	bne.n	405e64 <__mcmp+0x2c>
  405e44:	009b      	lsls	r3, r3, #2
  405e46:	3514      	adds	r5, #20
  405e48:	3114      	adds	r1, #20
  405e4a:	4419      	add	r1, r3
  405e4c:	442b      	add	r3, r5
  405e4e:	e001      	b.n	405e54 <__mcmp+0x1c>
  405e50:	429d      	cmp	r5, r3
  405e52:	d207      	bcs.n	405e64 <__mcmp+0x2c>
  405e54:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405e58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405e5c:	4294      	cmp	r4, r2
  405e5e:	d0f7      	beq.n	405e50 <__mcmp+0x18>
  405e60:	d302      	bcc.n	405e68 <__mcmp+0x30>
  405e62:	2001      	movs	r0, #1
  405e64:	bc30      	pop	{r4, r5}
  405e66:	4770      	bx	lr
  405e68:	f04f 30ff 	mov.w	r0, #4294967295
  405e6c:	e7fa      	b.n	405e64 <__mcmp+0x2c>
  405e6e:	bf00      	nop

00405e70 <__mdiff>:
  405e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405e74:	690f      	ldr	r7, [r1, #16]
  405e76:	460e      	mov	r6, r1
  405e78:	6911      	ldr	r1, [r2, #16]
  405e7a:	1a7f      	subs	r7, r7, r1
  405e7c:	2f00      	cmp	r7, #0
  405e7e:	4690      	mov	r8, r2
  405e80:	d117      	bne.n	405eb2 <__mdiff+0x42>
  405e82:	0089      	lsls	r1, r1, #2
  405e84:	f106 0514 	add.w	r5, r6, #20
  405e88:	f102 0e14 	add.w	lr, r2, #20
  405e8c:	186b      	adds	r3, r5, r1
  405e8e:	4471      	add	r1, lr
  405e90:	e001      	b.n	405e96 <__mdiff+0x26>
  405e92:	429d      	cmp	r5, r3
  405e94:	d25c      	bcs.n	405f50 <__mdiff+0xe0>
  405e96:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405e9a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405e9e:	42a2      	cmp	r2, r4
  405ea0:	d0f7      	beq.n	405e92 <__mdiff+0x22>
  405ea2:	d25e      	bcs.n	405f62 <__mdiff+0xf2>
  405ea4:	4633      	mov	r3, r6
  405ea6:	462c      	mov	r4, r5
  405ea8:	4646      	mov	r6, r8
  405eaa:	4675      	mov	r5, lr
  405eac:	4698      	mov	r8, r3
  405eae:	2701      	movs	r7, #1
  405eb0:	e005      	b.n	405ebe <__mdiff+0x4e>
  405eb2:	db58      	blt.n	405f66 <__mdiff+0xf6>
  405eb4:	f106 0514 	add.w	r5, r6, #20
  405eb8:	f108 0414 	add.w	r4, r8, #20
  405ebc:	2700      	movs	r7, #0
  405ebe:	6871      	ldr	r1, [r6, #4]
  405ec0:	f7ff fdbc 	bl	405a3c <_Balloc>
  405ec4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405ec8:	6936      	ldr	r6, [r6, #16]
  405eca:	60c7      	str	r7, [r0, #12]
  405ecc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405ed0:	46a6      	mov	lr, r4
  405ed2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405ed6:	f100 0414 	add.w	r4, r0, #20
  405eda:	2300      	movs	r3, #0
  405edc:	f85e 1b04 	ldr.w	r1, [lr], #4
  405ee0:	f855 8b04 	ldr.w	r8, [r5], #4
  405ee4:	b28a      	uxth	r2, r1
  405ee6:	fa13 f388 	uxtah	r3, r3, r8
  405eea:	0c09      	lsrs	r1, r1, #16
  405eec:	1a9a      	subs	r2, r3, r2
  405eee:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405ef2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405ef6:	b292      	uxth	r2, r2
  405ef8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405efc:	45f4      	cmp	ip, lr
  405efe:	f844 2b04 	str.w	r2, [r4], #4
  405f02:	ea4f 4323 	mov.w	r3, r3, asr #16
  405f06:	d8e9      	bhi.n	405edc <__mdiff+0x6c>
  405f08:	42af      	cmp	r7, r5
  405f0a:	d917      	bls.n	405f3c <__mdiff+0xcc>
  405f0c:	46a4      	mov	ip, r4
  405f0e:	46ae      	mov	lr, r5
  405f10:	f85e 2b04 	ldr.w	r2, [lr], #4
  405f14:	fa13 f382 	uxtah	r3, r3, r2
  405f18:	1419      	asrs	r1, r3, #16
  405f1a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  405f1e:	b29b      	uxth	r3, r3
  405f20:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405f24:	4577      	cmp	r7, lr
  405f26:	f84c 2b04 	str.w	r2, [ip], #4
  405f2a:	ea4f 4321 	mov.w	r3, r1, asr #16
  405f2e:	d8ef      	bhi.n	405f10 <__mdiff+0xa0>
  405f30:	43ed      	mvns	r5, r5
  405f32:	442f      	add	r7, r5
  405f34:	f027 0703 	bic.w	r7, r7, #3
  405f38:	3704      	adds	r7, #4
  405f3a:	443c      	add	r4, r7
  405f3c:	3c04      	subs	r4, #4
  405f3e:	b922      	cbnz	r2, 405f4a <__mdiff+0xda>
  405f40:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405f44:	3e01      	subs	r6, #1
  405f46:	2b00      	cmp	r3, #0
  405f48:	d0fa      	beq.n	405f40 <__mdiff+0xd0>
  405f4a:	6106      	str	r6, [r0, #16]
  405f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f50:	2100      	movs	r1, #0
  405f52:	f7ff fd73 	bl	405a3c <_Balloc>
  405f56:	2201      	movs	r2, #1
  405f58:	2300      	movs	r3, #0
  405f5a:	6102      	str	r2, [r0, #16]
  405f5c:	6143      	str	r3, [r0, #20]
  405f5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f62:	4674      	mov	r4, lr
  405f64:	e7ab      	b.n	405ebe <__mdiff+0x4e>
  405f66:	4633      	mov	r3, r6
  405f68:	f106 0414 	add.w	r4, r6, #20
  405f6c:	f102 0514 	add.w	r5, r2, #20
  405f70:	4616      	mov	r6, r2
  405f72:	2701      	movs	r7, #1
  405f74:	4698      	mov	r8, r3
  405f76:	e7a2      	b.n	405ebe <__mdiff+0x4e>

00405f78 <__d2b>:
  405f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f7c:	b082      	sub	sp, #8
  405f7e:	2101      	movs	r1, #1
  405f80:	461c      	mov	r4, r3
  405f82:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405f86:	4615      	mov	r5, r2
  405f88:	9e08      	ldr	r6, [sp, #32]
  405f8a:	f7ff fd57 	bl	405a3c <_Balloc>
  405f8e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405f92:	4680      	mov	r8, r0
  405f94:	b10f      	cbz	r7, 405f9a <__d2b+0x22>
  405f96:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405f9a:	9401      	str	r4, [sp, #4]
  405f9c:	b31d      	cbz	r5, 405fe6 <__d2b+0x6e>
  405f9e:	a802      	add	r0, sp, #8
  405fa0:	f840 5d08 	str.w	r5, [r0, #-8]!
  405fa4:	f7ff fdda 	bl	405b5c <__lo0bits>
  405fa8:	2800      	cmp	r0, #0
  405faa:	d134      	bne.n	406016 <__d2b+0x9e>
  405fac:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405fb0:	f8c8 2014 	str.w	r2, [r8, #20]
  405fb4:	2b00      	cmp	r3, #0
  405fb6:	bf0c      	ite	eq
  405fb8:	2101      	moveq	r1, #1
  405fba:	2102      	movne	r1, #2
  405fbc:	f8c8 3018 	str.w	r3, [r8, #24]
  405fc0:	f8c8 1010 	str.w	r1, [r8, #16]
  405fc4:	b9df      	cbnz	r7, 405ffe <__d2b+0x86>
  405fc6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405fca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405fce:	6030      	str	r0, [r6, #0]
  405fd0:	6918      	ldr	r0, [r3, #16]
  405fd2:	f7ff fda3 	bl	405b1c <__hi0bits>
  405fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405fd8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405fdc:	6018      	str	r0, [r3, #0]
  405fde:	4640      	mov	r0, r8
  405fe0:	b002      	add	sp, #8
  405fe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405fe6:	a801      	add	r0, sp, #4
  405fe8:	f7ff fdb8 	bl	405b5c <__lo0bits>
  405fec:	9b01      	ldr	r3, [sp, #4]
  405fee:	f8c8 3014 	str.w	r3, [r8, #20]
  405ff2:	2101      	movs	r1, #1
  405ff4:	3020      	adds	r0, #32
  405ff6:	f8c8 1010 	str.w	r1, [r8, #16]
  405ffa:	2f00      	cmp	r7, #0
  405ffc:	d0e3      	beq.n	405fc6 <__d2b+0x4e>
  405ffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406000:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406004:	4407      	add	r7, r0
  406006:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40600a:	6037      	str	r7, [r6, #0]
  40600c:	6018      	str	r0, [r3, #0]
  40600e:	4640      	mov	r0, r8
  406010:	b002      	add	sp, #8
  406012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406016:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40601a:	f1c0 0220 	rsb	r2, r0, #32
  40601e:	fa03 f202 	lsl.w	r2, r3, r2
  406022:	430a      	orrs	r2, r1
  406024:	40c3      	lsrs	r3, r0
  406026:	9301      	str	r3, [sp, #4]
  406028:	f8c8 2014 	str.w	r2, [r8, #20]
  40602c:	e7c2      	b.n	405fb4 <__d2b+0x3c>
  40602e:	bf00      	nop

00406030 <_sbrk_r>:
  406030:	b538      	push	{r3, r4, r5, lr}
  406032:	4c07      	ldr	r4, [pc, #28]	; (406050 <_sbrk_r+0x20>)
  406034:	2300      	movs	r3, #0
  406036:	4605      	mov	r5, r0
  406038:	4608      	mov	r0, r1
  40603a:	6023      	str	r3, [r4, #0]
  40603c:	f7fb feb0 	bl	401da0 <_sbrk>
  406040:	1c43      	adds	r3, r0, #1
  406042:	d000      	beq.n	406046 <_sbrk_r+0x16>
  406044:	bd38      	pop	{r3, r4, r5, pc}
  406046:	6823      	ldr	r3, [r4, #0]
  406048:	2b00      	cmp	r3, #0
  40604a:	d0fb      	beq.n	406044 <_sbrk_r+0x14>
  40604c:	602b      	str	r3, [r5, #0]
  40604e:	bd38      	pop	{r3, r4, r5, pc}
  406050:	20400b48 	.word	0x20400b48

00406054 <__ssprint_r>:
  406054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406058:	6893      	ldr	r3, [r2, #8]
  40605a:	b083      	sub	sp, #12
  40605c:	4690      	mov	r8, r2
  40605e:	2b00      	cmp	r3, #0
  406060:	d070      	beq.n	406144 <__ssprint_r+0xf0>
  406062:	4682      	mov	sl, r0
  406064:	460c      	mov	r4, r1
  406066:	6817      	ldr	r7, [r2, #0]
  406068:	688d      	ldr	r5, [r1, #8]
  40606a:	6808      	ldr	r0, [r1, #0]
  40606c:	e042      	b.n	4060f4 <__ssprint_r+0xa0>
  40606e:	89a3      	ldrh	r3, [r4, #12]
  406070:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406074:	d02e      	beq.n	4060d4 <__ssprint_r+0x80>
  406076:	6965      	ldr	r5, [r4, #20]
  406078:	6921      	ldr	r1, [r4, #16]
  40607a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40607e:	eba0 0b01 	sub.w	fp, r0, r1
  406082:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  406086:	f10b 0001 	add.w	r0, fp, #1
  40608a:	106d      	asrs	r5, r5, #1
  40608c:	4430      	add	r0, r6
  40608e:	42a8      	cmp	r0, r5
  406090:	462a      	mov	r2, r5
  406092:	bf84      	itt	hi
  406094:	4605      	movhi	r5, r0
  406096:	462a      	movhi	r2, r5
  406098:	055b      	lsls	r3, r3, #21
  40609a:	d538      	bpl.n	40610e <__ssprint_r+0xba>
  40609c:	4611      	mov	r1, r2
  40609e:	4650      	mov	r0, sl
  4060a0:	f7ff f924 	bl	4052ec <_malloc_r>
  4060a4:	2800      	cmp	r0, #0
  4060a6:	d03c      	beq.n	406122 <__ssprint_r+0xce>
  4060a8:	465a      	mov	r2, fp
  4060aa:	6921      	ldr	r1, [r4, #16]
  4060ac:	9001      	str	r0, [sp, #4]
  4060ae:	f7ff fc1f 	bl	4058f0 <memcpy>
  4060b2:	89a2      	ldrh	r2, [r4, #12]
  4060b4:	9b01      	ldr	r3, [sp, #4]
  4060b6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4060ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4060be:	81a2      	strh	r2, [r4, #12]
  4060c0:	eba5 020b 	sub.w	r2, r5, fp
  4060c4:	eb03 000b 	add.w	r0, r3, fp
  4060c8:	6165      	str	r5, [r4, #20]
  4060ca:	6123      	str	r3, [r4, #16]
  4060cc:	6020      	str	r0, [r4, #0]
  4060ce:	60a2      	str	r2, [r4, #8]
  4060d0:	4635      	mov	r5, r6
  4060d2:	46b3      	mov	fp, r6
  4060d4:	465a      	mov	r2, fp
  4060d6:	4649      	mov	r1, r9
  4060d8:	f000 fa18 	bl	40650c <memmove>
  4060dc:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4060e0:	68a2      	ldr	r2, [r4, #8]
  4060e2:	6820      	ldr	r0, [r4, #0]
  4060e4:	1b55      	subs	r5, r2, r5
  4060e6:	4458      	add	r0, fp
  4060e8:	1b9e      	subs	r6, r3, r6
  4060ea:	60a5      	str	r5, [r4, #8]
  4060ec:	6020      	str	r0, [r4, #0]
  4060ee:	f8c8 6008 	str.w	r6, [r8, #8]
  4060f2:	b33e      	cbz	r6, 406144 <__ssprint_r+0xf0>
  4060f4:	687e      	ldr	r6, [r7, #4]
  4060f6:	463b      	mov	r3, r7
  4060f8:	3708      	adds	r7, #8
  4060fa:	2e00      	cmp	r6, #0
  4060fc:	d0fa      	beq.n	4060f4 <__ssprint_r+0xa0>
  4060fe:	42ae      	cmp	r6, r5
  406100:	f8d3 9000 	ldr.w	r9, [r3]
  406104:	46ab      	mov	fp, r5
  406106:	d2b2      	bcs.n	40606e <__ssprint_r+0x1a>
  406108:	4635      	mov	r5, r6
  40610a:	46b3      	mov	fp, r6
  40610c:	e7e2      	b.n	4060d4 <__ssprint_r+0x80>
  40610e:	4650      	mov	r0, sl
  406110:	f000 fa60 	bl	4065d4 <_realloc_r>
  406114:	4603      	mov	r3, r0
  406116:	2800      	cmp	r0, #0
  406118:	d1d2      	bne.n	4060c0 <__ssprint_r+0x6c>
  40611a:	6921      	ldr	r1, [r4, #16]
  40611c:	4650      	mov	r0, sl
  40611e:	f000 f8f9 	bl	406314 <_free_r>
  406122:	230c      	movs	r3, #12
  406124:	f8ca 3000 	str.w	r3, [sl]
  406128:	89a3      	ldrh	r3, [r4, #12]
  40612a:	2200      	movs	r2, #0
  40612c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406130:	f04f 30ff 	mov.w	r0, #4294967295
  406134:	81a3      	strh	r3, [r4, #12]
  406136:	f8c8 2008 	str.w	r2, [r8, #8]
  40613a:	f8c8 2004 	str.w	r2, [r8, #4]
  40613e:	b003      	add	sp, #12
  406140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406144:	2000      	movs	r0, #0
  406146:	f8c8 0004 	str.w	r0, [r8, #4]
  40614a:	b003      	add	sp, #12
  40614c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406150 <__register_exitproc>:
  406150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406154:	4d2c      	ldr	r5, [pc, #176]	; (406208 <__register_exitproc+0xb8>)
  406156:	4606      	mov	r6, r0
  406158:	6828      	ldr	r0, [r5, #0]
  40615a:	4698      	mov	r8, r3
  40615c:	460f      	mov	r7, r1
  40615e:	4691      	mov	r9, r2
  406160:	f7ff f8c0 	bl	4052e4 <__retarget_lock_acquire_recursive>
  406164:	4b29      	ldr	r3, [pc, #164]	; (40620c <__register_exitproc+0xbc>)
  406166:	681c      	ldr	r4, [r3, #0]
  406168:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40616c:	2b00      	cmp	r3, #0
  40616e:	d03e      	beq.n	4061ee <__register_exitproc+0x9e>
  406170:	685a      	ldr	r2, [r3, #4]
  406172:	2a1f      	cmp	r2, #31
  406174:	dc1c      	bgt.n	4061b0 <__register_exitproc+0x60>
  406176:	f102 0e01 	add.w	lr, r2, #1
  40617a:	b176      	cbz	r6, 40619a <__register_exitproc+0x4a>
  40617c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406180:	2401      	movs	r4, #1
  406182:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406186:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40618a:	4094      	lsls	r4, r2
  40618c:	4320      	orrs	r0, r4
  40618e:	2e02      	cmp	r6, #2
  406190:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406194:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406198:	d023      	beq.n	4061e2 <__register_exitproc+0x92>
  40619a:	3202      	adds	r2, #2
  40619c:	f8c3 e004 	str.w	lr, [r3, #4]
  4061a0:	6828      	ldr	r0, [r5, #0]
  4061a2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4061a6:	f7ff f89f 	bl	4052e8 <__retarget_lock_release_recursive>
  4061aa:	2000      	movs	r0, #0
  4061ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4061b0:	4b17      	ldr	r3, [pc, #92]	; (406210 <__register_exitproc+0xc0>)
  4061b2:	b30b      	cbz	r3, 4061f8 <__register_exitproc+0xa8>
  4061b4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4061b8:	f3af 8000 	nop.w
  4061bc:	4603      	mov	r3, r0
  4061be:	b1d8      	cbz	r0, 4061f8 <__register_exitproc+0xa8>
  4061c0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4061c4:	6002      	str	r2, [r0, #0]
  4061c6:	2100      	movs	r1, #0
  4061c8:	6041      	str	r1, [r0, #4]
  4061ca:	460a      	mov	r2, r1
  4061cc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4061d0:	f04f 0e01 	mov.w	lr, #1
  4061d4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4061d8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4061dc:	2e00      	cmp	r6, #0
  4061de:	d0dc      	beq.n	40619a <__register_exitproc+0x4a>
  4061e0:	e7cc      	b.n	40617c <__register_exitproc+0x2c>
  4061e2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4061e6:	430c      	orrs	r4, r1
  4061e8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4061ec:	e7d5      	b.n	40619a <__register_exitproc+0x4a>
  4061ee:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4061f2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4061f6:	e7bb      	b.n	406170 <__register_exitproc+0x20>
  4061f8:	6828      	ldr	r0, [r5, #0]
  4061fa:	f7ff f875 	bl	4052e8 <__retarget_lock_release_recursive>
  4061fe:	f04f 30ff 	mov.w	r0, #4294967295
  406202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406206:	bf00      	nop
  406208:	20400440 	.word	0x20400440
  40620c:	0040734c 	.word	0x0040734c
  406210:	00000000 	.word	0x00000000

00406214 <_calloc_r>:
  406214:	b510      	push	{r4, lr}
  406216:	fb02 f101 	mul.w	r1, r2, r1
  40621a:	f7ff f867 	bl	4052ec <_malloc_r>
  40621e:	4604      	mov	r4, r0
  406220:	b1d8      	cbz	r0, 40625a <_calloc_r+0x46>
  406222:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406226:	f022 0203 	bic.w	r2, r2, #3
  40622a:	3a04      	subs	r2, #4
  40622c:	2a24      	cmp	r2, #36	; 0x24
  40622e:	d818      	bhi.n	406262 <_calloc_r+0x4e>
  406230:	2a13      	cmp	r2, #19
  406232:	d914      	bls.n	40625e <_calloc_r+0x4a>
  406234:	2300      	movs	r3, #0
  406236:	2a1b      	cmp	r2, #27
  406238:	6003      	str	r3, [r0, #0]
  40623a:	6043      	str	r3, [r0, #4]
  40623c:	d916      	bls.n	40626c <_calloc_r+0x58>
  40623e:	2a24      	cmp	r2, #36	; 0x24
  406240:	6083      	str	r3, [r0, #8]
  406242:	60c3      	str	r3, [r0, #12]
  406244:	bf11      	iteee	ne
  406246:	f100 0210 	addne.w	r2, r0, #16
  40624a:	6103      	streq	r3, [r0, #16]
  40624c:	6143      	streq	r3, [r0, #20]
  40624e:	f100 0218 	addeq.w	r2, r0, #24
  406252:	2300      	movs	r3, #0
  406254:	6013      	str	r3, [r2, #0]
  406256:	6053      	str	r3, [r2, #4]
  406258:	6093      	str	r3, [r2, #8]
  40625a:	4620      	mov	r0, r4
  40625c:	bd10      	pop	{r4, pc}
  40625e:	4602      	mov	r2, r0
  406260:	e7f7      	b.n	406252 <_calloc_r+0x3e>
  406262:	2100      	movs	r1, #0
  406264:	f7fc fd28 	bl	402cb8 <memset>
  406268:	4620      	mov	r0, r4
  40626a:	bd10      	pop	{r4, pc}
  40626c:	f100 0208 	add.w	r2, r0, #8
  406270:	e7ef      	b.n	406252 <_calloc_r+0x3e>
  406272:	bf00      	nop

00406274 <_malloc_trim_r>:
  406274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406276:	4f24      	ldr	r7, [pc, #144]	; (406308 <_malloc_trim_r+0x94>)
  406278:	460c      	mov	r4, r1
  40627a:	4606      	mov	r6, r0
  40627c:	f7ff fbd2 	bl	405a24 <__malloc_lock>
  406280:	68bb      	ldr	r3, [r7, #8]
  406282:	685d      	ldr	r5, [r3, #4]
  406284:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406288:	310f      	adds	r1, #15
  40628a:	f025 0503 	bic.w	r5, r5, #3
  40628e:	4429      	add	r1, r5
  406290:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406294:	f021 010f 	bic.w	r1, r1, #15
  406298:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40629c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4062a0:	db07      	blt.n	4062b2 <_malloc_trim_r+0x3e>
  4062a2:	2100      	movs	r1, #0
  4062a4:	4630      	mov	r0, r6
  4062a6:	f7ff fec3 	bl	406030 <_sbrk_r>
  4062aa:	68bb      	ldr	r3, [r7, #8]
  4062ac:	442b      	add	r3, r5
  4062ae:	4298      	cmp	r0, r3
  4062b0:	d004      	beq.n	4062bc <_malloc_trim_r+0x48>
  4062b2:	4630      	mov	r0, r6
  4062b4:	f7ff fbbc 	bl	405a30 <__malloc_unlock>
  4062b8:	2000      	movs	r0, #0
  4062ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4062bc:	4261      	negs	r1, r4
  4062be:	4630      	mov	r0, r6
  4062c0:	f7ff feb6 	bl	406030 <_sbrk_r>
  4062c4:	3001      	adds	r0, #1
  4062c6:	d00d      	beq.n	4062e4 <_malloc_trim_r+0x70>
  4062c8:	4b10      	ldr	r3, [pc, #64]	; (40630c <_malloc_trim_r+0x98>)
  4062ca:	68ba      	ldr	r2, [r7, #8]
  4062cc:	6819      	ldr	r1, [r3, #0]
  4062ce:	1b2d      	subs	r5, r5, r4
  4062d0:	f045 0501 	orr.w	r5, r5, #1
  4062d4:	4630      	mov	r0, r6
  4062d6:	1b09      	subs	r1, r1, r4
  4062d8:	6055      	str	r5, [r2, #4]
  4062da:	6019      	str	r1, [r3, #0]
  4062dc:	f7ff fba8 	bl	405a30 <__malloc_unlock>
  4062e0:	2001      	movs	r0, #1
  4062e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4062e4:	2100      	movs	r1, #0
  4062e6:	4630      	mov	r0, r6
  4062e8:	f7ff fea2 	bl	406030 <_sbrk_r>
  4062ec:	68ba      	ldr	r2, [r7, #8]
  4062ee:	1a83      	subs	r3, r0, r2
  4062f0:	2b0f      	cmp	r3, #15
  4062f2:	ddde      	ble.n	4062b2 <_malloc_trim_r+0x3e>
  4062f4:	4c06      	ldr	r4, [pc, #24]	; (406310 <_malloc_trim_r+0x9c>)
  4062f6:	4905      	ldr	r1, [pc, #20]	; (40630c <_malloc_trim_r+0x98>)
  4062f8:	6824      	ldr	r4, [r4, #0]
  4062fa:	f043 0301 	orr.w	r3, r3, #1
  4062fe:	1b00      	subs	r0, r0, r4
  406300:	6053      	str	r3, [r2, #4]
  406302:	6008      	str	r0, [r1, #0]
  406304:	e7d5      	b.n	4062b2 <_malloc_trim_r+0x3e>
  406306:	bf00      	nop
  406308:	20400444 	.word	0x20400444
  40630c:	20400a68 	.word	0x20400a68
  406310:	2040084c 	.word	0x2040084c

00406314 <_free_r>:
  406314:	2900      	cmp	r1, #0
  406316:	d044      	beq.n	4063a2 <_free_r+0x8e>
  406318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40631c:	460d      	mov	r5, r1
  40631e:	4680      	mov	r8, r0
  406320:	f7ff fb80 	bl	405a24 <__malloc_lock>
  406324:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406328:	4969      	ldr	r1, [pc, #420]	; (4064d0 <_free_r+0x1bc>)
  40632a:	f027 0301 	bic.w	r3, r7, #1
  40632e:	f1a5 0408 	sub.w	r4, r5, #8
  406332:	18e2      	adds	r2, r4, r3
  406334:	688e      	ldr	r6, [r1, #8]
  406336:	6850      	ldr	r0, [r2, #4]
  406338:	42b2      	cmp	r2, r6
  40633a:	f020 0003 	bic.w	r0, r0, #3
  40633e:	d05e      	beq.n	4063fe <_free_r+0xea>
  406340:	07fe      	lsls	r6, r7, #31
  406342:	6050      	str	r0, [r2, #4]
  406344:	d40b      	bmi.n	40635e <_free_r+0x4a>
  406346:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40634a:	1be4      	subs	r4, r4, r7
  40634c:	f101 0e08 	add.w	lr, r1, #8
  406350:	68a5      	ldr	r5, [r4, #8]
  406352:	4575      	cmp	r5, lr
  406354:	443b      	add	r3, r7
  406356:	d06d      	beq.n	406434 <_free_r+0x120>
  406358:	68e7      	ldr	r7, [r4, #12]
  40635a:	60ef      	str	r7, [r5, #12]
  40635c:	60bd      	str	r5, [r7, #8]
  40635e:	1815      	adds	r5, r2, r0
  406360:	686d      	ldr	r5, [r5, #4]
  406362:	07ed      	lsls	r5, r5, #31
  406364:	d53e      	bpl.n	4063e4 <_free_r+0xd0>
  406366:	f043 0201 	orr.w	r2, r3, #1
  40636a:	6062      	str	r2, [r4, #4]
  40636c:	50e3      	str	r3, [r4, r3]
  40636e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406372:	d217      	bcs.n	4063a4 <_free_r+0x90>
  406374:	08db      	lsrs	r3, r3, #3
  406376:	1c58      	adds	r0, r3, #1
  406378:	109a      	asrs	r2, r3, #2
  40637a:	684d      	ldr	r5, [r1, #4]
  40637c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406380:	60a7      	str	r7, [r4, #8]
  406382:	2301      	movs	r3, #1
  406384:	4093      	lsls	r3, r2
  406386:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40638a:	432b      	orrs	r3, r5
  40638c:	3a08      	subs	r2, #8
  40638e:	60e2      	str	r2, [r4, #12]
  406390:	604b      	str	r3, [r1, #4]
  406392:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406396:	60fc      	str	r4, [r7, #12]
  406398:	4640      	mov	r0, r8
  40639a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40639e:	f7ff bb47 	b.w	405a30 <__malloc_unlock>
  4063a2:	4770      	bx	lr
  4063a4:	0a5a      	lsrs	r2, r3, #9
  4063a6:	2a04      	cmp	r2, #4
  4063a8:	d852      	bhi.n	406450 <_free_r+0x13c>
  4063aa:	099a      	lsrs	r2, r3, #6
  4063ac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4063b0:	00ff      	lsls	r7, r7, #3
  4063b2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4063b6:	19c8      	adds	r0, r1, r7
  4063b8:	59ca      	ldr	r2, [r1, r7]
  4063ba:	3808      	subs	r0, #8
  4063bc:	4290      	cmp	r0, r2
  4063be:	d04f      	beq.n	406460 <_free_r+0x14c>
  4063c0:	6851      	ldr	r1, [r2, #4]
  4063c2:	f021 0103 	bic.w	r1, r1, #3
  4063c6:	428b      	cmp	r3, r1
  4063c8:	d232      	bcs.n	406430 <_free_r+0x11c>
  4063ca:	6892      	ldr	r2, [r2, #8]
  4063cc:	4290      	cmp	r0, r2
  4063ce:	d1f7      	bne.n	4063c0 <_free_r+0xac>
  4063d0:	68c3      	ldr	r3, [r0, #12]
  4063d2:	60a0      	str	r0, [r4, #8]
  4063d4:	60e3      	str	r3, [r4, #12]
  4063d6:	609c      	str	r4, [r3, #8]
  4063d8:	60c4      	str	r4, [r0, #12]
  4063da:	4640      	mov	r0, r8
  4063dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4063e0:	f7ff bb26 	b.w	405a30 <__malloc_unlock>
  4063e4:	6895      	ldr	r5, [r2, #8]
  4063e6:	4f3b      	ldr	r7, [pc, #236]	; (4064d4 <_free_r+0x1c0>)
  4063e8:	42bd      	cmp	r5, r7
  4063ea:	4403      	add	r3, r0
  4063ec:	d040      	beq.n	406470 <_free_r+0x15c>
  4063ee:	68d0      	ldr	r0, [r2, #12]
  4063f0:	60e8      	str	r0, [r5, #12]
  4063f2:	f043 0201 	orr.w	r2, r3, #1
  4063f6:	6085      	str	r5, [r0, #8]
  4063f8:	6062      	str	r2, [r4, #4]
  4063fa:	50e3      	str	r3, [r4, r3]
  4063fc:	e7b7      	b.n	40636e <_free_r+0x5a>
  4063fe:	07ff      	lsls	r7, r7, #31
  406400:	4403      	add	r3, r0
  406402:	d407      	bmi.n	406414 <_free_r+0x100>
  406404:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406408:	1aa4      	subs	r4, r4, r2
  40640a:	4413      	add	r3, r2
  40640c:	68a0      	ldr	r0, [r4, #8]
  40640e:	68e2      	ldr	r2, [r4, #12]
  406410:	60c2      	str	r2, [r0, #12]
  406412:	6090      	str	r0, [r2, #8]
  406414:	4a30      	ldr	r2, [pc, #192]	; (4064d8 <_free_r+0x1c4>)
  406416:	6812      	ldr	r2, [r2, #0]
  406418:	f043 0001 	orr.w	r0, r3, #1
  40641c:	4293      	cmp	r3, r2
  40641e:	6060      	str	r0, [r4, #4]
  406420:	608c      	str	r4, [r1, #8]
  406422:	d3b9      	bcc.n	406398 <_free_r+0x84>
  406424:	4b2d      	ldr	r3, [pc, #180]	; (4064dc <_free_r+0x1c8>)
  406426:	4640      	mov	r0, r8
  406428:	6819      	ldr	r1, [r3, #0]
  40642a:	f7ff ff23 	bl	406274 <_malloc_trim_r>
  40642e:	e7b3      	b.n	406398 <_free_r+0x84>
  406430:	4610      	mov	r0, r2
  406432:	e7cd      	b.n	4063d0 <_free_r+0xbc>
  406434:	1811      	adds	r1, r2, r0
  406436:	6849      	ldr	r1, [r1, #4]
  406438:	07c9      	lsls	r1, r1, #31
  40643a:	d444      	bmi.n	4064c6 <_free_r+0x1b2>
  40643c:	6891      	ldr	r1, [r2, #8]
  40643e:	68d2      	ldr	r2, [r2, #12]
  406440:	60ca      	str	r2, [r1, #12]
  406442:	4403      	add	r3, r0
  406444:	f043 0001 	orr.w	r0, r3, #1
  406448:	6091      	str	r1, [r2, #8]
  40644a:	6060      	str	r0, [r4, #4]
  40644c:	50e3      	str	r3, [r4, r3]
  40644e:	e7a3      	b.n	406398 <_free_r+0x84>
  406450:	2a14      	cmp	r2, #20
  406452:	d816      	bhi.n	406482 <_free_r+0x16e>
  406454:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406458:	00ff      	lsls	r7, r7, #3
  40645a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40645e:	e7aa      	b.n	4063b6 <_free_r+0xa2>
  406460:	10aa      	asrs	r2, r5, #2
  406462:	2301      	movs	r3, #1
  406464:	684d      	ldr	r5, [r1, #4]
  406466:	4093      	lsls	r3, r2
  406468:	432b      	orrs	r3, r5
  40646a:	604b      	str	r3, [r1, #4]
  40646c:	4603      	mov	r3, r0
  40646e:	e7b0      	b.n	4063d2 <_free_r+0xbe>
  406470:	f043 0201 	orr.w	r2, r3, #1
  406474:	614c      	str	r4, [r1, #20]
  406476:	610c      	str	r4, [r1, #16]
  406478:	60e5      	str	r5, [r4, #12]
  40647a:	60a5      	str	r5, [r4, #8]
  40647c:	6062      	str	r2, [r4, #4]
  40647e:	50e3      	str	r3, [r4, r3]
  406480:	e78a      	b.n	406398 <_free_r+0x84>
  406482:	2a54      	cmp	r2, #84	; 0x54
  406484:	d806      	bhi.n	406494 <_free_r+0x180>
  406486:	0b1a      	lsrs	r2, r3, #12
  406488:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40648c:	00ff      	lsls	r7, r7, #3
  40648e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406492:	e790      	b.n	4063b6 <_free_r+0xa2>
  406494:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406498:	d806      	bhi.n	4064a8 <_free_r+0x194>
  40649a:	0bda      	lsrs	r2, r3, #15
  40649c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4064a0:	00ff      	lsls	r7, r7, #3
  4064a2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4064a6:	e786      	b.n	4063b6 <_free_r+0xa2>
  4064a8:	f240 5054 	movw	r0, #1364	; 0x554
  4064ac:	4282      	cmp	r2, r0
  4064ae:	d806      	bhi.n	4064be <_free_r+0x1aa>
  4064b0:	0c9a      	lsrs	r2, r3, #18
  4064b2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4064b6:	00ff      	lsls	r7, r7, #3
  4064b8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4064bc:	e77b      	b.n	4063b6 <_free_r+0xa2>
  4064be:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4064c2:	257e      	movs	r5, #126	; 0x7e
  4064c4:	e777      	b.n	4063b6 <_free_r+0xa2>
  4064c6:	f043 0101 	orr.w	r1, r3, #1
  4064ca:	6061      	str	r1, [r4, #4]
  4064cc:	6013      	str	r3, [r2, #0]
  4064ce:	e763      	b.n	406398 <_free_r+0x84>
  4064d0:	20400444 	.word	0x20400444
  4064d4:	2040044c 	.word	0x2040044c
  4064d8:	20400850 	.word	0x20400850
  4064dc:	20400a98 	.word	0x20400a98

004064e0 <__ascii_mbtowc>:
  4064e0:	b082      	sub	sp, #8
  4064e2:	b149      	cbz	r1, 4064f8 <__ascii_mbtowc+0x18>
  4064e4:	b15a      	cbz	r2, 4064fe <__ascii_mbtowc+0x1e>
  4064e6:	b16b      	cbz	r3, 406504 <__ascii_mbtowc+0x24>
  4064e8:	7813      	ldrb	r3, [r2, #0]
  4064ea:	600b      	str	r3, [r1, #0]
  4064ec:	7812      	ldrb	r2, [r2, #0]
  4064ee:	1c10      	adds	r0, r2, #0
  4064f0:	bf18      	it	ne
  4064f2:	2001      	movne	r0, #1
  4064f4:	b002      	add	sp, #8
  4064f6:	4770      	bx	lr
  4064f8:	a901      	add	r1, sp, #4
  4064fa:	2a00      	cmp	r2, #0
  4064fc:	d1f3      	bne.n	4064e6 <__ascii_mbtowc+0x6>
  4064fe:	4610      	mov	r0, r2
  406500:	b002      	add	sp, #8
  406502:	4770      	bx	lr
  406504:	f06f 0001 	mvn.w	r0, #1
  406508:	e7f4      	b.n	4064f4 <__ascii_mbtowc+0x14>
  40650a:	bf00      	nop

0040650c <memmove>:
  40650c:	4288      	cmp	r0, r1
  40650e:	b5f0      	push	{r4, r5, r6, r7, lr}
  406510:	d90d      	bls.n	40652e <memmove+0x22>
  406512:	188b      	adds	r3, r1, r2
  406514:	4298      	cmp	r0, r3
  406516:	d20a      	bcs.n	40652e <memmove+0x22>
  406518:	1884      	adds	r4, r0, r2
  40651a:	2a00      	cmp	r2, #0
  40651c:	d051      	beq.n	4065c2 <memmove+0xb6>
  40651e:	4622      	mov	r2, r4
  406520:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406524:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406528:	4299      	cmp	r1, r3
  40652a:	d1f9      	bne.n	406520 <memmove+0x14>
  40652c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40652e:	2a0f      	cmp	r2, #15
  406530:	d948      	bls.n	4065c4 <memmove+0xb8>
  406532:	ea41 0300 	orr.w	r3, r1, r0
  406536:	079b      	lsls	r3, r3, #30
  406538:	d146      	bne.n	4065c8 <memmove+0xbc>
  40653a:	f100 0410 	add.w	r4, r0, #16
  40653e:	f101 0310 	add.w	r3, r1, #16
  406542:	4615      	mov	r5, r2
  406544:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406548:	f844 6c10 	str.w	r6, [r4, #-16]
  40654c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406550:	f844 6c0c 	str.w	r6, [r4, #-12]
  406554:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406558:	f844 6c08 	str.w	r6, [r4, #-8]
  40655c:	3d10      	subs	r5, #16
  40655e:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406562:	f844 6c04 	str.w	r6, [r4, #-4]
  406566:	2d0f      	cmp	r5, #15
  406568:	f103 0310 	add.w	r3, r3, #16
  40656c:	f104 0410 	add.w	r4, r4, #16
  406570:	d8e8      	bhi.n	406544 <memmove+0x38>
  406572:	f1a2 0310 	sub.w	r3, r2, #16
  406576:	f023 030f 	bic.w	r3, r3, #15
  40657a:	f002 0e0f 	and.w	lr, r2, #15
  40657e:	3310      	adds	r3, #16
  406580:	f1be 0f03 	cmp.w	lr, #3
  406584:	4419      	add	r1, r3
  406586:	4403      	add	r3, r0
  406588:	d921      	bls.n	4065ce <memmove+0xc2>
  40658a:	1f1e      	subs	r6, r3, #4
  40658c:	460d      	mov	r5, r1
  40658e:	4674      	mov	r4, lr
  406590:	3c04      	subs	r4, #4
  406592:	f855 7b04 	ldr.w	r7, [r5], #4
  406596:	f846 7f04 	str.w	r7, [r6, #4]!
  40659a:	2c03      	cmp	r4, #3
  40659c:	d8f8      	bhi.n	406590 <memmove+0x84>
  40659e:	f1ae 0404 	sub.w	r4, lr, #4
  4065a2:	f024 0403 	bic.w	r4, r4, #3
  4065a6:	3404      	adds	r4, #4
  4065a8:	4421      	add	r1, r4
  4065aa:	4423      	add	r3, r4
  4065ac:	f002 0203 	and.w	r2, r2, #3
  4065b0:	b162      	cbz	r2, 4065cc <memmove+0xc0>
  4065b2:	3b01      	subs	r3, #1
  4065b4:	440a      	add	r2, r1
  4065b6:	f811 4b01 	ldrb.w	r4, [r1], #1
  4065ba:	f803 4f01 	strb.w	r4, [r3, #1]!
  4065be:	428a      	cmp	r2, r1
  4065c0:	d1f9      	bne.n	4065b6 <memmove+0xaa>
  4065c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4065c4:	4603      	mov	r3, r0
  4065c6:	e7f3      	b.n	4065b0 <memmove+0xa4>
  4065c8:	4603      	mov	r3, r0
  4065ca:	e7f2      	b.n	4065b2 <memmove+0xa6>
  4065cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4065ce:	4672      	mov	r2, lr
  4065d0:	e7ee      	b.n	4065b0 <memmove+0xa4>
  4065d2:	bf00      	nop

004065d4 <_realloc_r>:
  4065d4:	2900      	cmp	r1, #0
  4065d6:	f000 8095 	beq.w	406704 <_realloc_r+0x130>
  4065da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065de:	460d      	mov	r5, r1
  4065e0:	4616      	mov	r6, r2
  4065e2:	b083      	sub	sp, #12
  4065e4:	4680      	mov	r8, r0
  4065e6:	f106 070b 	add.w	r7, r6, #11
  4065ea:	f7ff fa1b 	bl	405a24 <__malloc_lock>
  4065ee:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4065f2:	2f16      	cmp	r7, #22
  4065f4:	f02e 0403 	bic.w	r4, lr, #3
  4065f8:	f1a5 0908 	sub.w	r9, r5, #8
  4065fc:	d83c      	bhi.n	406678 <_realloc_r+0xa4>
  4065fe:	2210      	movs	r2, #16
  406600:	4617      	mov	r7, r2
  406602:	42be      	cmp	r6, r7
  406604:	d83d      	bhi.n	406682 <_realloc_r+0xae>
  406606:	4294      	cmp	r4, r2
  406608:	da43      	bge.n	406692 <_realloc_r+0xbe>
  40660a:	4bc4      	ldr	r3, [pc, #784]	; (40691c <_realloc_r+0x348>)
  40660c:	6899      	ldr	r1, [r3, #8]
  40660e:	eb09 0004 	add.w	r0, r9, r4
  406612:	4288      	cmp	r0, r1
  406614:	f000 80b4 	beq.w	406780 <_realloc_r+0x1ac>
  406618:	6843      	ldr	r3, [r0, #4]
  40661a:	f023 0101 	bic.w	r1, r3, #1
  40661e:	4401      	add	r1, r0
  406620:	6849      	ldr	r1, [r1, #4]
  406622:	07c9      	lsls	r1, r1, #31
  406624:	d54c      	bpl.n	4066c0 <_realloc_r+0xec>
  406626:	f01e 0f01 	tst.w	lr, #1
  40662a:	f000 809b 	beq.w	406764 <_realloc_r+0x190>
  40662e:	4631      	mov	r1, r6
  406630:	4640      	mov	r0, r8
  406632:	f7fe fe5b 	bl	4052ec <_malloc_r>
  406636:	4606      	mov	r6, r0
  406638:	2800      	cmp	r0, #0
  40663a:	d03a      	beq.n	4066b2 <_realloc_r+0xde>
  40663c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406640:	f023 0301 	bic.w	r3, r3, #1
  406644:	444b      	add	r3, r9
  406646:	f1a0 0208 	sub.w	r2, r0, #8
  40664a:	429a      	cmp	r2, r3
  40664c:	f000 8121 	beq.w	406892 <_realloc_r+0x2be>
  406650:	1f22      	subs	r2, r4, #4
  406652:	2a24      	cmp	r2, #36	; 0x24
  406654:	f200 8107 	bhi.w	406866 <_realloc_r+0x292>
  406658:	2a13      	cmp	r2, #19
  40665a:	f200 80db 	bhi.w	406814 <_realloc_r+0x240>
  40665e:	4603      	mov	r3, r0
  406660:	462a      	mov	r2, r5
  406662:	6811      	ldr	r1, [r2, #0]
  406664:	6019      	str	r1, [r3, #0]
  406666:	6851      	ldr	r1, [r2, #4]
  406668:	6059      	str	r1, [r3, #4]
  40666a:	6892      	ldr	r2, [r2, #8]
  40666c:	609a      	str	r2, [r3, #8]
  40666e:	4629      	mov	r1, r5
  406670:	4640      	mov	r0, r8
  406672:	f7ff fe4f 	bl	406314 <_free_r>
  406676:	e01c      	b.n	4066b2 <_realloc_r+0xde>
  406678:	f027 0707 	bic.w	r7, r7, #7
  40667c:	2f00      	cmp	r7, #0
  40667e:	463a      	mov	r2, r7
  406680:	dabf      	bge.n	406602 <_realloc_r+0x2e>
  406682:	2600      	movs	r6, #0
  406684:	230c      	movs	r3, #12
  406686:	4630      	mov	r0, r6
  406688:	f8c8 3000 	str.w	r3, [r8]
  40668c:	b003      	add	sp, #12
  40668e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406692:	462e      	mov	r6, r5
  406694:	1be3      	subs	r3, r4, r7
  406696:	2b0f      	cmp	r3, #15
  406698:	d81e      	bhi.n	4066d8 <_realloc_r+0x104>
  40669a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40669e:	f003 0301 	and.w	r3, r3, #1
  4066a2:	4323      	orrs	r3, r4
  4066a4:	444c      	add	r4, r9
  4066a6:	f8c9 3004 	str.w	r3, [r9, #4]
  4066aa:	6863      	ldr	r3, [r4, #4]
  4066ac:	f043 0301 	orr.w	r3, r3, #1
  4066b0:	6063      	str	r3, [r4, #4]
  4066b2:	4640      	mov	r0, r8
  4066b4:	f7ff f9bc 	bl	405a30 <__malloc_unlock>
  4066b8:	4630      	mov	r0, r6
  4066ba:	b003      	add	sp, #12
  4066bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066c0:	f023 0303 	bic.w	r3, r3, #3
  4066c4:	18e1      	adds	r1, r4, r3
  4066c6:	4291      	cmp	r1, r2
  4066c8:	db1f      	blt.n	40670a <_realloc_r+0x136>
  4066ca:	68c3      	ldr	r3, [r0, #12]
  4066cc:	6882      	ldr	r2, [r0, #8]
  4066ce:	462e      	mov	r6, r5
  4066d0:	60d3      	str	r3, [r2, #12]
  4066d2:	460c      	mov	r4, r1
  4066d4:	609a      	str	r2, [r3, #8]
  4066d6:	e7dd      	b.n	406694 <_realloc_r+0xc0>
  4066d8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4066dc:	eb09 0107 	add.w	r1, r9, r7
  4066e0:	f002 0201 	and.w	r2, r2, #1
  4066e4:	444c      	add	r4, r9
  4066e6:	f043 0301 	orr.w	r3, r3, #1
  4066ea:	4317      	orrs	r7, r2
  4066ec:	f8c9 7004 	str.w	r7, [r9, #4]
  4066f0:	604b      	str	r3, [r1, #4]
  4066f2:	6863      	ldr	r3, [r4, #4]
  4066f4:	f043 0301 	orr.w	r3, r3, #1
  4066f8:	3108      	adds	r1, #8
  4066fa:	6063      	str	r3, [r4, #4]
  4066fc:	4640      	mov	r0, r8
  4066fe:	f7ff fe09 	bl	406314 <_free_r>
  406702:	e7d6      	b.n	4066b2 <_realloc_r+0xde>
  406704:	4611      	mov	r1, r2
  406706:	f7fe bdf1 	b.w	4052ec <_malloc_r>
  40670a:	f01e 0f01 	tst.w	lr, #1
  40670e:	d18e      	bne.n	40662e <_realloc_r+0x5a>
  406710:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406714:	eba9 0a01 	sub.w	sl, r9, r1
  406718:	f8da 1004 	ldr.w	r1, [sl, #4]
  40671c:	f021 0103 	bic.w	r1, r1, #3
  406720:	440b      	add	r3, r1
  406722:	4423      	add	r3, r4
  406724:	4293      	cmp	r3, r2
  406726:	db25      	blt.n	406774 <_realloc_r+0x1a0>
  406728:	68c2      	ldr	r2, [r0, #12]
  40672a:	6881      	ldr	r1, [r0, #8]
  40672c:	4656      	mov	r6, sl
  40672e:	60ca      	str	r2, [r1, #12]
  406730:	6091      	str	r1, [r2, #8]
  406732:	f8da 100c 	ldr.w	r1, [sl, #12]
  406736:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40673a:	1f22      	subs	r2, r4, #4
  40673c:	2a24      	cmp	r2, #36	; 0x24
  40673e:	60c1      	str	r1, [r0, #12]
  406740:	6088      	str	r0, [r1, #8]
  406742:	f200 8094 	bhi.w	40686e <_realloc_r+0x29a>
  406746:	2a13      	cmp	r2, #19
  406748:	d96f      	bls.n	40682a <_realloc_r+0x256>
  40674a:	6829      	ldr	r1, [r5, #0]
  40674c:	f8ca 1008 	str.w	r1, [sl, #8]
  406750:	6869      	ldr	r1, [r5, #4]
  406752:	f8ca 100c 	str.w	r1, [sl, #12]
  406756:	2a1b      	cmp	r2, #27
  406758:	f200 80a2 	bhi.w	4068a0 <_realloc_r+0x2cc>
  40675c:	3508      	adds	r5, #8
  40675e:	f10a 0210 	add.w	r2, sl, #16
  406762:	e063      	b.n	40682c <_realloc_r+0x258>
  406764:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406768:	eba9 0a03 	sub.w	sl, r9, r3
  40676c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406770:	f021 0103 	bic.w	r1, r1, #3
  406774:	1863      	adds	r3, r4, r1
  406776:	4293      	cmp	r3, r2
  406778:	f6ff af59 	blt.w	40662e <_realloc_r+0x5a>
  40677c:	4656      	mov	r6, sl
  40677e:	e7d8      	b.n	406732 <_realloc_r+0x15e>
  406780:	6841      	ldr	r1, [r0, #4]
  406782:	f021 0b03 	bic.w	fp, r1, #3
  406786:	44a3      	add	fp, r4
  406788:	f107 0010 	add.w	r0, r7, #16
  40678c:	4583      	cmp	fp, r0
  40678e:	da56      	bge.n	40683e <_realloc_r+0x26a>
  406790:	f01e 0f01 	tst.w	lr, #1
  406794:	f47f af4b 	bne.w	40662e <_realloc_r+0x5a>
  406798:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40679c:	eba9 0a01 	sub.w	sl, r9, r1
  4067a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4067a4:	f021 0103 	bic.w	r1, r1, #3
  4067a8:	448b      	add	fp, r1
  4067aa:	4558      	cmp	r0, fp
  4067ac:	dce2      	bgt.n	406774 <_realloc_r+0x1a0>
  4067ae:	4656      	mov	r6, sl
  4067b0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4067b4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4067b8:	1f22      	subs	r2, r4, #4
  4067ba:	2a24      	cmp	r2, #36	; 0x24
  4067bc:	60c1      	str	r1, [r0, #12]
  4067be:	6088      	str	r0, [r1, #8]
  4067c0:	f200 808f 	bhi.w	4068e2 <_realloc_r+0x30e>
  4067c4:	2a13      	cmp	r2, #19
  4067c6:	f240 808a 	bls.w	4068de <_realloc_r+0x30a>
  4067ca:	6829      	ldr	r1, [r5, #0]
  4067cc:	f8ca 1008 	str.w	r1, [sl, #8]
  4067d0:	6869      	ldr	r1, [r5, #4]
  4067d2:	f8ca 100c 	str.w	r1, [sl, #12]
  4067d6:	2a1b      	cmp	r2, #27
  4067d8:	f200 808a 	bhi.w	4068f0 <_realloc_r+0x31c>
  4067dc:	3508      	adds	r5, #8
  4067de:	f10a 0210 	add.w	r2, sl, #16
  4067e2:	6829      	ldr	r1, [r5, #0]
  4067e4:	6011      	str	r1, [r2, #0]
  4067e6:	6869      	ldr	r1, [r5, #4]
  4067e8:	6051      	str	r1, [r2, #4]
  4067ea:	68a9      	ldr	r1, [r5, #8]
  4067ec:	6091      	str	r1, [r2, #8]
  4067ee:	eb0a 0107 	add.w	r1, sl, r7
  4067f2:	ebab 0207 	sub.w	r2, fp, r7
  4067f6:	f042 0201 	orr.w	r2, r2, #1
  4067fa:	6099      	str	r1, [r3, #8]
  4067fc:	604a      	str	r2, [r1, #4]
  4067fe:	f8da 3004 	ldr.w	r3, [sl, #4]
  406802:	f003 0301 	and.w	r3, r3, #1
  406806:	431f      	orrs	r7, r3
  406808:	4640      	mov	r0, r8
  40680a:	f8ca 7004 	str.w	r7, [sl, #4]
  40680e:	f7ff f90f 	bl	405a30 <__malloc_unlock>
  406812:	e751      	b.n	4066b8 <_realloc_r+0xe4>
  406814:	682b      	ldr	r3, [r5, #0]
  406816:	6003      	str	r3, [r0, #0]
  406818:	686b      	ldr	r3, [r5, #4]
  40681a:	6043      	str	r3, [r0, #4]
  40681c:	2a1b      	cmp	r2, #27
  40681e:	d82d      	bhi.n	40687c <_realloc_r+0x2a8>
  406820:	f100 0308 	add.w	r3, r0, #8
  406824:	f105 0208 	add.w	r2, r5, #8
  406828:	e71b      	b.n	406662 <_realloc_r+0x8e>
  40682a:	4632      	mov	r2, r6
  40682c:	6829      	ldr	r1, [r5, #0]
  40682e:	6011      	str	r1, [r2, #0]
  406830:	6869      	ldr	r1, [r5, #4]
  406832:	6051      	str	r1, [r2, #4]
  406834:	68a9      	ldr	r1, [r5, #8]
  406836:	6091      	str	r1, [r2, #8]
  406838:	461c      	mov	r4, r3
  40683a:	46d1      	mov	r9, sl
  40683c:	e72a      	b.n	406694 <_realloc_r+0xc0>
  40683e:	eb09 0107 	add.w	r1, r9, r7
  406842:	ebab 0b07 	sub.w	fp, fp, r7
  406846:	f04b 0201 	orr.w	r2, fp, #1
  40684a:	6099      	str	r1, [r3, #8]
  40684c:	604a      	str	r2, [r1, #4]
  40684e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406852:	f003 0301 	and.w	r3, r3, #1
  406856:	431f      	orrs	r7, r3
  406858:	4640      	mov	r0, r8
  40685a:	f845 7c04 	str.w	r7, [r5, #-4]
  40685e:	f7ff f8e7 	bl	405a30 <__malloc_unlock>
  406862:	462e      	mov	r6, r5
  406864:	e728      	b.n	4066b8 <_realloc_r+0xe4>
  406866:	4629      	mov	r1, r5
  406868:	f7ff fe50 	bl	40650c <memmove>
  40686c:	e6ff      	b.n	40666e <_realloc_r+0x9a>
  40686e:	4629      	mov	r1, r5
  406870:	4630      	mov	r0, r6
  406872:	461c      	mov	r4, r3
  406874:	46d1      	mov	r9, sl
  406876:	f7ff fe49 	bl	40650c <memmove>
  40687a:	e70b      	b.n	406694 <_realloc_r+0xc0>
  40687c:	68ab      	ldr	r3, [r5, #8]
  40687e:	6083      	str	r3, [r0, #8]
  406880:	68eb      	ldr	r3, [r5, #12]
  406882:	60c3      	str	r3, [r0, #12]
  406884:	2a24      	cmp	r2, #36	; 0x24
  406886:	d017      	beq.n	4068b8 <_realloc_r+0x2e4>
  406888:	f100 0310 	add.w	r3, r0, #16
  40688c:	f105 0210 	add.w	r2, r5, #16
  406890:	e6e7      	b.n	406662 <_realloc_r+0x8e>
  406892:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406896:	f023 0303 	bic.w	r3, r3, #3
  40689a:	441c      	add	r4, r3
  40689c:	462e      	mov	r6, r5
  40689e:	e6f9      	b.n	406694 <_realloc_r+0xc0>
  4068a0:	68a9      	ldr	r1, [r5, #8]
  4068a2:	f8ca 1010 	str.w	r1, [sl, #16]
  4068a6:	68e9      	ldr	r1, [r5, #12]
  4068a8:	f8ca 1014 	str.w	r1, [sl, #20]
  4068ac:	2a24      	cmp	r2, #36	; 0x24
  4068ae:	d00c      	beq.n	4068ca <_realloc_r+0x2f6>
  4068b0:	3510      	adds	r5, #16
  4068b2:	f10a 0218 	add.w	r2, sl, #24
  4068b6:	e7b9      	b.n	40682c <_realloc_r+0x258>
  4068b8:	692b      	ldr	r3, [r5, #16]
  4068ba:	6103      	str	r3, [r0, #16]
  4068bc:	696b      	ldr	r3, [r5, #20]
  4068be:	6143      	str	r3, [r0, #20]
  4068c0:	f105 0218 	add.w	r2, r5, #24
  4068c4:	f100 0318 	add.w	r3, r0, #24
  4068c8:	e6cb      	b.n	406662 <_realloc_r+0x8e>
  4068ca:	692a      	ldr	r2, [r5, #16]
  4068cc:	f8ca 2018 	str.w	r2, [sl, #24]
  4068d0:	696a      	ldr	r2, [r5, #20]
  4068d2:	f8ca 201c 	str.w	r2, [sl, #28]
  4068d6:	3518      	adds	r5, #24
  4068d8:	f10a 0220 	add.w	r2, sl, #32
  4068dc:	e7a6      	b.n	40682c <_realloc_r+0x258>
  4068de:	4632      	mov	r2, r6
  4068e0:	e77f      	b.n	4067e2 <_realloc_r+0x20e>
  4068e2:	4629      	mov	r1, r5
  4068e4:	4630      	mov	r0, r6
  4068e6:	9301      	str	r3, [sp, #4]
  4068e8:	f7ff fe10 	bl	40650c <memmove>
  4068ec:	9b01      	ldr	r3, [sp, #4]
  4068ee:	e77e      	b.n	4067ee <_realloc_r+0x21a>
  4068f0:	68a9      	ldr	r1, [r5, #8]
  4068f2:	f8ca 1010 	str.w	r1, [sl, #16]
  4068f6:	68e9      	ldr	r1, [r5, #12]
  4068f8:	f8ca 1014 	str.w	r1, [sl, #20]
  4068fc:	2a24      	cmp	r2, #36	; 0x24
  4068fe:	d003      	beq.n	406908 <_realloc_r+0x334>
  406900:	3510      	adds	r5, #16
  406902:	f10a 0218 	add.w	r2, sl, #24
  406906:	e76c      	b.n	4067e2 <_realloc_r+0x20e>
  406908:	692a      	ldr	r2, [r5, #16]
  40690a:	f8ca 2018 	str.w	r2, [sl, #24]
  40690e:	696a      	ldr	r2, [r5, #20]
  406910:	f8ca 201c 	str.w	r2, [sl, #28]
  406914:	3518      	adds	r5, #24
  406916:	f10a 0220 	add.w	r2, sl, #32
  40691a:	e762      	b.n	4067e2 <_realloc_r+0x20e>
  40691c:	20400444 	.word	0x20400444

00406920 <__ascii_wctomb>:
  406920:	b121      	cbz	r1, 40692c <__ascii_wctomb+0xc>
  406922:	2aff      	cmp	r2, #255	; 0xff
  406924:	d804      	bhi.n	406930 <__ascii_wctomb+0x10>
  406926:	700a      	strb	r2, [r1, #0]
  406928:	2001      	movs	r0, #1
  40692a:	4770      	bx	lr
  40692c:	4608      	mov	r0, r1
  40692e:	4770      	bx	lr
  406930:	238a      	movs	r3, #138	; 0x8a
  406932:	6003      	str	r3, [r0, #0]
  406934:	f04f 30ff 	mov.w	r0, #4294967295
  406938:	4770      	bx	lr
  40693a:	bf00      	nop

0040693c <__aeabi_drsub>:
  40693c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406940:	e002      	b.n	406948 <__adddf3>
  406942:	bf00      	nop

00406944 <__aeabi_dsub>:
  406944:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406948 <__adddf3>:
  406948:	b530      	push	{r4, r5, lr}
  40694a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40694e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406952:	ea94 0f05 	teq	r4, r5
  406956:	bf08      	it	eq
  406958:	ea90 0f02 	teqeq	r0, r2
  40695c:	bf1f      	itttt	ne
  40695e:	ea54 0c00 	orrsne.w	ip, r4, r0
  406962:	ea55 0c02 	orrsne.w	ip, r5, r2
  406966:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40696a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40696e:	f000 80e2 	beq.w	406b36 <__adddf3+0x1ee>
  406972:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406976:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40697a:	bfb8      	it	lt
  40697c:	426d      	neglt	r5, r5
  40697e:	dd0c      	ble.n	40699a <__adddf3+0x52>
  406980:	442c      	add	r4, r5
  406982:	ea80 0202 	eor.w	r2, r0, r2
  406986:	ea81 0303 	eor.w	r3, r1, r3
  40698a:	ea82 0000 	eor.w	r0, r2, r0
  40698e:	ea83 0101 	eor.w	r1, r3, r1
  406992:	ea80 0202 	eor.w	r2, r0, r2
  406996:	ea81 0303 	eor.w	r3, r1, r3
  40699a:	2d36      	cmp	r5, #54	; 0x36
  40699c:	bf88      	it	hi
  40699e:	bd30      	pophi	{r4, r5, pc}
  4069a0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4069a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4069a8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4069ac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4069b0:	d002      	beq.n	4069b8 <__adddf3+0x70>
  4069b2:	4240      	negs	r0, r0
  4069b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4069b8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4069bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4069c0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4069c4:	d002      	beq.n	4069cc <__adddf3+0x84>
  4069c6:	4252      	negs	r2, r2
  4069c8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4069cc:	ea94 0f05 	teq	r4, r5
  4069d0:	f000 80a7 	beq.w	406b22 <__adddf3+0x1da>
  4069d4:	f1a4 0401 	sub.w	r4, r4, #1
  4069d8:	f1d5 0e20 	rsbs	lr, r5, #32
  4069dc:	db0d      	blt.n	4069fa <__adddf3+0xb2>
  4069de:	fa02 fc0e 	lsl.w	ip, r2, lr
  4069e2:	fa22 f205 	lsr.w	r2, r2, r5
  4069e6:	1880      	adds	r0, r0, r2
  4069e8:	f141 0100 	adc.w	r1, r1, #0
  4069ec:	fa03 f20e 	lsl.w	r2, r3, lr
  4069f0:	1880      	adds	r0, r0, r2
  4069f2:	fa43 f305 	asr.w	r3, r3, r5
  4069f6:	4159      	adcs	r1, r3
  4069f8:	e00e      	b.n	406a18 <__adddf3+0xd0>
  4069fa:	f1a5 0520 	sub.w	r5, r5, #32
  4069fe:	f10e 0e20 	add.w	lr, lr, #32
  406a02:	2a01      	cmp	r2, #1
  406a04:	fa03 fc0e 	lsl.w	ip, r3, lr
  406a08:	bf28      	it	cs
  406a0a:	f04c 0c02 	orrcs.w	ip, ip, #2
  406a0e:	fa43 f305 	asr.w	r3, r3, r5
  406a12:	18c0      	adds	r0, r0, r3
  406a14:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406a18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406a1c:	d507      	bpl.n	406a2e <__adddf3+0xe6>
  406a1e:	f04f 0e00 	mov.w	lr, #0
  406a22:	f1dc 0c00 	rsbs	ip, ip, #0
  406a26:	eb7e 0000 	sbcs.w	r0, lr, r0
  406a2a:	eb6e 0101 	sbc.w	r1, lr, r1
  406a2e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406a32:	d31b      	bcc.n	406a6c <__adddf3+0x124>
  406a34:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406a38:	d30c      	bcc.n	406a54 <__adddf3+0x10c>
  406a3a:	0849      	lsrs	r1, r1, #1
  406a3c:	ea5f 0030 	movs.w	r0, r0, rrx
  406a40:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406a44:	f104 0401 	add.w	r4, r4, #1
  406a48:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406a4c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406a50:	f080 809a 	bcs.w	406b88 <__adddf3+0x240>
  406a54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406a58:	bf08      	it	eq
  406a5a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406a5e:	f150 0000 	adcs.w	r0, r0, #0
  406a62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406a66:	ea41 0105 	orr.w	r1, r1, r5
  406a6a:	bd30      	pop	{r4, r5, pc}
  406a6c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406a70:	4140      	adcs	r0, r0
  406a72:	eb41 0101 	adc.w	r1, r1, r1
  406a76:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406a7a:	f1a4 0401 	sub.w	r4, r4, #1
  406a7e:	d1e9      	bne.n	406a54 <__adddf3+0x10c>
  406a80:	f091 0f00 	teq	r1, #0
  406a84:	bf04      	itt	eq
  406a86:	4601      	moveq	r1, r0
  406a88:	2000      	moveq	r0, #0
  406a8a:	fab1 f381 	clz	r3, r1
  406a8e:	bf08      	it	eq
  406a90:	3320      	addeq	r3, #32
  406a92:	f1a3 030b 	sub.w	r3, r3, #11
  406a96:	f1b3 0220 	subs.w	r2, r3, #32
  406a9a:	da0c      	bge.n	406ab6 <__adddf3+0x16e>
  406a9c:	320c      	adds	r2, #12
  406a9e:	dd08      	ble.n	406ab2 <__adddf3+0x16a>
  406aa0:	f102 0c14 	add.w	ip, r2, #20
  406aa4:	f1c2 020c 	rsb	r2, r2, #12
  406aa8:	fa01 f00c 	lsl.w	r0, r1, ip
  406aac:	fa21 f102 	lsr.w	r1, r1, r2
  406ab0:	e00c      	b.n	406acc <__adddf3+0x184>
  406ab2:	f102 0214 	add.w	r2, r2, #20
  406ab6:	bfd8      	it	le
  406ab8:	f1c2 0c20 	rsble	ip, r2, #32
  406abc:	fa01 f102 	lsl.w	r1, r1, r2
  406ac0:	fa20 fc0c 	lsr.w	ip, r0, ip
  406ac4:	bfdc      	itt	le
  406ac6:	ea41 010c 	orrle.w	r1, r1, ip
  406aca:	4090      	lslle	r0, r2
  406acc:	1ae4      	subs	r4, r4, r3
  406ace:	bfa2      	ittt	ge
  406ad0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406ad4:	4329      	orrge	r1, r5
  406ad6:	bd30      	popge	{r4, r5, pc}
  406ad8:	ea6f 0404 	mvn.w	r4, r4
  406adc:	3c1f      	subs	r4, #31
  406ade:	da1c      	bge.n	406b1a <__adddf3+0x1d2>
  406ae0:	340c      	adds	r4, #12
  406ae2:	dc0e      	bgt.n	406b02 <__adddf3+0x1ba>
  406ae4:	f104 0414 	add.w	r4, r4, #20
  406ae8:	f1c4 0220 	rsb	r2, r4, #32
  406aec:	fa20 f004 	lsr.w	r0, r0, r4
  406af0:	fa01 f302 	lsl.w	r3, r1, r2
  406af4:	ea40 0003 	orr.w	r0, r0, r3
  406af8:	fa21 f304 	lsr.w	r3, r1, r4
  406afc:	ea45 0103 	orr.w	r1, r5, r3
  406b00:	bd30      	pop	{r4, r5, pc}
  406b02:	f1c4 040c 	rsb	r4, r4, #12
  406b06:	f1c4 0220 	rsb	r2, r4, #32
  406b0a:	fa20 f002 	lsr.w	r0, r0, r2
  406b0e:	fa01 f304 	lsl.w	r3, r1, r4
  406b12:	ea40 0003 	orr.w	r0, r0, r3
  406b16:	4629      	mov	r1, r5
  406b18:	bd30      	pop	{r4, r5, pc}
  406b1a:	fa21 f004 	lsr.w	r0, r1, r4
  406b1e:	4629      	mov	r1, r5
  406b20:	bd30      	pop	{r4, r5, pc}
  406b22:	f094 0f00 	teq	r4, #0
  406b26:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406b2a:	bf06      	itte	eq
  406b2c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406b30:	3401      	addeq	r4, #1
  406b32:	3d01      	subne	r5, #1
  406b34:	e74e      	b.n	4069d4 <__adddf3+0x8c>
  406b36:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406b3a:	bf18      	it	ne
  406b3c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406b40:	d029      	beq.n	406b96 <__adddf3+0x24e>
  406b42:	ea94 0f05 	teq	r4, r5
  406b46:	bf08      	it	eq
  406b48:	ea90 0f02 	teqeq	r0, r2
  406b4c:	d005      	beq.n	406b5a <__adddf3+0x212>
  406b4e:	ea54 0c00 	orrs.w	ip, r4, r0
  406b52:	bf04      	itt	eq
  406b54:	4619      	moveq	r1, r3
  406b56:	4610      	moveq	r0, r2
  406b58:	bd30      	pop	{r4, r5, pc}
  406b5a:	ea91 0f03 	teq	r1, r3
  406b5e:	bf1e      	ittt	ne
  406b60:	2100      	movne	r1, #0
  406b62:	2000      	movne	r0, #0
  406b64:	bd30      	popne	{r4, r5, pc}
  406b66:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406b6a:	d105      	bne.n	406b78 <__adddf3+0x230>
  406b6c:	0040      	lsls	r0, r0, #1
  406b6e:	4149      	adcs	r1, r1
  406b70:	bf28      	it	cs
  406b72:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406b76:	bd30      	pop	{r4, r5, pc}
  406b78:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406b7c:	bf3c      	itt	cc
  406b7e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406b82:	bd30      	popcc	{r4, r5, pc}
  406b84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406b88:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406b8c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406b90:	f04f 0000 	mov.w	r0, #0
  406b94:	bd30      	pop	{r4, r5, pc}
  406b96:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406b9a:	bf1a      	itte	ne
  406b9c:	4619      	movne	r1, r3
  406b9e:	4610      	movne	r0, r2
  406ba0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406ba4:	bf1c      	itt	ne
  406ba6:	460b      	movne	r3, r1
  406ba8:	4602      	movne	r2, r0
  406baa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406bae:	bf06      	itte	eq
  406bb0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406bb4:	ea91 0f03 	teqeq	r1, r3
  406bb8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406bbc:	bd30      	pop	{r4, r5, pc}
  406bbe:	bf00      	nop

00406bc0 <__aeabi_ui2d>:
  406bc0:	f090 0f00 	teq	r0, #0
  406bc4:	bf04      	itt	eq
  406bc6:	2100      	moveq	r1, #0
  406bc8:	4770      	bxeq	lr
  406bca:	b530      	push	{r4, r5, lr}
  406bcc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406bd0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406bd4:	f04f 0500 	mov.w	r5, #0
  406bd8:	f04f 0100 	mov.w	r1, #0
  406bdc:	e750      	b.n	406a80 <__adddf3+0x138>
  406bde:	bf00      	nop

00406be0 <__aeabi_i2d>:
  406be0:	f090 0f00 	teq	r0, #0
  406be4:	bf04      	itt	eq
  406be6:	2100      	moveq	r1, #0
  406be8:	4770      	bxeq	lr
  406bea:	b530      	push	{r4, r5, lr}
  406bec:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406bf0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406bf4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406bf8:	bf48      	it	mi
  406bfa:	4240      	negmi	r0, r0
  406bfc:	f04f 0100 	mov.w	r1, #0
  406c00:	e73e      	b.n	406a80 <__adddf3+0x138>
  406c02:	bf00      	nop

00406c04 <__aeabi_f2d>:
  406c04:	0042      	lsls	r2, r0, #1
  406c06:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406c0a:	ea4f 0131 	mov.w	r1, r1, rrx
  406c0e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406c12:	bf1f      	itttt	ne
  406c14:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406c18:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406c1c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406c20:	4770      	bxne	lr
  406c22:	f092 0f00 	teq	r2, #0
  406c26:	bf14      	ite	ne
  406c28:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406c2c:	4770      	bxeq	lr
  406c2e:	b530      	push	{r4, r5, lr}
  406c30:	f44f 7460 	mov.w	r4, #896	; 0x380
  406c34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406c38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406c3c:	e720      	b.n	406a80 <__adddf3+0x138>
  406c3e:	bf00      	nop

00406c40 <__aeabi_ul2d>:
  406c40:	ea50 0201 	orrs.w	r2, r0, r1
  406c44:	bf08      	it	eq
  406c46:	4770      	bxeq	lr
  406c48:	b530      	push	{r4, r5, lr}
  406c4a:	f04f 0500 	mov.w	r5, #0
  406c4e:	e00a      	b.n	406c66 <__aeabi_l2d+0x16>

00406c50 <__aeabi_l2d>:
  406c50:	ea50 0201 	orrs.w	r2, r0, r1
  406c54:	bf08      	it	eq
  406c56:	4770      	bxeq	lr
  406c58:	b530      	push	{r4, r5, lr}
  406c5a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406c5e:	d502      	bpl.n	406c66 <__aeabi_l2d+0x16>
  406c60:	4240      	negs	r0, r0
  406c62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406c66:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406c6a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406c6e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406c72:	f43f aedc 	beq.w	406a2e <__adddf3+0xe6>
  406c76:	f04f 0203 	mov.w	r2, #3
  406c7a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406c7e:	bf18      	it	ne
  406c80:	3203      	addne	r2, #3
  406c82:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406c86:	bf18      	it	ne
  406c88:	3203      	addne	r2, #3
  406c8a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406c8e:	f1c2 0320 	rsb	r3, r2, #32
  406c92:	fa00 fc03 	lsl.w	ip, r0, r3
  406c96:	fa20 f002 	lsr.w	r0, r0, r2
  406c9a:	fa01 fe03 	lsl.w	lr, r1, r3
  406c9e:	ea40 000e 	orr.w	r0, r0, lr
  406ca2:	fa21 f102 	lsr.w	r1, r1, r2
  406ca6:	4414      	add	r4, r2
  406ca8:	e6c1      	b.n	406a2e <__adddf3+0xe6>
  406caa:	bf00      	nop

00406cac <__aeabi_dmul>:
  406cac:	b570      	push	{r4, r5, r6, lr}
  406cae:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406cb2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406cb6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406cba:	bf1d      	ittte	ne
  406cbc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406cc0:	ea94 0f0c 	teqne	r4, ip
  406cc4:	ea95 0f0c 	teqne	r5, ip
  406cc8:	f000 f8de 	bleq	406e88 <__aeabi_dmul+0x1dc>
  406ccc:	442c      	add	r4, r5
  406cce:	ea81 0603 	eor.w	r6, r1, r3
  406cd2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406cd6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406cda:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406cde:	bf18      	it	ne
  406ce0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406ce4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406ce8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406cec:	d038      	beq.n	406d60 <__aeabi_dmul+0xb4>
  406cee:	fba0 ce02 	umull	ip, lr, r0, r2
  406cf2:	f04f 0500 	mov.w	r5, #0
  406cf6:	fbe1 e502 	umlal	lr, r5, r1, r2
  406cfa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406cfe:	fbe0 e503 	umlal	lr, r5, r0, r3
  406d02:	f04f 0600 	mov.w	r6, #0
  406d06:	fbe1 5603 	umlal	r5, r6, r1, r3
  406d0a:	f09c 0f00 	teq	ip, #0
  406d0e:	bf18      	it	ne
  406d10:	f04e 0e01 	orrne.w	lr, lr, #1
  406d14:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406d18:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406d1c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406d20:	d204      	bcs.n	406d2c <__aeabi_dmul+0x80>
  406d22:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  406d26:	416d      	adcs	r5, r5
  406d28:	eb46 0606 	adc.w	r6, r6, r6
  406d2c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406d30:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406d34:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406d38:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406d3c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406d40:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406d44:	bf88      	it	hi
  406d46:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406d4a:	d81e      	bhi.n	406d8a <__aeabi_dmul+0xde>
  406d4c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406d50:	bf08      	it	eq
  406d52:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406d56:	f150 0000 	adcs.w	r0, r0, #0
  406d5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406d5e:	bd70      	pop	{r4, r5, r6, pc}
  406d60:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406d64:	ea46 0101 	orr.w	r1, r6, r1
  406d68:	ea40 0002 	orr.w	r0, r0, r2
  406d6c:	ea81 0103 	eor.w	r1, r1, r3
  406d70:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406d74:	bfc2      	ittt	gt
  406d76:	ebd4 050c 	rsbsgt	r5, r4, ip
  406d7a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406d7e:	bd70      	popgt	{r4, r5, r6, pc}
  406d80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406d84:	f04f 0e00 	mov.w	lr, #0
  406d88:	3c01      	subs	r4, #1
  406d8a:	f300 80ab 	bgt.w	406ee4 <__aeabi_dmul+0x238>
  406d8e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406d92:	bfde      	ittt	le
  406d94:	2000      	movle	r0, #0
  406d96:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406d9a:	bd70      	pople	{r4, r5, r6, pc}
  406d9c:	f1c4 0400 	rsb	r4, r4, #0
  406da0:	3c20      	subs	r4, #32
  406da2:	da35      	bge.n	406e10 <__aeabi_dmul+0x164>
  406da4:	340c      	adds	r4, #12
  406da6:	dc1b      	bgt.n	406de0 <__aeabi_dmul+0x134>
  406da8:	f104 0414 	add.w	r4, r4, #20
  406dac:	f1c4 0520 	rsb	r5, r4, #32
  406db0:	fa00 f305 	lsl.w	r3, r0, r5
  406db4:	fa20 f004 	lsr.w	r0, r0, r4
  406db8:	fa01 f205 	lsl.w	r2, r1, r5
  406dbc:	ea40 0002 	orr.w	r0, r0, r2
  406dc0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406dc4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406dc8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406dcc:	fa21 f604 	lsr.w	r6, r1, r4
  406dd0:	eb42 0106 	adc.w	r1, r2, r6
  406dd4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406dd8:	bf08      	it	eq
  406dda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406dde:	bd70      	pop	{r4, r5, r6, pc}
  406de0:	f1c4 040c 	rsb	r4, r4, #12
  406de4:	f1c4 0520 	rsb	r5, r4, #32
  406de8:	fa00 f304 	lsl.w	r3, r0, r4
  406dec:	fa20 f005 	lsr.w	r0, r0, r5
  406df0:	fa01 f204 	lsl.w	r2, r1, r4
  406df4:	ea40 0002 	orr.w	r0, r0, r2
  406df8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406dfc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406e00:	f141 0100 	adc.w	r1, r1, #0
  406e04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406e08:	bf08      	it	eq
  406e0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406e0e:	bd70      	pop	{r4, r5, r6, pc}
  406e10:	f1c4 0520 	rsb	r5, r4, #32
  406e14:	fa00 f205 	lsl.w	r2, r0, r5
  406e18:	ea4e 0e02 	orr.w	lr, lr, r2
  406e1c:	fa20 f304 	lsr.w	r3, r0, r4
  406e20:	fa01 f205 	lsl.w	r2, r1, r5
  406e24:	ea43 0302 	orr.w	r3, r3, r2
  406e28:	fa21 f004 	lsr.w	r0, r1, r4
  406e2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406e30:	fa21 f204 	lsr.w	r2, r1, r4
  406e34:	ea20 0002 	bic.w	r0, r0, r2
  406e38:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406e3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406e40:	bf08      	it	eq
  406e42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406e46:	bd70      	pop	{r4, r5, r6, pc}
  406e48:	f094 0f00 	teq	r4, #0
  406e4c:	d10f      	bne.n	406e6e <__aeabi_dmul+0x1c2>
  406e4e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  406e52:	0040      	lsls	r0, r0, #1
  406e54:	eb41 0101 	adc.w	r1, r1, r1
  406e58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406e5c:	bf08      	it	eq
  406e5e:	3c01      	subeq	r4, #1
  406e60:	d0f7      	beq.n	406e52 <__aeabi_dmul+0x1a6>
  406e62:	ea41 0106 	orr.w	r1, r1, r6
  406e66:	f095 0f00 	teq	r5, #0
  406e6a:	bf18      	it	ne
  406e6c:	4770      	bxne	lr
  406e6e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  406e72:	0052      	lsls	r2, r2, #1
  406e74:	eb43 0303 	adc.w	r3, r3, r3
  406e78:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406e7c:	bf08      	it	eq
  406e7e:	3d01      	subeq	r5, #1
  406e80:	d0f7      	beq.n	406e72 <__aeabi_dmul+0x1c6>
  406e82:	ea43 0306 	orr.w	r3, r3, r6
  406e86:	4770      	bx	lr
  406e88:	ea94 0f0c 	teq	r4, ip
  406e8c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406e90:	bf18      	it	ne
  406e92:	ea95 0f0c 	teqne	r5, ip
  406e96:	d00c      	beq.n	406eb2 <__aeabi_dmul+0x206>
  406e98:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406e9c:	bf18      	it	ne
  406e9e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406ea2:	d1d1      	bne.n	406e48 <__aeabi_dmul+0x19c>
  406ea4:	ea81 0103 	eor.w	r1, r1, r3
  406ea8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406eac:	f04f 0000 	mov.w	r0, #0
  406eb0:	bd70      	pop	{r4, r5, r6, pc}
  406eb2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406eb6:	bf06      	itte	eq
  406eb8:	4610      	moveq	r0, r2
  406eba:	4619      	moveq	r1, r3
  406ebc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406ec0:	d019      	beq.n	406ef6 <__aeabi_dmul+0x24a>
  406ec2:	ea94 0f0c 	teq	r4, ip
  406ec6:	d102      	bne.n	406ece <__aeabi_dmul+0x222>
  406ec8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406ecc:	d113      	bne.n	406ef6 <__aeabi_dmul+0x24a>
  406ece:	ea95 0f0c 	teq	r5, ip
  406ed2:	d105      	bne.n	406ee0 <__aeabi_dmul+0x234>
  406ed4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406ed8:	bf1c      	itt	ne
  406eda:	4610      	movne	r0, r2
  406edc:	4619      	movne	r1, r3
  406ede:	d10a      	bne.n	406ef6 <__aeabi_dmul+0x24a>
  406ee0:	ea81 0103 	eor.w	r1, r1, r3
  406ee4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406ee8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406eec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406ef0:	f04f 0000 	mov.w	r0, #0
  406ef4:	bd70      	pop	{r4, r5, r6, pc}
  406ef6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406efa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406efe:	bd70      	pop	{r4, r5, r6, pc}

00406f00 <__aeabi_ddiv>:
  406f00:	b570      	push	{r4, r5, r6, lr}
  406f02:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406f06:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406f0a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406f0e:	bf1d      	ittte	ne
  406f10:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406f14:	ea94 0f0c 	teqne	r4, ip
  406f18:	ea95 0f0c 	teqne	r5, ip
  406f1c:	f000 f8a7 	bleq	40706e <__aeabi_ddiv+0x16e>
  406f20:	eba4 0405 	sub.w	r4, r4, r5
  406f24:	ea81 0e03 	eor.w	lr, r1, r3
  406f28:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406f2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406f30:	f000 8088 	beq.w	407044 <__aeabi_ddiv+0x144>
  406f34:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406f38:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406f3c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406f40:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406f44:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406f48:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406f4c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406f50:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406f54:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406f58:	429d      	cmp	r5, r3
  406f5a:	bf08      	it	eq
  406f5c:	4296      	cmpeq	r6, r2
  406f5e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406f62:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406f66:	d202      	bcs.n	406f6e <__aeabi_ddiv+0x6e>
  406f68:	085b      	lsrs	r3, r3, #1
  406f6a:	ea4f 0232 	mov.w	r2, r2, rrx
  406f6e:	1ab6      	subs	r6, r6, r2
  406f70:	eb65 0503 	sbc.w	r5, r5, r3
  406f74:	085b      	lsrs	r3, r3, #1
  406f76:	ea4f 0232 	mov.w	r2, r2, rrx
  406f7a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406f7e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406f82:	ebb6 0e02 	subs.w	lr, r6, r2
  406f86:	eb75 0e03 	sbcs.w	lr, r5, r3
  406f8a:	bf22      	ittt	cs
  406f8c:	1ab6      	subcs	r6, r6, r2
  406f8e:	4675      	movcs	r5, lr
  406f90:	ea40 000c 	orrcs.w	r0, r0, ip
  406f94:	085b      	lsrs	r3, r3, #1
  406f96:	ea4f 0232 	mov.w	r2, r2, rrx
  406f9a:	ebb6 0e02 	subs.w	lr, r6, r2
  406f9e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406fa2:	bf22      	ittt	cs
  406fa4:	1ab6      	subcs	r6, r6, r2
  406fa6:	4675      	movcs	r5, lr
  406fa8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406fac:	085b      	lsrs	r3, r3, #1
  406fae:	ea4f 0232 	mov.w	r2, r2, rrx
  406fb2:	ebb6 0e02 	subs.w	lr, r6, r2
  406fb6:	eb75 0e03 	sbcs.w	lr, r5, r3
  406fba:	bf22      	ittt	cs
  406fbc:	1ab6      	subcs	r6, r6, r2
  406fbe:	4675      	movcs	r5, lr
  406fc0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406fc4:	085b      	lsrs	r3, r3, #1
  406fc6:	ea4f 0232 	mov.w	r2, r2, rrx
  406fca:	ebb6 0e02 	subs.w	lr, r6, r2
  406fce:	eb75 0e03 	sbcs.w	lr, r5, r3
  406fd2:	bf22      	ittt	cs
  406fd4:	1ab6      	subcs	r6, r6, r2
  406fd6:	4675      	movcs	r5, lr
  406fd8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406fdc:	ea55 0e06 	orrs.w	lr, r5, r6
  406fe0:	d018      	beq.n	407014 <__aeabi_ddiv+0x114>
  406fe2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406fe6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406fea:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406fee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406ff2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406ff6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406ffa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406ffe:	d1c0      	bne.n	406f82 <__aeabi_ddiv+0x82>
  407000:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407004:	d10b      	bne.n	40701e <__aeabi_ddiv+0x11e>
  407006:	ea41 0100 	orr.w	r1, r1, r0
  40700a:	f04f 0000 	mov.w	r0, #0
  40700e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407012:	e7b6      	b.n	406f82 <__aeabi_ddiv+0x82>
  407014:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407018:	bf04      	itt	eq
  40701a:	4301      	orreq	r1, r0
  40701c:	2000      	moveq	r0, #0
  40701e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407022:	bf88      	it	hi
  407024:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407028:	f63f aeaf 	bhi.w	406d8a <__aeabi_dmul+0xde>
  40702c:	ebb5 0c03 	subs.w	ip, r5, r3
  407030:	bf04      	itt	eq
  407032:	ebb6 0c02 	subseq.w	ip, r6, r2
  407036:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40703a:	f150 0000 	adcs.w	r0, r0, #0
  40703e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407042:	bd70      	pop	{r4, r5, r6, pc}
  407044:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407048:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40704c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407050:	bfc2      	ittt	gt
  407052:	ebd4 050c 	rsbsgt	r5, r4, ip
  407056:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40705a:	bd70      	popgt	{r4, r5, r6, pc}
  40705c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407060:	f04f 0e00 	mov.w	lr, #0
  407064:	3c01      	subs	r4, #1
  407066:	e690      	b.n	406d8a <__aeabi_dmul+0xde>
  407068:	ea45 0e06 	orr.w	lr, r5, r6
  40706c:	e68d      	b.n	406d8a <__aeabi_dmul+0xde>
  40706e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407072:	ea94 0f0c 	teq	r4, ip
  407076:	bf08      	it	eq
  407078:	ea95 0f0c 	teqeq	r5, ip
  40707c:	f43f af3b 	beq.w	406ef6 <__aeabi_dmul+0x24a>
  407080:	ea94 0f0c 	teq	r4, ip
  407084:	d10a      	bne.n	40709c <__aeabi_ddiv+0x19c>
  407086:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40708a:	f47f af34 	bne.w	406ef6 <__aeabi_dmul+0x24a>
  40708e:	ea95 0f0c 	teq	r5, ip
  407092:	f47f af25 	bne.w	406ee0 <__aeabi_dmul+0x234>
  407096:	4610      	mov	r0, r2
  407098:	4619      	mov	r1, r3
  40709a:	e72c      	b.n	406ef6 <__aeabi_dmul+0x24a>
  40709c:	ea95 0f0c 	teq	r5, ip
  4070a0:	d106      	bne.n	4070b0 <__aeabi_ddiv+0x1b0>
  4070a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4070a6:	f43f aefd 	beq.w	406ea4 <__aeabi_dmul+0x1f8>
  4070aa:	4610      	mov	r0, r2
  4070ac:	4619      	mov	r1, r3
  4070ae:	e722      	b.n	406ef6 <__aeabi_dmul+0x24a>
  4070b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4070b4:	bf18      	it	ne
  4070b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4070ba:	f47f aec5 	bne.w	406e48 <__aeabi_dmul+0x19c>
  4070be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4070c2:	f47f af0d 	bne.w	406ee0 <__aeabi_dmul+0x234>
  4070c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4070ca:	f47f aeeb 	bne.w	406ea4 <__aeabi_dmul+0x1f8>
  4070ce:	e712      	b.n	406ef6 <__aeabi_dmul+0x24a>

004070d0 <__gedf2>:
  4070d0:	f04f 3cff 	mov.w	ip, #4294967295
  4070d4:	e006      	b.n	4070e4 <__cmpdf2+0x4>
  4070d6:	bf00      	nop

004070d8 <__ledf2>:
  4070d8:	f04f 0c01 	mov.w	ip, #1
  4070dc:	e002      	b.n	4070e4 <__cmpdf2+0x4>
  4070de:	bf00      	nop

004070e0 <__cmpdf2>:
  4070e0:	f04f 0c01 	mov.w	ip, #1
  4070e4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4070e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4070ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4070f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4070f4:	bf18      	it	ne
  4070f6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4070fa:	d01b      	beq.n	407134 <__cmpdf2+0x54>
  4070fc:	b001      	add	sp, #4
  4070fe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407102:	bf0c      	ite	eq
  407104:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407108:	ea91 0f03 	teqne	r1, r3
  40710c:	bf02      	ittt	eq
  40710e:	ea90 0f02 	teqeq	r0, r2
  407112:	2000      	moveq	r0, #0
  407114:	4770      	bxeq	lr
  407116:	f110 0f00 	cmn.w	r0, #0
  40711a:	ea91 0f03 	teq	r1, r3
  40711e:	bf58      	it	pl
  407120:	4299      	cmppl	r1, r3
  407122:	bf08      	it	eq
  407124:	4290      	cmpeq	r0, r2
  407126:	bf2c      	ite	cs
  407128:	17d8      	asrcs	r0, r3, #31
  40712a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40712e:	f040 0001 	orr.w	r0, r0, #1
  407132:	4770      	bx	lr
  407134:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407138:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40713c:	d102      	bne.n	407144 <__cmpdf2+0x64>
  40713e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407142:	d107      	bne.n	407154 <__cmpdf2+0x74>
  407144:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407148:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40714c:	d1d6      	bne.n	4070fc <__cmpdf2+0x1c>
  40714e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407152:	d0d3      	beq.n	4070fc <__cmpdf2+0x1c>
  407154:	f85d 0b04 	ldr.w	r0, [sp], #4
  407158:	4770      	bx	lr
  40715a:	bf00      	nop

0040715c <__aeabi_cdrcmple>:
  40715c:	4684      	mov	ip, r0
  40715e:	4610      	mov	r0, r2
  407160:	4662      	mov	r2, ip
  407162:	468c      	mov	ip, r1
  407164:	4619      	mov	r1, r3
  407166:	4663      	mov	r3, ip
  407168:	e000      	b.n	40716c <__aeabi_cdcmpeq>
  40716a:	bf00      	nop

0040716c <__aeabi_cdcmpeq>:
  40716c:	b501      	push	{r0, lr}
  40716e:	f7ff ffb7 	bl	4070e0 <__cmpdf2>
  407172:	2800      	cmp	r0, #0
  407174:	bf48      	it	mi
  407176:	f110 0f00 	cmnmi.w	r0, #0
  40717a:	bd01      	pop	{r0, pc}

0040717c <__aeabi_dcmpeq>:
  40717c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407180:	f7ff fff4 	bl	40716c <__aeabi_cdcmpeq>
  407184:	bf0c      	ite	eq
  407186:	2001      	moveq	r0, #1
  407188:	2000      	movne	r0, #0
  40718a:	f85d fb08 	ldr.w	pc, [sp], #8
  40718e:	bf00      	nop

00407190 <__aeabi_dcmplt>:
  407190:	f84d ed08 	str.w	lr, [sp, #-8]!
  407194:	f7ff ffea 	bl	40716c <__aeabi_cdcmpeq>
  407198:	bf34      	ite	cc
  40719a:	2001      	movcc	r0, #1
  40719c:	2000      	movcs	r0, #0
  40719e:	f85d fb08 	ldr.w	pc, [sp], #8
  4071a2:	bf00      	nop

004071a4 <__aeabi_dcmple>:
  4071a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4071a8:	f7ff ffe0 	bl	40716c <__aeabi_cdcmpeq>
  4071ac:	bf94      	ite	ls
  4071ae:	2001      	movls	r0, #1
  4071b0:	2000      	movhi	r0, #0
  4071b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4071b6:	bf00      	nop

004071b8 <__aeabi_dcmpge>:
  4071b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4071bc:	f7ff ffce 	bl	40715c <__aeabi_cdrcmple>
  4071c0:	bf94      	ite	ls
  4071c2:	2001      	movls	r0, #1
  4071c4:	2000      	movhi	r0, #0
  4071c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4071ca:	bf00      	nop

004071cc <__aeabi_dcmpgt>:
  4071cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4071d0:	f7ff ffc4 	bl	40715c <__aeabi_cdrcmple>
  4071d4:	bf34      	ite	cc
  4071d6:	2001      	movcc	r0, #1
  4071d8:	2000      	movcs	r0, #0
  4071da:	f85d fb08 	ldr.w	pc, [sp], #8
  4071de:	bf00      	nop

004071e0 <__aeabi_dcmpun>:
  4071e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4071e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4071e8:	d102      	bne.n	4071f0 <__aeabi_dcmpun+0x10>
  4071ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4071ee:	d10a      	bne.n	407206 <__aeabi_dcmpun+0x26>
  4071f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4071f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4071f8:	d102      	bne.n	407200 <__aeabi_dcmpun+0x20>
  4071fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4071fe:	d102      	bne.n	407206 <__aeabi_dcmpun+0x26>
  407200:	f04f 0000 	mov.w	r0, #0
  407204:	4770      	bx	lr
  407206:	f04f 0001 	mov.w	r0, #1
  40720a:	4770      	bx	lr

0040720c <__aeabi_d2iz>:
  40720c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407210:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407214:	d215      	bcs.n	407242 <__aeabi_d2iz+0x36>
  407216:	d511      	bpl.n	40723c <__aeabi_d2iz+0x30>
  407218:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40721c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407220:	d912      	bls.n	407248 <__aeabi_d2iz+0x3c>
  407222:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407226:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40722a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40722e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407232:	fa23 f002 	lsr.w	r0, r3, r2
  407236:	bf18      	it	ne
  407238:	4240      	negne	r0, r0
  40723a:	4770      	bx	lr
  40723c:	f04f 0000 	mov.w	r0, #0
  407240:	4770      	bx	lr
  407242:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407246:	d105      	bne.n	407254 <__aeabi_d2iz+0x48>
  407248:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40724c:	bf08      	it	eq
  40724e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407252:	4770      	bx	lr
  407254:	f04f 0000 	mov.w	r0, #0
  407258:	4770      	bx	lr
  40725a:	bf00      	nop
  40725c:	0000005b 	.word	0x0000005b
  407260:	0000205d 	.word	0x0000205d
  407264:	00000a0d 	.word	0x00000a0d
  407268:	00005441 	.word	0x00005441
  40726c:	522b5441 	.word	0x522b5441
  407270:	54455345 	.word	0x54455345
  407274:	00000000 	.word	0x00000000
  407278:	4e2b5441 	.word	0x4e2b5441
  40727c:	43454d41 	.word	0x43454d41
  407280:	6e65696c 	.word	0x6e65696c
  407284:	00000074 	.word	0x00000074
  407288:	30316d68 	.word	0x30316d68
  40728c:	696c635f 	.word	0x696c635f
  407290:	5f746e65 	.word	0x5f746e65
  407294:	74696e69 	.word	0x74696e69
  407298:	00000000 	.word	0x00000000
  40729c:	492b5441 	.word	0x492b5441
  4072a0:	31454d4d 	.word	0x31454d4d
  4072a4:	00000000 	.word	0x00000000
  4072a8:	522b5441 	.word	0x522b5441
  4072ac:	31454c4f 	.word	0x31454c4f
  4072b0:	00000000 	.word	0x00000000
  4072b4:	442b5441 	.word	0x442b5441
  4072b8:	3f435349 	.word	0x3f435349
  4072bc:	00000000 	.word	0x00000000
  4072c0:	432b5441 	.word	0x432b5441
  4072c4:	34444e4f 	.word	0x34444e4f
  4072c8:	39333633 	.word	0x39333633
  4072cc:	44423844 	.word	0x44423844
  4072d0:	00004431 	.word	0x00004431
  4072d4:	6f636e65 	.word	0x6f636e65
  4072d8:	50726564 	.word	0x50726564
  4072dc:	6f43736f 	.word	0x6f43736f
  4072e0:	20746e75 	.word	0x20746e75
  4072e4:	0a206425 	.word	0x0a206425
  4072e8:	00000000 	.word	0x00000000
  4072ec:	00000021 	.word	0x00000021
  4072f0:	67616c66 	.word	0x67616c66
  4072f4:	74756220 	.word	0x74756220
  4072f8:	64252074 	.word	0x64252074
  4072fc:	00000a20 	.word	0x00000a20
  407300:	63696e49 	.word	0x63696e49
  407304:	696c6169 	.word	0x696c6169
  407308:	646e617a 	.word	0x646e617a
  40730c:	2e2e2e6f 	.word	0x2e2e2e6f
  407310:	00000a0d 	.word	0x00000a0d
  407314:	666e6f43 	.word	0x666e6f43
  407318:	48206769 	.word	0x48206769
  40731c:	20353043 	.word	0x20353043
  407320:	65696c43 	.word	0x65696c43
  407324:	2e2e746e 	.word	0x2e2e746e
  407328:	000a0d2e 	.word	0x000a0d2e
  40732c:	646e616d 	.word	0x646e616d
  407330:	6f646e61 	.word	0x6f646e61
  407334:	0d2e2e2e 	.word	0x0d2e2e2e
  407338:	0000000a 	.word	0x0000000a
  40733c:	20642576 	.word	0x20642576
  407340:	0000000a 	.word	0x0000000a
  407344:	6f636e65 	.word	0x6f636e65
  407348:	00726564 	.word	0x00726564

0040734c <_global_impure_ptr>:
  40734c:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  40735c:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40736c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40737c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40738c:	0000296c 00000030                       l)..0...

00407394 <blanks.7223>:
  407394:	20202020 20202020 20202020 20202020                     

004073a4 <zeroes.7224>:
  4073a4:	30303030 30303030 30303030 30303030     0000000000000000
  4073b4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4073c4:	00000000                                ....

004073c8 <__mprec_bigtens>:
  4073c8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4073d8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4073e8:	7f73bf3c 75154fdd                       <.s..O.u

004073f0 <__mprec_tens>:
  4073f0:	00000000 3ff00000 00000000 40240000     .......?......$@
  407400:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407410:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407420:	00000000 412e8480 00000000 416312d0     .......A......cA
  407430:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407440:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407450:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407460:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407470:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407480:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407490:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4074a0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4074b0:	79d99db4 44ea7843                       ...yCx.D

004074b8 <p05.6055>:
  4074b8:	00000005 00000019 0000007d 00000043     ........}...C...
  4074c8:	49534f50 00000058 0000002e              POSIX.......

004074d4 <_ctype_>:
  4074d4:	20202000 20202020 28282020 20282828     .         ((((( 
  4074e4:	20202020 20202020 20202020 20202020                     
  4074f4:	10108820 10101010 10101010 10101010      ...............
  407504:	04040410 04040404 10040404 10101010     ................
  407514:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407524:	01010101 01010101 01010101 10101010     ................
  407534:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407544:	02020202 02020202 02020202 10101010     ................
  407554:	00000020 00000000 00000000 00000000      ...............
	...

004075d8 <_init>:
  4075d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4075da:	bf00      	nop
  4075dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4075de:	bc08      	pop	{r3}
  4075e0:	469e      	mov	lr, r3
  4075e2:	4770      	bx	lr

004075e4 <__init_array_start>:
  4075e4:	004042f9 	.word	0x004042f9

004075e8 <__frame_dummy_init_array_entry>:
  4075e8:	00400165                                e.@.

004075ec <_fini>:
  4075ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4075ee:	bf00      	nop
  4075f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4075f2:	bc08      	pop	{r3}
  4075f4:	469e      	mov	lr, r3
  4075f6:	4770      	bx	lr

004075f8 <__fini_array_start>:
  4075f8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0b24 2040                                   $.@ 

20400444 <__malloc_av_>:
	...
2040044c:	0444 2040 0444 2040 044c 2040 044c 2040     D.@ D.@ L.@ L.@ 
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 

2040084c <__malloc_sbrk_base>:
2040084c:	ffff ffff                                   ....

20400850 <__malloc_trim_threshold>:
20400850:	0000 0002                                   ....

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	6921 0040 64e1 0040 0000 0000 74d4 0040     !i@..d@......t@.
20400944:	74d0 0040 7370 0040 7370 0040 7370 0040     .t@.ps@.ps@.ps@.
20400954:	7370 0040 7370 0040 7370 0040 7370 0040     ps@.ps@.ps@.ps@.
20400964:	7370 0040 7370 0040 ffff ffff ffff ffff     ps@.ps@.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
