verilog xlslice_v1_0_2 --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simpleFIFO_0_0/src/axis_data_fifo_0/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simpleFIFO_0_0/src/axis_data_fifo_0/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/src/design_1_xlslice_1_1/sim/design_1_xlslice_1_1.v" \
"../../../bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/src/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/src/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/src/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \

verilog xlconstant_v1_1_7 --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simpleFIFO_0_0/src/axis_data_fifo_0/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simpleFIFO_0_0/src/axis_data_fifo_0/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/src/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \

verilog xlconcat_v2_1_4 --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simpleFIFO_0_0/src/axis_data_fifo_0/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simpleFIFO_0_0/src/axis_data_fifo_0/hdl" --include "../../../../radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/src/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/src/design_1_slicecomplex_imag_0/sim/design_1_slicecomplex_imag_0.v" \
"../../../bd/design_1/ip/design_1_doug_custom_0_0/src/radio_subIP_0_1/src/design_1_xlslice_2_2/sim/design_1_xlslice_2_2.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_1_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_1_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_1_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_1_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_1_r_0.v" \
"../../../bd/design_1/ip/design_1_simpleFIFO_0_0/src/axis_data_fifo_0/sim/axis_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
