TOPLEVEL = JRF_complex
MODULE = jrf_complex_test
VERILOG_SOURCES = $(WORKDIR)/gen/JRF_complex.v $(WORKDIR)/gen/DelayElementSim_*.v
include $(shell cocotb-config --makefiles)/Makefile.sim