I 000054 55 1661          1397612740062 clk_module_01
(_unit VHDL (clk_module_01 0 28 (clk_module_01 0 37 ))
	(_version va7)
	(_time 1397612740063 2014.04.15 21:45:40)
	(_source (\./../src/clk_module_01.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27702423737021327070637d202123202221742122)
	(_entity
		(_time 1397611335415)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ((i 3))))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ((i 3))))))
		(_signal (_internal mr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ((i 3))))))
		(_signal (_internal ck ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ((i 3))))))
		(_constant (_internal t0 ~extSTD.STANDARD.TIME 0 40 (_architecture ((ps 4666817730467332096)))))
		(_constant (_internal t1 ~extSTD.STANDARD.TIME 0 41 (_architecture ((ps 4666818280223145984)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((clk)(ck)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(2)))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_alias((clr)(mr)))(_simpleassign BUF)(_target(0))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . clk_module_01 4 -1
	)
)
I 000053 55 4816          1397612739937 fast_encoder
(_unit VHDL (fast_encoder 0 31 (fast_encoder 0 43 ))
	(_version va7)
	(_time 1397612739938 2014.04.15 21:45:39)
	(_source (\./../src/fast_encoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code aaa5fafdfafcfdbda8afecf0feacffaca9acfcacae)
	(_entity
		(_time 1397609034381)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36 (_entity (_out (_string \"11111111"\)))))
		(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~1~13 0 44 (_scalar (_to (i 0)(i 1)))))
		(_signal (_internal f0 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f1 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f2 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f3 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f4 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f5 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f6 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f7 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal sum_f ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal SignBit ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal nDin ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal Bregv ~STD_LOGIC_VECTOR{15~downto~0}~132 0 66 (_process 11 )))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_target(3))(_sensitivity(14)(15)(17(d_4_1))))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(16))(_sensitivity(0)))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(5))(_sensitivity(16)))))
			(line__56(_architecture 3 0 56 (_assignment (_simple)(_target(6))(_sensitivity(16)))))
			(line__57(_architecture 4 0 57 (_assignment (_simple)(_target(7))(_sensitivity(16)))))
			(line__58(_architecture 5 0 58 (_assignment (_simple)(_target(8))(_sensitivity(16)))))
			(line__59(_architecture 6 0 59 (_assignment (_simple)(_target(9))(_sensitivity(16)))))
			(line__60(_architecture 7 0 60 (_assignment (_simple)(_target(10))(_sensitivity(16)))))
			(line__61(_architecture 8 0 61 (_assignment (_simple)(_target(11))(_sensitivity(16)))))
			(line__62(_architecture 9 0 62 (_assignment (_simple)(_target(12))(_sensitivity(16)))))
			(line__63(_architecture 10 0 63 (_assignment (_simple)(_target(13))(_sensitivity(5)(6)(7)(8)(9)(10)(11)(12)))))
			(p1(_architecture 11 0 65 (_process (_simple)(_target(14)(15)(17)(4))(_sensitivity(2))(_monitor)(_read(13)(16)(0(15))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . fast_encoder 12 -1
	)
)
I 000044 55 3303          1397612740000 l2u
(_unit VHDL (l2u 0 31 (l2u 0 41 ))
	(_version va7)
	(_time 1397612740001 2014.04.15 21:45:39)
	(_source (\./../src/l2u.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code e8e7edbee2beb9feb8bdfab3bceebbebeaefedeebb)
	(_entity
		(_time 1397609034521)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_entity (_out (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal SignBit ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal nDin ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal D2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((uLaw)(SignBit)(Segment)(Areg)))(_target(2))(_sensitivity(3)(4)(8)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(7))(_sensitivity(6(d_15_2)))(_monitor))))
			(line__53(_architecture 3 0 53 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(p1(_architecture 4 0 55 (_process (_simple)(_target(3)(4)(8))(_sensitivity(1))(_read(0(15))(5(d_4_1))(5(d_5_2))(5(6))(5(d_6_3))(5(7))(5(d_7_4))(5(8))(5(d_8_5))(5(9))(5(d_9_6))(5(10))(5(d_10_7))(5(11))(5(d_11_8))(5(12))(5(d_15_13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(515 )
		(770 )
		(197379 )
		(131586 )
		(33686018 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
	)
	(_model . l2u 5 -1
	)
)
V 000047 55 8710          1397651737876 l2u_TB
(_unit VHDL (l2u_tb 0 27 (l2u_tb 0 38 ))
	(_version va7)
	(_time 1397651737877 2014.04.16 08:35:37)
	(_source (\./../compile/l2u_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code a1f1faf3a2f7f0b4fea0b5fbf2a7f2a2a3a6a4a4f7)
	(_entity
		(_time 1397648706888)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_component
		(u2l
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 81 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 84 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(clk_module_01
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ((i 3))))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ((i 3))))))
			)
		)
		(ramp_gen
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(MuLawDecoder
			(_object
				(_port (_internal MuLaw_Audio ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~138 0 69 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(fast_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(uLaw_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(l2u
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~132 0 59 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_entity (_out (_string \"11111111"\)))))
			)
		)
	)
	(_instantiation UUT 0 112 (_component u2l )
		(_port
			((Din)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Out))
		)
		(_use (_entity . u2l)
		)
	)
	(_instantiation u1_clk_module 0 120 (_component clk_module_01 )
		(_port
			((clk)(clk))
			((clr)(clr))
		)
		(_use (_entity . clk_module_01)
			(_port
				((clr)(clr))
				((clk)(clk))
			)
		)
	)
	(_instantiation u2_ramp_gen 0 126 (_component ramp_gen )
		(_port
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Ramp))
		)
		(_use (_entity . ramp_gen)
		)
	)
	(_instantiation u3_uLawDecoder 0 133 (_component MuLawDecoder )
		(_port
			((MuLaw_Audio)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Linear_Audio)(Linear_Audio))
		)
		(_use (_entity . MuLawDecoder)
			(_port
				((clr)(clr))
				((clk)(clk))
				((MuLaw_Audio)(MuLaw_Audio))
				((Linear_Audio)(Linear_Audio))
			)
		)
	)
	(_instantiation u4_fast_encoder 0 141 (_component fast_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((dv)(dv))
			((uLaw)(u4_uLaw))
		)
		(_use (_entity . fast_encoder)
			(_port
				((Din)(Din))
				((ce)(ce))
				((clk)(clk))
				((uLaw)(uLaw))
				((dv)(dv))
			)
		)
	)
	(_instantiation u5_uLaw_encoder 0 150 (_component uLaw_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((Done)(Done))
			((uLaw)(u5_uLaw))
		)
		(_use (_entity . uLaw_encoder)
			(_port
				((ce)(ce))
				((clk)(clk))
				((Din)(Din))
				((Done)(Done))
				((uLaw)(uLaw))
			)
		)
	)
	(_instantiation u6_l2u 0 159 (_component l2u )
		(_port
			((Din)(Linear_Out))
			((clk)(clk))
			((uLaw)(u6_uLaw))
		)
		(_use (_entity . l2u)
		)
	)
	(_object
		(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u4_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u5_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u6_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal VCC ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Linear_Out ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Linear_Ramp ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__169(_architecture 0 0 169 (_assignment (_simple)(_target(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . l2u_TB 1 -1
	)
)
I 000044 55 2523          1397612740224 RTL
(_unit VHDL (mulawdecoder 0 30 (rtl 0 39 ))
	(_version va7)
	(_time 1397612740225 2014.04.15 21:45:40)
	(_source (\./../src/mulawdecoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code c3949797c594c4d5c1c6d49996c5c6c5c0c595c5c7)
	(_entity
		(_time 1397610596175)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MuLaw_Audio ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal Segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal Step ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_process 0 )))
		(_variable (_internal SignBit ~extieee.std_logic_1164.STD_LOGIC 0 44 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal InA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_process 0 )))
		(_process
			(Decoder(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2(7))(2(d_6_4))(2(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(2 )
		(33686018 33686018 131586 )
		(514 )
		(33686018 33686018 514 )
		(131586 )
		(33686018 33686018 2 )
		(33686018 )
		(33686018 33686018 )
		(33686018 2 )
		(33686018 131586 )
		(33686018 514 )
	)
	(_model . RTL 1 -1
	)
)
I 000049 55 1903          1397653914900 ramp_gen
(_unit VHDL (ramp_gen 0 31 (ramp_gen 0 42 ))
	(_version va7)
	(_time 1397653914901 2014.04.16 09:11:54)
	(_source (\./../src/ramp_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code a2a6a0f5a1f5a2b5a3f1e4f8f4a4a7a4f7a5a0a4a3)
	(_entity
		(_time 1397653914898)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Qout ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~122 0 36 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ramp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((Qout)(ramp)))(_target(2))(_sensitivity(4)))))
			(p1(_architecture 1 0 47 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . ramp_gen 2 -1
	)
)
I 000044 55 2868          1397653717419 u2l
(_unit VHDL (u2l 0 31 (u2l 0 42 ))
	(_version va7)
	(_time 1397653717420 2014.04.16 09:08:37)
	(_source (\./../src/u2l.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 393c6839326e3e2e3f3b2b633b3e3c3a3b3f6a3e3c)
	(_entity
		(_time 1397611216356)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal signBit ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_process 3 )))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((signBit)(Din(7))))(_simpleassign "not")(_target(5))(_sensitivity(0(7))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(4))(_sensitivity(0(d_6_4))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(6))(_sensitivity(0(d_3_0))))))
			(p1(_architecture 3 0 52 (_process (_simple)(_target(3))(_sensitivity(1))(_read(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 50529027 771 )
		(2 )
		(50529027 50529027 3 )
		(514 )
		(50529027 50529027 )
		(131586 )
		(50529027 197379 )
		(33686018 )
		(50529027 771 )
		(33686018 2 )
		(50529027 3 )
		(33686018 514 )
		(50529027 )
		(33686018 131586 )
		(197379 )
	)
	(_model . u2l 5 -1
	)
)
I 000044 55 2890          1397612740109 RTL
(_unit VHDL (ulaw_encoder 0 55 (rtl 0 45 ))
	(_version va7)
	(_time 1397612740110 2014.04.15 21:45:40)
	(_source (\./../src/uLaw_Encoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 55035056030200425103130f015300535653035351)
	(_entity
		(_time 1397609738878)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 59 (_entity (_in ))))
		(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61 (_entity (_out (_string \"11111111"\)))))
		(_signal (_internal TC ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_signal (_internal SignBit ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)(8(d_4_1))))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((Done)(TC)))(_simpleassign "not")(_target(3))(_sensitivity(5)))))
			(p1(_architecture 2 0 55 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(1))(_monitor)(_read(0)(2)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(131586 )
		(33686018 33686018 50463234 33751811 )
		(33686018 33686018 33751554 50529027 )
		(33686018 33686018 33751554 33686018 )
		(33686018 33686018 50463234 50463234 )
	)
	(_model . RTL 3 -1
	)
)
V 000047 55 9214          1397654128371 l2u_TB
(_unit VHDL (l2u_tb 0 27 (l2u_tb 0 39 ))
	(_version va7)
	(_time 1397654128372 2014.04.16 09:15:28)
	(_source (\./../compile/l2u_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 8283d38982d4d397dd8c96d8d184d18180858787d4)
	(_entity
		(_time 1397654128369)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_component
		(u2l
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(clk_module_01
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ((i 3))))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ((i 3))))))
			)
		)
		(ramp_gen
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_out (_string \"00000000"\)))))
				(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(MuLawDecoder
			(_object
				(_port (_internal MuLaw_Audio ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(fast_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(uLaw_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(l2u
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_entity (_out (_string \"11111111"\)))))
			)
		)
	)
	(_instantiation UUT 0 114 (_component u2l )
		(_port
			((Din)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Out))
		)
		(_use (_entity . u2l)
		)
	)
	(_instantiation u1_clk_module 0 122 (_component clk_module_01 )
		(_port
			((clk)(clk))
			((clr)(clr))
		)
		(_use (_entity . clk_module_01)
			(_port
				((clr)(clr))
				((clk)(clk))
			)
		)
	)
	(_instantiation u2_ramp_gen 0 128 (_component ramp_gen )
		(_port
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Ramp))
			((Qout_delayed)(Qout_delayed))
		)
		(_use (_entity . ramp_gen)
		)
	)
	(_instantiation u3_uLawDecoder 0 136 (_component MuLawDecoder )
		(_port
			((MuLaw_Audio)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Linear_Audio)(Linear_Audio))
		)
		(_use (_entity . MuLawDecoder)
			(_port
				((clr)(clr))
				((clk)(clk))
				((MuLaw_Audio)(MuLaw_Audio))
				((Linear_Audio)(Linear_Audio))
			)
		)
	)
	(_instantiation u4_fast_encoder 0 144 (_component fast_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((dv)(dv))
			((uLaw)(u4_uLaw))
		)
		(_use (_entity . fast_encoder)
			(_port
				((Din)(Din))
				((ce)(ce))
				((clk)(clk))
				((uLaw)(uLaw))
				((dv)(dv))
			)
		)
	)
	(_instantiation u5_uLaw_encoder 0 153 (_component uLaw_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((Done)(Done))
			((uLaw)(u5_uLaw))
		)
		(_use (_entity . uLaw_encoder)
			(_port
				((ce)(ce))
				((clk)(clk))
				((Din)(Din))
				((Done)(Done))
				((uLaw)(uLaw))
			)
		)
	)
	(_instantiation u6_l2u 0 162 (_component l2u )
		(_port
			((Din)(Linear_Out))
			((clk)(clk))
			((uLaw)(u6_uLaw))
		)
		(_use (_entity . l2u)
		)
	)
	(_object
		(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u4_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u5_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u6_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal VCC ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Linear_Out ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Linear_Ramp ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 108 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__172(_architecture 0 0 172 (_assignment (_simple)(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . l2u_TB 1 -1
	)
)
V 000047 55 9214          1397654163984 l2u_TB
(_unit VHDL (l2u_tb 0 27 (l2u_tb 0 39 ))
	(_version va7)
	(_time 1397654163985 2014.04.16 09:16:03)
	(_source (\./../compile/l2u_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code a1f1a6f3a2f7f0b4feafb5fbf2a7f2a2a3a6a4a4f7)
	(_entity
		(_time 1397654128368)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_component
		(u2l
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(clk_module_01
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ((i 3))))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ((i 3))))))
			)
		)
		(ramp_gen
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_out (_string \"00000000"\)))))
				(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(MuLawDecoder
			(_object
				(_port (_internal MuLaw_Audio ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(fast_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(uLaw_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(l2u
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_entity (_out (_string \"11111111"\)))))
			)
		)
	)
	(_instantiation UUT 0 114 (_component u2l )
		(_port
			((Din)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Out))
		)
		(_use (_entity . u2l)
		)
	)
	(_instantiation u1_clk_module 0 122 (_component clk_module_01 )
		(_port
			((clk)(clk))
			((clr)(clr))
		)
		(_use (_entity . clk_module_01)
			(_port
				((clr)(clr))
				((clk)(clk))
			)
		)
	)
	(_instantiation u2_ramp_gen 0 128 (_component ramp_gen )
		(_port
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Ramp))
			((Qout_delayed)(Qout_delayed))
		)
		(_use (_entity . ramp_gen)
		)
	)
	(_instantiation u3_uLawDecoder 0 136 (_component MuLawDecoder )
		(_port
			((MuLaw_Audio)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Linear_Audio)(Linear_Audio))
		)
		(_use (_entity . MuLawDecoder)
			(_port
				((clr)(clr))
				((clk)(clk))
				((MuLaw_Audio)(MuLaw_Audio))
				((Linear_Audio)(Linear_Audio))
			)
		)
	)
	(_instantiation u4_fast_encoder 0 144 (_component fast_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((dv)(dv))
			((uLaw)(u4_uLaw))
		)
		(_use (_entity . fast_encoder)
			(_port
				((Din)(Din))
				((ce)(ce))
				((clk)(clk))
				((uLaw)(uLaw))
				((dv)(dv))
			)
		)
	)
	(_instantiation u5_uLaw_encoder 0 153 (_component uLaw_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((Done)(Done))
			((uLaw)(u5_uLaw))
		)
		(_use (_entity . uLaw_encoder)
			(_port
				((ce)(ce))
				((clk)(clk))
				((Din)(Din))
				((Done)(Done))
				((uLaw)(uLaw))
			)
		)
	)
	(_instantiation u6_l2u 0 162 (_component l2u )
		(_port
			((Din)(Linear_Out))
			((clk)(clk))
			((uLaw)(u6_uLaw))
		)
		(_use (_entity . l2u)
		)
	)
	(_object
		(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u4_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u5_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u6_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal VCC ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Linear_Out ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Linear_Ramp ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 108 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__172(_architecture 0 0 172 (_assignment (_simple)(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . l2u_TB 1 -1
	)
)
I 000044 55 2855          1397654484589 u2l
(_unit VHDL (u2l 0 31 (u2l 0 42 ))
	(_version va7)
	(_time 1397654484590 2014.04.16 09:21:24)
	(_source (\./../src/u2l.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code f7a5f3a2f2a0f0e0f1f5e5adf5f0f2f4f5f1a4f0f2)
	(_entity
		(_time 1397611216356)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal signBit ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_process 3 )))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((signBit)(Din(7))))(_simpleassign "not")(_target(5))(_sensitivity(0(7))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(4))(_sensitivity(0(d_6_4))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(6))(_sensitivity(0(d_3_0))))))
			(p1(_architecture 3 0 52 (_process (_simple)(_target(3))(_sensitivity(1))(_read(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 50529027 771 )
		(2 )
		(50529027 50529027 3 )
		(514 )
		(50529027 50529027 )
		(131586 )
		(50529027 197379 )
		(33686018 )
		(50529027 771 )
		(33686018 2 )
		(50529027 3 )
		(33686018 514 )
		(50529027 )
		(33686018 131586 )
	)
	(_model . u2l 5 -1
	)
)
I 000044 55 2855          1397654523199 u2l
(_unit VHDL (u2l 0 31 (u2l 0 42 ))
	(_version va7)
	(_time 1397654523200 2014.04.16 09:22:03)
	(_source (\./../src/u2l.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code c9c9c499c29ecedecfcbdb93cbcecccacbcf9acecc)
	(_entity
		(_time 1397611216356)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal signBit ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_process 3 )))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((signBit)(Din(7))))(_simpleassign "not")(_target(5))(_sensitivity(0(7))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(4))(_sensitivity(0(d_6_4))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(6))(_sensitivity(0(d_3_0))))))
			(p1(_architecture 3 0 52 (_process (_simple)(_target(3))(_sensitivity(1))(_read(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 50529027 771 )
		(2 )
		(50529027 50529027 3 )
		(514 )
		(50529027 50529027 )
		(131586 )
		(50529027 197379 )
		(33686018 )
		(50529027 771 )
		(33686018 2 )
		(50529027 3 )
		(33686018 514 )
		(50529027 )
		(33686018 131586 )
	)
	(_model . u2l 5 -1
	)
)
I 000044 55 2782          1397654606830 u2l
(_unit VHDL (u2l 0 31 (u2l 0 42 ))
	(_version va7)
	(_time 1397654606831 2014.04.16 09:23:26)
	(_source (\./../src/u2l.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 792c2a7d722e7e6e7f7b6b237b7e7c7a7b7f2a7e7c)
	(_entity
		(_time 1397611216356)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal signBit ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_process 3 )))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((signBit)(Din(7))))(_simpleassign "not")(_target(5))(_sensitivity(0(7))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(4))(_sensitivity(0(d_6_4))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(6))(_sensitivity(0(d_3_0))))))
			(p1(_architecture 3 0 52 (_process (_simple)(_target(3))(_sensitivity(1))(_read(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 514 )
		(2 )
		(33686018 33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(33686018 131586 )
		(33686018 )
		(33686018 514 )
		(33686018 2 )
	)
	(_model . u2l 5 -1
	)
)
I 000044 55 2782          1397654746497 u2l
(_unit VHDL (u2l 0 31 (u2l 0 42 ))
	(_version va7)
	(_time 1397654746498 2014.04.16 09:25:46)
	(_source (\./../src/u2l.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 0d5f090e5b5a0a1a0b0c1f570f0a080e0f0b5e0a08)
	(_entity
		(_time 1397611216356)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal signBit ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_process 3 )))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((signBit)(Din(7))))(_simpleassign "not")(_target(5))(_sensitivity(0(7))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(4))(_sensitivity(0(d_6_4))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(6))(_sensitivity(0(d_3_0))))))
			(p1(_architecture 3 0 52 (_process (_simple)(_target(3))(_sensitivity(1))(_read(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 514 )
		(2 )
		(33686018 33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(33686018 131586 )
		(33686018 )
		(33686018 514 )
		(33686018 2 )
	)
	(_model . u2l 5 -1
	)
)
V 000047 55 9408          1397655159898 l2u_TB
(_unit VHDL (l2u_tb 0 27 (l2u_tb 0 39 ))
	(_version va7)
	(_time 1397655159899 2014.04.16 09:32:39)
	(_source (\./../compile/l2u_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code e7e3e2b1e2b1b6f2b8b4f3bdb4e1b4e4e5e0e2e2b1)
	(_entity
		(_time 1397655159896)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_component
		(u2l
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(clk_module_01
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ((i 3))))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ((i 3))))))
			)
		)
		(ramp_gen
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_out (_string \"00000000"\)))))
				(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(MuLawDecoder
			(_object
				(_port (_internal MuLaw_Audio ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(fast_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(uLaw_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(l2u
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_entity (_out (_string \"11111111"\)))))
			)
		)
	)
	(_instantiation UUT 0 118 (_component u2l )
		(_port
			((Din)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Out))
		)
		(_use (_entity . u2l)
		)
	)
	(_instantiation u1_clk_module 0 126 (_component clk_module_01 )
		(_port
			((clk)(clk))
			((clr)(clr))
		)
		(_use (_entity . clk_module_01)
			(_port
				((clr)(clr))
				((clk)(clk))
			)
		)
	)
	(_instantiation u2_ramp_gen 0 132 (_component ramp_gen )
		(_port
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Ramp))
			((Qout_delayed)(Qout_delayed))
		)
		(_use (_entity . ramp_gen)
		)
	)
	(_instantiation u3_uLawDecoder 0 140 (_component MuLawDecoder )
		(_port
			((MuLaw_Audio)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Linear_Audio)(Linear_Audio))
		)
		(_use (_entity . MuLawDecoder)
			(_port
				((clr)(clr))
				((clk)(clk))
				((MuLaw_Audio)(MuLaw_Audio))
				((Linear_Audio)(Linear_Audio))
			)
		)
	)
	(_instantiation u4_fast_encoder 0 148 (_component fast_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((dv)(dv))
			((uLaw)(u4_uLaw))
		)
		(_use (_entity . fast_encoder)
			(_port
				((Din)(Din))
				((ce)(ce))
				((clk)(clk))
				((uLaw)(uLaw))
				((dv)(dv))
			)
		)
	)
	(_instantiation u5_uLaw_encoder 0 157 (_component uLaw_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((Done)(Done))
			((uLaw)(u5_uLaw))
		)
		(_use (_entity . uLaw_encoder)
			(_port
				((ce)(ce))
				((clk)(clk))
				((Din)(Din))
				((Done)(Done))
				((uLaw)(uLaw))
			)
		)
	)
	(_instantiation u6_l2u 0 166 (_component l2u )
		(_port
			((Din)(Linear_Out))
			((clk)(clk))
			((uLaw)(u6_uLaw))
		)
		(_use (_entity . l2u)
		)
	)
	(_object
		(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal error ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u4_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u5_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u6_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal VCC ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_architecture (_uni ))))
		(_signal (_internal Linear_Out ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 108 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Linear_Ramp ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 109 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(3))(_sensitivity(10)(11)))))
			(line__176(_architecture 1 0 176 (_assignment (_simple)(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . l2u_TB 2 -1
	)
)
V 000047 55 9438          1397655185355 l2u_TB
(_unit VHDL (l2u_tb 0 27 (l2u_tb 0 39 ))
	(_version va7)
	(_time 1397655185356 2014.04.16 09:33:05)
	(_source (\./../compile/l2u_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 5b540b5d0b0d0a4e04084f01085d0858595c5e5e0d)
	(_entity
		(_time 1397655185340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_component
		(u2l
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(clk_module_01
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ((i 3))))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ((i 3))))))
			)
		)
		(ramp_gen
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_out (_string \"00000000"\)))))
				(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(MuLawDecoder
			(_object
				(_port (_internal MuLaw_Audio ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(fast_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(uLaw_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(l2u
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_entity (_out (_string \"11111111"\)))))
			)
		)
	)
	(_instantiation UUT 0 118 (_component u2l )
		(_port
			((Din)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Out))
		)
		(_use (_entity . u2l)
		)
	)
	(_instantiation u1_clk_module 0 126 (_component clk_module_01 )
		(_port
			((clk)(clk))
			((clr)(clr))
		)
		(_use (_entity . clk_module_01)
			(_port
				((clr)(clr))
				((clk)(clk))
			)
		)
	)
	(_instantiation u2_ramp_gen 0 132 (_component ramp_gen )
		(_port
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Ramp))
			((Qout_delayed)(Qout_delayed))
		)
		(_use (_entity . ramp_gen)
		)
	)
	(_instantiation u3_uLawDecoder 0 140 (_component MuLawDecoder )
		(_port
			((MuLaw_Audio)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Linear_Audio)(Linear_Audio))
		)
		(_use (_entity . MuLawDecoder)
			(_port
				((clr)(clr))
				((clk)(clk))
				((MuLaw_Audio)(MuLaw_Audio))
				((Linear_Audio)(Linear_Audio))
			)
		)
	)
	(_instantiation u4_fast_encoder 0 148 (_component fast_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((dv)(dv))
			((uLaw)(u4_uLaw))
		)
		(_use (_entity . fast_encoder)
			(_port
				((Din)(Din))
				((ce)(ce))
				((clk)(clk))
				((uLaw)(uLaw))
				((dv)(dv))
			)
		)
	)
	(_instantiation u5_uLaw_encoder 0 157 (_component uLaw_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((Done)(Done))
			((uLaw)(u5_uLaw))
		)
		(_use (_entity . uLaw_encoder)
			(_port
				((ce)(ce))
				((clk)(clk))
				((Din)(Din))
				((Done)(Done))
				((uLaw)(uLaw))
			)
		)
	)
	(_instantiation u6_l2u 0 166 (_component l2u )
		(_port
			((Din)(Linear_Out))
			((clk)(clk))
			((uLaw)(u6_uLaw))
		)
		(_use (_entity . l2u)
		)
	)
	(_object
		(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal error ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u4_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u5_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u6_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal VCC ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_architecture (_uni ))))
		(_signal (_internal Linear_Out ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 108 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Linear_Ramp ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 109 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(3))(_sensitivity(10)(11)))))
			(line__176(_architecture 1 0 176 (_assignment (_simple)(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . l2u_TB 2 -1
	)
)
I 000053 55 4816          1397655324104 fast_encoder
(_unit VHDL (fast_encoder 0 31 (fast_encoder 0 43 ))
	(_version va7)
	(_time 1397655324105 2014.04.16 09:35:24)
	(_source (\./../src/fast_encoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 56025155510001415453100c025003505550005052)
	(_entity
		(_time 1397609034381)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36 (_entity (_out (_string \"11111111"\)))))
		(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~1~13 0 44 (_scalar (_to (i 0)(i 1)))))
		(_signal (_internal f0 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f1 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f2 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f3 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f4 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f5 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f6 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal f7 ~INTEGER~range~0~to~1~13 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal sum_f ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal SignBit ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal nDin ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal Bregv ~STD_LOGIC_VECTOR{15~downto~0}~132 0 66 (_process 11 )))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_target(3))(_sensitivity(14)(15)(17(d_4_1))))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(16))(_sensitivity(0)))))
			(line__55(_architecture 2 0 55 (_assignment (_simple)(_target(5))(_sensitivity(16)))))
			(line__56(_architecture 3 0 56 (_assignment (_simple)(_target(6))(_sensitivity(16)))))
			(line__57(_architecture 4 0 57 (_assignment (_simple)(_target(7))(_sensitivity(16)))))
			(line__58(_architecture 5 0 58 (_assignment (_simple)(_target(8))(_sensitivity(16)))))
			(line__59(_architecture 6 0 59 (_assignment (_simple)(_target(9))(_sensitivity(16)))))
			(line__60(_architecture 7 0 60 (_assignment (_simple)(_target(10))(_sensitivity(16)))))
			(line__61(_architecture 8 0 61 (_assignment (_simple)(_target(11))(_sensitivity(16)))))
			(line__62(_architecture 9 0 62 (_assignment (_simple)(_target(12))(_sensitivity(16)))))
			(line__63(_architecture 10 0 63 (_assignment (_simple)(_target(13))(_sensitivity(5)(6)(7)(8)(9)(10)(11)(12)))))
			(p1(_architecture 11 0 65 (_process (_simple)(_target(14)(15)(17)(4))(_sensitivity(2))(_monitor)(_read(13)(16)(0(15))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . fast_encoder 12 -1
	)
)
I 000044 55 3303          1397655324166 l2u
(_unit VHDL (l2u 0 31 (l2u 0 41 ))
	(_version va7)
	(_time 1397655324167 2014.04.16 09:35:24)
	(_source (\./../src/l2u.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 95c1c79f92c3c483c5c087cec193c69697929093c6)
	(_entity
		(_time 1397609034521)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_entity (_out (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal SignBit ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal nDin ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal D2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((uLaw)(SignBit)(Segment)(Areg)))(_target(2))(_sensitivity(3)(4)(8)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(7))(_sensitivity(6(d_15_2)))(_monitor))))
			(line__53(_architecture 3 0 53 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(p1(_architecture 4 0 55 (_process (_simple)(_target(3)(4)(8))(_sensitivity(1))(_read(0(15))(5(d_4_1))(5(d_5_2))(5(6))(5(d_6_3))(5(7))(5(d_7_4))(5(8))(5(d_8_5))(5(9))(5(d_9_6))(5(10))(5(d_10_7))(5(11))(5(d_11_8))(5(12))(5(d_15_13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(515 )
		(770 )
		(197379 )
		(131586 )
		(33686018 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
	)
	(_model . l2u 5 -1
	)
)
I 000054 55 1661          1397655324229 clk_module_01
(_unit VHDL (clk_module_01 0 28 (clk_module_01 0 37 ))
	(_version va7)
	(_time 1397655324230 2014.04.16 09:35:24)
	(_source (\./../src/clk_module_01.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d387d1818384d5c684849789d4d5d7d4d6d580d5d6)
	(_entity
		(_time 1397611335415)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ((i 3))))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ((i 3))))))
		(_signal (_internal mr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ((i 3))))))
		(_signal (_internal ck ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ((i 3))))))
		(_constant (_internal t0 ~extSTD.STANDARD.TIME 0 40 (_architecture ((ps 4666817730467332096)))))
		(_constant (_internal t1 ~extSTD.STANDARD.TIME 0 41 (_architecture ((ps 4666818280223145984)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((clk)(ck)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(2)))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_alias((clr)(mr)))(_simpleassign BUF)(_target(0))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . clk_module_01 4 -1
	)
)
I 000044 55 2890          1397655324276 RTL
(_unit VHDL (ulaw_encoder 0 55 (rtl 0 45 ))
	(_version va7)
	(_time 1397655324277 2014.04.16 09:35:24)
	(_source (\./../src/uLaw_Encoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 025705045355571506544458560457040104540406)
	(_entity
		(_time 1397609738878)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 59 (_entity (_in ))))
		(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 61 (_entity (_out (_string \"11111111"\)))))
		(_signal (_internal TC ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_signal (_internal SignBit ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_process
			(line__52(_architecture 0 0 52 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)(8(d_4_1))))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((Done)(TC)))(_simpleassign "not")(_target(3))(_sensitivity(5)))))
			(p1(_architecture 2 0 55 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(1))(_monitor)(_read(0)(2)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(131586 )
		(33686018 33686018 50463234 33751811 )
		(33686018 33686018 33751554 50529027 )
		(33686018 33686018 33751554 33686018 )
		(33686018 33686018 50463234 50463234 )
	)
	(_model . RTL 3 -1
	)
)
I 000049 55 1903          1397655324322 ramp_gen
(_unit VHDL (ramp_gen 0 31 (ramp_gen 0 42 ))
	(_version va7)
	(_time 1397655324323 2014.04.16 09:35:24)
	(_source (\./../src/ramp_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 31643134316631263062776b673734376436333730)
	(_entity
		(_time 1397653914897)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Qout ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~122 0 36 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ramp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((Qout)(ramp)))(_target(2))(_sensitivity(4)))))
			(p1(_architecture 1 0 47 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . ramp_gen 2 -1
	)
)
I 000044 55 2782          1397655324369 u2l
(_unit VHDL (u2l 0 31 (u2l 0 42 ))
	(_version va7)
	(_time 1397655324370 2014.04.16 09:35:24)
	(_source (\./../src/u2l.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 5f0a58590b085848595e4d055d585a5c5d590c585a)
	(_entity
		(_time 1397611216356)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal signBit ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal Areg ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_process 3 )))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((signBit)(Din(7))))(_simpleassign "not")(_target(5))(_sensitivity(0(7))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(4))(_sensitivity(0(d_6_4))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(6))(_sensitivity(0(d_3_0))))))
			(p1(_architecture 3 0 52 (_process (_simple)(_target(3))(_sensitivity(1))(_read(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 514 )
		(2 )
		(33686018 33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(33686018 131586 )
		(33686018 )
		(33686018 514 )
		(33686018 2 )
	)
	(_model . u2l 5 -1
	)
)
I 000044 55 2523          1397655324416 RTL
(_unit VHDL (mulawdecoder 0 30 (rtl 0 39 ))
	(_version va7)
	(_time 1397655324417 2014.04.16 09:35:24)
	(_source (\./../src/mulawdecoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code 8edad881ded989988c8b99d4db888b888d88d8888a)
	(_entity
		(_time 1397610596175)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MuLaw_Audio ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal Segment ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal Step ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_process 0 )))
		(_variable (_internal SignBit ~extieee.std_logic_1164.STD_LOGIC 0 44 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal InA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_process 0 )))
		(_process
			(Decoder(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2(7))(2(d_6_4))(2(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(2 )
		(33686018 33686018 131586 )
		(514 )
		(33686018 33686018 514 )
		(131586 )
		(33686018 33686018 2 )
		(33686018 )
		(33686018 33686018 )
		(33686018 2 )
		(33686018 131586 )
		(33686018 514 )
	)
	(_model . RTL 1 -1
	)
)
V 000047 55 9438          1397655324510 l2u_TB
(_unit VHDL (l2u_tb 0 27 (l2u_tb 0 39 ))
	(_version va7)
	(_time 1397655324511 2014.04.16 09:35:24)
	(_source (\./../compile/l2u_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_parameters dbg)
	(_code ecb8bdbabdbabdf9b3bff8b6bfeabfefeeebe9e9ba)
	(_entity
		(_time 1397655185339)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	)
	(_component
		(u2l
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(clk_module_01
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ((i 3))))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ((i 3))))))
			)
		)
		(ramp_gen
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal Qout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_out (_string \"00000000"\)))))
				(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(MuLawDecoder
			(_object
				(_port (_internal MuLaw_Audio ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(fast_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(uLaw_encoder
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ((i 2))))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_entity (_out (_string \"11111111"\)))))
			)
		)
		(l2u
			(_object
				(_port (_internal Din ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal uLaw ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_entity (_out (_string \"11111111"\)))))
			)
		)
	)
	(_instantiation UUT 0 118 (_component u2l )
		(_port
			((Din)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Out))
		)
		(_use (_entity . u2l)
		)
	)
	(_instantiation u1_clk_module 0 126 (_component clk_module_01 )
		(_port
			((clk)(clk))
			((clr)(clr))
		)
		(_use (_entity . clk_module_01)
			(_port
				((clr)(clr))
				((clk)(clk))
			)
		)
	)
	(_instantiation u2_ramp_gen 0 132 (_component ramp_gen )
		(_port
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Ramp))
			((Qout_delayed)(Qout_delayed))
		)
		(_use (_entity . ramp_gen)
		)
	)
	(_instantiation u3_uLawDecoder 0 140 (_component MuLawDecoder )
		(_port
			((MuLaw_Audio)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Linear_Audio)(Linear_Audio))
		)
		(_use (_entity . MuLawDecoder)
			(_port
				((clr)(clr))
				((clk)(clk))
				((MuLaw_Audio)(MuLaw_Audio))
				((Linear_Audio)(Linear_Audio))
			)
		)
	)
	(_instantiation u4_fast_encoder 0 148 (_component fast_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((dv)(dv))
			((uLaw)(u4_uLaw))
		)
		(_use (_entity . fast_encoder)
			(_port
				((Din)(Din))
				((ce)(ce))
				((clk)(clk))
				((uLaw)(uLaw))
				((dv)(dv))
			)
		)
	)
	(_instantiation u5_uLaw_encoder 0 157 (_component uLaw_encoder )
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((Done)(Done))
			((uLaw)(u5_uLaw))
		)
		(_use (_entity . uLaw_encoder)
			(_port
				((ce)(ce))
				((clk)(clk))
				((Din)(Din))
				((Done)(Done))
				((uLaw)(uLaw))
			)
		)
	)
	(_instantiation u6_l2u 0 166 (_component l2u )
		(_port
			((Din)(Linear_Out))
			((clk)(clk))
			((uLaw)(u6_uLaw))
		)
		(_use (_entity . l2u)
		)
	)
	(_object
		(_port (_internal Done ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Qout_delayed ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal error ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u4_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u5_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal u6_uLaw ~STD_LOGIC_VECTOR{7~downto~0}~126 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal VCC ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Linear_Audio ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 107 (_architecture (_uni ))))
		(_signal (_internal Linear_Out ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 108 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Linear_Ramp ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 109 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__114(_architecture 0 0 114 (_assignment (_simple)(_target(3))(_sensitivity(10)(11)))))
			(line__176(_architecture 1 0 176 (_assignment (_simple)(_target(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . l2u_TB 2 -1
	)
)
I 000053 55 3165          1471861147868 fast_encoder
(_unit VHDL (fast_encoder 0 35(fast_encoder 0 47))
	(_version vd0)
	(_time 1471861147869 2016.08.22 06:19:07)
	(_source (\./../src/fast_encoder.vhd\))
	(_parameters dbg tan)
	(_code fafef5aaaaacadedf8ffbca0aefcaffcf9fcacfcfe)
	(_ent
		(_time 1471861147844)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 37(_ent(_in))))
		(_port (_int ce -1 0 38(_ent(_in))))
		(_port (_int clk -1 0 39(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40(_array -1 ((_dto i 7 i 0)))))
		(_port (_int uLaw 1 0 40(_ent(_out(_string \"11111111"\)))))
		(_port (_int dv -1 0 41(_ent(_out((i 2))))))
		(_type (_int ~INTEGER~range~0~to~1~13 0 48(_scalar (_to i 0 i 1))))
		(_sig (_int f0 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f1 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f2 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f3 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f4 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f5 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f6 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f7 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int sum_f -2 0 49(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Segment 3 0 50(_arch(_uni(_string \"000"\)))))
		(_sig (_int SignBit -1 0 51(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int nDin 4 0 52(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Areg 4 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 70(_array -1 ((_dto i 15 i 0)))))
		(_var (_int Bregv 5 0 70(_prcs 11)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(3))(_sens(14)(15)(17(d_4_1))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(16))(_sens(0)))))
			(line__59(_arch 2 0 59(_assignment (_trgt(5))(_sens(16)))))
			(line__60(_arch 3 0 60(_assignment (_trgt(6))(_sens(16)))))
			(line__61(_arch 4 0 61(_assignment (_trgt(7))(_sens(16)))))
			(line__62(_arch 5 0 62(_assignment (_trgt(8))(_sens(16)))))
			(line__63(_arch 6 0 63(_assignment (_trgt(9))(_sens(16)))))
			(line__64(_arch 7 0 64(_assignment (_trgt(10))(_sens(16)))))
			(line__65(_arch 8 0 65(_assignment (_trgt(11))(_sens(16)))))
			(line__66(_arch 9 0 66(_assignment (_trgt(12))(_sens(16)))))
			(line__67(_arch 10 0 67(_assignment (_trgt(13))(_sens(5)(6)(7)(8)(9)(10)(11)(12)))))
			(p1(_arch 11 0 69(_prcs (_simple)(_trgt(14)(15)(17)(4))(_sens(2))(_mon)(_read(13)(16)(0(15))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018)
	)
	(_model . fast_encoder 12 -1)
)
I 000044 55 2256          1471861532462 l2u
(_unit VHDL (l2u 0 35(l2u 0 45))
	(_version vd0)
	(_time 1471861532463 2016.08.22 06:25:32)
	(_source (\./../src/l2u.vhd\))
	(_parameters dbg tan)
	(_code 4b4d104c1b1d1a5d1b1e59101f4d1848494c4e4d18)
	(_ent
		(_time 1471861532443)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 37(_ent(_in))))
		(_port (_int clk -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1 ((_dto i 7 i 0)))))
		(_port (_int uLaw 1 0 39(_ent(_out(_string \"11111111"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Segment 2 0 46(_arch(_uni(_string \"000"\)))))
		(_sig (_int SignBit -1 0 47(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int nDin 3 0 48(_arch(_uni((_others(i 2)))))))
		(_sig (_int D1 3 0 49(_arch(_uni((_others(i 2)))))))
		(_sig (_int D2 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Areg 4 0 50(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment (_alias((uLaw)(SignBit)(Segment)(Areg)))(_trgt(2))(_sens(3)(4)(8)))))
			(line__55(_arch 1 0 55(_assignment (_trgt(6))(_sens(0)))))
			(line__56(_arch 2 0 56(_assignment (_trgt(7))(_sens(6(d_15_2)))(_mon))))
			(line__57(_arch 3 0 57(_assignment (_trgt(5))(_sens(7)))))
			(p1(_arch 4 0 59(_prcs (_simple)(_trgt(3)(4)(8))(_sens(1))(_read(5(d_4_1))(5(d_5_2))(5(6))(5(d_6_3))(5(7))(5(d_7_4))(5(8))(5(d_8_5))(5(9))(5(d_9_6))(5(10))(5(d_10_7))(5(11))(5(d_11_8))(5(12))(5(d_15_13))(0(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(515)
		(770)
		(197379)
		(131586)
		(33686018)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
	)
	(_model . l2u 5 -1)
)
V 000047 55 5927          1471861864859 l2u_TB
(_unit VHDL (l2u_tb 0 28(l2u_tb 0 40))
	(_version vd0)
	(_time 1471861864860 2016.08.22 06:31:04)
	(_source (\./../compile/l2u_TB.vhd\))
	(_parameters dbg tan)
	(_code b2b5b0e3b2e4e3a7ede3a6e8e1b4e1b1b0b5b7b7e4)
	(_ent
		(_time 1471861864857)
	)
	(_comp
		(u2l
			(_object
				(_port (_int Din 9 0 84(_ent (_in))))
				(_port (_int clk -1 0 85(_ent (_in))))
				(_port (_int clr -1 0 86(_ent (_in))))
				(_port (_int Qout 10 0 87(_ent (_out(_string \"0000000000000000"\)))))
			)
		)
		(clk_module_01
			(_object
				(_port (_int clk -1 0 46(_ent (_out((i 3))))))
				(_port (_int clr -1 0 47(_ent (_out((i 3))))))
			)
		)
		(ramp_gen
			(_object
				(_port (_int clk -1 0 76(_ent (_in))))
				(_port (_int clr -1 0 77(_ent (_in))))
				(_port (_int Qout 8 0 78(_ent (_out(_string \"00000000"\)))))
				(_port (_int Qout_delayed 8 0 79(_ent (_out(_string \"00000000"\)))))
			)
		)
		(MuLawDecoder
			(_object
				(_port (_int MuLaw_Audio 6 0 68(_ent (_in))))
				(_port (_int clk -1 0 69(_ent (_in))))
				(_port (_int clr -1 0 70(_ent (_in))))
				(_port (_int Linear_Audio 7 0 71(_ent (_out(_string \"0000000000000000"\)))))
			)
		)
		(fast_encoder
			(_object
				(_port (_int Din 2 0 52(_ent (_in))))
				(_port (_int ce -1 0 53(_ent (_in))))
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int dv -1 0 55(_ent (_out((i 2))))))
				(_port (_int uLaw 3 0 56(_ent (_out(_string \"11111111"\)))))
			)
		)
		(uLaw_encoder
			(_object
				(_port (_int Din 11 0 92(_ent (_in))))
				(_port (_int ce -1 0 93(_ent (_in))))
				(_port (_int clk -1 0 94(_ent (_in))))
				(_port (_int Done -1 0 95(_ent (_out((i 2))))))
				(_port (_int uLaw 12 0 96(_ent (_out(_string \"11111111"\)))))
			)
		)
		(l2u
			(_object
				(_port (_int Din 4 0 61(_ent (_in))))
				(_port (_int clk -1 0 62(_ent (_in))))
				(_port (_int uLaw 5 0 63(_ent (_out(_string \"11111111"\)))))
			)
		)
	)
	(_inst UUT 0 120(_comp u2l)
		(_port
			((Din)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Out))
		)
		(_use (_ent . u2l)
		)
	)
	(_inst u1_clk_module 0 128(_comp clk_module_01)
		(_port
			((clk)(clk))
			((clr)(clr))
		)
		(_use (_ent . clk_module_01)
			(_port
				((clr)(clr))
				((clk)(clk))
			)
		)
	)
	(_inst u2_ramp_gen 0 134(_comp ramp_gen)
		(_port
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Ramp))
			((Qout_delayed)(Qout_delayed))
		)
		(_use (_ent . ramp_gen)
		)
	)
	(_inst u3_uLawDecoder 0 142(_comp MuLawDecoder)
		(_port
			((MuLaw_Audio)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Linear_Audio)(Linear_Audio))
		)
		(_use (_ent . MuLawDecoder)
			(_port
				((clr)(clr))
				((clk)(clk))
				((MuLaw_Audio)(MuLaw_Audio))
				((Linear_Audio)(Linear_Audio))
			)
		)
	)
	(_inst u4_fast_encoder 0 150(_comp fast_encoder)
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((dv)(dv))
			((uLaw)(u4_uLaw))
		)
		(_use (_ent . fast_encoder)
			(_port
				((Din)(Din))
				((ce)(ce))
				((clk)(clk))
				((uLaw)(uLaw))
				((dv)(dv))
			)
		)
	)
	(_inst u5_uLaw_encoder 0 159(_comp uLaw_encoder)
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((Done)(Done))
			((uLaw)(u5_uLaw))
		)
		(_use (_ent . uLaw_encoder)
			(_port
				((ce)(ce))
				((clk)(clk))
				((Din)(Din))
				((Done)(Done))
				((uLaw)(uLaw))
			)
		)
	)
	(_inst u6_l2u 0 168(_comp l2u)
		(_port
			((Din)(Linear_Out))
			((clk)(clk))
			((uLaw)(u6_uLaw))
		)
		(_use (_ent . l2u)
		)
	)
	(_object
		(_port (_int Done -1 0 30(_ent(_out))))
		(_port (_int dv -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Qout_delayed 0 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1 ((_dto i 15 i 0)))))
		(_port (_int error 1 0 33(_ent(_out(_string \"0000000000000000"\)))))
		(_port (_int u4_uLaw 0 0 34(_ent(_out))))
		(_port (_int u5_uLaw 0 0 35(_ent(_out))))
		(_port (_int u6_uLaw 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 63(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 68(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 78(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 84(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 92(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1 ((_dto i 7 i 0)))))
		(_cnst (_int VCC_CONSTANT -1 0 101(_arch((i 3)))))
		(_sig (_int clk -1 0 105(_arch(_uni))))
		(_sig (_int clr -1 0 106(_arch(_uni))))
		(_sig (_int VCC -1 0 107(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 108(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Linear_Audio 13 0 108(_arch(_uni))))
		(_sig (_int Linear_Out 13 0 109(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 110(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Linear_Ramp 14 0 110(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment (_trgt(3))(_sens(10)(11)))))
			(line__178(_arch 1 0 178(_assignment (_trgt(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . l2u_TB 2 -1)
)
I 000053 55 3165          1471861900672 fast_encoder
(_unit VHDL (fast_encoder 0 35(fast_encoder 0 47))
	(_version vd0)
	(_time 1471861900673 2016.08.22 06:31:40)
	(_source (\./../src/fast_encoder.vhd\))
	(_parameters dbg tan)
	(_code 97c0979891c1c0809592d1cdc391c2919491c19193)
	(_ent
		(_time 1471861147843)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 37(_ent(_in))))
		(_port (_int ce -1 0 38(_ent(_in))))
		(_port (_int clk -1 0 39(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40(_array -1 ((_dto i 7 i 0)))))
		(_port (_int uLaw 1 0 40(_ent(_out(_string \"11111111"\)))))
		(_port (_int dv -1 0 41(_ent(_out((i 2))))))
		(_type (_int ~INTEGER~range~0~to~1~13 0 48(_scalar (_to i 0 i 1))))
		(_sig (_int f0 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f1 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f2 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f3 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f4 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f5 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f6 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f7 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int sum_f -2 0 49(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Segment 3 0 50(_arch(_uni(_string \"000"\)))))
		(_sig (_int SignBit -1 0 51(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int nDin 4 0 52(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Areg 4 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 70(_array -1 ((_dto i 15 i 0)))))
		(_var (_int Bregv 5 0 70(_prcs 11)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(3))(_sens(14)(15)(17(d_4_1))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(16))(_sens(0)))))
			(line__59(_arch 2 0 59(_assignment (_trgt(5))(_sens(16)))))
			(line__60(_arch 3 0 60(_assignment (_trgt(6))(_sens(16)))))
			(line__61(_arch 4 0 61(_assignment (_trgt(7))(_sens(16)))))
			(line__62(_arch 5 0 62(_assignment (_trgt(8))(_sens(16)))))
			(line__63(_arch 6 0 63(_assignment (_trgt(9))(_sens(16)))))
			(line__64(_arch 7 0 64(_assignment (_trgt(10))(_sens(16)))))
			(line__65(_arch 8 0 65(_assignment (_trgt(11))(_sens(16)))))
			(line__66(_arch 9 0 66(_assignment (_trgt(12))(_sens(16)))))
			(line__67(_arch 10 0 67(_assignment (_trgt(13))(_sens(5)(6)(7)(8)(9)(10)(11)(12)))))
			(p1(_arch 11 0 69(_prcs (_simple)(_trgt(14)(15)(17)(4))(_sens(2))(_mon)(_read(13)(16)(0(15))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018)
	)
	(_model . fast_encoder 12 -1)
)
I 000044 55 2256          1471861900709 l2u
(_unit VHDL (l2u 0 35(l2u 0 45))
	(_version vd0)
	(_time 1471861900710 2016.08.22 06:31:40)
	(_source (\./../src/l2u.vhd\))
	(_parameters dbg tan)
	(_code c5929095c29394d39590d79e91c396c6c7c2c0c396)
	(_ent
		(_time 1471861532442)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 37(_ent(_in))))
		(_port (_int clk -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1 ((_dto i 7 i 0)))))
		(_port (_int uLaw 1 0 39(_ent(_out(_string \"11111111"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Segment 2 0 46(_arch(_uni(_string \"000"\)))))
		(_sig (_int SignBit -1 0 47(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int nDin 3 0 48(_arch(_uni((_others(i 2)))))))
		(_sig (_int D1 3 0 49(_arch(_uni((_others(i 2)))))))
		(_sig (_int D2 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Areg 4 0 50(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment (_alias((uLaw)(SignBit)(Segment)(Areg)))(_trgt(2))(_sens(3)(4)(8)))))
			(line__55(_arch 1 0 55(_assignment (_trgt(6))(_sens(0)))))
			(line__56(_arch 2 0 56(_assignment (_trgt(7))(_sens(6(d_15_2)))(_mon))))
			(line__57(_arch 3 0 57(_assignment (_trgt(5))(_sens(7)))))
			(p1(_arch 4 0 59(_prcs (_simple)(_trgt(3)(4)(8))(_sens(1))(_read(5(d_4_1))(5(d_5_2))(5(6))(5(d_6_3))(5(7))(5(d_7_4))(5(8))(5(d_8_5))(5(9))(5(d_9_6))(5(10))(5(d_10_7))(5(11))(5(d_11_8))(5(12))(5(d_15_13))(0(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(515)
		(770)
		(197379)
		(131586)
		(33686018)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
	)
	(_model . l2u 5 -1)
)
I 000054 55 1135          1471861900759 clk_module_01
(_unit VHDL (clk_module_01 0 31(clk_module_01 0 40))
	(_version vd0)
	(_time 1471861900760 2016.08.22 06:31:40)
	(_source (\./../src/clk_module_01.vhd\))
	(_parameters dbg tan)
	(_code f4a3f1a4a3a3f2e1a3a3b0aef3f2f0f3f1f2a7f2f1)
	(_ent
		(_time 1471861900757)
	)
	(_object
		(_port (_int clr -1 0 33(_ent(_out((i 3))))))
		(_port (_int clk -1 0 34(_ent(_out((i 3))))))
		(_sig (_int mr -1 0 41(_arch(_uni((i 3))))))
		(_sig (_int ck -1 0 42(_arch(_uni((i 3))))))
		(_cnst (_int t0 -2 0 43(_arch((ps 4666817730467332096)))))
		(_cnst (_int t1 -2 0 44(_arch((ps 4666818280223145984)))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_trgt(3))(_sens(3)))))
			(line__51(_arch 1 0 51(_assignment (_alias((clk)(ck)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__52(_arch 2 0 52(_assignment (_trgt(2)))))
			(line__53(_arch 3 0 53(_assignment (_alias((clr)(mr)))(_simpleassign BUF)(_trgt(0))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . clk_module_01 4 -1)
)
I 000044 55 1964          1471861900796 RTL
(_unit VHDL (ulaw_encoder 0 35(rtl 0 45))
	(_version vd0)
	(_time 1471861900797 2016.08.22 06:31:40)
	(_source (\./../src/uLaw_Encoder.vhd\))
	(_parameters dbg tan)
	(_code 14421613434341031045524e401241121712421210)
	(_ent
		(_time 1471861900778)
	)
	(_object
		(_port (_int ce -1 0 37(_ent(_in))))
		(_port (_int clk -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 39(_ent(_in))))
		(_port (_int Done -1 0 40(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 41(_array -1 ((_dto i 7 i 0)))))
		(_port (_int uLaw 1 0 41(_ent(_out(_string \"11111111"\)))))
		(_sig (_int TC -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int SignBit -1 0 47(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Segment 2 0 48(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Areg 3 0 49(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment (_trgt(4))(_sens(6)(7)(8(d_4_1))))))
			(line__53(_arch 1 0 53(_assignment (_alias((Done)(TC)))(_simpleassign "not")(_trgt(3))(_sens(5)))))
			(p1(_arch 2 0 55(_prcs (_simple)(_trgt(5)(6)(7)(8))(_sens(1))(_mon)(_read(5)(7)(8)(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(33686018 33686018 50463234 33751811)
		(33686018 33686018 33751554 50529027)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 50463234 50463234)
	)
	(_model . RTL 3 -1)
)
I 000049 55 1202          1471861900846 ramp_gen
(_unit VHDL (ramp_gen 0 35(ramp_gen 0 46))
	(_version vd0)
	(_time 1471861900847 2016.08.22 06:31:40)
	(_source (\./../src/ramp_gen.vhd\))
	(_parameters dbg tan)
	(_code 520457515105524553011408045457540755505453)
	(_ent
		(_time 1471861900829)
	)
	(_object
		(_port (_int clk -1 0 37(_ent(_in)(_event))))
		(_port (_int clr -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Qout 0 0 39(_ent(_out(_string \"00000000"\)))))
		(_port (_int Qout_delayed 0 0 40(_ent(_out(_string \"00000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ramp 1 0 47(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_alias((Qout)(ramp)))(_trgt(2))(_sens(4)))))
			(p1(_arch 1 0 51(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1))(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . ramp_gen 2 -1)
)
I 000044 55 1888          1471861900872 u2l
(_unit VHDL (u2l 0 35(u2l 0 46))
	(_version vd0)
	(_time 1471861900873 2016.08.22 06:31:40)
	(_source (\./../src/u2l.vhd\))
	(_parameters dbg tan)
	(_code 623460676235657564637038606567616064316567)
	(_ent
		(_time 1471861900870)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Din 0 0 37(_ent(_in))))
		(_port (_int clk -1 0 38(_ent(_in)(_event))))
		(_port (_int clr -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Qout 1 0 40(_ent(_out(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int segment 2 0 47(_arch(_uni(_string \"000"\)))))
		(_sig (_int signBit -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Areg 3 0 49(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1 ((_dto i 15 i 0)))))
		(_var (_int D1 4 0 57(_prcs 3)))
		(_prcs
			(line__52(_arch 0 0 52(_assignment (_alias((signBit)(Din(7))))(_simpleassign "not")(_trgt(5))(_sens(0(7))))))
			(line__53(_arch 1 0 53(_assignment (_trgt(4))(_sens(0(d_6_4))))))
			(line__54(_arch 2 0 54(_assignment (_trgt(6))(_sens(0(d_3_0))))))
			(p1(_arch 3 0 56(_prcs (_simple)(_trgt(3))(_sens(1))(_read(4)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 514)
		(2)
		(33686018 33686018 2)
		(514)
		(33686018 33686018)
		(131586)
		(33686018 131586)
		(33686018)
		(33686018 514)
		(33686018 2)
		(33686019 770)
	)
	(_model . u2l 5 -1)
)
I 000044 55 1702          1471861900912 RTL
(_unit VHDL (mulawdecoder 0 30(rtl 0 39))
	(_version vd0)
	(_time 1471861900913 2016.08.22 06:31:40)
	(_source (\./../src/mulawdecoder.vhd\))
	(_parameters dbg tan)
	(_code 91c6c29f95c69687939486cbc49794979297c79795)
	(_ent
		(_time 1471861900910)
	)
	(_object
		(_port (_int clr -1 0 32(_ent(_in))))
		(_port (_int clk -1 0 33(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1 ((_dto i 7 i 0)))))
		(_port (_int MuLaw_Audio 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Linear_Audio 1 0 35(_ent(_out(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_var (_int Segment 2 0 42(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_var (_int Step 3 0 43(_prcs 0)))
		(_var (_int SignBit -1 0 44(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1 ((_dto i 15 i 0)))))
		(_var (_int InA 4 0 45(_prcs 0)))
		(_prcs
			(Decoder(_arch 0 0 41(_prcs (_simple)(_trgt(3))(_sens(0)(1))(_read(2(7))(2(d_6_4))(2(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(2)
		(33686018 33686018 131586)
		(514)
		(33686018 33686018 514)
		(131586)
		(33686018 33686018 2)
		(33686018)
		(33686018 33686018)
		(33686018 2)
		(33686018 131586)
		(33686018 514)
	)
	(_model . RTL 1 -1)
)
V 000047 55 5927          1471861900963 l2u_TB
(_unit VHDL (l2u_tb 0 28(l2u_tb 0 40))
	(_version vd0)
	(_time 1471861900964 2016.08.22 06:31:40)
	(_source (\./../compile/l2u_TB.vhd\))
	(_parameters dbg tan)
	(_code bfe8ebeeebe9eeaae0eeabe5ecb9ecbcbdb8babae9)
	(_ent
		(_time 1471861864856)
	)
	(_comp
		(u2l
			(_object
				(_port (_int Din 9 0 84(_ent (_in))))
				(_port (_int clk -1 0 85(_ent (_in))))
				(_port (_int clr -1 0 86(_ent (_in))))
				(_port (_int Qout 10 0 87(_ent (_out(_string \"0000000000000000"\)))))
			)
		)
		(clk_module_01
			(_object
				(_port (_int clk -1 0 46(_ent (_out((i 3))))))
				(_port (_int clr -1 0 47(_ent (_out((i 3))))))
			)
		)
		(ramp_gen
			(_object
				(_port (_int clk -1 0 76(_ent (_in))))
				(_port (_int clr -1 0 77(_ent (_in))))
				(_port (_int Qout 8 0 78(_ent (_out(_string \"00000000"\)))))
				(_port (_int Qout_delayed 8 0 79(_ent (_out(_string \"00000000"\)))))
			)
		)
		(MuLawDecoder
			(_object
				(_port (_int MuLaw_Audio 6 0 68(_ent (_in))))
				(_port (_int clk -1 0 69(_ent (_in))))
				(_port (_int clr -1 0 70(_ent (_in))))
				(_port (_int Linear_Audio 7 0 71(_ent (_out(_string \"0000000000000000"\)))))
			)
		)
		(fast_encoder
			(_object
				(_port (_int Din 2 0 52(_ent (_in))))
				(_port (_int ce -1 0 53(_ent (_in))))
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int dv -1 0 55(_ent (_out((i 2))))))
				(_port (_int uLaw 3 0 56(_ent (_out(_string \"11111111"\)))))
			)
		)
		(uLaw_encoder
			(_object
				(_port (_int Din 11 0 92(_ent (_in))))
				(_port (_int ce -1 0 93(_ent (_in))))
				(_port (_int clk -1 0 94(_ent (_in))))
				(_port (_int Done -1 0 95(_ent (_out((i 2))))))
				(_port (_int uLaw 12 0 96(_ent (_out(_string \"11111111"\)))))
			)
		)
		(l2u
			(_object
				(_port (_int Din 4 0 61(_ent (_in))))
				(_port (_int clk -1 0 62(_ent (_in))))
				(_port (_int uLaw 5 0 63(_ent (_out(_string \"11111111"\)))))
			)
		)
	)
	(_inst UUT 0 120(_comp u2l)
		(_port
			((Din)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Out))
		)
		(_use (_ent . u2l)
		)
	)
	(_inst u1_clk_module 0 128(_comp clk_module_01)
		(_port
			((clk)(clk))
			((clr)(clr))
		)
		(_use (_ent . clk_module_01)
			(_port
				((clr)(clr))
				((clk)(clk))
			)
		)
	)
	(_inst u2_ramp_gen 0 134(_comp ramp_gen)
		(_port
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Ramp))
			((Qout_delayed)(Qout_delayed))
		)
		(_use (_ent . ramp_gen)
		)
	)
	(_inst u3_uLawDecoder 0 142(_comp MuLawDecoder)
		(_port
			((MuLaw_Audio)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Linear_Audio)(Linear_Audio))
		)
		(_use (_ent . MuLawDecoder)
			(_port
				((clr)(clr))
				((clk)(clk))
				((MuLaw_Audio)(MuLaw_Audio))
				((Linear_Audio)(Linear_Audio))
			)
		)
	)
	(_inst u4_fast_encoder 0 150(_comp fast_encoder)
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((dv)(dv))
			((uLaw)(u4_uLaw))
		)
		(_use (_ent . fast_encoder)
			(_port
				((Din)(Din))
				((ce)(ce))
				((clk)(clk))
				((uLaw)(uLaw))
				((dv)(dv))
			)
		)
	)
	(_inst u5_uLaw_encoder 0 159(_comp uLaw_encoder)
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((Done)(Done))
			((uLaw)(u5_uLaw))
		)
		(_use (_ent . uLaw_encoder)
			(_port
				((ce)(ce))
				((clk)(clk))
				((Din)(Din))
				((Done)(Done))
				((uLaw)(uLaw))
			)
		)
	)
	(_inst u6_l2u 0 168(_comp l2u)
		(_port
			((Din)(Linear_Out))
			((clk)(clk))
			((uLaw)(u6_uLaw))
		)
		(_use (_ent . l2u)
		)
	)
	(_object
		(_port (_int Done -1 0 30(_ent(_out))))
		(_port (_int dv -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Qout_delayed 0 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1 ((_dto i 15 i 0)))))
		(_port (_int error 1 0 33(_ent(_out(_string \"0000000000000000"\)))))
		(_port (_int u4_uLaw 0 0 34(_ent(_out))))
		(_port (_int u5_uLaw 0 0 35(_ent(_out))))
		(_port (_int u6_uLaw 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 63(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 68(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 78(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 84(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 92(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1 ((_dto i 7 i 0)))))
		(_cnst (_int VCC_CONSTANT -1 0 101(_arch((i 3)))))
		(_sig (_int clk -1 0 105(_arch(_uni))))
		(_sig (_int clr -1 0 106(_arch(_uni))))
		(_sig (_int VCC -1 0 107(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 108(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Linear_Audio 13 0 108(_arch(_uni))))
		(_sig (_int Linear_Out 13 0 109(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 110(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Linear_Ramp 14 0 110(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment (_trgt(3))(_sens(10)(11)))))
			(line__178(_arch 1 0 178(_assignment (_trgt(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . l2u_TB 2 -1)
)
V 000053 55 3165          1471862146134 fast_encoder
(_unit VHDL (fast_encoder 0 35(fast_encoder 0 47))
	(_version vd0)
	(_time 1471862146135 2016.08.22 06:35:46)
	(_source (\./../src/fast_encoder.vhd\))
	(_parameters dbg tan)
	(_code 737370727125246471763529277526757075257577)
	(_ent
		(_time 1471861147843)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 37(_ent(_in))))
		(_port (_int ce -1 0 38(_ent(_in))))
		(_port (_int clk -1 0 39(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40(_array -1 ((_dto i 7 i 0)))))
		(_port (_int uLaw 1 0 40(_ent(_out(_string \"11111111"\)))))
		(_port (_int dv -1 0 41(_ent(_out((i 2))))))
		(_type (_int ~INTEGER~range~0~to~1~13 0 48(_scalar (_to i 0 i 1))))
		(_sig (_int f0 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f1 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f2 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f3 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f4 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f5 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f6 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int f7 2 0 48(_arch(_uni((i 0))))))
		(_sig (_int sum_f -2 0 49(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 50(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Segment 3 0 50(_arch(_uni(_string \"000"\)))))
		(_sig (_int SignBit -1 0 51(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int nDin 4 0 52(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int Areg 4 0 53(_arch(_uni(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 70(_array -1 ((_dto i 15 i 0)))))
		(_var (_int Bregv 5 0 70(_prcs 11)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(3))(_sens(14)(15)(17(d_4_1))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(16))(_sens(0)))))
			(line__59(_arch 2 0 59(_assignment (_trgt(5))(_sens(16)))))
			(line__60(_arch 3 0 60(_assignment (_trgt(6))(_sens(16)))))
			(line__61(_arch 4 0 61(_assignment (_trgt(7))(_sens(16)))))
			(line__62(_arch 5 0 62(_assignment (_trgt(8))(_sens(16)))))
			(line__63(_arch 6 0 63(_assignment (_trgt(9))(_sens(16)))))
			(line__64(_arch 7 0 64(_assignment (_trgt(10))(_sens(16)))))
			(line__65(_arch 8 0 65(_assignment (_trgt(11))(_sens(16)))))
			(line__66(_arch 9 0 66(_assignment (_trgt(12))(_sens(16)))))
			(line__67(_arch 10 0 67(_assignment (_trgt(13))(_sens(5)(6)(7)(8)(9)(10)(11)(12)))))
			(p1(_arch 11 0 69(_prcs (_simple)(_trgt(14)(15)(17)(4))(_sens(2))(_mon)(_read(13)(16)(0(15))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018)
	)
	(_model . fast_encoder 12 -1)
)
V 000044 55 2256          1471862146182 l2u
(_unit VHDL (l2u 0 35(l2u 0 45))
	(_version vd0)
	(_time 1471862146183 2016.08.22 06:35:46)
	(_source (\./../src/l2u.vhd\))
	(_parameters dbg tan)
	(_code a2a2f4f0a2f4f3b4f2f7b0f9f6a4f1a1a0a5a7a4f1)
	(_ent
		(_time 1471861532442)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 37(_ent(_in))))
		(_port (_int clk -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1 ((_dto i 7 i 0)))))
		(_port (_int uLaw 1 0 39(_ent(_out(_string \"11111111"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Segment 2 0 46(_arch(_uni(_string \"000"\)))))
		(_sig (_int SignBit -1 0 47(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int nDin 3 0 48(_arch(_uni((_others(i 2)))))))
		(_sig (_int D1 3 0 49(_arch(_uni((_others(i 2)))))))
		(_sig (_int D2 3 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Areg 4 0 50(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment (_alias((uLaw)(SignBit)(Segment)(Areg)))(_trgt(2))(_sens(3)(4)(8)))))
			(line__55(_arch 1 0 55(_assignment (_trgt(6))(_sens(0)))))
			(line__56(_arch 2 0 56(_assignment (_trgt(7))(_sens(6(d_15_2)))(_mon))))
			(line__57(_arch 3 0 57(_assignment (_trgt(5))(_sens(7)))))
			(p1(_arch 4 0 59(_prcs (_simple)(_trgt(3)(4)(8))(_sens(1))(_read(5(d_4_1))(5(d_5_2))(5(6))(5(d_6_3))(5(7))(5(d_7_4))(5(8))(5(d_8_5))(5(9))(5(d_9_6))(5(10))(5(d_10_7))(5(11))(5(d_11_8))(5(12))(5(d_15_13))(0(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(515)
		(770)
		(197379)
		(131586)
		(33686018)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
	)
	(_model . l2u 5 -1)
)
V 000054 55 1135          1471862146205 clk_module_01
(_unit VHDL (clk_module_01 0 31(clk_module_01 0 41))
	(_version vd0)
	(_time 1471862146206 2016.08.22 06:35:46)
	(_source (\./../src/clk_module_01.vhd\))
	(_parameters dbg tan)
	(_code b2b2b4e6e3e5b4a7e5e5f6e8b5b4b6b5b7b4e1b4b7)
	(_ent
		(_time 1471861900756)
	)
	(_object
		(_port (_int clr -1 0 33(_ent(_out((i 3))))))
		(_port (_int clk -1 0 34(_ent(_out((i 3))))))
		(_sig (_int mr -1 0 42(_arch(_uni((i 3))))))
		(_sig (_int ck -1 0 43(_arch(_uni((i 3))))))
		(_cnst (_int t0 -2 0 44(_arch((ps 4666817730467332096)))))
		(_cnst (_int t1 -2 0 45(_arch((ps 4666818280223145984)))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment (_trgt(3))(_sens(3)))))
			(line__52(_arch 1 0 52(_assignment (_alias((clk)(ck)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__53(_arch 2 0 53(_assignment (_trgt(2)))))
			(line__54(_arch 3 0 54(_assignment (_alias((clr)(mr)))(_simpleassign BUF)(_trgt(0))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . clk_module_01 4 -1)
)
V 000044 55 1964          1471862146246 RTL
(_unit VHDL (ulaw_encoder 0 35(rtl 0 45))
	(_version vd0)
	(_time 1471862146247 2016.08.22 06:35:46)
	(_source (\./../src/uLaw_Encoder.vhd\))
	(_parameters dbg tan)
	(_code e1e0e1b2b3b6b4f6e5b0a7bbb5e7b4e7e2e7b7e7e5)
	(_ent
		(_time 1471861900777)
	)
	(_object
		(_port (_int ce -1 0 37(_ent(_in))))
		(_port (_int clk -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 39(_ent(_in))))
		(_port (_int Done -1 0 40(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 41(_array -1 ((_dto i 7 i 0)))))
		(_port (_int uLaw 1 0 41(_ent(_out(_string \"11111111"\)))))
		(_sig (_int TC -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int SignBit -1 0 47(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Segment 2 0 48(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Areg 3 0 49(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment (_trgt(4))(_sens(6)(7)(8(d_4_1))))))
			(line__53(_arch 1 0 53(_assignment (_alias((Done)(TC)))(_simpleassign "not")(_trgt(3))(_sens(5)))))
			(p1(_arch 2 0 55(_prcs (_simple)(_trgt(5)(6)(7)(8))(_sens(1))(_mon)(_read(0)(2)(5)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(33686018 33686018 50463234 33751811)
		(33686018 33686018 33751554 50529027)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 50463234 50463234)
	)
	(_model . RTL 3 -1)
)
V 000049 55 1202          1471862146276 ramp_gen
(_unit VHDL (ramp_gen 0 35(ramp_gen 0 46))
	(_version vd0)
	(_time 1471862146277 2016.08.22 06:35:46)
	(_source (\./../src/ramp_gen.vhd\))
	(_parameters dbg tan)
	(_code 00010406015700170153465a560605065507020601)
	(_ent
		(_time 1471861900828)
	)
	(_object
		(_port (_int clk -1 0 37(_ent(_in)(_event))))
		(_port (_int clr -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Qout 0 0 39(_ent(_out(_string \"00000000"\)))))
		(_port (_int Qout_delayed 0 0 40(_ent(_out(_string \"00000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ramp 1 0 47(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_alias((Qout)(ramp)))(_trgt(2))(_sens(4)))))
			(p1(_arch 1 0 51(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1))(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . ramp_gen 2 -1)
)
V 000044 55 1888          1471862146314 u2l
(_unit VHDL (u2l 0 35(u2l 0 46))
	(_version vd0)
	(_time 1471862146315 2016.08.22 06:35:46)
	(_source (\./../src/u2l.vhd\))
	(_parameters dbg tan)
	(_code 1f1e1c1d4b481808191e0d451d181a1c1d194c181a)
	(_ent
		(_time 1471861900869)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Din 0 0 37(_ent(_in))))
		(_port (_int clk -1 0 38(_ent(_in)(_event))))
		(_port (_int clr -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Qout 1 0 40(_ent(_out(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int segment 2 0 47(_arch(_uni(_string \"000"\)))))
		(_sig (_int signBit -1 0 48(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Areg 3 0 49(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1 ((_dto i 15 i 0)))))
		(_var (_int D1 4 0 57(_prcs 3)))
		(_prcs
			(line__52(_arch 0 0 52(_assignment (_alias((signBit)(Din(7))))(_simpleassign "not")(_trgt(5))(_sens(0(7))))))
			(line__53(_arch 1 0 53(_assignment (_trgt(4))(_sens(0(d_6_4))))))
			(line__54(_arch 2 0 54(_assignment (_trgt(6))(_sens(0(d_3_0))))))
			(p1(_arch 3 0 56(_prcs (_simple)(_trgt(3))(_sens(1))(_read(4)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 514)
		(2)
		(33686018 33686018 2)
		(514)
		(33686018 33686018)
		(131586)
		(33686018 131586)
		(33686018)
		(33686018 514)
		(33686018 2)
		(33686019 770)
	)
	(_model . u2l 5 -1)
)
V 000044 55 1702          1471862146344 RTL
(_unit VHDL (mulawdecoder 0 30(rtl 0 39))
	(_version vd0)
	(_time 1471862146345 2016.08.22 06:35:46)
	(_source (\./../src/mulawdecoder.vhd\))
	(_parameters dbg tan)
	(_code 3e3e6c3a6e6939283c3b29646b383b383d3868383a)
	(_ent
		(_time 1471861900909)
	)
	(_object
		(_port (_int clr -1 0 32(_ent(_in))))
		(_port (_int clk -1 0 33(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1 ((_dto i 7 i 0)))))
		(_port (_int MuLaw_Audio 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Linear_Audio 1 0 35(_ent(_out(_string \"0000000000000000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_var (_int Segment 2 0 42(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_var (_int Step 3 0 43(_prcs 0)))
		(_var (_int SignBit -1 0 44(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1 ((_dto i 15 i 0)))))
		(_var (_int InA 4 0 45(_prcs 0)))
		(_prcs
			(Decoder(_arch 0 0 41(_prcs (_simple)(_trgt(3))(_sens(0)(1))(_read(2(7))(2(d_6_4))(2(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(2)
		(33686018 33686018 131586)
		(514)
		(33686018 33686018 514)
		(131586)
		(33686018 33686018 2)
		(33686018)
		(33686018 33686018)
		(33686018 2)
		(33686018 131586)
		(33686018 514)
	)
	(_model . RTL 1 -1)
)
V 000047 55 5927          1471862146368 l2u_TB
(_unit VHDL (l2u_tb 0 28(l2u_tb 0 40))
	(_version vd0)
	(_time 1471862146369 2016.08.22 06:35:46)
	(_source (\./../compile/l2u_TB.vhd\))
	(_parameters dbg tan)
	(_code 5e5e0b5809080f4b010f4a040d580d5d5c595b5b08)
	(_ent
		(_time 1471861864856)
	)
	(_comp
		(u2l
			(_object
				(_port (_int Din 9 0 84(_ent (_in))))
				(_port (_int clk -1 0 85(_ent (_in))))
				(_port (_int clr -1 0 86(_ent (_in))))
				(_port (_int Qout 10 0 87(_ent (_out(_string \"0000000000000000"\)))))
			)
		)
		(clk_module_01
			(_object
				(_port (_int clk -1 0 46(_ent (_out((i 3))))))
				(_port (_int clr -1 0 47(_ent (_out((i 3))))))
			)
		)
		(ramp_gen
			(_object
				(_port (_int clk -1 0 76(_ent (_in))))
				(_port (_int clr -1 0 77(_ent (_in))))
				(_port (_int Qout 8 0 78(_ent (_out(_string \"00000000"\)))))
				(_port (_int Qout_delayed 8 0 79(_ent (_out(_string \"00000000"\)))))
			)
		)
		(MuLawDecoder
			(_object
				(_port (_int MuLaw_Audio 6 0 68(_ent (_in))))
				(_port (_int clk -1 0 69(_ent (_in))))
				(_port (_int clr -1 0 70(_ent (_in))))
				(_port (_int Linear_Audio 7 0 71(_ent (_out(_string \"0000000000000000"\)))))
			)
		)
		(fast_encoder
			(_object
				(_port (_int Din 2 0 52(_ent (_in))))
				(_port (_int ce -1 0 53(_ent (_in))))
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int dv -1 0 55(_ent (_out((i 2))))))
				(_port (_int uLaw 3 0 56(_ent (_out(_string \"11111111"\)))))
			)
		)
		(uLaw_encoder
			(_object
				(_port (_int Din 11 0 92(_ent (_in))))
				(_port (_int ce -1 0 93(_ent (_in))))
				(_port (_int clk -1 0 94(_ent (_in))))
				(_port (_int Done -1 0 95(_ent (_out((i 2))))))
				(_port (_int uLaw 12 0 96(_ent (_out(_string \"11111111"\)))))
			)
		)
		(l2u
			(_object
				(_port (_int Din 4 0 61(_ent (_in))))
				(_port (_int clk -1 0 62(_ent (_in))))
				(_port (_int uLaw 5 0 63(_ent (_out(_string \"11111111"\)))))
			)
		)
	)
	(_inst UUT 0 120(_comp u2l)
		(_port
			((Din)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Out))
		)
		(_use (_ent . u2l)
		)
	)
	(_inst u1_clk_module 0 128(_comp clk_module_01)
		(_port
			((clk)(clk))
			((clr)(clr))
		)
		(_use (_ent . clk_module_01)
			(_port
				((clr)(clr))
				((clk)(clk))
			)
		)
	)
	(_inst u2_ramp_gen 0 134(_comp ramp_gen)
		(_port
			((clk)(clk))
			((clr)(clr))
			((Qout)(Linear_Ramp))
			((Qout_delayed)(Qout_delayed))
		)
		(_use (_ent . ramp_gen)
		)
	)
	(_inst u3_uLawDecoder 0 142(_comp MuLawDecoder)
		(_port
			((MuLaw_Audio)(Linear_Ramp))
			((clk)(clk))
			((clr)(clr))
			((Linear_Audio)(Linear_Audio))
		)
		(_use (_ent . MuLawDecoder)
			(_port
				((clr)(clr))
				((clk)(clk))
				((MuLaw_Audio)(MuLaw_Audio))
				((Linear_Audio)(Linear_Audio))
			)
		)
	)
	(_inst u4_fast_encoder 0 150(_comp fast_encoder)
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((dv)(dv))
			((uLaw)(u4_uLaw))
		)
		(_use (_ent . fast_encoder)
			(_port
				((Din)(Din))
				((ce)(ce))
				((clk)(clk))
				((uLaw)(uLaw))
				((dv)(dv))
			)
		)
	)
	(_inst u5_uLaw_encoder 0 159(_comp uLaw_encoder)
		(_port
			((Din)(Linear_Out))
			((ce)(VCC))
			((clk)(clk))
			((Done)(Done))
			((uLaw)(u5_uLaw))
		)
		(_use (_ent . uLaw_encoder)
			(_port
				((ce)(ce))
				((clk)(clk))
				((Din)(Din))
				((Done)(Done))
				((uLaw)(uLaw))
			)
		)
	)
	(_inst u6_l2u 0 168(_comp l2u)
		(_port
			((Din)(Linear_Out))
			((clk)(clk))
			((uLaw)(u6_uLaw))
		)
		(_use (_ent . l2u)
		)
	)
	(_object
		(_port (_int Done -1 0 30(_ent(_out))))
		(_port (_int dv -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Qout_delayed 0 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1 ((_dto i 15 i 0)))))
		(_port (_int error 1 0 33(_ent(_out(_string \"0000000000000000"\)))))
		(_port (_int u4_uLaw 0 0 34(_ent(_out))))
		(_port (_int u5_uLaw 0 0 35(_ent(_out))))
		(_port (_int u6_uLaw 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 63(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 68(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 78(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 84(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 92(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 96(_array -1 ((_dto i 7 i 0)))))
		(_cnst (_int VCC_CONSTANT -1 0 101(_arch((i 3)))))
		(_sig (_int clk -1 0 105(_arch(_uni))))
		(_sig (_int clr -1 0 106(_arch(_uni))))
		(_sig (_int VCC -1 0 107(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 108(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Linear_Audio 13 0 108(_arch(_uni))))
		(_sig (_int Linear_Out 13 0 109(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 110(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Linear_Ramp 14 0 110(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment (_trgt(3))(_sens(10)(11)))))
			(line__178(_arch 1 0 178(_assignment (_trgt(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . l2u_TB 2 -1)
)
