

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Sun Dec 24 01:15:21 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  27177121|  27177121|  0.327 sec|  0.327 sec|  27177121|  27177121|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                                  |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- conv2d1_conv2d1_2_conv2d1_3     |  27177120|  27177120|      1165|          -|          -|  23328|        no|
        | + conv2d1_4_conv2d1_5_conv2d1_6  |      1160|      1160|        13|          4|          1|    288|       yes|
        +----------------------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    592|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     46|    -|
|Memory           |       19|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    225|    -|
|Register         |        -|    -|     377|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       19|    1|     377|    895|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U28  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U29  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  46|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_6ns_5ns_10_4_1_U30  |mac_muladd_5ns_6ns_5ns_10_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_4_bias_U     |conv2d_1_layer_4_bias     |        1|  0|   0|    0|    32|   32|     1|         1024|
    |layer_4_weights_U  |conv2d_1_layer_4_weights  |       18|  0|   0|    0|  9216|   32|     1|       294912|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                          |       19|  0|   0|    0|  9248|   64|     2|       295936|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_765_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln66_2_fu_356_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln66_fu_300_p2                |         +|   0|  0|  22|          15|           1|
    |add_ln69_2_fu_774_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln69_fu_412_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln72_fu_769_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln77_1_fu_551_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln77_fu_718_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln80_3_fu_712_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln80_fu_655_p2                |         +|   0|  0|  12|           5|           5|
    |add_ln87_2_fu_743_p2              |         +|   0|  0|  22|          15|          15|
    |add_ln87_fu_730_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln91_fu_702_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln92_3_fu_525_p2              |         +|   0|  0|   7|           4|           1|
    |add_ln92_4_fu_664_p2              |         +|   0|  0|   7|           4|           1|
    |add_ln92_5_fu_686_p2              |         +|   0|  0|  12|           4|           4|
    |add_ln92_fu_754_p2                |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_dup_fu_595_p2   |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_fu_497_p2       |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_mid1_fu_615_p2  |         +|   0|  0|  10|           3|           2|
    |mul4811_fu_330_p2                 |         +|   0|  0|  17|          10|          10|
    |mul4811_mid165_fu_380_p2          |         +|   0|  0|  17|          10|           6|
    |mul4811_mid1_fu_454_p2            |         +|   0|  0|  17|          10|          10|
    |tmp_fu_320_p2                     |         +|   0|  0|  13|           6|           6|
    |tmp_mid1_fu_444_p2                |         +|   0|  0|  13|           6|           6|
    |sub_ln91_2_fu_637_p2              |         -|   0|  0|   7|           4|           4|
    |sub_ln91_fu_519_p2                |         -|   0|  0|   7|           4|           4|
    |and_ln49_fu_823_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln66_fu_398_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_589_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_5_fu_811_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_805_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln66_fu_336_p2               |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln69_fu_342_p2               |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln72_fu_392_p2               |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln77_fu_531_p2               |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln80_fu_537_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln83_fu_583_p2               |      icmp|   0|  0|   8|           3|           2|
    |empty_93_fu_418_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_817_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln80_fu_601_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_94_fu_468_p3                |    select|   0|  0|   9|           1|          10|
    |ii_cast4_mid2_fu_432_p3           |    select|   0|  0|   5|           1|           5|
    |iii_mid2_fu_424_p3                |    select|   0|  0|   6|           1|           1|
    |output_r_d0                       |    select|   0|  0|  32|           1|           1|
    |select_ln66_4_fu_372_p3           |    select|   0|  0|   9|           1|          10|
    |select_ln66_5_fu_404_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln66_6_fu_460_p3           |    select|   0|  0|   9|           1|          10|
    |select_ln66_fu_348_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln69_fu_780_p3             |    select|   0|  0|  10|           1|           1|
    |select_ln77_5_fu_557_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln77_6_fu_569_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln77_fu_543_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln80_5_fu_643_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln80_6_fu_670_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln80_7_fu_759_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln80_fu_607_p3             |    select|   0|  0|   3|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_386_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_577_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 592|         298|         249|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |add4115_reg_274                            |   9|          2|   32|         64|
    |ap_NS_fsm                                  |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_add4115_phi_fu_277_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten36_phi_fu_222_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_245_p4    |   9|          2|    4|          8|
    |ap_phi_mux_iv_phi_fu_234_p4                |   9|          2|    6|         12|
    |ap_phi_mux_v_phi_fu_256_p4                 |   9|          2|    3|          6|
    |ap_phi_mux_vi_phi_fu_267_p4                |   9|          2|    3|          6|
    |i_reg_173                                  |   9|          2|    5|         10|
    |ii_reg_196                                 |   9|          2|    5|         10|
    |iii_reg_207                                |   9|          2|    6|         12|
    |indvar_flatten36_reg_218                   |   9|          2|    9|         18|
    |indvar_flatten44_reg_184                   |   9|          2|   11|         22|
    |indvar_flatten73_reg_162                   |   9|          2|   15|         30|
    |indvar_flatten_reg_241                     |   9|          2|    4|          8|
    |iv_reg_230                                 |   9|          2|    6|         12|
    |v_reg_252                                  |   9|          2|    3|          6|
    |vi_reg_263                                 |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 225|         48|  159|        326|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add4115_reg_274               |  32|   0|   32|          0|
    |add52_mid2_reg_897            |  10|   0|   15|          5|
    |add_ln102_reg_1002            |  15|   0|   15|          0|
    |add_ln66_reg_850              |  15|   0|   15|          0|
    |add_ln72_reg_1007             |   6|   0|    6|          0|
    |add_ln77_reg_967              |   9|   0|    9|          0|
    |add_ln80_3_reg_957            |   4|   0|    4|          0|
    |add_ln92_reg_977              |   3|   0|    3|          0|
    |ap_CS_fsm                     |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |empty_94_reg_882              |  10|   0|   10|          0|
    |i_reg_173                     |   5|   0|    5|          0|
    |icmp_ln69_reg_858             |   1|   0|    1|          0|
    |icmp_ln77_reg_917             |   1|   0|    1|          0|
    |icmp_ln80_reg_921             |   1|   0|    1|          0|
    |ii_cast4_mid2_cast_reg_892    |   5|   0|   10|          5|
    |ii_cast4_mid2_reg_876         |   5|   0|    5|          0|
    |ii_reg_196                    |   5|   0|    5|          0|
    |iii_mid2_reg_869              |   6|   0|    6|          0|
    |iii_reg_207                   |   6|   0|    6|          0|
    |indvar_flatten36_reg_218      |   9|   0|    9|          0|
    |indvar_flatten44_reg_184      |  11|   0|   11|          0|
    |indvar_flatten73_reg_162      |  15|   0|   15|          0|
    |indvar_flatten_reg_241        |   4|   0|    4|          0|
    |iv_reg_230                    |   6|   0|    6|          0|
    |layer_4_weights_load_reg_962  |  32|   0|   32|          0|
    |mul_reg_992                   |  32|   0|   32|          0|
    |select_ln66_5_reg_863         |   5|   0|    5|          0|
    |select_ln69_reg_1012          |  11|   0|   11|          0|
    |select_ln77_5_reg_926         |   6|   0|    6|          0|
    |select_ln80_5_reg_937         |   3|   0|    3|          0|
    |select_ln80_7_reg_982         |   4|   0|    4|          0|
    |select_ln80_reg_932           |   3|   0|    3|          0|
    |trunc_ln87_reg_947            |   2|   0|    2|          0|
    |v_reg_252                     |   3|   0|    3|          0|
    |vi_reg_263                    |   3|   0|    3|          0|
    |zext_ln72_3_reg_902           |   6|   0|   14|          8|
    |zext_ln72_4_reg_907           |   6|   0|   15|          9|
    |icmp_ln77_reg_917             |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 377|  32|  341|         27|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_992_p_din0     |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_992_p_din1     |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_992_p_opcode   |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_992_p_dout0    |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_992_p_ce       |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_996_p_din0     |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_996_p_din1     |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_996_p_dout0    |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_996_p_ce       |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_2244_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_2244_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_2244_p_opcode  |  out|    5|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_2244_p_dout0   |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_2244_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|input_r_address0      |  out|   15|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|   15|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 4, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 17 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%br_ln66 = br void" [../src/hls/cnn.cpp:66]   --->   Operation 19 'br' 'br_ln66' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten73 = phi i15 0, void %.lr.ph25, i15 %add_ln66, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 20 'phi' 'indvar_flatten73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i5 1, void %.lr.ph25, i5 %select_ln66_5, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 21 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i11 0, void %.lr.ph25, i11 %select_ln69, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:69]   --->   Operation 22 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ii = phi i5 1, void %.lr.ph25, i5 %ii_cast4_mid2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 23 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph25, i6 %add_ln72, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:72]   --->   Operation 24 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.00ns)   --->   "%add_ln66 = add i15 %indvar_flatten73, i15 1" [../src/hls/cnn.cpp:66]   --->   Operation 25 'add' 'add_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i" [../src/hls/cnn.cpp:66]   --->   Operation 26 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.42ns)   --->   "%empty = mul i10 %i_cast, i10 27" [../src/hls/cnn.cpp:66]   --->   Operation 27 'mul' 'empty' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ii_cast = zext i5 %ii" [../src/hls/cnn.cpp:66]   --->   Operation 28 'zext' 'ii_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%tmp = add i6 %ii_cast, i6 36" [../src/hls/cnn.cpp:66]   --->   Operation 29 'add' 'tmp' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_cast = sext i6 %tmp" [../src/hls/cnn.cpp:66]   --->   Operation 30 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.93ns)   --->   "%mul4811 = add i10 %tmp_cast, i10 %empty" [../src/hls/cnn.cpp:66]   --->   Operation 31 'add' 'mul4811' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.86ns)   --->   "%icmp_ln66 = icmp_eq  i15 %indvar_flatten73, i15 23328" [../src/hls/cnn.cpp:66]   --->   Operation 32 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %._crit_edge21.loopexit, void %._crit_edge26.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 33 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln69 = icmp_eq  i11 %indvar_flatten44, i11 864" [../src/hls/cnn.cpp:69]   --->   Operation 34 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.48ns)   --->   "%select_ln66 = select i1 %icmp_ln69, i5 1, i5 %ii" [../src/hls/cnn.cpp:66]   --->   Operation 35 'select' 'select_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.87ns)   --->   "%add_ln66_2 = add i5 %i, i5 1" [../src/hls/cnn.cpp:66]   --->   Operation 36 'add' 'add_ln66_2' <Predicate = (!icmp_ln66)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i5 %add_ln66_2" [../src/hls/cnn.cpp:66]   --->   Operation 37 'zext' 'i_cast_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.42ns)   --->   "%p_mid155 = mul i10 %i_cast_mid1, i10 27" [../src/hls/cnn.cpp:66]   --->   Operation 38 'mul' 'p_mid155' <Predicate = (!icmp_ln66)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%select_ln66_4 = select i1 %icmp_ln69, i10 %p_mid155, i10 %empty" [../src/hls/cnn.cpp:66]   --->   Operation 39 'select' 'select_ln66_4' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.93ns)   --->   "%mul4811_mid165 = add i10 %p_mid155, i10 997" [../src/hls/cnn.cpp:66]   --->   Operation 40 'add' 'mul4811_mid165' <Predicate = (!icmp_ln66)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%xor_ln66 = xor i1 %icmp_ln69, i1 1" [../src/hls/cnn.cpp:66]   --->   Operation 41 'xor' 'xor_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.87ns)   --->   "%icmp_ln72 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:72]   --->   Operation 42 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln66 = and i1 %icmp_ln72, i1 %xor_ln66" [../src/hls/cnn.cpp:66]   --->   Operation 43 'and' 'and_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.48ns)   --->   "%select_ln66_5 = select i1 %icmp_ln69, i5 %add_ln66_2, i5 %i" [../src/hls/cnn.cpp:66]   --->   Operation 44 'select' 'select_ln66_5' <Predicate = (!icmp_ln66)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.87ns)   --->   "%add_ln69 = add i5 %select_ln66, i5 1" [../src/hls/cnn.cpp:69]   --->   Operation 45 'add' 'add_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_93 = or i1 %and_ln66, i1 %icmp_ln69" [../src/hls/cnn.cpp:66]   --->   Operation 46 'or' 'empty_93' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_93, i6 0, i6 %iii" [../src/hls/cnn.cpp:66]   --->   Operation 47 'select' 'iii_mid2' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.48ns)   --->   "%ii_cast4_mid2 = select i1 %and_ln66, i5 %add_ln69, i5 %select_ln66" [../src/hls/cnn.cpp:66]   --->   Operation 48 'select' 'ii_cast4_mid2' <Predicate = (!icmp_ln66)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ii_cast_mid1 = zext i5 %add_ln69" [../src/hls/cnn.cpp:69]   --->   Operation 49 'zext' 'ii_cast_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.88ns)   --->   "%tmp_mid1 = add i6 %ii_cast_mid1, i6 36" [../src/hls/cnn.cpp:69]   --->   Operation 50 'add' 'tmp_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%tmp_cast_mid1 = sext i6 %tmp_mid1" [../src/hls/cnn.cpp:69]   --->   Operation 51 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.93ns) (out node of the LUT)   --->   "%mul4811_mid1 = add i10 %tmp_cast_mid1, i10 %select_ln66_4" [../src/hls/cnn.cpp:69]   --->   Operation 52 'add' 'mul4811_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node empty_94)   --->   "%select_ln66_6 = select i1 %icmp_ln69, i10 %mul4811_mid165, i10 %mul4811" [../src/hls/cnn.cpp:66]   --->   Operation 53 'select' 'select_ln66_6' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.47ns) (out node of the LUT)   --->   "%empty_94 = select i1 %and_ln66, i10 %mul4811_mid1, i10 %select_ln66_6" [../src/hls/cnn.cpp:66]   --->   Operation 54 'select' 'empty_94' <Predicate = (!icmp_ln66)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:72]   --->   Operation 55 'zext' 'zext_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%layer_4_bias_addr = getelementptr i32 %layer_4_bias, i64 0, i64 %zext_ln72" [../src/hls/cnn.cpp:75]   --->   Operation 56 'getelementptr' 'layer_4_bias_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.35ns)   --->   "%output_sum = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:75]   --->   Operation 57 'load' 'output_sum' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [../src/hls/cnn.cpp:109]   --->   Operation 58 'ret' 'ret_ln109' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d1_2_conv2d1_3_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 23328, i64 23328, i64 23328"   --->   Operation 60 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_2_conv2d1_3_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%ii_cast4_mid2_cast = zext i5 %ii_cast4_mid2" [../src/hls/cnn.cpp:66]   --->   Operation 62 'zext' 'ii_cast4_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%add52_mid2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %empty_94, i5 0" [../src/hls/cnn.cpp:66]   --->   Operation 63 'bitconcatenate' 'add52_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:72]   --->   Operation 64 'zext' 'zext_ln72_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:72]   --->   Operation 65 'zext' 'zext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/hls/cnn.cpp:72]   --->   Operation 66 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (1.35ns)   --->   "%output_sum = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:75]   --->   Operation 67 'load' 'output_sum' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 68 [1/1] (0.48ns)   --->   "%br_ln77 = br void" [../src/hls/cnn.cpp:77]   --->   Operation 68 'br' 'br_ln77' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i9 0, void %._crit_edge21.loopexit, i9 %add_ln77, void %.split4" [../src/hls/cnn.cpp:77]   --->   Operation 69 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void %._crit_edge21.loopexit, i6 %select_ln77_5, void %.split4" [../src/hls/cnn.cpp:77]   --->   Operation 70 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge21.loopexit, i4 %select_ln80_7, void %.split4" [../src/hls/cnn.cpp:80]   --->   Operation 71 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge21.loopexit, i3 %select_ln80_5, void %.split4" [../src/hls/cnn.cpp:80]   --->   Operation 72 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge21.loopexit, i3 %add_ln92, void %.split4" [../src/hls/cnn.cpp:92]   --->   Operation 73 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.74ns)   --->   "%indvars_iv_next37 = add i3 %v, i3 1" [../src/hls/cnn.cpp:80]   --->   Operation 74 'add' 'indvars_iv_next37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast = zext i3 %indvars_iv_next37" [../src/hls/cnn.cpp:80]   --->   Operation 75 'zext' 'indvars_iv_next37_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_89 = trunc i3 %indvars_iv_next37" [../src/hls/cnn.cpp:80]   --->   Operation 76 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_89, i2 0" [../src/hls/cnn.cpp:80]   --->   Operation 77 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln91 = sub i4 %p_shl, i4 %indvars_iv_next37_cast" [../src/hls/cnn.cpp:91]   --->   Operation 78 'sub' 'sub_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 79 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln92_3 = add i4 %sub_ln91, i4 1" [../src/hls/cnn.cpp:92]   --->   Operation 79 'add' 'add_ln92_3' <Predicate = true> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 80 [1/1] (0.85ns)   --->   "%icmp_ln77 = icmp_eq  i9 %indvar_flatten36, i9 288" [../src/hls/cnn.cpp:77]   --->   Operation 80 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 81 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.88ns)   --->   "%icmp_ln80 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:80]   --->   Operation 82 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.27ns)   --->   "%select_ln77 = select i1 %icmp_ln80, i3 7, i3 %v" [../src/hls/cnn.cpp:77]   --->   Operation 83 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln77_1 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:77]   --->   Operation 84 'add' 'add_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.44ns)   --->   "%select_ln77_5 = select i1 %icmp_ln80, i6 %add_ln77_1, i6 %iv" [../src/hls/cnn.cpp:77]   --->   Operation 85 'select' 'select_ln77_5' <Predicate = (!icmp_ln77)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i6 %select_ln77_5" [../src/hls/cnn.cpp:77]   --->   Operation 86 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln92_5)   --->   "%select_ln77_6 = select i1 %icmp_ln80, i4 1, i4 %add_ln92_3" [../src/hls/cnn.cpp:77]   --->   Operation 87 'select' 'select_ln77_6' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%xor_ln77 = xor i1 %icmp_ln80, i1 1" [../src/hls/cnn.cpp:77]   --->   Operation 88 'xor' 'xor_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.69ns)   --->   "%icmp_ln83 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 89 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln77)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %icmp_ln83, i1 %xor_ln77" [../src/hls/cnn.cpp:77]   --->   Operation 90 'and' 'and_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.74ns)   --->   "%indvars_iv_next37_dup = add i3 %select_ln77, i3 1" [../src/hls/cnn.cpp:77]   --->   Operation 91 'add' 'indvars_iv_next37_dup' <Predicate = (!icmp_ln77)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln80 = or i1 %and_ln77, i1 %icmp_ln80" [../src/hls/cnn.cpp:80]   --->   Operation 92 'or' 'or_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %or_ln80, i3 7, i3 %vi" [../src/hls/cnn.cpp:80]   --->   Operation 93 'select' 'select_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.74ns)   --->   "%indvars_iv_next37_mid1 = add i3 %select_ln77, i3 2" [../src/hls/cnn.cpp:77]   --->   Operation 94 'add' 'indvars_iv_next37_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast_mid1 = zext i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 95 'zext' 'indvars_iv_next37_cast_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%empty_91 = trunc i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 96 'trunc' 'empty_91' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_91, i2 0" [../src/hls/cnn.cpp:77]   --->   Operation 97 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln91_2 = sub i4 %p_shl_mid1, i4 %indvars_iv_next37_cast_mid1" [../src/hls/cnn.cpp:91]   --->   Operation 98 'sub' 'sub_ln91_2' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 99 [1/1] (0.27ns)   --->   "%select_ln80_5 = select i1 %and_ln77, i3 %indvars_iv_next37_dup, i3 %select_ln77" [../src/hls/cnn.cpp:80]   --->   Operation 99 'select' 'select_ln80_5' <Predicate = (!icmp_ln77)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i3 %select_ln80_5" [../src/hls/cnn.cpp:80]   --->   Operation 100 'sext' 'sext_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.87ns)   --->   "%add_ln80 = add i5 %select_ln66_5, i5 %sext_ln80" [../src/hls/cnn.cpp:80]   --->   Operation 101 'add' 'add_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %add_ln80" [../src/hls/cnn.cpp:80]   --->   Operation 102 'zext' 'zext_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 103 [3/3] (1.08ns) (grouped into DSP with root node add_ln80_2)   --->   "%mul_ln80 = mul i10 %zext_ln80, i10 29" [../src/hls/cnn.cpp:80]   --->   Operation 103 'mul' 'mul_ln80' <Predicate = (!icmp_ln77)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln92_4 = add i4 %sub_ln91_2, i4 1" [../src/hls/cnn.cpp:92]   --->   Operation 104 'add' 'add_ln92_4' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln92_5)   --->   "%select_ln80_6 = select i1 %and_ln77, i4 %add_ln92_4, i4 %select_ln77_6" [../src/hls/cnn.cpp:80]   --->   Operation 105 'select' 'select_ln80_6' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i3 %select_ln80" [../src/hls/cnn.cpp:87]   --->   Operation 106 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln92_5)   --->   "%sext_ln91 = sext i2 %trunc_ln87" [../src/hls/cnn.cpp:91]   --->   Operation 107 'sext' 'sext_ln91' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln92_5 = add i4 %select_ln80_6, i4 %sext_ln91" [../src/hls/cnn.cpp:92]   --->   Operation 108 'add' 'add_ln92_5' <Predicate = (!icmp_ln77)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5, i4 %add_ln92_5, i5 %trunc_ln77, i5 0" [../src/hls/cnn.cpp:92]   --->   Operation 109 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.98ns)   --->   "%add_ln91 = add i14 %shl_ln1, i14 %zext_ln72_3" [../src/hls/cnn.cpp:91]   --->   Operation 110 'add' 'add_ln91' <Predicate = (!icmp_ln77)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i14 %add_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 111 'zext' 'zext_ln91' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%layer_4_weights_addr = getelementptr i32 %layer_4_weights, i64 0, i64 %zext_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 112 'getelementptr' 'layer_4_weights_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:91]   --->   Operation 113 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>
ST_4 : Operation 114 [1/1] (0.86ns)   --->   "%add_ln80_3 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:80]   --->   Operation 114 'add' 'add_ln80_3' <Predicate = (!icmp_ln77)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 115 [2/3] (1.08ns) (grouped into DSP with root node add_ln80_2)   --->   "%mul_ln80 = mul i10 %zext_ln80, i10 29" [../src/hls/cnn.cpp:80]   --->   Operation 115 'mul' 'mul_ln80' <Predicate = (!icmp_ln77)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:91]   --->   Operation 116 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln80_2)   --->   "%mul_ln80 = mul i10 %zext_ln80, i10 29" [../src/hls/cnn.cpp:80]   --->   Operation 117 'mul' 'mul_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %mul_ln80, i10 %ii_cast4_mid2_cast" [../src/hls/cnn.cpp:80]   --->   Operation 118 'add' 'add_ln80_2' <Predicate = (!icmp_ln77)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.11>
ST_7 : Operation 119 [1/1] (0.92ns)   --->   "%add_ln77 = add i9 %indvar_flatten36, i9 1" [../src/hls/cnn.cpp:77]   --->   Operation 119 'add' 'add_ln77' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %select_ln77_5" [../src/hls/cnn.cpp:77]   --->   Operation 120 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 121 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %mul_ln80, i10 %ii_cast4_mid2_cast" [../src/hls/cnn.cpp:80]   --->   Operation 121 'add' 'add_ln80_2' <Predicate = (!icmp_ln77)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i2 %trunc_ln87" [../src/hls/cnn.cpp:87]   --->   Operation 122 'sext' 'sext_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.93ns)   --->   "%add_ln87 = add i10 %add_ln80_2, i10 %sext_ln87" [../src/hls/cnn.cpp:87]   --->   Operation 123 'add' 'add_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln87, i5 0" [../src/hls/cnn.cpp:87]   --->   Operation 124 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.00ns)   --->   "%add_ln87_2 = add i15 %shl_ln, i15 %zext_ln77" [../src/hls/cnn.cpp:87]   --->   Operation 125 'add' 'add_ln87_2' <Predicate = (!icmp_ln77)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i15 %add_ln87_2" [../src/hls/cnn.cpp:87]   --->   Operation 126 'zext' 'zext_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln87" [../src/hls/cnn.cpp:87]   --->   Operation 127 'getelementptr' 'input_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 128 [2/2] (1.35ns)   --->   "%input_load = load i15 %input_addr" [../src/hls/cnn.cpp:87]   --->   Operation 128 'load' 'input_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26912> <RAM>
ST_7 : Operation 129 [1/1] (0.74ns)   --->   "%add_ln92 = add i3 %select_ln80, i3 1" [../src/hls/cnn.cpp:92]   --->   Operation 129 'add' 'add_ln92' <Predicate = (!icmp_ln77)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.45ns)   --->   "%select_ln80_7 = select i1 %icmp_ln80, i4 1, i4 %add_ln80_3" [../src/hls/cnn.cpp:80]   --->   Operation 130 'select' 'select_ln80_7' <Predicate = (!icmp_ln77)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 131 [1/2] (1.35ns)   --->   "%input_load = load i15 %input_addr" [../src/hls/cnn.cpp:87]   --->   Operation 131 'load' 'input_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26912> <RAM>
ST_8 : Operation 132 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 132 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.67>
ST_9 : Operation 133 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 133 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.01>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%add4115 = phi i32 %output_sum, void %._crit_edge21.loopexit, i32 %add, void %.split4"   --->   Operation 134 'phi' 'add4115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 136 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.67>
ST_11 : Operation 137 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 137 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 138 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 138 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 139 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 139 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.0>
ST_14 : Operation 140 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 140 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.0>
ST_15 : Operation 141 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 141 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.0>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_4_conv2d1_5_conv2d1_6_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 143 'speclooptripcount' 'empty_90' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 144 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_5_conv2d1_6_str"   --->   Operation 145 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:83]   --->   Operation 147 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 148 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 148 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 17 <SV = 10> <Delay = 3.34>
ST_17 : Operation 150 [2/2] (3.34ns)   --->   "%tmp_35 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 150 'fcmp' 'tmp_35' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (1.00ns)   --->   "%add_ln102 = add i15 %zext_ln72_4, i15 %add52_mid2" [../src/hls/cnn.cpp:102]   --->   Operation 151 'add' 'add_ln102' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.88ns)   --->   "%add_ln72 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:72]   --->   Operation 152 'add' 'add_ln72' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.94ns)   --->   "%add_ln69_2 = add i11 %indvar_flatten44, i11 1" [../src/hls/cnn.cpp:69]   --->   Operation 153 'add' 'add_ln69_2' <Predicate = (!icmp_ln69)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.45ns)   --->   "%select_ln69 = select i1 %icmp_ln69, i11 1, i11 %add_ln69_2" [../src/hls/cnn.cpp:69]   --->   Operation 154 'select' 'select_ln69' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 11> <Delay = 5.22>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 155 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 156 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 157 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 158 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (0.97ns)   --->   "%icmp_ln49_5 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 159 'icmp' 'icmp_ln49_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node output_sum_2)   --->   "%or_ln49 = or i1 %icmp_ln49_5, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 160 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/2] (3.34ns)   --->   "%tmp_35 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 161 'fcmp' 'tmp_35' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node output_sum_2)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_35" [../src/hls/cnn.cpp:49]   --->   Operation 162 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [1/1] (0.52ns) (out node of the LUT)   --->   "%output_sum_2 = select i1 %and_ln49, i32 0, i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 163 'select' 'output_sum_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i15 %add_ln102" [../src/hls/cnn.cpp:102]   --->   Operation 164 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln102" [../src/hls/cnn.cpp:102]   --->   Operation 165 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (1.35ns)   --->   "%store_ln105 = store i32 %output_sum_2, i15 %output_addr" [../src/hls/cnn.cpp:105]   --->   Operation 166 'store' 'store_ln105' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer_4_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_4_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln66                     (br               ) [ 0111111111111111111]
indvar_flatten73            (phi              ) [ 0010000000000000000]
i                           (phi              ) [ 0010000000000000000]
indvar_flatten44            (phi              ) [ 0011111111111111110]
ii                          (phi              ) [ 0010000000000000000]
iii                         (phi              ) [ 0010000000000000000]
add_ln66                    (add              ) [ 0111111111111111111]
i_cast                      (zext             ) [ 0000000000000000000]
empty                       (mul              ) [ 0000000000000000000]
ii_cast                     (zext             ) [ 0000000000000000000]
tmp                         (add              ) [ 0000000000000000000]
tmp_cast                    (sext             ) [ 0000000000000000000]
mul4811                     (add              ) [ 0000000000000000000]
icmp_ln66                   (icmp             ) [ 0011111111111111111]
br_ln66                     (br               ) [ 0000000000000000000]
icmp_ln69                   (icmp             ) [ 0001111111111111110]
select_ln66                 (select           ) [ 0000000000000000000]
add_ln66_2                  (add              ) [ 0000000000000000000]
i_cast_mid1                 (zext             ) [ 0000000000000000000]
p_mid155                    (mul              ) [ 0000000000000000000]
select_ln66_4               (select           ) [ 0000000000000000000]
mul4811_mid165              (add              ) [ 0000000000000000000]
xor_ln66                    (xor              ) [ 0000000000000000000]
icmp_ln72                   (icmp             ) [ 0000000000000000000]
and_ln66                    (and              ) [ 0000000000000000000]
select_ln66_5               (select           ) [ 0111111111111111111]
add_ln69                    (add              ) [ 0000000000000000000]
empty_93                    (or               ) [ 0000000000000000000]
iii_mid2                    (select           ) [ 0001111111111111110]
ii_cast4_mid2               (select           ) [ 0111111111111111111]
ii_cast_mid1                (zext             ) [ 0000000000000000000]
tmp_mid1                    (add              ) [ 0000000000000000000]
tmp_cast_mid1               (sext             ) [ 0000000000000000000]
mul4811_mid1                (add              ) [ 0000000000000000000]
select_ln66_6               (select           ) [ 0000000000000000000]
empty_94                    (select           ) [ 0001000000000000000]
zext_ln72                   (zext             ) [ 0000000000000000000]
layer_4_bias_addr           (getelementptr    ) [ 0001000000000000000]
ret_ln109                   (ret              ) [ 0000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000]
empty_92                    (speclooptripcount) [ 0000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000]
ii_cast4_mid2_cast          (zext             ) [ 0000111111111111100]
add52_mid2                  (bitconcatenate   ) [ 0000111111111111110]
zext_ln72_3                 (zext             ) [ 0000111111111111100]
zext_ln72_4                 (zext             ) [ 0000111111111111110]
specloopname_ln72           (specloopname     ) [ 0000000000000000000]
output_sum                  (load             ) [ 0011111111111111111]
br_ln77                     (br               ) [ 0011111111111111111]
indvar_flatten36            (phi              ) [ 0000111100000000000]
iv                          (phi              ) [ 0000100000000000000]
indvar_flatten              (phi              ) [ 0000100000000000000]
v                           (phi              ) [ 0000100000000000000]
vi                          (phi              ) [ 0000100000000000000]
indvars_iv_next37           (add              ) [ 0000000000000000000]
indvars_iv_next37_cast      (zext             ) [ 0000000000000000000]
empty_89                    (trunc            ) [ 0000000000000000000]
p_shl                       (bitconcatenate   ) [ 0000000000000000000]
sub_ln91                    (sub              ) [ 0000000000000000000]
add_ln92_3                  (add              ) [ 0000000000000000000]
icmp_ln77                   (icmp             ) [ 0011111111111111111]
br_ln77                     (br               ) [ 0000000000000000000]
icmp_ln80                   (icmp             ) [ 0000011100000000000]
select_ln77                 (select           ) [ 0000000000000000000]
add_ln77_1                  (add              ) [ 0000000000000000000]
select_ln77_5               (select           ) [ 0011111111111111111]
trunc_ln77                  (trunc            ) [ 0000000000000000000]
select_ln77_6               (select           ) [ 0000000000000000000]
xor_ln77                    (xor              ) [ 0000000000000000000]
icmp_ln83                   (icmp             ) [ 0000000000000000000]
and_ln77                    (and              ) [ 0000000000000000000]
indvars_iv_next37_dup       (add              ) [ 0000000000000000000]
or_ln80                     (or               ) [ 0000000000000000000]
select_ln80                 (select           ) [ 0000011100000000000]
indvars_iv_next37_mid1      (add              ) [ 0000000000000000000]
indvars_iv_next37_cast_mid1 (zext             ) [ 0000000000000000000]
empty_91                    (trunc            ) [ 0000000000000000000]
p_shl_mid1                  (bitconcatenate   ) [ 0000000000000000000]
sub_ln91_2                  (sub              ) [ 0000000000000000000]
select_ln80_5               (select           ) [ 0011111111111111111]
sext_ln80                   (sext             ) [ 0000000000000000000]
add_ln80                    (add              ) [ 0000000000000000000]
zext_ln80                   (zext             ) [ 0000011000000000000]
add_ln92_4                  (add              ) [ 0000000000000000000]
select_ln80_6               (select           ) [ 0000000000000000000]
trunc_ln87                  (trunc            ) [ 0000011100000000000]
sext_ln91                   (sext             ) [ 0000000000000000000]
add_ln92_5                  (add              ) [ 0000000000000000000]
shl_ln1                     (bitconcatenate   ) [ 0000000000000000000]
add_ln91                    (add              ) [ 0000000000000000000]
zext_ln91                   (zext             ) [ 0000000000000000000]
layer_4_weights_addr        (getelementptr    ) [ 0000010000000000000]
add_ln80_3                  (add              ) [ 0000011100000000000]
layer_4_weights_load        (load             ) [ 0000111111110000000]
mul_ln80                    (mul              ) [ 0000000100000000000]
add_ln77                    (add              ) [ 0011111111111111111]
zext_ln77                   (zext             ) [ 0000000000000000000]
add_ln80_2                  (add              ) [ 0000000000000000000]
sext_ln87                   (sext             ) [ 0000000000000000000]
add_ln87                    (add              ) [ 0000000000000000000]
shl_ln                      (bitconcatenate   ) [ 0000000000000000000]
add_ln87_2                  (add              ) [ 0000000000000000000]
zext_ln87                   (zext             ) [ 0000000000000000000]
input_addr                  (getelementptr    ) [ 0000100010000000000]
add_ln92                    (add              ) [ 0011111111111111111]
select_ln80_7               (select           ) [ 0011111111111111111]
input_load                  (load             ) [ 0000011101110000000]
add4115                     (phi              ) [ 0000111111111111111]
specpipeline_ln0            (specpipeline     ) [ 0000000000000000000]
mul                         (fmul             ) [ 0000111100001111100]
specloopname_ln0            (specloopname     ) [ 0000000000000000000]
empty_90                    (speclooptripcount) [ 0000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000000000]
specloopname_ln83           (specloopname     ) [ 0000000000000000000]
add                         (fadd             ) [ 0011111111111111111]
br_ln0                      (br               ) [ 0011111111111111111]
add_ln102                   (add              ) [ 0000000000000000001]
add_ln72                    (add              ) [ 0110000000000000001]
add_ln69_2                  (add              ) [ 0000000000000000000]
select_ln69                 (select           ) [ 0110000000000000001]
bitcast_ln49                (bitcast          ) [ 0000000000000000000]
tmp_s                       (partselect       ) [ 0000000000000000000]
trunc_ln49                  (trunc            ) [ 0000000000000000000]
icmp_ln49                   (icmp             ) [ 0000000000000000000]
icmp_ln49_5                 (icmp             ) [ 0000000000000000000]
or_ln49                     (or               ) [ 0000000000000000000]
tmp_35                      (fcmp             ) [ 0000000000000000000]
and_ln49                    (and              ) [ 0000000000000000000]
output_sum_2                (select           ) [ 0000000000000000000]
zext_ln102                  (zext             ) [ 0000000000000000000]
output_addr                 (getelementptr    ) [ 0000000000000000000]
store_ln105                 (store            ) [ 0000000000000000000]
br_ln0                      (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_4_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_4_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_4_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_4_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d1_conv2d1_2_conv2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d1_2_conv2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d1_4_conv2d1_5_conv2d1_6_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d1_5_conv2d1_6_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="layer_4_bias_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_4_bias_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_sum/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="layer_4_weights_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="14" slack="0"/>
<pin id="127" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_4_weights_addr/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_4_weights_load/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="15" slack="0"/>
<pin id="140" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="output_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="15" slack="0"/>
<pin id="153" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/18 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln105_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="15" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/18 "/>
</bind>
</comp>

<comp id="162" class="1005" name="indvar_flatten73_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="1"/>
<pin id="164" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten73 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten73_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="15" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten73/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="1"/>
<pin id="175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="indvar_flatten44_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="1"/>
<pin id="186" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten44 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten44_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="11" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten44/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="ii_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="1"/>
<pin id="198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="ii_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="iii_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="1"/>
<pin id="209" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="iii_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="6" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="indvar_flatten36_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="1"/>
<pin id="220" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten36 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten36_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="9" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten36/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="iv_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iv (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="iv_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iv/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="4" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="v_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="1"/>
<pin id="254" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="v_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v/4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="vi_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vi (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="vi_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="3" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi/4 "/>
</bind>
</comp>

<comp id="274" class="1005" name="add4115_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add4115 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="add4115_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="7"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add4115/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/12 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="3"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_35/17 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln66_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="empty_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="ii_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="6" slack="0"/>
<pin id="323" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="mul4811_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="0"/>
<pin id="333" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul4811/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln66_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="0"/>
<pin id="338" dir="0" index="1" bw="15" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln69_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="0" index="1" bw="11" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln66_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="0" index="2" bw="5" slack="0"/>
<pin id="352" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln66_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_cast_mid1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_mid1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_mid155_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="6" slack="0"/>
<pin id="369" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid155/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln66_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_4/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mul4811_mid165_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul4811_mid165/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="xor_ln66_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln72_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="and_ln66_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln66_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="5" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_5/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln69_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="empty_93_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_93/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="iii_mid2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iii_mid2/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="ii_cast4_mid2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_cast4_mid2/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="ii_cast_mid1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast_mid1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_mid1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_cast_mid1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_mid1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="mul4811_mid1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul4811_mid1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln66_6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="0" index="2" bw="10" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_6/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="empty_94_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="0" index="2" bw="10" slack="0"/>
<pin id="472" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_94/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln72_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="ii_cast4_mid2_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="1"/>
<pin id="483" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast4_mid2_cast/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add52_mid2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="0"/>
<pin id="486" dir="0" index="1" bw="10" slack="1"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="15" slack="8"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add52_mid2/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln72_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="1"/>
<pin id="493" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_3/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln72_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="1"/>
<pin id="496" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_4/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="indvars_iv_next37_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next37/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="indvars_iv_next37_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next37_cast/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="empty_89_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_89/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_shl_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sub_ln91_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="3" slack="0"/>
<pin id="522" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln91/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln92_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_3/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln77_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="0" index="1" bw="9" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln80_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln77_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="3" slack="0"/>
<pin id="546" dir="0" index="2" bw="3" slack="0"/>
<pin id="547" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln77_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln77_5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="6" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_5/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln77_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln77_6_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="0" index="2" bw="4" slack="0"/>
<pin id="573" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_6/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln77_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln83_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="0"/>
<pin id="585" dir="0" index="1" bw="3" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="and_ln77_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="indvars_iv_next37_dup_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next37_dup/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln80_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln80_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="3" slack="0"/>
<pin id="610" dir="0" index="2" bw="3" slack="0"/>
<pin id="611" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="indvars_iv_next37_mid1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next37_mid1/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="indvars_iv_next37_cast_mid1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next37_cast_mid1/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="empty_91_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_91/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_shl_mid1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="0" index="1" bw="2" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sub_ln91_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="0"/>
<pin id="639" dir="0" index="1" bw="3" slack="0"/>
<pin id="640" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln91_2/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln80_5_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="0"/>
<pin id="646" dir="0" index="2" bw="3" slack="0"/>
<pin id="647" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_5/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln80_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="0"/>
<pin id="653" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln80_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="2"/>
<pin id="657" dir="0" index="1" bw="3" slack="0"/>
<pin id="658" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln80_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="0"/>
<pin id="662" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln92_4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_4/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="select_ln80_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="4" slack="0"/>
<pin id="673" dir="0" index="2" bw="4" slack="0"/>
<pin id="674" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_6/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln87_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln91_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="0"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln92_5_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="0"/>
<pin id="688" dir="0" index="1" bw="2" slack="0"/>
<pin id="689" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_5/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="shl_ln1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="14" slack="0"/>
<pin id="694" dir="0" index="1" bw="4" slack="0"/>
<pin id="695" dir="0" index="2" bw="5" slack="0"/>
<pin id="696" dir="0" index="3" bw="1" slack="0"/>
<pin id="697" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln91_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="14" slack="0"/>
<pin id="704" dir="0" index="1" bw="6" slack="1"/>
<pin id="705" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln91_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln80_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_3/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln77_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="3"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln77_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="3"/>
<pin id="726" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sext_ln87_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="3"/>
<pin id="729" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln87_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="0" index="1" bw="2" slack="0"/>
<pin id="733" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/7 "/>
</bind>
</comp>

<comp id="735" class="1004" name="shl_ln_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="15" slack="0"/>
<pin id="737" dir="0" index="1" bw="10" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln87_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="15" slack="0"/>
<pin id="745" dir="0" index="1" bw="6" slack="0"/>
<pin id="746" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_2/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln87_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="15" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/7 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln92_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="3"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="select_ln80_7_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="3"/>
<pin id="761" dir="0" index="1" bw="4" slack="0"/>
<pin id="762" dir="0" index="2" bw="4" slack="3"/>
<pin id="763" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_7/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln102_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="8"/>
<pin id="767" dir="0" index="1" bw="15" slack="8"/>
<pin id="768" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/17 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln72_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="6" slack="9"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/17 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln69_2_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="11" slack="9"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_2/17 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln69_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="9"/>
<pin id="782" dir="0" index="1" bw="11" slack="0"/>
<pin id="783" dir="0" index="2" bw="11" slack="0"/>
<pin id="784" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/17 "/>
</bind>
</comp>

<comp id="787" class="1004" name="bitcast_ln49_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="2"/>
<pin id="789" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/18 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_s_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="6" slack="0"/>
<pin id="795" dir="0" index="3" bw="6" slack="0"/>
<pin id="796" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln49_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/18 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln49_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/18 "/>
</bind>
</comp>

<comp id="811" class="1004" name="icmp_ln49_5_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="23" slack="0"/>
<pin id="813" dir="0" index="1" bw="23" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_5/18 "/>
</bind>
</comp>

<comp id="817" class="1004" name="or_ln49_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/18 "/>
</bind>
</comp>

<comp id="823" class="1004" name="and_ln49_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/18 "/>
</bind>
</comp>

<comp id="829" class="1004" name="output_sum_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="0" index="2" bw="32" slack="2"/>
<pin id="833" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_sum_2/18 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln102_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="15" slack="1"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/18 "/>
</bind>
</comp>

<comp id="842" class="1007" name="grp_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="0"/>
<pin id="844" dir="0" index="1" bw="10" slack="0"/>
<pin id="845" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="846" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln80/4 add_ln80_2/6 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln66_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="15" slack="0"/>
<pin id="852" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="858" class="1005" name="icmp_ln69_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="9"/>
<pin id="860" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="863" class="1005" name="select_ln66_5_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="0"/>
<pin id="865" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln66_5 "/>
</bind>
</comp>

<comp id="869" class="1005" name="iii_mid2_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="6" slack="1"/>
<pin id="871" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii_mid2 "/>
</bind>
</comp>

<comp id="876" class="1005" name="ii_cast4_mid2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="0"/>
<pin id="878" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ii_cast4_mid2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="empty_94_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="10" slack="1"/>
<pin id="884" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_94 "/>
</bind>
</comp>

<comp id="887" class="1005" name="layer_4_bias_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="5" slack="1"/>
<pin id="889" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_4_bias_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="ii_cast4_mid2_cast_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="3"/>
<pin id="894" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="ii_cast4_mid2_cast "/>
</bind>
</comp>

<comp id="897" class="1005" name="add52_mid2_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="15" slack="8"/>
<pin id="899" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opset="add52_mid2 "/>
</bind>
</comp>

<comp id="902" class="1005" name="zext_ln72_3_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="14" slack="1"/>
<pin id="904" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln72_3 "/>
</bind>
</comp>

<comp id="907" class="1005" name="zext_ln72_4_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="15" slack="8"/>
<pin id="909" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln72_4 "/>
</bind>
</comp>

<comp id="912" class="1005" name="output_sum_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="7"/>
<pin id="914" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="output_sum "/>
</bind>
</comp>

<comp id="917" class="1005" name="icmp_ln77_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="921" class="1005" name="icmp_ln80_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="3"/>
<pin id="923" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="926" class="1005" name="select_ln77_5_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="6" slack="0"/>
<pin id="928" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln77_5 "/>
</bind>
</comp>

<comp id="932" class="1005" name="select_ln80_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="3"/>
<pin id="934" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln80 "/>
</bind>
</comp>

<comp id="937" class="1005" name="select_ln80_5_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="3" slack="0"/>
<pin id="939" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln80_5 "/>
</bind>
</comp>

<comp id="942" class="1005" name="zext_ln80_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="10" slack="1"/>
<pin id="944" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80 "/>
</bind>
</comp>

<comp id="947" class="1005" name="trunc_ln87_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="2" slack="3"/>
<pin id="949" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln87 "/>
</bind>
</comp>

<comp id="952" class="1005" name="layer_4_weights_addr_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="14" slack="1"/>
<pin id="954" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="layer_4_weights_addr "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln80_3_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="4" slack="3"/>
<pin id="959" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln80_3 "/>
</bind>
</comp>

<comp id="962" class="1005" name="layer_4_weights_load_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="3"/>
<pin id="964" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="layer_4_weights_load "/>
</bind>
</comp>

<comp id="967" class="1005" name="add_ln77_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="9" slack="1"/>
<pin id="969" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="972" class="1005" name="input_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="15" slack="1"/>
<pin id="974" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="add_ln92_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="1"/>
<pin id="979" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="982" class="1005" name="select_ln80_7_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="4" slack="1"/>
<pin id="984" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln80_7 "/>
</bind>
</comp>

<comp id="987" class="1005" name="input_load_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="992" class="1005" name="mul_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="997" class="1005" name="add_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1002" class="1005" name="add_ln102_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="15" slack="1"/>
<pin id="1004" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="add_ln72_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="6" slack="1"/>
<pin id="1009" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="select_ln69_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="11" slack="1"/>
<pin id="1014" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="283"><net_src comp="277" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="288"><net_src comp="274" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="143" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="274" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="96" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="166" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="177" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="200" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="310" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="166" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="22" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="188" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="10" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="200" pin="4"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="177" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="10" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="342" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="310" pin="2"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="366" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="342" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="211" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="386" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="342" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="356" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="177" pin="4"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="348" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="10" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="398" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="342" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="14" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="211" pin="4"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="398" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="412" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="348" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="412" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="20" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="372" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="342" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="380" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="330" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="398" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="454" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="460" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="424" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="501"><net_src comp="256" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="56" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="58" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="60" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="503" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="222" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="245" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="66" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="54" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="256" pin="4"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="234" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="68" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="537" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="234" pin="4"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="537" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="62" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="525" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="537" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="28" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="267" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="70" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="577" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="543" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="589" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="537" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="54" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="267" pin="4"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="543" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="70" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="615" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="58" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="60" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="621" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="589" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="595" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="543" pin="3"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="643" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="637" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="62" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="589" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="569" pin="3"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="607" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="670" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="698"><net_src comp="74" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="565" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="46" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="706"><net_src comp="692" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="716"><net_src comp="245" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="62" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="218" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="76" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="44" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="46" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="724" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="758"><net_src comp="56" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="62" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="773"><net_src comp="68" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="184" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="98" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="98" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="786"><net_src comp="774" pin="2"/><net_sink comp="780" pin=2"/></net>

<net id="790"><net_src comp="274" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="797"><net_src comp="100" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="102" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="104" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="787" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="791" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="106" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="801" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="108" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="805" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="294" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="96" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="274" pin="1"/><net_sink comp="829" pin=2"/></net>

<net id="837"><net_src comp="829" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="841"><net_src comp="838" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="847"><net_src comp="660" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="72" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="842" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="853"><net_src comp="300" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="861"><net_src comp="342" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="866"><net_src comp="404" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="872"><net_src comp="424" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="879"><net_src comp="432" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="885"><net_src comp="468" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="890"><net_src comp="110" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="895"><net_src comp="481" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="900"><net_src comp="484" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="905"><net_src comp="491" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="910"><net_src comp="494" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="915"><net_src comp="117" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="920"><net_src comp="531" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="537" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="929"><net_src comp="557" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="935"><net_src comp="607" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="940"><net_src comp="643" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="945"><net_src comp="660" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="950"><net_src comp="678" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="955"><net_src comp="123" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="960"><net_src comp="712" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="965"><net_src comp="130" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="970"><net_src comp="718" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="975"><net_src comp="136" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="980"><net_src comp="754" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="985"><net_src comp="759" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="990"><net_src comp="143" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="995"><net_src comp="289" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1000"><net_src comp="284" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1005"><net_src comp="765" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1010"><net_src comp="769" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1015"><net_src comp="780" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="188" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {18 }
	Port: layer_4_weights | {}
	Port: layer_4_bias | {}
 - Input state : 
	Port: conv2d.1 : input_r | {7 8 }
	Port: conv2d.1 : layer_4_weights | {4 5 }
	Port: conv2d.1 : layer_4_bias | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln66 : 1
		i_cast : 1
		empty : 2
		ii_cast : 1
		tmp : 2
		tmp_cast : 3
		mul4811 : 4
		icmp_ln66 : 1
		br_ln66 : 2
		icmp_ln69 : 1
		select_ln66 : 2
		add_ln66_2 : 1
		i_cast_mid1 : 2
		p_mid155 : 3
		select_ln66_4 : 4
		mul4811_mid165 : 4
		xor_ln66 : 2
		icmp_ln72 : 1
		and_ln66 : 2
		select_ln66_5 : 2
		add_ln69 : 3
		empty_93 : 2
		iii_mid2 : 2
		ii_cast4_mid2 : 2
		ii_cast_mid1 : 4
		tmp_mid1 : 5
		tmp_cast_mid1 : 6
		mul4811_mid1 : 7
		select_ln66_6 : 5
		empty_94 : 8
		zext_ln72 : 3
		layer_4_bias_addr : 4
		output_sum : 5
	State 3
	State 4
		indvars_iv_next37 : 1
		indvars_iv_next37_cast : 2
		empty_89 : 2
		p_shl : 3
		sub_ln91 : 4
		add_ln92_3 : 5
		icmp_ln77 : 1
		br_ln77 : 2
		icmp_ln80 : 1
		select_ln77 : 2
		add_ln77_1 : 1
		select_ln77_5 : 2
		trunc_ln77 : 3
		select_ln77_6 : 6
		xor_ln77 : 2
		icmp_ln83 : 1
		and_ln77 : 2
		indvars_iv_next37_dup : 3
		or_ln80 : 2
		select_ln80 : 2
		indvars_iv_next37_mid1 : 3
		indvars_iv_next37_cast_mid1 : 4
		empty_91 : 4
		p_shl_mid1 : 5
		sub_ln91_2 : 6
		select_ln80_5 : 2
		sext_ln80 : 3
		add_ln80 : 4
		zext_ln80 : 5
		mul_ln80 : 6
		add_ln92_4 : 7
		select_ln80_6 : 8
		trunc_ln87 : 3
		sext_ln91 : 4
		add_ln92_5 : 9
		shl_ln1 : 10
		add_ln91 : 11
		zext_ln91 : 12
		layer_4_weights_addr : 13
		layer_4_weights_load : 14
		add_ln80_3 : 1
	State 5
	State 6
		add_ln80_2 : 1
	State 7
		add_ln87 : 1
		shl_ln : 2
		add_ln87_2 : 3
		zext_ln87 : 4
		input_addr : 5
		input_load : 6
	State 8
		mul : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		select_ln69 : 1
	State 18
		tmp_s : 1
		trunc_ln49 : 1
		icmp_ln49 : 2
		icmp_ln49_5 : 2
		or_ln49 : 3
		and_ln49 : 3
		output_sum_2 : 3
		output_addr : 1
		store_ln105 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_284             |    2    |   205   |   206   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln66_fu_300          |    0    |    0    |    22   |
|          |             tmp_fu_320             |    0    |    0    |    13   |
|          |           mul4811_fu_330           |    0    |    0    |    17   |
|          |          add_ln66_2_fu_356         |    0    |    0    |    12   |
|          |        mul4811_mid165_fu_380       |    0    |    0    |    17   |
|          |           add_ln69_fu_412          |    0    |    0    |    12   |
|          |           tmp_mid1_fu_444          |    0    |    0    |    13   |
|          |         mul4811_mid1_fu_454        |    0    |    0    |    17   |
|          |      indvars_iv_next37_fu_497      |    0    |    0    |    10   |
|          |          add_ln92_3_fu_525         |    0    |    0    |    7    |
|          |          add_ln77_1_fu_551         |    0    |    0    |    13   |
|          |    indvars_iv_next37_dup_fu_595    |    0    |    0    |    10   |
|    add   |    indvars_iv_next37_mid1_fu_615   |    0    |    0    |    10   |
|          |           add_ln80_fu_655          |    0    |    0    |    12   |
|          |          add_ln92_4_fu_664         |    0    |    0    |    7    |
|          |          add_ln92_5_fu_686         |    0    |    0    |    12   |
|          |           add_ln91_fu_702          |    0    |    0    |    21   |
|          |          add_ln80_3_fu_712         |    0    |    0    |    12   |
|          |           add_ln77_fu_718          |    0    |    0    |    16   |
|          |           add_ln87_fu_730          |    0    |    0    |    17   |
|          |          add_ln87_2_fu_743         |    0    |    0    |    22   |
|          |           add_ln92_fu_754          |    0    |    0    |    10   |
|          |          add_ln102_fu_765          |    0    |    0    |    22   |
|          |           add_ln72_fu_769          |    0    |    0    |    13   |
|          |          add_ln69_2_fu_774         |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_289             |    3    |   143   |   140   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln66_fu_348         |    0    |    0    |    5    |
|          |        select_ln66_4_fu_372        |    0    |    0    |    9    |
|          |        select_ln66_5_fu_404        |    0    |    0    |    5    |
|          |           iii_mid2_fu_424          |    0    |    0    |    6    |
|          |        ii_cast4_mid2_fu_432        |    0    |    0    |    5    |
|          |        select_ln66_6_fu_460        |    0    |    0    |    9    |
|          |           empty_94_fu_468          |    0    |    0    |    9    |
|  select  |         select_ln77_fu_543         |    0    |    0    |    3    |
|          |        select_ln77_5_fu_557        |    0    |    0    |    6    |
|          |        select_ln77_6_fu_569        |    0    |    0    |    4    |
|          |         select_ln80_fu_607         |    0    |    0    |    3    |
|          |        select_ln80_5_fu_643        |    0    |    0    |    3    |
|          |        select_ln80_6_fu_670        |    0    |    0    |    4    |
|          |        select_ln80_7_fu_759        |    0    |    0    |    4    |
|          |         select_ln69_fu_780         |    0    |    0    |    10   |
|          |         output_sum_2_fu_829        |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln66_fu_336          |    0    |    0    |    12   |
|          |          icmp_ln69_fu_342          |    0    |    0    |    11   |
|          |          icmp_ln72_fu_392          |    0    |    0    |    10   |
|   icmp   |          icmp_ln77_fu_531          |    0    |    0    |    11   |
|          |          icmp_ln80_fu_537          |    0    |    0    |    9    |
|          |          icmp_ln83_fu_583          |    0    |    0    |    8    |
|          |          icmp_ln49_fu_805          |    0    |    0    |    11   |
|          |         icmp_ln49_5_fu_811         |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |            empty_fu_310            |    0    |    0    |    23   |
|          |           p_mid155_fu_366          |    0    |    0    |    23   |
|----------|------------------------------------|---------|---------|---------|
|    sub   |           sub_ln91_fu_519          |    0    |    0    |    7    |
|          |          sub_ln91_2_fu_637         |    0    |    0    |    7    |
|----------|------------------------------------|---------|---------|---------|
|          |           and_ln66_fu_398          |    0    |    0    |    2    |
|    and   |           and_ln77_fu_589          |    0    |    0    |    2    |
|          |           and_ln49_fu_823          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_93_fu_418          |    0    |    0    |    2    |
|    or    |           or_ln80_fu_601           |    0    |    0    |    2    |
|          |           or_ln49_fu_817           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           xor_ln66_fu_386          |    0    |    0    |    2    |
|          |           xor_ln77_fu_577          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_842             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   fcmp   |             grp_fu_294             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            i_cast_fu_306           |    0    |    0    |    0    |
|          |           ii_cast_fu_316           |    0    |    0    |    0    |
|          |         i_cast_mid1_fu_362         |    0    |    0    |    0    |
|          |         ii_cast_mid1_fu_440        |    0    |    0    |    0    |
|          |          zext_ln72_fu_476          |    0    |    0    |    0    |
|          |      ii_cast4_mid2_cast_fu_481     |    0    |    0    |    0    |
|          |         zext_ln72_3_fu_491         |    0    |    0    |    0    |
|   zext   |         zext_ln72_4_fu_494         |    0    |    0    |    0    |
|          |    indvars_iv_next37_cast_fu_503   |    0    |    0    |    0    |
|          | indvars_iv_next37_cast_mid1_fu_621 |    0    |    0    |    0    |
|          |          zext_ln80_fu_660          |    0    |    0    |    0    |
|          |          zext_ln91_fu_707          |    0    |    0    |    0    |
|          |          zext_ln77_fu_724          |    0    |    0    |    0    |
|          |          zext_ln87_fu_749          |    0    |    0    |    0    |
|          |          zext_ln102_fu_838         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           tmp_cast_fu_326          |    0    |    0    |    0    |
|          |        tmp_cast_mid1_fu_450        |    0    |    0    |    0    |
|   sext   |          sext_ln80_fu_651          |    0    |    0    |    0    |
|          |          sext_ln91_fu_682          |    0    |    0    |    0    |
|          |          sext_ln87_fu_727          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          add52_mid2_fu_484         |    0    |    0    |    0    |
|          |            p_shl_fu_511            |    0    |    0    |    0    |
|bitconcatenate|          p_shl_mid1_fu_629         |    0    |    0    |    0    |
|          |           shl_ln1_fu_692           |    0    |    0    |    0    |
|          |            shl_ln_fu_735           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_89_fu_507          |    0    |    0    |    0    |
|          |          trunc_ln77_fu_565         |    0    |    0    |    0    |
|   trunc  |           empty_91_fu_625          |    0    |    0    |    0    |
|          |          trunc_ln87_fu_678         |    0    |    0    |    0    |
|          |          trunc_ln49_fu_801         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_s_fu_791            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    6    |   348   |   982   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add4115_reg_274      |   32   |
|     add52_mid2_reg_897     |   15   |
|     add_ln102_reg_1002     |   15   |
|      add_ln66_reg_850      |   15   |
|      add_ln72_reg_1007     |    6   |
|      add_ln77_reg_967      |    9   |
|     add_ln80_3_reg_957     |    4   |
|      add_ln92_reg_977      |    3   |
|         add_reg_997        |   32   |
|      empty_94_reg_882      |   10   |
|          i_reg_173         |    5   |
|      icmp_ln69_reg_858     |    1   |
|      icmp_ln77_reg_917     |    1   |
|      icmp_ln80_reg_921     |    1   |
| ii_cast4_mid2_cast_reg_892 |   10   |
|    ii_cast4_mid2_reg_876   |    5   |
|         ii_reg_196         |    5   |
|      iii_mid2_reg_869      |    6   |
|         iii_reg_207        |    6   |
|  indvar_flatten36_reg_218  |    9   |
|  indvar_flatten44_reg_184  |   11   |
|  indvar_flatten73_reg_162  |   15   |
|   indvar_flatten_reg_241   |    4   |
|     input_addr_reg_972     |   15   |
|     input_load_reg_987     |   32   |
|         iv_reg_230         |    6   |
|  layer_4_bias_addr_reg_887 |    5   |
|layer_4_weights_addr_reg_952|   14   |
|layer_4_weights_load_reg_962|   32   |
|         mul_reg_992        |   32   |
|     output_sum_reg_912     |   32   |
|    select_ln66_5_reg_863   |    5   |
|    select_ln69_reg_1012    |   11   |
|    select_ln77_5_reg_926   |    6   |
|    select_ln80_5_reg_937   |    3   |
|    select_ln80_7_reg_982   |    4   |
|     select_ln80_reg_932    |    3   |
|     trunc_ln87_reg_947     |    2   |
|          v_reg_252         |    3   |
|         vi_reg_263         |    3   |
|     zext_ln72_3_reg_902    |   14   |
|     zext_ln72_4_reg_907    |   15   |
|      zext_ln80_reg_942     |   10   |
+----------------------------+--------+
|            Total           |   467  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_117    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_130    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_143    |  p0  |   2  |  15  |   30   ||    9    |
| indvar_flatten44_reg_184 |  p0  |   2  |  11  |   22   ||    9    |
| indvar_flatten36_reg_218 |  p0  |   2  |   9  |   18   ||    9    |
|        grp_fu_289        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_842        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_842        |  p1  |   2  |  10  |   20   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   202  ||  3.912  ||    72   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   348  |   982  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   467  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |   815  |  1054  |
+-----------+--------+--------+--------+--------+
