// Seed: 2459801620
module module_0 (
    input wire id_0
    , id_18,
    input supply0 id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    output wire id_7,
    input tri id_8,
    input tri1 id_9,
    input wor id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri id_13,
    input wand id_14,
    input supply1 id_15,
    output tri1 id_16
);
  assign module_1.id_3 = 0;
  wire id_19;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wire id_11,
    output supply1 id_12,
    input supply1 id_13,
    input supply0 id_14
);
  always begin : LABEL_0
    `define pp_16 0
  end
  if (1) begin : LABEL_1
    assign id_6 = 1;
  end else begin : LABEL_2
    wire id_17;
  end
  assign id_6 = id_10;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_12,
      id_4,
      id_9,
      id_4,
      id_7,
      id_12,
      id_1,
      id_5,
      id_9,
      id_12,
      id_7,
      id_8,
      id_8,
      id_1,
      id_6
  );
endmodule
