Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Aug  3 12:45:29 2023
| Host         : DESKTOP-FG0QD84 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   315 |
|    Minimum number of control sets                        |   315 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   991 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   315 |
| >= 0 to < 4        |    91 |
| >= 4 to < 6        |    52 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     8 |
| >= 16              |   119 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2723 |          731 |
| No           | No                    | Yes                    |             179 |           69 |
| No           | Yes                   | No                     |             590 |          232 |
| Yes          | No                    | No                     |            1670 |          484 |
| Yes          | No                    | Yes                    |             167 |           57 |
| Yes          | Yes                   | No                     |             424 |          118 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                 | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/idx[1]_i_2_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/data[4]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/data[6]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[4]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[7]_i_3_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[2]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | tx_module/tx_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[1]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/data[3]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/data[0]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/data[1]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/idx[0]_i_2_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/data[2]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/idx[2]_i_3_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/data[5]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/data[7]_i_3_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                            | tx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                              |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                           | tx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                              |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                           | tx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                              |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                           | rx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                              |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                           | rx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                              |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                            | rx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                              |                1 |              1 |         1.00 |
|  mmcm/inst/clk_out                      | vio_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                               | vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[0]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[3]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[5]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[6]_i_2_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/idx[2]_i_1_n_0                                                                                                                                                                                                                                 | rx_module/idx[0]_i_2_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/idx[2]_i_1_n_0                                                                                                                                                                                                                                 | rx_module/idx[2]_i_3_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/idx[2]_i_1_n_0                                                                                                                                                                                                                                 | rx_module/idx[1]_i_2_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | tx_module/clkdiv_cnt[7]_i_1_n_0                                                                                                                                                                                                                          | tx_module/tx_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[3]_i_3_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rx_module/idx[1]_i_3_n_0               |                                                                                                                                                                                                                                                          | rx_module/idx[1]_i_2_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[4]_i_3_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  rx_module/data[2]_i_3_n_0              |                                                                                                                                                                                                                                                          | rx_module/data[2]_i_2_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rx_module/data[6]_i_3_n_0              |                                                                                                                                                                                                                                                          | rx_module/data[6]_i_2_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rx_module/data[3]_i_3_n_0              |                                                                                                                                                                                                                                                          | rx_module/data[3]_i_2_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rx_module/data[4]_i_3_n_0              |                                                                                                                                                                                                                                                          | rx_module/data[4]_i_2_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rx_module/data[5]_i_3_n_0              |                                                                                                                                                                                                                                                          | rx_module/data[5]_i_2_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rx_module/data[0]_i_3_n_0              |                                                                                                                                                                                                                                                          | rx_module/data[0]_i_2_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rx_module/data[7]_i_4_n_0              |                                                                                                                                                                                                                                                          | rx_module/data[7]_i_3_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rx_module/data[1]_i_3_n_0              |                                                                                                                                                                                                                                                          | rx_module/data[1]_i_2_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  rx_module/idx[0]_i_3_n_0               |                                                                                                                                                                                                                                                          | rx_module/idx[0]_i_2_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  rx_module/idx[2]_i_4_n_0               |                                                                                                                                                                                                                                                          | rx_module/idx[2]_i_3_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[5]_i_3_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[0]_i_3_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[7]_i_4_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[6]_i_3_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[1]_i_3_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | rx_module/data[2]_i_3_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  tx_module/tx_i_3_n_0                   |                                                                                                                                                                                                                                                          | tx_module/tx_i_2_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/idx[2]_i_1_n_0                                                                                                                                                                                                                                 | rx_module/idx[1]_i_3_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/idx[2]_i_1_n_0                                                                                                                                                                                                                                 | rx_module/idx[0]_i_3_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | tx_module/fifo_rd_en_i_3_n_0                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | rx_module/idx[2]_i_1_n_0                                                                                                                                                                                                                                 | rx_module/idx[2]_i_4_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | tx_module/fifo_rd_en_i_2_n_0                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  tx_module/fifo_rd_en_i_3_n_0           |                                                                                                                                                                                                                                                          | tx_module/fifo_rd_en_i_2_n_0                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  clk_rx_BUFG                            | tx_module/clkdiv_cnt[7]_i_1_n_0                                                                                                                                                                                                                          | tx_module/tx_i_3_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | tx_module/clkdiv_cnt[7]_i_3_n_0                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17][0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[6]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | fifo_i_1_n_0                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                            | ila_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                       | rx_module/ila/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                       | tx_module/ila/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | fifo_i_1_n_0                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_rx_BUFG                            | tx_module/idx[3]_i_1_n_0                                                                                                                                                                                                                                 | tx_module/clkdiv_cnt[7]_i_3_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[8][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                         |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                        |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                        |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |              6 |         1.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                             |                1 |              6 |         6.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | ila_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                            | ila_inst/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/sel_9                                                                                                                                                                                                        | rx_module/ila/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                             | rx_module/ila/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                           |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/sel_12                                                                                                                                                                                                       | tx_module/ila/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                             | tx_module/ila/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                           |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                              |                3 |              7 |         2.33 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                         |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                         |                5 |              7 |         1.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |              8 |         2.67 |
|  clk_rx_BUFG                            | rx_module/fifo_data[7]_i_1_n_0                                                                                                                                                                                                                           | rx_module/fifo_data[7]_i_2_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  clk_rx_BUFG                            | tx_module/data[7]_i_1_n_0                                                                                                                                                                                                                                | tx_module/clkdiv_cnt[7]_i_3_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_rx_BUFG                            | tx_module/clkdiv_cnt[7]_i_1_n_0                                                                                                                                                                                                                          | tx_module/clkdiv_cnt[7]_i_3_n_0                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | ila_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          | rx_module/fifo_data[7]_i_2_n_0                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                |                5 |             12 |         2.40 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                     |                3 |             12 |         4.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                               | rx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                               | tx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                            |                4 |             13 |         3.25 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                               | tx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                               | rx_module/ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                            |                4 |             13 |         3.25 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                    | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                 |                4 |             14 |         3.50 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                    | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                         |                6 |             15 |         2.50 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                         |                5 |             15 |         3.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | vio_inst/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                         |                4 |             15 |         3.75 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                     |                7 |             16 |         2.29 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm/inst/clk_out                      | vio_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      | vio_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                         | vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                |                6 |             16 |         2.67 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                |                7 |             16 |         2.29 |
|  clk_rx_BUFG                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             18 |         3.00 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  mmcm/inst/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             37 |         2.47 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | rx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |               18 |             46 |         2.56 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | tx_module/ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |               18 |             52 |         2.89 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |               23 |             52 |         2.26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |             69 |         2.23 |
|  mmcm/inst/clk_out                      | rx_module/ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  mmcm/inst/clk_out                      | ila_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  mmcm/inst/clk_out                      | tx_module/ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  mmcm/inst/clk_out                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              695 |           2729 |         3.93 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


