<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/CtrlModule/Firmware/CtrlROM_ROM.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/CtrlModule/RTL/CtrlModule.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/CtrlModule/RTL/spi.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/CtrlModule/ZPUFlex/RTL/zpupkg.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/GameLoader.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/NES_ZXUNO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/compat.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/hq2x.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/memorycontroller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/multiboot_v4.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/nes.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/nes.v</arg>&quot; Line <arg fmt="%d" index="2">4</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/cpu.v&apos; in file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/nes.v&quot; line 4
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/cpu.v</arg>&quot; Line <arg fmt="%d" index="2">4</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/MicroCode.v&apos; in file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/cpu.v&quot; line 4
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/nes.v</arg>&quot; Line <arg fmt="%d" index="2">5</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/apu.v&apos; in file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/nes.v&quot; line 5
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/nes.v</arg>&quot; Line <arg fmt="%d" index="2">6</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/ppu.v&apos; in file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/nes.v&quot; line 6
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/nes.v</arg>&quot; Line <arg fmt="%d" index="2">7</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/mmu.v&apos; in file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/nes.v&quot; line 7
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/sigma_delta_dac.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documentacao/Eletronica/FPGA/zxuno-master/cores/NES/src/vga.v&quot; into library work</arg>
</msg>

</messages>

