<stg><name>generic_rint<double></name>


<trans_list>

<trans id="69" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln34" val="1"/>
</and_exp><and_exp><literal name="icmp_ln840" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="64">
<![CDATA[
:1 %index_table = alloca i64 1

]]></Node>
<StgValue><ssdm name="index_table"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V = bitcast i64 %x_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3 %p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="52" op_0_bw="64">
<![CDATA[
:5 %tmp_39 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6 %icmp_ln840 = icmp_ult  i11 %tmp_38, i11 1022

]]></Node>
<StgValue><ssdm name="icmp_ln840"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln34 = br i1 %icmp_ln840, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0 %icmp_ln824 = icmp_eq  i11 %tmp_38, i11 1022

]]></Node>
<StgValue><ssdm name="icmp_ln824"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:1 %icmp_ln824_3 = icmp_eq  i52 %tmp_39, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln824_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln34 = and i1 %icmp_ln824, i1 %icmp_ln824_3

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln34 = br i1 %and_ln34, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0 %icmp_ln836 = icmp_ugt  i11 %tmp_38, i11 1074

]]></Node>
<StgValue><ssdm name="icmp_ln836"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln37 = br i1 %icmp_ln836, void, void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 52, i32 57

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
:1 %zext_ln488 = zext i6 %index

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="mask_table_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="52" op_0_bw="6">
<![CDATA[
:3 %mask = load i6 %mask_table_addr

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %one_half_minus_one_table_addr = getelementptr i52 %one_half_minus_one_table, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="one_half_minus_one_table_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="52" op_0_bw="6">
<![CDATA[
:5 %one_half = load i6 %one_half_minus_one_table_addr

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="52" op_0_bw="6">
<![CDATA[
:3 %mask = load i6 %mask_table_addr

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="52" op_0_bw="6">
<![CDATA[
:5 %one_half = load i6 %one_half_minus_one_table_addr

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="53" op_0_bw="52">
<![CDATA[
:6 %zext_ln42 = zext i52 %one_half

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln50 = br void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln50, void %.split, i6 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln50 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln50 = icmp_eq  i6 %i, i6 62

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 62, i64 62, i64 62

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln50 = br i1 %icmp_ln50, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
.split:0 %trunc_ln51_cast1 = zext i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln51_cast1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="6">
<![CDATA[
.split:1 %zext_ln51 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %index_table_addr_3 = getelementptr i7 %index_table, i64 0, i64 %trunc_ln51_cast1

]]></Node>
<StgValue><ssdm name="index_table_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:3 %sub_ln51 = sub i7 51, i7 %zext_ln51

]]></Node>
<StgValue><ssdm name="sub_ln51"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="7" op_1_bw="6">
<![CDATA[
.split:4 %store_ln51 = store i7 %sub_ln51, i6 %index_table_addr_3

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %index_table_addr = getelementptr i7 %index_table, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="index_table_addr"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="7" op_1_bw="6">
<![CDATA[
:1 %store_ln53 = store i7 50, i6 %index_table_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %index_table_addr_1 = getelementptr i7 %index_table, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="index_table_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="7" op_1_bw="6">
<![CDATA[
:3 %store_ln59 = store i7 52, i6 %index_table_addr_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %index_table_addr_2 = getelementptr i7 %index_table, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="index_table_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="6" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %index_table_load = load i6 %index_table_addr_2

]]></Node>
<StgValue><ssdm name="index_table_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="6" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %index_table_load = load i6 %index_table_addr_2

]]></Node>
<StgValue><ssdm name="index_table_load"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
:6 %sext_ln773 = sext i7 %index_table_load

]]></Node>
<StgValue><ssdm name="sext_ln773"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 %sext_ln773

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:8 %add_ln61 = add i53 %zext_ln42, i53 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
:9 %one_half_1 = select i1 %p_Result_s, i53 %add_ln61, i53 %zext_ln42

]]></Node>
<StgValue><ssdm name="one_half_1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="53">
<![CDATA[
:10 %zext_ln42_1 = zext i53 %one_half_1

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %data_V_3 = add i64 %zext_ln42_1, i64 %data_V

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="52" op_0_bw="64">
<![CDATA[
:12 %tmp_40 = trunc i64 %data_V_3

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:13 %xor_ln1302 = xor i52 %mask, i52 4503599627370495

]]></Node>
<StgValue><ssdm name="xor_ln1302"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:14 %xs_sig_V = and i52 %tmp_40, i52 %xor_ln1302

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %tmp = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %data_V_3, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="12" op_2_bw="52">
<![CDATA[
:16 %p_Result_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %tmp, i52 %xs_sig_V

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
:17 %bitcast_ln521_1 = bitcast i64 %p_Result_42

]]></Node>
<StgValue><ssdm name="bitcast_ln521_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln74 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
._crit_edge2:0 %retval_0 = phi i64 %bitcast_ln521, void %._crit_edge, i64 %bitcast_ln521_1, void, i64 %x_read, void

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge2:1 %ret_ln76 = ret i64 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln76"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
._crit_edge:0 %p_Result_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_40, i63 0

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:1 %bitcast_ln521 = bitcast i64 %p_Result_41

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2 %br_ln36 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="83" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="84" name="mask_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="one_half_minus_one_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="one_half_minus_one_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.double" to="x_read" fromId="86" toId="8">
</dataflow>
<dataflow id="88" from="x" to="x_read" fromId="83" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="index_table" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="x_read" to="data_V" fromId="8" toId="10">
</dataflow>
<dataflow id="93" from="_ssdm_op_BitSelect.i1.i64.i32" to="p_Result_40" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="data_V" to="p_Result_40" fromId="10" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_95" to="p_Result_40" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_38" fromId="97" toId="12">
</dataflow>
<dataflow id="99" from="data_V" to="tmp_38" fromId="10" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_100" to="tmp_38" fromId="100" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_102" to="tmp_38" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="data_V" to="tmp_39" fromId="10" toId="13">
</dataflow>
<dataflow id="105" from="tmp_38" to="icmp_ln840" fromId="12" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_106" to="icmp_ln840" fromId="106" toId="14">
</dataflow>
<dataflow id="108" from="icmp_ln840" to="br_ln34" fromId="14" toId="15">
</dataflow>
<dataflow id="109" from="tmp_38" to="icmp_ln824" fromId="12" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_106" to="icmp_ln824" fromId="106" toId="16">
</dataflow>
<dataflow id="111" from="tmp_39" to="icmp_ln824_3" fromId="13" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln824_3" fromId="112" toId="17">
</dataflow>
<dataflow id="114" from="icmp_ln824" to="and_ln34" fromId="16" toId="18">
</dataflow>
<dataflow id="115" from="icmp_ln824_3" to="and_ln34" fromId="17" toId="18">
</dataflow>
<dataflow id="116" from="and_ln34" to="br_ln34" fromId="18" toId="19">
</dataflow>
<dataflow id="117" from="tmp_38" to="icmp_ln836" fromId="12" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln836" fromId="118" toId="20">
</dataflow>
<dataflow id="120" from="icmp_ln836" to="br_ln37" fromId="20" toId="21">
</dataflow>
<dataflow id="122" from="_ssdm_op_PartSelect.i6.i64.i32.i32" to="index" fromId="121" toId="22">
</dataflow>
<dataflow id="123" from="data_V" to="index" fromId="10" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_100" to="index" fromId="100" toId="22">
</dataflow>
<dataflow id="126" from="StgValue_125" to="index" fromId="125" toId="22">
</dataflow>
<dataflow id="127" from="index" to="zext_ln488" fromId="22" toId="23">
</dataflow>
<dataflow id="128" from="mask_table" to="mask_table_addr" fromId="84" toId="24">
</dataflow>
<dataflow id="130" from="StgValue_129" to="mask_table_addr" fromId="129" toId="24">
</dataflow>
<dataflow id="131" from="zext_ln488" to="mask_table_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="132" from="mask_table_addr" to="mask" fromId="24" toId="25">
</dataflow>
<dataflow id="133" from="one_half_minus_one_table" to="one_half_minus_one_table_addr" fromId="85" toId="26">
</dataflow>
<dataflow id="134" from="StgValue_129" to="one_half_minus_one_table_addr" fromId="129" toId="26">
</dataflow>
<dataflow id="135" from="zext_ln488" to="one_half_minus_one_table_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="136" from="one_half_minus_one_table_addr" to="one_half" fromId="26" toId="27">
</dataflow>
<dataflow id="137" from="mask_table_addr" to="mask" fromId="24" toId="28">
</dataflow>
<dataflow id="138" from="one_half_minus_one_table_addr" to="one_half" fromId="26" toId="29">
</dataflow>
<dataflow id="139" from="one_half" to="zext_ln42" fromId="29" toId="30">
</dataflow>
<dataflow id="140" from="add_ln50" to="i" fromId="33" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln0" to="i" fromId="43" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="143" from="StgValue_142" to="i" fromId="142" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="br_ln50" to="i" fromId="31" toId="32">
</dataflow>
<dataflow id="145" from="i" to="add_ln50" fromId="32" toId="33">
</dataflow>
<dataflow id="147" from="StgValue_146" to="add_ln50" fromId="146" toId="33">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="148" toId="34">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specpipeline_ln0" fromId="150" toId="34">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specpipeline_ln0" fromId="152" toId="34">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specpipeline_ln0" fromId="154" toId="34">
</dataflow>
<dataflow id="156" from="StgValue_152" to="specpipeline_ln0" fromId="152" toId="34">
</dataflow>
<dataflow id="158" from="p_str" to="specpipeline_ln0" fromId="157" toId="34">
</dataflow>
<dataflow id="159" from="i" to="icmp_ln50" fromId="32" toId="35">
</dataflow>
<dataflow id="161" from="StgValue_160" to="icmp_ln50" fromId="160" toId="35">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="162" toId="36">
</dataflow>
<dataflow id="165" from="StgValue_164" to="empty" fromId="164" toId="36">
</dataflow>
<dataflow id="166" from="StgValue_164" to="empty" fromId="164" toId="36">
</dataflow>
<dataflow id="167" from="StgValue_164" to="empty" fromId="164" toId="36">
</dataflow>
<dataflow id="168" from="icmp_ln50" to="br_ln50" fromId="35" toId="37">
</dataflow>
<dataflow id="169" from="i" to="trunc_ln51_cast1" fromId="32" toId="38">
</dataflow>
<dataflow id="170" from="i" to="zext_ln51" fromId="32" toId="39">
</dataflow>
<dataflow id="171" from="index_table" to="index_table_addr_3" fromId="9" toId="40">
</dataflow>
<dataflow id="172" from="StgValue_129" to="index_table_addr_3" fromId="129" toId="40">
</dataflow>
<dataflow id="173" from="trunc_ln51_cast1" to="index_table_addr_3" fromId="38" toId="40">
</dataflow>
<dataflow id="175" from="StgValue_174" to="sub_ln51" fromId="174" toId="41">
</dataflow>
<dataflow id="176" from="zext_ln51" to="sub_ln51" fromId="39" toId="41">
</dataflow>
<dataflow id="177" from="sub_ln51" to="store_ln51" fromId="41" toId="42">
</dataflow>
<dataflow id="178" from="index_table_addr_3" to="store_ln51" fromId="40" toId="42">
</dataflow>
<dataflow id="179" from="index_table" to="index_table_addr" fromId="9" toId="44">
</dataflow>
<dataflow id="180" from="StgValue_129" to="index_table_addr" fromId="129" toId="44">
</dataflow>
<dataflow id="181" from="StgValue_164" to="index_table_addr" fromId="164" toId="44">
</dataflow>
<dataflow id="183" from="StgValue_182" to="store_ln53" fromId="182" toId="45">
</dataflow>
<dataflow id="184" from="index_table_addr" to="store_ln53" fromId="44" toId="45">
</dataflow>
<dataflow id="185" from="index_table" to="index_table_addr_1" fromId="9" toId="46">
</dataflow>
<dataflow id="186" from="StgValue_129" to="index_table_addr_1" fromId="129" toId="46">
</dataflow>
<dataflow id="188" from="StgValue_187" to="index_table_addr_1" fromId="187" toId="46">
</dataflow>
<dataflow id="190" from="StgValue_189" to="store_ln59" fromId="189" toId="47">
</dataflow>
<dataflow id="191" from="index_table_addr_1" to="store_ln59" fromId="46" toId="47">
</dataflow>
<dataflow id="192" from="index_table" to="index_table_addr_2" fromId="9" toId="48">
</dataflow>
<dataflow id="193" from="StgValue_129" to="index_table_addr_2" fromId="129" toId="48">
</dataflow>
<dataflow id="194" from="zext_ln488" to="index_table_addr_2" fromId="23" toId="48">
</dataflow>
<dataflow id="195" from="index_table_addr_2" to="index_table_load" fromId="48" toId="49">
</dataflow>
<dataflow id="196" from="index_table_addr_2" to="index_table_load" fromId="48" toId="50">
</dataflow>
<dataflow id="197" from="index_table_load" to="sext_ln773" fromId="50" toId="51">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitSelect.i1.i64.i32" to="p_Result_s" fromId="92" toId="52">
</dataflow>
<dataflow id="199" from="data_V" to="p_Result_s" fromId="10" toId="52">
</dataflow>
<dataflow id="200" from="sext_ln773" to="p_Result_s" fromId="51" toId="52">
</dataflow>
<dataflow id="201" from="zext_ln42" to="add_ln61" fromId="30" toId="53">
</dataflow>
<dataflow id="203" from="StgValue_202" to="add_ln61" fromId="202" toId="53">
</dataflow>
<dataflow id="204" from="p_Result_s" to="one_half_1" fromId="52" toId="54">
</dataflow>
<dataflow id="205" from="add_ln61" to="one_half_1" fromId="53" toId="54">
</dataflow>
<dataflow id="206" from="zext_ln42" to="one_half_1" fromId="30" toId="54">
</dataflow>
<dataflow id="207" from="one_half_1" to="zext_ln42_1" fromId="54" toId="55">
</dataflow>
<dataflow id="208" from="zext_ln42_1" to="data_V_3" fromId="55" toId="56">
</dataflow>
<dataflow id="209" from="data_V" to="data_V_3" fromId="10" toId="56">
</dataflow>
<dataflow id="210" from="data_V_3" to="tmp_40" fromId="56" toId="57">
</dataflow>
<dataflow id="211" from="mask" to="xor_ln1302" fromId="28" toId="58">
</dataflow>
<dataflow id="213" from="StgValue_212" to="xor_ln1302" fromId="212" toId="58">
</dataflow>
<dataflow id="214" from="tmp_40" to="xs_sig_V" fromId="57" toId="59">
</dataflow>
<dataflow id="215" from="xor_ln1302" to="xs_sig_V" fromId="58" toId="59">
</dataflow>
<dataflow id="217" from="_ssdm_op_PartSelect.i12.i64.i32.i32" to="tmp" fromId="216" toId="60">
</dataflow>
<dataflow id="218" from="data_V_3" to="tmp" fromId="56" toId="60">
</dataflow>
<dataflow id="219" from="StgValue_100" to="tmp" fromId="100" toId="60">
</dataflow>
<dataflow id="220" from="StgValue_95" to="tmp" fromId="95" toId="60">
</dataflow>
<dataflow id="222" from="_ssdm_op_BitConcatenate.i64.i12.i52" to="p_Result_42" fromId="221" toId="61">
</dataflow>
<dataflow id="223" from="tmp" to="p_Result_42" fromId="60" toId="61">
</dataflow>
<dataflow id="224" from="xs_sig_V" to="p_Result_42" fromId="59" toId="61">
</dataflow>
<dataflow id="225" from="p_Result_42" to="bitcast_ln521_1" fromId="61" toId="62">
</dataflow>
<dataflow id="226" from="bitcast_ln521" to="retval_0" fromId="67" toId="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="227" from="br_ln36" to="retval_0" fromId="68" toId="64">
</dataflow>
<dataflow id="228" from="bitcast_ln521_1" to="retval_0" fromId="62" toId="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="br_ln74" to="retval_0" fromId="63" toId="64">
</dataflow>
<dataflow id="230" from="x_read" to="retval_0" fromId="8" toId="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln840" val="0"/>
<literal name="and_ln34" val="0"/>
<literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="231" from="br_ln37" to="retval_0" fromId="21" toId="64">
</dataflow>
<dataflow id="232" from="retval_0" to="ret_ln76" fromId="64" toId="65">
</dataflow>
<dataflow id="234" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="p_Result_41" fromId="233" toId="66">
</dataflow>
<dataflow id="235" from="p_Result_40" to="p_Result_41" fromId="11" toId="66">
</dataflow>
<dataflow id="237" from="StgValue_236" to="p_Result_41" fromId="236" toId="66">
</dataflow>
<dataflow id="238" from="p_Result_41" to="bitcast_ln521" fromId="66" toId="67">
</dataflow>
<dataflow id="239" from="icmp_ln840" to="StgValue_1" fromId="14" toId="1">
</dataflow>
<dataflow id="240" from="and_ln34" to="StgValue_1" fromId="18" toId="1">
</dataflow>
<dataflow id="241" from="icmp_ln836" to="StgValue_1" fromId="20" toId="1">
</dataflow>
<dataflow id="242" from="icmp_ln50" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="243" from="icmp_ln840" to="StgValue_6" fromId="14" toId="6">
</dataflow>
<dataflow id="244" from="and_ln34" to="StgValue_6" fromId="18" toId="6">
</dataflow>
<dataflow id="245" from="icmp_ln836" to="StgValue_6" fromId="20" toId="6">
</dataflow>
</dataflows>


</stg>
