<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Aug 20 23:44:42 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     MakeFPGA_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets PIN11_c]
            839 items scored, 348 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.847ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \TX0/TX0/baud_en_52_i1  (from PIN11_c +)
   Destination:    FD1P3JX    SP             \TX0/TX0/shifter_i4  (to PIN11_c +)

   Delay:                   6.062ns  (23.6% logic, 76.4% route), 3 logic levels.

 Constraint Details:

      6.062ns data_path \TX0/TX0/baud_en_52_i1 to \TX0/TX0/shifter_i4 violates
      2.500ns delay constraint less
      0.285ns LCE_S requirement (totaling 2.215ns) by 3.847ns

 Path Details: \TX0/TX0/baud_en_52_i1 to \TX0/TX0/shifter_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TX0/TX0/baud_en_52_i1 (from PIN11_c)
Route         7   e 1.559                                  \TX0/TX0/baud_en
LUT4        ---     0.493              C to Z              \TX0/TX0/BAUD0/i6_4_lut
Route         3   e 1.258                                  clk_baud
LUT4        ---     0.493              B to Z              i2_3_lut_rep_4_3_lut
Route        16   e 1.815                                  PIN11_c_enable_23
                  --------
                    6.062  (23.6% logic, 76.4% route), 3 logic levels.


Error:  The following path violates requirements by 3.847ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \TX0/TX0/baud_en_52_i1  (from PIN11_c +)
   Destination:    FD1P3JX    SP             \TX0/TX0/shifter_i3  (to PIN11_c +)

   Delay:                   6.062ns  (23.6% logic, 76.4% route), 3 logic levels.

 Constraint Details:

      6.062ns data_path \TX0/TX0/baud_en_52_i1 to \TX0/TX0/shifter_i3 violates
      2.500ns delay constraint less
      0.285ns LCE_S requirement (totaling 2.215ns) by 3.847ns

 Path Details: \TX0/TX0/baud_en_52_i1 to \TX0/TX0/shifter_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TX0/TX0/baud_en_52_i1 (from PIN11_c)
Route         7   e 1.559                                  \TX0/TX0/baud_en
LUT4        ---     0.493              C to Z              \TX0/TX0/BAUD0/i6_4_lut
Route         3   e 1.258                                  clk_baud
LUT4        ---     0.493              B to Z              i2_3_lut_rep_4_3_lut
Route        16   e 1.815                                  PIN11_c_enable_23
                  --------
                    6.062  (23.6% logic, 76.4% route), 3 logic levels.


Error:  The following path violates requirements by 3.847ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \TX0/TX0/baud_en_52_i1  (from PIN11_c +)
   Destination:    FD1P3JX    SP             \TX0/TX0/shifter_i2  (to PIN11_c +)

   Delay:                   6.062ns  (23.6% logic, 76.4% route), 3 logic levels.

 Constraint Details:

      6.062ns data_path \TX0/TX0/baud_en_52_i1 to \TX0/TX0/shifter_i2 violates
      2.500ns delay constraint less
      0.285ns LCE_S requirement (totaling 2.215ns) by 3.847ns

 Path Details: \TX0/TX0/baud_en_52_i1 to \TX0/TX0/shifter_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TX0/TX0/baud_en_52_i1 (from PIN11_c)
Route         7   e 1.559                                  \TX0/TX0/baud_en
LUT4        ---     0.493              C to Z              \TX0/TX0/BAUD0/i6_4_lut
Route         3   e 1.258                                  clk_baud
LUT4        ---     0.493              B to Z              i2_3_lut_rep_4_3_lut
Route        16   e 1.815                                  PIN11_c_enable_23
                  --------
                    6.062  (23.6% logic, 76.4% route), 3 logic levels.

Warning: 6.347 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets PIN11_c]                 |     5.000 ns|    12.694 ns|     3 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_baud                                |       3|     192|     55.17%
                                        |        |        |
PIN11_c_enable_23                       |      16|     144|     41.38%
                                        |        |        |
\TX0/TX0/BAUD0/n558                     |       1|      96|     27.59%
                                        |        |        |
\TX0/TX0/PIN11_c_enable_19              |       7|      63|     18.10%
                                        |        |        |
\TX0/TX0/BAUD0/n552                     |       2|      56|     16.09%
                                        |        |        |
load                                    |       6|      48|     13.79%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 348  Score: 897222

Constraints cover  839 paths, 179 nets, and 398 connections (94.3% coverage)


Peak memory: 55713792 bytes, TRCE: 1478656 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
