0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.sim/sim_1/impl/func/xsim/Testing_IP_TB_func_impl.vhd,1529971076,vhdl,,,,\CNT__parameterized0\;cnt;cnt_48;lfsr;normal_shift_reg;simeck_48_96_serial;tapped_shift_reg;tapped_shift_reg_0;tapped_shift_reg_1;tapped_shift_reg_2;testing_ip,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd,1529970654,vhdl,,,,testing_ip_tb,,,,,,,,
