# coreboot ã®è¨­è¨ˆæ€æƒ³

ğŸ¯ **ã“ã®ç« ã§å­¦ã¶ã“ã¨**
- corebootã®æ ¸ã¨ãªã‚‹è¨­è¨ˆåŸå‰‡
- ãƒŸãƒ‹ãƒãƒªã‚ºãƒ ã¨ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ€§ã®æ€æƒ³
- Payloadåˆ†é›¢ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®åˆ©ç‚¹
- ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹é–‹ç™ºã®å®Ÿè·µ

ğŸ“š **å‰æçŸ¥è­˜**
- [Part VI Chapter 1: ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢ã®å¤šæ§˜æ€§](01-firmware-diversity.md)

---

## corebootã®æ ¸å¿ƒçš„æ€æƒ³

corebootã®è¨­è¨ˆã¯ã€**ã€Œãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢ã¯å¿…è¦æœ€å°é™ã«ã€ãã‚Œä»¥å¤–ã¯ãƒšã‚¤ãƒ­ãƒ¼ãƒ‰ã«ã€** ã¨ã„ã†åŸå‰‡ã«åŸºã¥ã„ã¦ã„ã¾ã™ã€‚

```mermaid
graph LR
    A[coreboot ã®å½¹å‰²] --> B[ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢åˆæœŸåŒ–ã®ã¿]
    B --> B1[CPUåˆæœŸåŒ–]
    B --> B2[ãƒ¡ãƒ¢ãƒªåˆæœŸåŒ–]
    B --> B3[ãƒãƒƒãƒ—ã‚»ãƒƒãƒˆè¨­å®š]

    C[Payload ã®å½¹å‰²] --> D[ã™ã¹ã¦ã®è¿½åŠ æ©Ÿèƒ½]
    D --> D1[OS ãƒ­ãƒ¼ãƒ€]
    D --> D2[ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ãƒ–ãƒ¼ãƒˆ]
    D --> D3[è¨ºæ–­ãƒ„ãƒ¼ãƒ«]
    D --> D4[ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—UI]

    style A fill:#bfb,stroke:#333,stroke-width:2px
    style C fill:#bbf,stroke:#333,stroke-width:2px
```

---

## è¨­è¨ˆåŸå‰‡

### 1. ãƒŸãƒ‹ãƒãƒªã‚ºãƒ ï¼ˆæœ€å°ä¸»ç¾©ï¼‰

**åŸå‰‡**: å¿…è¦æœ€å°é™ã®ã‚³ãƒ¼ãƒ‰ã®ã¿ã‚’å«ã‚ã‚‹

```c
// coreboot ã®ä¾‹ï¼šã‚·ãƒ³ãƒ—ãƒ«ãªåˆæœŸåŒ–
void bootblock_mainboard_early_init(void)
{
  // å¿…è¦æœ€å°é™ã®åˆæœŸåŒ–ã®ã¿
  enable_serial_console();
  enable_spi_flash();
  // ãã‚Œä»¥ä¸Šã¯ä½•ã‚‚ã—ãªã„
}
```

**å¯¾æ¯”**: UEFI ã®ä¾‹ï¼ˆè±Šå¯Œãªæ©Ÿèƒ½ï¼‰

```c
// UEFI ã®ä¾‹ï¼šå¤šæ©Ÿèƒ½
EFI_STATUS PlatformInit(void)
{
  InitializeConsole();
  InitializeGraphics();
  InitializeNetwork();
  InitializeUSB();
  InitializeAudio();
  InitializeSetupUI();
  // ... æ•°åã®åˆæœŸåŒ–é–¢æ•°
}
```

**åŠ¹æœ**:
- ã‚³ãƒ¼ãƒ‰ã‚µã‚¤ã‚ºå‰Šæ¸›ï¼ˆ64-256 KBï¼‰
- æ”»æ’ƒé¢ã®æœ€å°åŒ–
- èµ·å‹•æ™‚é–“çŸ­ç¸®ï¼ˆ< 1ç§’ï¼‰

### 2. ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ€§

**åŸå‰‡**: å„ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆã¯ç‹¬ç«‹ã—ã¦å‹•ä½œ

**ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹é€ **:

```
src/
â”œâ”€â”€ arch/          # ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£å›ºæœ‰ï¼ˆx86, ARM, RISC-Vï¼‰
â”œâ”€â”€ cpu/           # CPUåˆæœŸåŒ–ï¼ˆIntel, AMD, ARMï¼‰
â”œâ”€â”€ northbridge/   # ãƒ¡ãƒ¢ãƒªã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©
â”œâ”€â”€ southbridge/   # PCH/ãƒãƒƒãƒ—ã‚»ãƒƒãƒˆ
â”œâ”€â”€ soc/           # SoCçµ±åˆï¼ˆIntel, AMD, Qualcommï¼‰
â”œâ”€â”€ mainboard/     # ãƒœãƒ¼ãƒ‰å›ºæœ‰ã‚³ãƒ¼ãƒ‰
â””â”€â”€ lib/           # å…±é€šãƒ©ã‚¤ãƒ–ãƒ©ãƒª
```

**åˆ©ç‚¹**:
- ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆå†åˆ©ç”¨
- ãƒ¡ãƒ³ãƒ†ãƒŠãƒ³ã‚¹å®¹æ˜“
- ãƒ†ã‚¹ãƒˆå®¹æ˜“

### 3. Payloadåˆ†é›¢

**åŸå‰‡**: ãƒ–ãƒ¼ãƒˆå¾Œã®æ©Ÿèƒ½ã¯Payloadã«å§”è­²

**Payloadã®ç¨®é¡**:

| Payload | å½¹å‰² | ã‚µã‚¤ã‚º |
|---------|------|--------|
| SeaBIOS | Legacy BIOSã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ | 128 KB |
| GRUB2 | Linuxãƒ–ãƒ¼ãƒˆãƒ­ãƒ¼ãƒ€ | 256 KB |
| UEFI Payload | UEFIäº’æ›ç’°å¢ƒ | 1.5 MB |
| Linux Kernel | OSç›´æ¥èµ·å‹• | 5-10 MB |
| Memtest86+ | ãƒ¡ãƒ¢ãƒªãƒ†ã‚¹ãƒˆ | 512 KB |

**å®Ÿè£…ä¾‹**:

```c
// ramstageæœ€çµ‚æ®µéš
void run_payload(void)
{
  struct prog payload;

  // Payloadã‚’ãƒ­ãƒ¼ãƒ‰
  cbfs_prog_stage_load(&payload, "fallback/payload");

  // Payloadã«åˆ¶å¾¡ã‚’æ¸¡ã™
  prog_run(&payload);

  // ã“ã“ã«ã¯æˆ»ã£ã¦ã“ãªã„
}
```

### 4. ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹ç¬¬ä¸€

**åŸå‰‡**: ã™ã¹ã¦ã®ã‚³ãƒ¼ãƒ‰ã‚’å…¬é–‹ã—ã€é€æ˜æ€§ã‚’ç¢ºä¿

**GPL v2ãƒ©ã‚¤ã‚»ãƒ³ã‚¹**:

```
åˆ©ç‚¹:
âœ… å®Œå…¨ãªé€æ˜æ€§
âœ… ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£ç›£æŸ»å¯èƒ½
âœ… ã‚³ãƒŸãƒ¥ãƒ‹ãƒ†ã‚£ã«ã‚ˆã‚‹æ”¹å–„

åˆ¶ç´„:
âŒ æ”¹å¤‰ç‰ˆã‚‚å…¬é–‹å¿…é ˆ
âŒ ãƒ—ãƒ­ãƒ—ãƒ©ã‚¤ã‚¨ã‚¿ãƒªçµ±åˆã«åˆ¶ç´„
```

**ä¾‹**: Chromebookã§ã®å®Ÿè·µ

```
Google Chromebook:
- corebootã‚³ãƒ¼ãƒ‰: å®Œå…¨å…¬é–‹
- Verified Boot: ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹å®Ÿè£…
- depthcharge (Payload): å…¬é–‹
```

---

## UEFI ã¨ã®æ€æƒ³ã®é•ã„

### æ¯”è¼ƒè¡¨

| é …ç›® | **coreboot** | **UEFI (EDK II)** |
|------|-------------|------------------|
| **å“²å­¦** | ãƒŸãƒ‹ãƒãƒªã‚ºãƒ  | åŒ…æ‹¬çš„æ©Ÿèƒ½æä¾› |
| **è²¬å‹™** | ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢åˆæœŸåŒ–ã®ã¿ | ãƒ•ãƒ«æ©Ÿèƒ½ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢ç’°å¢ƒ |
| **æ‹¡å¼µæ€§** | Payloadäº¤æ› | UEFI Applicationè¿½åŠ  |
| **èµ·å‹•ãƒ•ãƒ­ãƒ¼** | 4ã‚¹ãƒ†ãƒ¼ã‚¸ (bootblockâ†’romstageâ†’ramstageâ†’payload) | 6ãƒ•ã‚§ãƒ¼ã‚º (SECâ†’PEIâ†’DXEâ†’BDSâ†’TSLâ†’RT) |
| **ãƒ‰ãƒ©ã‚¤ãƒãƒ¢ãƒ‡ãƒ«** | ã‚·ãƒ³ãƒ—ãƒ«ï¼ˆãƒ‡ãƒã‚¤ã‚¹ãƒ„ãƒªãƒ¼ï¼‰ | è¤‡é›‘ï¼ˆProtocol/Driver Bindingï¼‰ |
| **GUIã‚µãƒãƒ¼ãƒˆ** | Payloadã«å§”è­² | æ¨™æº–è£…å‚™ |
| **ã‚µã‚¤ã‚ºå„ªå…ˆåº¦** | æœ€é‡è¦ | æ©Ÿèƒ½å„ªå…ˆ |

### èµ·å‹•ãƒ•ãƒ­ãƒ¼ã®é•ã„

**coreboot**:

```
bootblock (16-32 KB)
  â†’ romstage (64-128 KB)
    â†’ ramstage (128-256 KB)
      â†’ Payload (å¯å¤‰)
```

**UEFI**:

```
SEC (16 KB)
  â†’ PEI (512 KB)
    â†’ DXE (2-4 MB)
      â†’ BDS (500 KB)
        â†’ OS Loader
```

---

## å®Ÿè£…ä¾‹: ãƒŸãƒ‹ãƒãƒªã‚ºãƒ ã®å®Ÿè·µ

### ä¾‹1: ãƒ¡ãƒ¢ãƒªåˆæœŸåŒ–

**coreboot (Intel FSPä½¿ç”¨)**:

```c
// romstage/romstage.c
void mainboard_romstage_entry(void)
{
  FSP_INFO_HEADER *fsp_header;
  FSP_M_CONFIG fspm_upd;

  // FSPãƒ˜ãƒƒãƒ€å–å¾—
  fsp_header = find_fsp(CBFS_DEFAULT_MEDIA);

  // æœ€å°é™ã®è¨­å®š
  fspm_upd.FspmConfig.RMT = 0;
  fspm_upd.FspmConfig.DdrFreqLimit = 2400;

  // FSP-Må‘¼ã³å‡ºã—ï¼ˆå®Ÿéš›ã®ãƒ¡ãƒ¢ãƒªåˆæœŸåŒ–ã¯FSPã«ä»»ã›ã‚‹ï¼‰
  fsp_memory_init(&fspm_upd, &hob_list);
}
```

**UEFI (åŒç­‰ã®å‡¦ç†)**:

```c
// Platform/Intel/.../MemoryInit/MemoryInit.c
EFI_STATUS MemoryInit(void)
{
  // æ•°ç™¾è¡Œã®è¨­å®š
  InitializeMemoryChannels();
  ConfigureDdrTiming();
  PerformTraining();
  SetupMemoryMap();
  ConfigureMemoryProtection();
  SetupSMRAM();
  ConfigureIGD();
  // ... ã•ã‚‰ã«å¤šæ•°ã®åˆæœŸåŒ–

  return EFI_SUCCESS;
}
```

**å·®ç•°**:
- coreboot: FSPã«å§”è­²ï¼ˆã‚³ã‚¢éƒ¨åˆ†ã¯10-20è¡Œï¼‰
- UEFI: è‡ªå‰å®Ÿè£…ï¼ˆæ•°ç™¾è¡Œï¼‰

### ä¾‹2: ãƒ‡ãƒã‚¤ã‚¹åˆ—æŒ™

**coreboot (Device Tree)**:

```c
// mainboard/google/fizz/devicetree.cb
chip soc/intel/skylake
  device domain 0 on
    device pci 00.0 on end  # Host Bridge
    device pci 02.0 on end  # GPU
    device pci 14.0 on end  # USB
  end
end
```

**å‡¦ç†ã‚³ãƒ¼ãƒ‰**:

```c
// src/device/device.c
void dev_enumerate(void)
{
  struct device *dev;

  // Device Treeã‚’èµ°æŸ»
  for (dev = all_devices; dev; dev = dev->next) {
    if (dev->ops && dev->ops->enable)
      dev->ops->enable(dev);
  }
}
```

**UEFI (Driver Binding)**:

```c
// MdeModulePkg/Bus/Pci/PciBusDxe/PciBus.c
EFI_STATUS PciBusDriverBindingStart(
  EFI_DRIVER_BINDING_PROTOCOL *This,
  EFI_HANDLE Controller,
  EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath
)
{
  // è¤‡é›‘ãªProtocolå‡¦ç†ï¼ˆæ•°ç™¾è¡Œï¼‰
  OpenProtocol(...);
  EnumeratePciDevices(...);
  InstallProtocol(...);
  CreateChildHandles(...);
  // ...
}
```

---

## ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹é–‹ç™ºã®å®Ÿè·µ

### é–‹ç™ºãƒ—ãƒ­ã‚»ã‚¹

```mermaid
graph LR
    A[é–‹ç™ºè€…] --> B[Gerrit<br/>ã‚³ãƒ¼ãƒ‰ãƒ¬ãƒ“ãƒ¥ãƒ¼]
    B --> C{ãƒ¬ãƒ“ãƒ¥ãƒ¼æ‰¿èª?}
    C -->|Yes| D[ãƒãƒ¼ã‚¸]
    C -->|No| E[ä¿®æ­£]
    E --> B

    D --> F[CI/CD<br/>è‡ªå‹•ãƒ“ãƒ«ãƒ‰]
    F --> G{ãƒ†ã‚¹ãƒˆæˆåŠŸ?}
    G -->|Yes| H[ãƒªãƒªãƒ¼ã‚¹]
    G -->|No| I[ä¿®æ­£]
    I --> B

    style B fill:#bfb,stroke:#333,stroke-width:2px
    style F fill:#bbf,stroke:#333,stroke-width:2px
```

### ã‚³ãƒ¼ãƒ‰ãƒ¬ãƒ“ãƒ¥ãƒ¼ã®ä¾‹

**Gerrit**:

```
https://review.coreboot.org/

ä¾‹: Change 12345
Title: "mainboard/google/fizz: Enable TPM2"

Reviewers:
- Patrick Georgi: +2 (Approve)
- Martin Roth: +1 (Looks good)
- Build bot: Verified +1

Status: Merged
```

### ã‚³ãƒŸãƒ¥ãƒ‹ãƒ†ã‚£ã‚¬ãƒãƒŠãƒ³ã‚¹

**Leadership Committee**:
- æŠ€è¡“çš„æ±ºå®š
- ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ–¹å‘æ€§
- ãƒªãƒªãƒ¼ã‚¹ç®¡ç†

**ä¸»è¦ãƒ¡ãƒ³ãƒãƒ¼**:
- Google (Chromebook)
- System76 (Linux PC)
- Purism (ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£PC)
- 9elements (ã‚³ãƒ³ã‚µãƒ«ãƒ†ã‚£ãƒ³ã‚°)

---

## Verified Bootã®å®Ÿè£…

Google Chromebookã§ä½¿ç”¨ã•ã‚Œã‚‹**Verified Boot**ã¯ã€corebootã®è¨­è¨ˆæ€æƒ³ã‚’ä½“ç¾ã—ã¦ã„ã¾ã™ã€‚

### ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£

```mermaid
graph TD
    A[Read-Only<br/>Root of Trust] --> B[RW Firmware A]
    A --> C[RW Firmware B]

    B --> D{ç½²åæ¤œè¨¼}
    C --> D

    D -->|Valid| E[Kernel A/B]
    D -->|Invalid| F[Recovery Mode]

    E --> G{ã‚«ãƒ¼ãƒãƒ«ç½²åæ¤œè¨¼}
    G -->|Valid| H[Chrome OSèµ·å‹•]
    G -->|Invalid| F

    style A fill:#faa,stroke:#333,stroke-width:2px
    style D fill:#bfb,stroke:#333,stroke-width:2px
    style G fill:#bfb,stroke:#333,stroke-width:2px
```

### å®Ÿè£…ä¾‹

```c
// src/security/vboot/vboot_logic.c
vb2_error_t vboot_select_firmware(void)
{
  struct vb2_context *ctx;

  // Read-Onlyé ˜åŸŸã‹ã‚‰æ¤œè¨¼é–‹å§‹
  ctx = vboot_get_context();

  // RW Firmwareã®ç½²åæ¤œè¨¼
  vb2_check_dev_switch(ctx);
  vb2api_fw_phase1(ctx);

  if (ctx->flags & VB2_CONTEXT_RECOVERY_MODE) {
    // ãƒªã‚«ãƒãƒªãƒ¢ãƒ¼ãƒ‰
    return select_recovery_firmware();
  }

  // A/Bé¸æŠ
  if (vb2_get_fw_slot(ctx) == VB2_FW_SLOT_A)
    return load_firmware_a();
  else
    return load_firmware_b();
}
```

---

## ã¾ã¨ã‚

### corebootã®è¨­è¨ˆæ€æƒ³

| åŸå‰‡ | å†…å®¹ | åŠ¹æœ |
|------|------|------|
| **ãƒŸãƒ‹ãƒãƒªã‚ºãƒ ** | å¿…è¦æœ€å°é™ã®ã‚³ãƒ¼ãƒ‰ | å°ã‚µã‚¤ã‚ºã€é«˜é€Ÿã€ã‚»ã‚­ãƒ¥ã‚¢ |
| **ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ€§** | ç‹¬ç«‹ã—ãŸã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆ | å†åˆ©ç”¨å¯èƒ½ã€ãƒ¡ãƒ³ãƒ†ãƒŠãƒ³ã‚¹å®¹æ˜“ |
| **Payloadåˆ†é›¢** | æ©Ÿèƒ½ã‚’Payloadã«å§”è­² | æŸ”è»Ÿæ€§ã€é¸æŠè‚¢ã®å¤šæ§˜æ€§ |
| **ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹** | GPL v2ã§ã®å…¬é–‹ | é€æ˜æ€§ã€ç›£æŸ»å¯èƒ½ã€ã‚³ãƒŸãƒ¥ãƒ‹ãƒ†ã‚£ |

### UEFI ã¨ã®å¯¾æ¯”

```
coreboot:
  å°ã•ãã€é€Ÿãã€ã‚·ãƒ³ãƒ—ãƒ«ã«
  "Do one thing and do it well"

UEFI:
  è±Šå¯Œã«ã€äº’æ›æ€§é‡è¦–ã€åŒ…æ‹¬çš„ã«
  "Provide everything you might need"
```

### é©ç”¨å ´é¢

**corebootãŒé©ã—ã¦ã„ã‚‹**:
- èµ·å‹•æ™‚é–“ãŒé‡è¦
- ã‚³ãƒ¼ãƒ‰ã‚µã‚¤ã‚ºåˆ¶ç´„
- ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£ç›£æŸ»å¿…é ˆ
- ã‚«ã‚¹ã‚¿ãƒã‚¤ã‚ºå¿…è¦

**UEFIãŒé©ã—ã¦ã„ã‚‹**:
- Windowså¿…é ˆ
- æœ€æ–°ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢å¯¾å¿œ
- ãƒ™ãƒ³ãƒ€ãƒ¼ã‚µãƒãƒ¼ãƒˆé‡è¦–
- è±Šå¯Œãªæ©Ÿèƒ½ãŒå¿…è¦

---

## ğŸ’» æ¼”ç¿’

### æ¼”ç¿’ 1: ã‚³ãƒ¼ãƒ‰ã‚µã‚¤ã‚ºã®æ¯”è¼ƒ

**èª²é¡Œ**: corebootã¨EDK IIã®ã‚³ãƒ¼ãƒ‰ã‚µã‚¤ã‚ºã‚’æ¯”è¼ƒã™ã‚‹ã€‚

```bash
# coreboot
cd coreboot
find src/ -name "*.c" -o -name "*.h" | xargs wc -l | tail -1

# EDK II
cd edk2
find . -name "*.c" -o -name "*.h" | xargs wc -l | tail -1
```

**è³ªå•**:
1. corebootã¨EDK IIã®ç·è¡Œæ•°ã¯ï¼Ÿ
2. æ¯”ç‡ã¯ï¼Ÿ

<details>
<summary>è§£ç­”ä¾‹</summary>

**çµæœ**:

```bash
# coreboot
358,023 total lines

# EDK II
1,302,457 total lines
```

**æ¯”ç‡**: coreboot ã¯ EDK II ã® **ç´„ 27%** (1/4 æœªæº€)

</details>

---

### æ¼”ç¿’ 2: Payloadã®äº¤æ›

**èª²é¡Œ**: åŒã˜coreboot ROMã§ç•°ãªã‚‹Payloadã‚’è©¦ã™ã€‚

```bash
# SeaBIOS Payload
make menuconfig  # Payload â†’ SeaBIOS
make
qemu-system-x86_64 -bios build/coreboot.rom

# GRUB2 Payload
make menuconfig  # Payload â†’ GRUB2
make clean && make
qemu-system-x86_64 -bios build/coreboot.rom
```

**è³ªå•**:
1. ROMã‚µã‚¤ã‚ºã®é•ã„ã¯ï¼Ÿ
2. èµ·å‹•æ™‚é–“ã®é•ã„ã¯ï¼Ÿ

<details>
<summary>è§£ç­”ä¾‹</summary>

**SeaBIOS**:
- ROMã‚µã‚¤ã‚º: 512 KB (ä½¿ç”¨é‡)
- èµ·å‹•æ™‚é–“: 0.5ç§’

**GRUB2**:
- ROMã‚µã‚¤ã‚º: 768 KB (ä½¿ç”¨é‡)
- èµ·å‹•æ™‚é–“: 0.8ç§’

**è€ƒå¯Ÿ**: Payloadäº¤æ›ã§ã‚³ã‚¢ã®corebootã¯å¤‰ã‚ã‚‰ãšã€æ©Ÿèƒ½ã ã‘ãŒå¤‰æ›´ã•ã‚Œã‚‹

</details>

---

## ğŸ“š å‚è€ƒè³‡æ–™

### å…¬å¼ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ

1. **coreboot Philosophy**
   - https://doc.coreboot.org/getting_started/philosophy.html

2. **Minimal Boot Philosophy**
   - https://www.coreboot.org/Minimal_code

### è«–æ–‡

1. **"LinuxBIOS: A Linux-based Firmware"** (Ron Minnich, 1999)
   - https://www.usenix.org/legacy/events/usenix99/minnich.html

2. **"Verified Boot in Chrome OS"** (Google, 2013)
   - https://www.chromium.org/chromium-os/chromiumos-design-docs/verified-boot

---

æ¬¡ç« : [Part VI Chapter 3: coreboot ã¨ EDK II ã®æ¯”è¼ƒ](03-coreboot-vs-edk2.md)
