#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5f8a50013570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f8a50013700 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x5f8a5002adc0 .functor NOT 1, L_0x5f8a5004e1f0, C4<0>, C4<0>, C4<0>;
L_0x5f8a5004dfa0 .functor XOR 2, L_0x5f8a5004dd20, L_0x5f8a5004df00, C4<00>, C4<00>;
L_0x5f8a5004e0e0 .functor XOR 2, L_0x5f8a5004dfa0, L_0x5f8a5004e010, C4<00>, C4<00>;
v0x5f8a5004bdb0_0 .net *"_ivl_10", 1 0, L_0x5f8a5004e010;  1 drivers
v0x5f8a5004beb0_0 .net *"_ivl_12", 1 0, L_0x5f8a5004e0e0;  1 drivers
v0x5f8a5004bf90_0 .net *"_ivl_2", 1 0, L_0x5f8a5004dc80;  1 drivers
v0x5f8a5004c050_0 .net *"_ivl_4", 1 0, L_0x5f8a5004dd20;  1 drivers
v0x5f8a5004c130_0 .net *"_ivl_6", 1 0, L_0x5f8a5004df00;  1 drivers
v0x5f8a5004c260_0 .net *"_ivl_8", 1 0, L_0x5f8a5004dfa0;  1 drivers
v0x5f8a5004c340_0 .var "clk", 0 0;
v0x5f8a5004c3e0_0 .net "p1a", 0 0, v0x5f8a5004a030_0;  1 drivers
v0x5f8a5004c480_0 .net "p1b", 0 0, v0x5f8a5004a0f0_0;  1 drivers
v0x5f8a5004c5b0_0 .net "p1c", 0 0, v0x5f8a5004a190_0;  1 drivers
v0x5f8a5004c650_0 .net "p1d", 0 0, v0x5f8a5004a230_0;  1 drivers
v0x5f8a5004c6f0_0 .net "p1y_dut", 0 0, L_0x5f8a5004d8a0;  1 drivers
v0x5f8a5004c790_0 .net "p1y_ref", 0 0, L_0x5f8a5004d370;  1 drivers
v0x5f8a5004c830_0 .net "p2a", 0 0, v0x5f8a5004a320_0;  1 drivers
v0x5f8a5004c8d0_0 .net "p2b", 0 0, v0x5f8a5004a3c0_0;  1 drivers
v0x5f8a5004c970_0 .net "p2c", 0 0, v0x5f8a5004a460_0;  1 drivers
v0x5f8a5004ca10_0 .net "p2d", 0 0, v0x5f8a5004a530_0;  1 drivers
v0x5f8a5004cbc0_0 .net "p2y_dut", 0 0, L_0x5f8a5004db20;  1 drivers
v0x5f8a5004cc60_0 .net "p2y_ref", 0 0, L_0x5f8a5004d6f0;  1 drivers
v0x5f8a5004cd00_0 .var/2u "stats1", 223 0;
v0x5f8a5004cda0_0 .var/2u "strobe", 0 0;
v0x5f8a5004ce40_0 .net "tb_match", 0 0, L_0x5f8a5004e1f0;  1 drivers
v0x5f8a5004cee0_0 .net "tb_mismatch", 0 0, L_0x5f8a5002adc0;  1 drivers
v0x5f8a5004cf80_0 .net "wavedrom_enable", 0 0, v0x5f8a5004a690_0;  1 drivers
v0x5f8a5004d020_0 .net "wavedrom_title", 511 0, v0x5f8a5004a730_0;  1 drivers
L_0x5f8a5004dc80 .concat [ 1 1 0 0], L_0x5f8a5004d6f0, L_0x5f8a5004d370;
L_0x5f8a5004dd20 .concat [ 1 1 0 0], L_0x5f8a5004d6f0, L_0x5f8a5004d370;
L_0x5f8a5004df00 .concat [ 1 1 0 0], L_0x5f8a5004db20, L_0x5f8a5004d8a0;
L_0x5f8a5004e010 .concat [ 1 1 0 0], L_0x5f8a5004d6f0, L_0x5f8a5004d370;
L_0x5f8a5004e1f0 .cmp/eeq 2, L_0x5f8a5004dc80, L_0x5f8a5004e0e0;
S_0x5f8a500197f0 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x5f8a50013700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x5f8a5002af60_0 .net *"_ivl_0", 3 0, L_0x5f8a5004d0c0;  1 drivers
v0x5f8a5002b000_0 .net *"_ivl_4", 3 0, L_0x5f8a5004d410;  1 drivers
v0x5f8a50048cd0_0 .net "p1a", 0 0, v0x5f8a5004a030_0;  alias, 1 drivers
v0x5f8a50048d70_0 .net "p1b", 0 0, v0x5f8a5004a0f0_0;  alias, 1 drivers
v0x5f8a50048e30_0 .net "p1c", 0 0, v0x5f8a5004a190_0;  alias, 1 drivers
v0x5f8a50048f40_0 .net "p1d", 0 0, v0x5f8a5004a230_0;  alias, 1 drivers
v0x5f8a50049000_0 .net "p1y", 0 0, L_0x5f8a5004d370;  alias, 1 drivers
v0x5f8a500490c0_0 .net "p2a", 0 0, v0x5f8a5004a320_0;  alias, 1 drivers
v0x5f8a50049180_0 .net "p2b", 0 0, v0x5f8a5004a3c0_0;  alias, 1 drivers
v0x5f8a50049240_0 .net "p2c", 0 0, v0x5f8a5004a460_0;  alias, 1 drivers
v0x5f8a50049300_0 .net "p2d", 0 0, v0x5f8a5004a530_0;  alias, 1 drivers
v0x5f8a500493c0_0 .net "p2y", 0 0, L_0x5f8a5004d6f0;  alias, 1 drivers
L_0x5f8a5004d0c0 .concat [ 1 1 1 1], v0x5f8a5004a230_0, v0x5f8a5004a190_0, v0x5f8a5004a0f0_0, v0x5f8a5004a030_0;
L_0x5f8a5004d370 .reduce/nand L_0x5f8a5004d0c0;
L_0x5f8a5004d410 .concat [ 1 1 1 1], v0x5f8a5004a530_0, v0x5f8a5004a460_0, v0x5f8a5004a3c0_0, v0x5f8a5004a320_0;
L_0x5f8a5004d6f0 .reduce/nand L_0x5f8a5004d410;
S_0x5f8a500495c0 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x5f8a50013700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x5f8a50049f70_0 .net "clk", 0 0, v0x5f8a5004c340_0;  1 drivers
v0x5f8a5004a030_0 .var "p1a", 0 0;
v0x5f8a5004a0f0_0 .var "p1b", 0 0;
v0x5f8a5004a190_0 .var "p1c", 0 0;
v0x5f8a5004a230_0 .var "p1d", 0 0;
v0x5f8a5004a320_0 .var "p2a", 0 0;
v0x5f8a5004a3c0_0 .var "p2b", 0 0;
v0x5f8a5004a460_0 .var "p2c", 0 0;
v0x5f8a5004a530_0 .var "p2d", 0 0;
v0x5f8a5004a690_0 .var "wavedrom_enable", 0 0;
v0x5f8a5004a730_0 .var "wavedrom_title", 511 0;
S_0x5f8a50049770 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x5f8a500495c0;
 .timescale -12 -12;
v0x5f8a500499b0_0 .var/2s "count", 31 0;
E_0x5f8a50012590/0 .event negedge, v0x5f8a50049f70_0;
E_0x5f8a50012590/1 .event posedge, v0x5f8a50049f70_0;
E_0x5f8a50012590 .event/or E_0x5f8a50012590/0, E_0x5f8a50012590/1;
E_0x5f8a500127e0 .event posedge, v0x5f8a50049f70_0;
S_0x5f8a50049ab0 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x5f8a500495c0;
 .timescale -12 -12;
v0x5f8a50049cb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5f8a50049d90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x5f8a500495c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5f8a5004a850 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x5f8a50013700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x5f8a5001a440 .functor AND 1, v0x5f8a5004a030_0, v0x5f8a5004a0f0_0, C4<1>, C4<1>;
L_0x5f8a5004d7c0 .functor AND 1, L_0x5f8a5001a440, v0x5f8a5004a190_0, C4<1>, C4<1>;
L_0x5f8a5004d830 .functor AND 1, L_0x5f8a5004d7c0, v0x5f8a5004a230_0, C4<1>, C4<1>;
L_0x5f8a5004d8a0 .functor NOT 1, L_0x5f8a5004d830, C4<0>, C4<0>, C4<0>;
L_0x5f8a5004d940 .functor AND 1, v0x5f8a5004a320_0, v0x5f8a5004a3c0_0, C4<1>, C4<1>;
L_0x5f8a5004d9b0 .functor AND 1, L_0x5f8a5004d940, v0x5f8a5004a460_0, C4<1>, C4<1>;
L_0x5f8a5004da60 .functor AND 1, L_0x5f8a5004d9b0, v0x5f8a5004a530_0, C4<1>, C4<1>;
L_0x5f8a5004db20 .functor NOT 1, L_0x5f8a5004da60, C4<0>, C4<0>, C4<0>;
v0x5f8a5004ab10_0 .net *"_ivl_0", 0 0, L_0x5f8a5001a440;  1 drivers
v0x5f8a5004abf0_0 .net *"_ivl_10", 0 0, L_0x5f8a5004d9b0;  1 drivers
v0x5f8a5004acd0_0 .net *"_ivl_12", 0 0, L_0x5f8a5004da60;  1 drivers
v0x5f8a5004adc0_0 .net *"_ivl_2", 0 0, L_0x5f8a5004d7c0;  1 drivers
v0x5f8a5004aea0_0 .net *"_ivl_4", 0 0, L_0x5f8a5004d830;  1 drivers
v0x5f8a5004afd0_0 .net *"_ivl_8", 0 0, L_0x5f8a5004d940;  1 drivers
v0x5f8a5004b0b0_0 .net "p1a", 0 0, v0x5f8a5004a030_0;  alias, 1 drivers
v0x5f8a5004b1a0_0 .net "p1b", 0 0, v0x5f8a5004a0f0_0;  alias, 1 drivers
v0x5f8a5004b290_0 .net "p1c", 0 0, v0x5f8a5004a190_0;  alias, 1 drivers
v0x5f8a5004b3c0_0 .net "p1d", 0 0, v0x5f8a5004a230_0;  alias, 1 drivers
v0x5f8a5004b4b0_0 .net "p1y", 0 0, L_0x5f8a5004d8a0;  alias, 1 drivers
v0x5f8a5004b570_0 .net "p2a", 0 0, v0x5f8a5004a320_0;  alias, 1 drivers
v0x5f8a5004b660_0 .net "p2b", 0 0, v0x5f8a5004a3c0_0;  alias, 1 drivers
v0x5f8a5004b750_0 .net "p2c", 0 0, v0x5f8a5004a460_0;  alias, 1 drivers
v0x5f8a5004b840_0 .net "p2d", 0 0, v0x5f8a5004a530_0;  alias, 1 drivers
v0x5f8a5004b930_0 .net "p2y", 0 0, L_0x5f8a5004db20;  alias, 1 drivers
S_0x5f8a5004bb90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x5f8a50013700;
 .timescale -12 -12;
E_0x5f8a50012a30 .event anyedge, v0x5f8a5004cda0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5f8a5004cda0_0;
    %nor/r;
    %assign/vec4 v0x5f8a5004cda0_0, 0;
    %wait E_0x5f8a50012a30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f8a500495c0;
T_3 ;
    %fork t_1, S_0x5f8a50049770;
    %jmp t_0;
    .scope S_0x5f8a50049770;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f8a500499b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a0f0_0, 0;
    %assign/vec4 v0x5f8a5004a030_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a3c0_0, 0;
    %assign/vec4 v0x5f8a5004a320_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f8a500127e0;
    %load/vec4 v0x5f8a500499b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a0f0_0, 0;
    %assign/vec4 v0x5f8a5004a030_0, 0;
    %load/vec4 v0x5f8a500499b0_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a3c0_0, 0;
    %assign/vec4 v0x5f8a5004a320_0, 0;
    %load/vec4 v0x5f8a500499b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5f8a500499b0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f8a50049d90;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f8a50012590;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f8a5004a0f0_0, 0;
    %assign/vec4 v0x5f8a5004a030_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x5f8a500495c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x5f8a50013700;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f8a5004c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f8a5004cda0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5f8a50013700;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5f8a5004c340_0;
    %inv;
    %store/vec4 v0x5f8a5004c340_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5f8a50013700;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5f8a50049f70_0, v0x5f8a5004cee0_0, v0x5f8a5004c3e0_0, v0x5f8a5004c480_0, v0x5f8a5004c5b0_0, v0x5f8a5004c650_0, v0x5f8a5004c830_0, v0x5f8a5004c8d0_0, v0x5f8a5004c970_0, v0x5f8a5004ca10_0, v0x5f8a5004c790_0, v0x5f8a5004c6f0_0, v0x5f8a5004cc60_0, v0x5f8a5004cbc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5f8a50013700;
T_7 ;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5f8a50013700;
T_8 ;
    %wait E_0x5f8a50012590;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f8a5004cd00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f8a5004cd00_0, 4, 32;
    %load/vec4 v0x5f8a5004ce40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f8a5004cd00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f8a5004cd00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f8a5004cd00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5f8a5004c790_0;
    %load/vec4 v0x5f8a5004c790_0;
    %load/vec4 v0x5f8a5004c6f0_0;
    %xor;
    %load/vec4 v0x5f8a5004c790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f8a5004cd00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f8a5004cd00_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5f8a5004cc60_0;
    %load/vec4 v0x5f8a5004cc60_0;
    %load/vec4 v0x5f8a5004cbc0_0;
    %xor;
    %load/vec4 v0x5f8a5004cc60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f8a5004cd00_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5f8a5004cd00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f8a5004cd00_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth3/7420/iter0/response1/top_module.sv";
