// Seed: 1847568764
program module_0 (
    output tri id_0,
    input supply0 id_1,
    input tri1 id_2,
    output uwire id_3,
    input wire id_4,
    input wand id_5,
    output wire id_6
);
  tri0 id_8 = ~^id_5 & id_1 > 1, id_9;
  assign id_9 = id_1;
  assign id_8 = id_2 - 1'b0;
endprogram
module module_1 (
    output wire  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  wand  id_3,
    output logic id_4,
    input  tri1  id_5#(.id_7(-1), .id_8(-1'b0))
);
  always
    if (1) id_4 = id_1 >= id_3 & id_1;
    else id_8 <= -1 - 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
