INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fazila/Desktop/universal_gates/universal_gates.srcs/sources_1/new/universal_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fazila/Desktop/universal_gates/universal_gates.srcs/sim_1/new/ul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ul_tb
