--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml jicunqi.twx jicunqi.ncd -o jicunqi.twr jicunqi.pcf -ucf
jicunqi.ucf

Design file:              jicunqi.ncd
Physical constraint file: jicunqi.pcf
Device,package,speed:     xc7a100t,fgg484,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
d<0>        |   -1.031(F)|      FAST  |    3.626(F)|      SLOW  |clk_IBUF_BUFG     |   0.000|
d<1>        |   -1.033(F)|      FAST  |    3.628(F)|      SLOW  |clk_IBUF_BUFG     |   0.000|
d<2>        |   -1.039(F)|      FAST  |    3.633(F)|      SLOW  |clk_IBUF_BUFG     |   0.000|
d<3>        |   -1.058(F)|      FAST  |    3.657(F)|      SLOW  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
q<0>        |         8.468(F)|      SLOW  |         3.313(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
            |         9.342(F)|      SLOW  |         3.554(F)|      FAST  |clk_IBUF_BUFG           |   0.000|
q<1>        |         8.640(F)|      SLOW  |         3.403(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
            |         9.401(F)|      SLOW  |         3.562(F)|      FAST  |clk_IBUF_BUFG           |   0.000|
q<2>        |         8.479(F)|      SLOW  |         3.314(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
            |         9.254(F)|      SLOW  |         3.495(F)|      FAST  |clk_IBUF_BUFG           |   0.000|
q<3>        |         8.760(F)|      SLOW  |         3.467(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
            |         9.192(F)|      SLOW  |         3.473(F)|      FAST  |clk_IBUF_BUFG           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock clr to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
q<0>        |         7.714(F)|      SLOW  |         3.003(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
q<1>        |         7.886(F)|      SLOW  |         3.093(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
q<2>        |         7.725(F)|      SLOW  |         3.004(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
q<3>        |         8.006(F)|      SLOW  |         3.157(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock oe to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
q<0>        |         8.634(F)|      SLOW  |         3.462(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
q<1>        |         8.806(F)|      SLOW  |         3.552(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
q<2>        |         8.645(F)|      SLOW  |         3.463(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
q<3>        |         8.926(F)|      SLOW  |         3.616(F)|      FAST  |PWR_2_o_clk_DLATCH_2_q_G|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clr            |         |         |    0.227|    0.227|
oe             |         |         |    0.924|    0.924|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oe             |         |         |    0.311|    0.311|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oe
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oe             |         |         |   -0.148|   -0.148|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 15 12:37:49 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4950 MB



