// Seed: 1892116742
module module_0 (
    output wire  id_0,
    output uwire id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  wand  id_0,
    input  wor   id_1,
    output wire  id_2,
    output tri   id_3,
    input  uwire id_4,
    input  wor   id_5,
    input  wand  id_6,
    output uwire id_7,
    input  tri0  id_8,
    input  wand  id_9,
    input  wand  id_10,
    output tri   id_11,
    input  wand  id_12,
    input  wand  id_13,
    output wire  id_14,
    input  wor   id_15
);
  assign id_11 = 1;
  module_0(
      id_14, id_2
  );
endmodule
