{"sha": "88a51d68c4aaa61adb36a9cad6f25ef214bde853", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODhhNTFkNjhjNGFhYTYxYWRiMzZhOWNhZDZmMjVlZjIxNGJkZTg1Mw==", "commit": {"author": {"name": "Richard Henderson", "email": "richard.henderson@linaro.org", "date": "2019-09-25T21:48:41Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2019-09-25T21:48:41Z"}, "message": "aarch64: Fix store-exclusive in load-operate LSE helpers\n\n\tPR target/91834\n\t* config/aarch64/lse.S (LDNM): Ensure STXR output does not\n\toverlap the inputs.\n\nFrom-SVN: r276133", "tree": {"sha": "507f11146d1c716be08bc7c89a285061ca7cd93b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/507f11146d1c716be08bc7c89a285061ca7cd93b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/88a51d68c4aaa61adb36a9cad6f25ef214bde853", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/88a51d68c4aaa61adb36a9cad6f25ef214bde853", "html_url": "https://github.com/Rust-GCC/gccrs/commit/88a51d68c4aaa61adb36a9cad6f25ef214bde853", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/88a51d68c4aaa61adb36a9cad6f25ef214bde853/comments", "author": {"login": "rth7680", "id": 2529319, "node_id": "MDQ6VXNlcjI1MjkzMTk=", "avatar_url": "https://avatars.githubusercontent.com/u/2529319?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rth7680", "html_url": "https://github.com/rth7680", "followers_url": "https://api.github.com/users/rth7680/followers", "following_url": "https://api.github.com/users/rth7680/following{/other_user}", "gists_url": "https://api.github.com/users/rth7680/gists{/gist_id}", "starred_url": "https://api.github.com/users/rth7680/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rth7680/subscriptions", "organizations_url": "https://api.github.com/users/rth7680/orgs", "repos_url": "https://api.github.com/users/rth7680/repos", "events_url": "https://api.github.com/users/rth7680/events{/privacy}", "received_events_url": "https://api.github.com/users/rth7680/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "736a6efc4fd2159f0f6092d1767697ef16b51b3a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/736a6efc4fd2159f0f6092d1767697ef16b51b3a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/736a6efc4fd2159f0f6092d1767697ef16b51b3a"}], "stats": {"total": 10, "additions": 8, "deletions": 2}, "files": [{"sha": "541a8021d0a702fefbf9f158a741caba6d42fe60", "filename": "libgcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/88a51d68c4aaa61adb36a9cad6f25ef214bde853/libgcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/88a51d68c4aaa61adb36a9cad6f25ef214bde853/libgcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2FChangeLog?ref=88a51d68c4aaa61adb36a9cad6f25ef214bde853", "patch": "@@ -1,3 +1,9 @@\n+2019-09-25  Richard Henderson  <richard.henderson@linaro.org>\n+\n+\tPR target/91834\n+\t* config/aarch64/lse.S (LDNM): Ensure STXR output does not\n+\toverlap the inputs.\n+\n 2019-09-25  Shaokun Zhang  <zhangshaokun@hisilicon.com>\n \n \t* config/aarch64/sync-cache.c (__aarch64_sync_cache_range): Add support for"}, {"sha": "c7979382ad7770b61bb1c64d32ba2395963a9d7a", "filename": "libgcc/config/aarch64/lse.S", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/88a51d68c4aaa61adb36a9cad6f25ef214bde853/libgcc%2Fconfig%2Faarch64%2Flse.S", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/88a51d68c4aaa61adb36a9cad6f25ef214bde853/libgcc%2Fconfig%2Faarch64%2Flse.S", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2Fconfig%2Faarch64%2Flse.S?ref=88a51d68c4aaa61adb36a9cad6f25ef214bde853", "patch": "@@ -227,8 +227,8 @@ STARTFN\tNAME(LDNM)\n 8:\tmov\t\ts(tmp0), s(0)\n 0:\tLDXR\t\ts(0), [x1]\n \tOP\t\ts(tmp1), s(0), s(tmp0)\n-\tSTXR\t\tw(tmp1), s(tmp1), [x1]\n-\tcbnz\t\tw(tmp1), 0b\n+\tSTXR\t\tw(tmp2), s(tmp1), [x1]\n+\tcbnz\t\tw(tmp2), 0b\n \tret\n \n ENDFN\tNAME(LDNM)"}]}