{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 13:00:49 2021 " "Info: Processing started: Fri Nov 19 13:00:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Generator EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Generator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout " "Info: Pin dout not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { dout } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 4 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[5\] " "Info: Pin din\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { din[5] } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[6\] " "Info: Pin din\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { din[6] } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[4\] " "Info: Pin din\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { din[4] } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[7\] " "Info: Pin din\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { din[7] } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[2\] " "Info: Pin din\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { din[2] } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[1\] " "Info: Pin din\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { din[1] } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[0\] " "Info: Pin din\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { din[0] } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[3\] " "Info: Pin din\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { din[3] } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 8 1 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 8 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.849 ns register register " "Info: Estimated most critical path is register to register delay of 9.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[14\] 1 REG LAB_X12_Y4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y4; Fanout = 3; REG Node = 'cnt\[14\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[14] } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.370 ns) 1.961 ns Equal0~3 2 COMB LAB_X10_Y3 1 " "Info: 2: + IC(1.591 ns) + CELL(0.370 ns) = 1.961 ns; Loc. = LAB_X10_Y3; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { cnt[14] Equal0~3 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.772 ns Equal0~4 3 COMB LAB_X10_Y3 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.772 ns; Loc. = LAB_X10_Y3; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 3.546 ns Equal0~10 4 COMB LAB_X10_Y3 4 " "Info: 4: + IC(0.160 ns) + CELL(0.614 ns) = 3.546 ns; Loc. = LAB_X10_Y3; Fanout = 4; COMB Node = 'Equal0~10'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Equal0~4 Equal0~10 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.202 ns) 5.433 ns cnt~64 5 COMB LAB_X12_Y4 2 " "Info: 5: + IC(1.685 ns) + CELL(0.202 ns) = 5.433 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt~64'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { Equal0~10 cnt~64 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.596 ns) 6.634 ns cnt\[1\]~66 6 COMB LAB_X12_Y4 2 " "Info: 6: + IC(0.605 ns) + CELL(0.596 ns) = 6.634 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[1\]~66'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { cnt~64 cnt[1]~66 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.720 ns cnt\[2\]~68 7 COMB LAB_X12_Y4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.720 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[2\]~68'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~66 cnt[2]~68 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.806 ns cnt\[3\]~70 8 COMB LAB_X12_Y4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.806 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[3\]~70'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~68 cnt[3]~70 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.892 ns cnt\[4\]~72 9 COMB LAB_X12_Y4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.892 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[4\]~72'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~70 cnt[4]~72 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.978 ns cnt\[5\]~74 10 COMB LAB_X12_Y4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.978 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[5\]~74'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~72 cnt[5]~74 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.064 ns cnt\[6\]~76 11 COMB LAB_X12_Y4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.064 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[6\]~76'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~74 cnt[6]~76 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.150 ns cnt\[7\]~78 12 COMB LAB_X12_Y4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.150 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[7\]~78'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[6]~76 cnt[7]~78 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.236 ns cnt\[8\]~80 13 COMB LAB_X12_Y4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.236 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[8\]~80'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~78 cnt[8]~80 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.322 ns cnt\[9\]~82 14 COMB LAB_X12_Y4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.322 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[9\]~82'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~80 cnt[9]~82 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.408 ns cnt\[10\]~84 15 COMB LAB_X12_Y4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.408 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[10\]~84'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~82 cnt[10]~84 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.494 ns cnt\[11\]~86 16 COMB LAB_X12_Y4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 7.494 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[11\]~86'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~84 cnt[11]~86 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.580 ns cnt\[12\]~88 17 COMB LAB_X12_Y4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 7.580 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[12\]~88'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~86 cnt[12]~88 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.666 ns cnt\[13\]~90 18 COMB LAB_X12_Y4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 7.666 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[13\]~90'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~88 cnt[13]~90 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.752 ns cnt\[14\]~92 19 COMB LAB_X12_Y4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 7.752 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[14\]~92'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~90 cnt[14]~92 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.838 ns cnt\[15\]~94 20 COMB LAB_X12_Y4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 7.838 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'cnt\[15\]~94'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[14]~92 cnt[15]~94 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 8.031 ns cnt\[16\]~96 21 COMB LAB_X12_Y3 2 " "Info: 21: + IC(0.107 ns) + CELL(0.086 ns) = 8.031 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[16\]~96'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { cnt[15]~94 cnt[16]~96 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.117 ns cnt\[17\]~98 22 COMB LAB_X12_Y3 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 8.117 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[17\]~98'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~96 cnt[17]~98 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.203 ns cnt\[18\]~100 23 COMB LAB_X12_Y3 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 8.203 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[18\]~100'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~98 cnt[18]~100 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.289 ns cnt\[19\]~102 24 COMB LAB_X12_Y3 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 8.289 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[19\]~102'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~100 cnt[19]~102 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.375 ns cnt\[20\]~104 25 COMB LAB_X12_Y3 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 8.375 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[20\]~104'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~102 cnt[20]~104 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.461 ns cnt\[21\]~106 26 COMB LAB_X12_Y3 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 8.461 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[21\]~106'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~104 cnt[21]~106 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.547 ns cnt\[22\]~108 27 COMB LAB_X12_Y3 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 8.547 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[22\]~108'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~106 cnt[22]~108 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.633 ns cnt\[23\]~110 28 COMB LAB_X12_Y3 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 8.633 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[23\]~110'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[22]~108 cnt[23]~110 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.719 ns cnt\[24\]~112 29 COMB LAB_X12_Y3 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 8.719 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[24\]~112'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~110 cnt[24]~112 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.805 ns cnt\[25\]~114 30 COMB LAB_X12_Y3 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 8.805 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[25\]~114'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~112 cnt[25]~114 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.891 ns cnt\[26\]~116 31 COMB LAB_X12_Y3 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 8.891 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[26\]~116'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~114 cnt[26]~116 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.977 ns cnt\[27\]~118 32 COMB LAB_X12_Y3 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 8.977 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[27\]~118'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~116 cnt[27]~118 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.063 ns cnt\[28\]~120 33 COMB LAB_X12_Y3 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 9.063 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[28\]~120'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~118 cnt[28]~120 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.149 ns cnt\[29\]~122 34 COMB LAB_X12_Y3 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 9.149 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'cnt\[29\]~122'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~120 cnt[29]~122 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.235 ns cnt\[30\]~124 35 COMB LAB_X12_Y3 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 9.235 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'cnt\[30\]~124'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~122 cnt[30]~124 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.741 ns cnt\[31\]~125 36 COMB LAB_X12_Y3 1 " "Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 9.741 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'cnt\[31\]~125'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~124 cnt[31]~125 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.849 ns cnt\[31\] 37 REG LAB_X12_Y3 2 " "Info: 37: + IC(0.000 ns) + CELL(0.108 ns) = 9.849 ns; Loc. = LAB_X12_Y3; Fanout = 2; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~125 cnt[31] } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.096 ns ( 51.74 % ) " "Info: Total cell delay = 5.096 ns ( 51.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.753 ns ( 48.26 % ) " "Info: Total interconnect delay = 4.753 ns ( 48.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.849 ns" { cnt[14] Equal0~3 Equal0~4 Equal0~10 cnt~64 cnt[1]~66 cnt[2]~68 cnt[3]~70 cnt[4]~72 cnt[5]~74 cnt[6]~76 cnt[7]~78 cnt[8]~80 cnt[9]~82 cnt[10]~84 cnt[11]~86 cnt[12]~88 cnt[13]~90 cnt[14]~92 cnt[15]~94 cnt[16]~96 cnt[17]~98 cnt[18]~100 cnt[19]~102 cnt[20]~104 cnt[21]~106 cnt[22]~108 cnt[23]~110 cnt[24]~112 cnt[25]~114 cnt[26]~116 cnt[27]~118 cnt[28]~120 cnt[29]~122 cnt[30]~124 cnt[31]~125 cnt[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout 0 " "Info: Pin \"dout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.fit.smsg " "Info: Generated suppressed messages file C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 13:00:49 2021 " "Info: Processing ended: Fri Nov 19 13:00:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
