
 * Gateworks Corporation Laguna Platform
 *
 * Copyright 2000 Deep Blue Solutions Ltd
 * Copyright 2008 ARM Limited
 * Copyright 2008 Cavium Networks
 *		  Scott Shu
 * Copyright 2010 MontaVista Software, LLC.
 *		  Anton Vorontsov <avorontsov@mvista.com>
 * Copyright 2011 Gateworks Corporation
 *		  Chris Lang <clang@gateworks.com>
 * Copyright 2012-2013 Gateworks Corporation
 *		  Tim Harvey <tharvey@gateworks.com>
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
  Config 1 Bitmap Config 2 Bitmap
 * NOR Flash
 
 * SPI
 
 * LED's
  Green Led  Red Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led Green Led  Red Led  Green Led  Red Led 
 * Ethernet
 
 * UART
 
 * USB
 
	 * EHCI and OHCI share the same clock and power,
	 * resetting twice would cause the 1st controller been reset.
	 * Therefore only do power up  at the first up device, and
	 * power down at the last down device.
	 *
	 * Set USB AHB INCR length to 16
	 
	 * EHCI and OHCI share the same clock and power,
	 * resetting twice would cause the 1st controller been reset.
	 * Therefore only do power up  at the first up device, and
	 * power down at the last down device.
	 
 * I2C
  Read MAC addresses  Read out Model Information 
 * Watchdog
  CPU0 watchdog
 * GPS PPS
 
 * GPIO
 
 * Initialization
  Set I2C 0-3 drive strength to 21 mA  Enable SCL/SDA for I2C  Enable MMC/SD pins  allow disabling of external isolated PCIe IRQs  Verify GPIOB[26:29] == 0001b indicating support for ext irqs 
	 * If pcie external interrupts are supported and desired
	 * configure IRQ types and configure pin function.
	 * Note that cns3xxx_pciextirq is enabled by default, but can be
	 * unset via the 'noextirq' kernel param or by laguna_pcie_init() if
	 * the baseboard model does not support this hardware feature.
	  GPIO26 is gpio, EXT_INT[0:2] not gpio func  DRVVBUS pins share with GPIOA  Enable OTG 
		 * Do any model specific setup not known by the bitmap by matching
		 *  the first 6 characters of the model name
		  configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's Do some defaults here, not sure what yet
 * Gateworks Corporation Laguna Platform
 *
 * Copyright 2000 Deep Blue Solutions Ltd
 * Copyright 2008 ARM Limited
 * Copyright 2008 Cavium Networks
 *		  Scott Shu
 * Copyright 2010 MontaVista Software, LLC.
 *		  Anton Vorontsov <avorontsov@mvista.com>
 * Copyright 2011 Gateworks Corporation
 *		  Chris Lang <clang@gateworks.com>
 * Copyright 2012-2013 Gateworks Corporation
 *		  Tim Harvey <tharvey@gateworks.com>
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
  Config 1 Bitmap Config 2 Bitmap
 * NOR Flash
 
 * SPI
 
 * LED's
  Green Led  Red Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led  Green Led  Yellow Led Green Led  Red Led  Green Led  Red Led 
 * Ethernet
 
 * UART
 
 * USB
 
	 * EHCI and OHCI share the same clock and power,
	 * resetting twice would cause the 1st controller been reset.
	 * Therefore only do power up  at the first up device, and
	 * power down at the last down device.
	 *
	 * Set USB AHB INCR length to 16
	 
	 * EHCI and OHCI share the same clock and power,
	 * resetting twice would cause the 1st controller been reset.
	 * Therefore only do power up  at the first up device, and
	 * power down at the last down device.
	 
 * I2C
  Read MAC addresses  Read out Model Information 
 * Watchdog
  CPU0 watchdog
 * GPS PPS
 
 * GPIO
 
 * Initialization
  Set I2C 0-3 drive strength to 21 mA  Enable SCL/SDA for I2C  Enable MMC/SD pins  allow disabling of external isolated PCIe IRQs  Verify GPIOB[26:29] == 0001b indicating support for ext irqs 
	 * If pcie external interrupts are supported and desired
	 * configure IRQ types and configure pin function.
	 * Note that cns3xxx_pciextirq is enabled by default, but can be
	 * unset via the 'noextirq' kernel param or by laguna_pcie_init() if
	 * the baseboard model does not support this hardware feature.
	  GPIO26 is gpio, EXT_INT[0:2] not gpio func  DRVVBUS pins share with GPIOA  Enable OTG 
		 * Do any model specific setup not known by the bitmap by matching
		 *  the first 6 characters of the model name
		  configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's configure GPIO's configure LED's Do some defaults here, not sure what yet