[root]
type=Root
children=system
full_system=false
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=cpu00 cpu01 cpu02 cpu03 cpu04 cpu05 cpu06 cpu07 cpu08 cpu09 cpu10 cpu11 cpu12 cpu13 cpu14 cpu15 l2 membus physmem switch_cpus00 switch_cpus01 switch_cpus02 switch_cpus03 switch_cpus04 switch_cpus05 switch_cpus06 switch_cpus07 switch_cpus08 switch_cpus09 switch_cpus10 switch_cpus11 switch_cpus12 switch_cpus13 switch_cpus14 switch_cpus15 tol2bus
boot_osflags=a
clock=1
fast_forward=true
fixAddr=false
init_param=0
kernel=
load_addr_mask=1099511627775
mem_mode=atomic
memories=system.physmem
numPids=16
num_work_ids=16
readfile=
save_trace=false
symbolfile=
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.cpu00]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=0
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu00.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu00.interrupts
itb=system.cpu00.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu00.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.cpu00.dcache.cpu_side
icache_port=system.cpu00.icache.cpu_side

[system.cpu00.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu00.dcache_port
mem_side=system.tol2bus.slave[1]

[system.cpu00.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu00.dtb.walker

[system.cpu00.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[3]

[system.cpu00.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu00.icache_port
mem_side=system.tol2bus.slave[0]

[system.cpu00.interrupts]
type=ArmInterrupts

[system.cpu00.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu00.itb.walker

[system.cpu00.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[2]

[system.cpu00.tracer]
type=ExeTracer

[system.cpu00.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/nat-tcp-v4
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=0
ppid=99
simpoint=0
system=system
uid=100

[system.cpu01]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=1
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu01.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu01.interrupts
itb=system.cpu01.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu01.tracer
width=1
workload=system.cpu01.workload
dcache_port=system.cpu01.dcache.cpu_side
icache_port=system.cpu01.icache.cpu_side

[system.cpu01.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu01.dcache_port
mem_side=system.tol2bus.slave[5]

[system.cpu01.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu01.dtb.walker

[system.cpu01.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[7]

[system.cpu01.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu01.icache_port
mem_side=system.tol2bus.slave[4]

[system.cpu01.interrupts]
type=ArmInterrupts

[system.cpu01.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu01.itb.walker

[system.cpu01.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[6]

[system.cpu01.tracer]
type=ExeTracer

[system.cpu01.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/lpm
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=1
ppid=99
simpoint=0
system=system
uid=100

[system.cpu02]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=2
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu02.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu02.interrupts
itb=system.cpu02.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu02.tracer
width=1
workload=system.cpu02.workload
dcache_port=system.cpu02.dcache.cpu_side
icache_port=system.cpu02.icache.cpu_side

[system.cpu02.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu02.dcache_port
mem_side=system.tol2bus.slave[9]

[system.cpu02.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu02.dtb.walker

[system.cpu02.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[11]

[system.cpu02.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu02.icache_port
mem_side=system.tol2bus.slave[8]

[system.cpu02.interrupts]
type=ArmInterrupts

[system.cpu02.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu02.itb.walker

[system.cpu02.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[10]

[system.cpu02.tracer]
type=ExeTracer

[system.cpu02.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/acl-fw
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=2
ppid=99
simpoint=0
system=system
uid=100

[system.cpu03]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=3
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu03.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu03.interrupts
itb=system.cpu03.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu03.tracer
width=1
workload=system.cpu03.workload
dcache_port=system.cpu03.dcache.cpu_side
icache_port=system.cpu03.icache.cpu_side

[system.cpu03.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu03.dcache_port
mem_side=system.tol2bus.slave[13]

[system.cpu03.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu03.dtb.walker

[system.cpu03.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[15]

[system.cpu03.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu03.icache_port
mem_side=system.tol2bus.slave[12]

[system.cpu03.interrupts]
type=ArmInterrupts

[system.cpu03.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu03.itb.walker

[system.cpu03.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[14]

[system.cpu03.tracer]
type=ExeTracer

[system.cpu03.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/monitoring
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=3
ppid=99
simpoint=0
system=system
uid=100

[system.cpu04]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=4
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu04.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu04.interrupts
itb=system.cpu04.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu04.tracer
width=1
workload=system.cpu04.workload
dcache_port=system.cpu04.dcache.cpu_side
icache_port=system.cpu04.icache.cpu_side

[system.cpu04.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu04.dcache_port
mem_side=system.tol2bus.slave[17]

[system.cpu04.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu04.dtb.walker

[system.cpu04.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[19]

[system.cpu04.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu04.icache_port
mem_side=system.tol2bus.slave[16]

[system.cpu04.interrupts]
type=ArmInterrupts

[system.cpu04.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu04.itb.walker

[system.cpu04.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[18]

[system.cpu04.tracer]
type=ExeTracer

[system.cpu04.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/lpm
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=4
ppid=99
simpoint=0
system=system
uid=100

[system.cpu05]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=5
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu05.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu05.interrupts
itb=system.cpu05.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu05.tracer
width=1
workload=system.cpu05.workload
dcache_port=system.cpu05.dcache.cpu_side
icache_port=system.cpu05.icache.cpu_side

[system.cpu05.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu05.dcache_port
mem_side=system.tol2bus.slave[21]

[system.cpu05.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu05.dtb.walker

[system.cpu05.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[23]

[system.cpu05.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu05.icache_port
mem_side=system.tol2bus.slave[20]

[system.cpu05.interrupts]
type=ArmInterrupts

[system.cpu05.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu05.itb.walker

[system.cpu05.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[22]

[system.cpu05.tracer]
type=ExeTracer

[system.cpu05.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/dpi
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=5
ppid=99
simpoint=0
system=system
uid=100

[system.cpu06]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=6
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu06.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu06.interrupts
itb=system.cpu06.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu06.tracer
width=1
workload=system.cpu06.workload
dcache_port=system.cpu06.dcache.cpu_side
icache_port=system.cpu06.icache.cpu_side

[system.cpu06.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu06.dcache_port
mem_side=system.tol2bus.slave[25]

[system.cpu06.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu06.dtb.walker

[system.cpu06.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[27]

[system.cpu06.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu06.icache_port
mem_side=system.tol2bus.slave[24]

[system.cpu06.interrupts]
type=ArmInterrupts

[system.cpu06.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu06.itb.walker

[system.cpu06.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[26]

[system.cpu06.tracer]
type=ExeTracer

[system.cpu06.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/maglev
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=6
ppid=99
simpoint=0
system=system
uid=100

[system.cpu07]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=7
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu07.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu07.interrupts
itb=system.cpu07.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu07.tracer
width=1
workload=system.cpu07.workload
dcache_port=system.cpu07.dcache.cpu_side
icache_port=system.cpu07.icache.cpu_side

[system.cpu07.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu07.dcache_port
mem_side=system.tol2bus.slave[29]

[system.cpu07.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu07.dtb.walker

[system.cpu07.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[31]

[system.cpu07.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu07.icache_port
mem_side=system.tol2bus.slave[28]

[system.cpu07.interrupts]
type=ArmInterrupts

[system.cpu07.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu07.itb.walker

[system.cpu07.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[30]

[system.cpu07.tracer]
type=ExeTracer

[system.cpu07.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/lpm
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=7
ppid=99
simpoint=0
system=system
uid=100

[system.cpu08]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=8
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu08.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu08.interrupts
itb=system.cpu08.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu08.tracer
width=1
workload=system.cpu08.workload
dcache_port=system.cpu08.dcache.cpu_side
icache_port=system.cpu08.icache.cpu_side

[system.cpu08.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu08.dcache_port
mem_side=system.tol2bus.slave[33]

[system.cpu08.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu08.dtb.walker

[system.cpu08.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[35]

[system.cpu08.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu08.icache_port
mem_side=system.tol2bus.slave[32]

[system.cpu08.interrupts]
type=ArmInterrupts

[system.cpu08.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu08.itb.walker

[system.cpu08.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[34]

[system.cpu08.tracer]
type=ExeTracer

[system.cpu08.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/lpm
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=8
ppid=99
simpoint=0
system=system
uid=100

[system.cpu09]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=9
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu09.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu09.interrupts
itb=system.cpu09.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu09.tracer
width=1
workload=system.cpu09.workload
dcache_port=system.cpu09.dcache.cpu_side
icache_port=system.cpu09.icache.cpu_side

[system.cpu09.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu09.dcache_port
mem_side=system.tol2bus.slave[37]

[system.cpu09.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu09.dtb.walker

[system.cpu09.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[39]

[system.cpu09.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu09.icache_port
mem_side=system.tol2bus.slave[36]

[system.cpu09.interrupts]
type=ArmInterrupts

[system.cpu09.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu09.itb.walker

[system.cpu09.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[38]

[system.cpu09.tracer]
type=ExeTracer

[system.cpu09.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/nat-tcp-v4
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=9
ppid=99
simpoint=0
system=system
uid=100

[system.cpu10]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=10
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu10.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu10.interrupts
itb=system.cpu10.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu10.tracer
width=1
workload=system.cpu10.workload
dcache_port=system.cpu10.dcache.cpu_side
icache_port=system.cpu10.icache.cpu_side

[system.cpu10.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu10.dcache_port
mem_side=system.tol2bus.slave[41]

[system.cpu10.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu10.dtb.walker

[system.cpu10.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[43]

[system.cpu10.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu10.icache_port
mem_side=system.tol2bus.slave[40]

[system.cpu10.interrupts]
type=ArmInterrupts

[system.cpu10.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu10.itb.walker

[system.cpu10.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[42]

[system.cpu10.tracer]
type=ExeTracer

[system.cpu10.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/lpm
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=10
ppid=99
simpoint=0
system=system
uid=100

[system.cpu11]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=11
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu11.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu11.interrupts
itb=system.cpu11.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu11.tracer
width=1
workload=system.cpu11.workload
dcache_port=system.cpu11.dcache.cpu_side
icache_port=system.cpu11.icache.cpu_side

[system.cpu11.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu11.dcache_port
mem_side=system.tol2bus.slave[45]

[system.cpu11.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu11.dtb.walker

[system.cpu11.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[47]

[system.cpu11.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu11.icache_port
mem_side=system.tol2bus.slave[44]

[system.cpu11.interrupts]
type=ArmInterrupts

[system.cpu11.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu11.itb.walker

[system.cpu11.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[46]

[system.cpu11.tracer]
type=ExeTracer

[system.cpu11.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/acl-fw
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=11
ppid=99
simpoint=0
system=system
uid=100

[system.cpu12]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=12
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu12.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu12.interrupts
itb=system.cpu12.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu12.tracer
width=1
workload=system.cpu12.workload
dcache_port=system.cpu12.dcache.cpu_side
icache_port=system.cpu12.icache.cpu_side

[system.cpu12.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu12.dcache_port
mem_side=system.tol2bus.slave[49]

[system.cpu12.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu12.dtb.walker

[system.cpu12.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[51]

[system.cpu12.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu12.icache_port
mem_side=system.tol2bus.slave[48]

[system.cpu12.interrupts]
type=ArmInterrupts

[system.cpu12.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu12.itb.walker

[system.cpu12.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[50]

[system.cpu12.tracer]
type=ExeTracer

[system.cpu12.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/dpi
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=12
ppid=99
simpoint=0
system=system
uid=100

[system.cpu13]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=13
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu13.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu13.interrupts
itb=system.cpu13.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu13.tracer
width=1
workload=system.cpu13.workload
dcache_port=system.cpu13.dcache.cpu_side
icache_port=system.cpu13.icache.cpu_side

[system.cpu13.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu13.dcache_port
mem_side=system.tol2bus.slave[53]

[system.cpu13.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu13.dtb.walker

[system.cpu13.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[55]

[system.cpu13.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu13.icache_port
mem_side=system.tol2bus.slave[52]

[system.cpu13.interrupts]
type=ArmInterrupts

[system.cpu13.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu13.itb.walker

[system.cpu13.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[54]

[system.cpu13.tracer]
type=ExeTracer

[system.cpu13.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/acl-fw
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=13
ppid=99
simpoint=0
system=system
uid=100

[system.cpu14]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=14
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu14.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu14.interrupts
itb=system.cpu14.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu14.tracer
width=1
workload=system.cpu14.workload
dcache_port=system.cpu14.dcache.cpu_side
icache_port=system.cpu14.icache.cpu_side

[system.cpu14.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu14.dcache_port
mem_side=system.tol2bus.slave[57]

[system.cpu14.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu14.dtb.walker

[system.cpu14.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[59]

[system.cpu14.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu14.icache_port
mem_side=system.tol2bus.slave[56]

[system.cpu14.interrupts]
type=ArmInterrupts

[system.cpu14.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu14.itb.walker

[system.cpu14.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[58]

[system.cpu14.tracer]
type=ExeTracer

[system.cpu14.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/nat-tcp-v4
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=14
ppid=99
simpoint=0
system=system
uid=100

[system.cpu15]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=15
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu15.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu15.interrupts
itb=system.cpu15.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu15.tracer
width=1
workload=system.cpu15.workload
dcache_port=system.cpu15.dcache.cpu_side
icache_port=system.cpu15.icache.cpu_side

[system.cpu15.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu15.dcache_port
mem_side=system.tol2bus.slave[61]

[system.cpu15.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu15.dtb.walker

[system.cpu15.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[63]

[system.cpu15.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu15.icache_port
mem_side=system.tol2bus.slave[60]

[system.cpu15.interrupts]
type=ArmInterrupts

[system.cpu15.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu15.itb.walker

[system.cpu15.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus.slave[62]

[system.cpu15.tracer]
type=ExeTracer

[system.cpu15.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/dpi
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=15
ppid=99
simpoint=0
system=system
uid=100

[system.l2]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=16
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=false
l3_trace_file=l2trace.txt
latency=55800
max_miss_count=0
mshrs=20
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=4194304
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=12
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.tol2bus.master[0]
mem_side=system.membus.slave[1]

[system.membus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.physmem.port
slave=system.system_port system.l2.mem_side

[system.physmem]
type=DRAMSim2
addr_trace=false
addr_trace_file=addr_trace.txt
clock=1
conf_table_reported=false
cpu_clock=417
cwd=
deviceConfigFile=./ext/DRAMSim2/ini/DDR3_micron_16M_8B_x8_sg15.ini
diffPeriod=false
file=
finalStatsOnly=true
fixAddr=false
genTrace=false
in_addr_map=true
latency=30000
latency_var=0
null=false
numPids=16
offset=0
outputFile=/dev/null
p0Period=64
p1Period=64
range=0:68719476735
save_trace=false
split_ports=false
systemConfigFile=./ext/DRAMSim2/system_none.ini
tpTurnLength=6
traceFile=./results/DRAMSim.trc
trace_addr=0
trace_file=memtrace.txt
zero=false
port=system.membus.master[0]

[system.switch_cpus00]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus00.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus00.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus00.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus00.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus00.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus00.dtb.walker

[system.switch_cpus00.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus00.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus00.fuPool.FUList0 system.switch_cpus00.fuPool.FUList1 system.switch_cpus00.fuPool.FUList2 system.switch_cpus00.fuPool.FUList3 system.switch_cpus00.fuPool.FUList4 system.switch_cpus00.fuPool.FUList5 system.switch_cpus00.fuPool.FUList6 system.switch_cpus00.fuPool.FUList7 system.switch_cpus00.fuPool.FUList8

[system.switch_cpus00.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus00.fuPool.FUList0.opList

[system.switch_cpus00.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus00.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus00.fuPool.FUList1.opList0 system.switch_cpus00.fuPool.FUList1.opList1

[system.switch_cpus00.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus00.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus00.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus00.fuPool.FUList2.opList0 system.switch_cpus00.fuPool.FUList2.opList1 system.switch_cpus00.fuPool.FUList2.opList2

[system.switch_cpus00.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus00.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus00.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus00.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus00.fuPool.FUList3.opList0 system.switch_cpus00.fuPool.FUList3.opList1 system.switch_cpus00.fuPool.FUList3.opList2

[system.switch_cpus00.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus00.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus00.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus00.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus00.fuPool.FUList4.opList

[system.switch_cpus00.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus00.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus00.fuPool.FUList5.opList00 system.switch_cpus00.fuPool.FUList5.opList01 system.switch_cpus00.fuPool.FUList5.opList02 system.switch_cpus00.fuPool.FUList5.opList03 system.switch_cpus00.fuPool.FUList5.opList04 system.switch_cpus00.fuPool.FUList5.opList05 system.switch_cpus00.fuPool.FUList5.opList06 system.switch_cpus00.fuPool.FUList5.opList07 system.switch_cpus00.fuPool.FUList5.opList08 system.switch_cpus00.fuPool.FUList5.opList09 system.switch_cpus00.fuPool.FUList5.opList10 system.switch_cpus00.fuPool.FUList5.opList11 system.switch_cpus00.fuPool.FUList5.opList12 system.switch_cpus00.fuPool.FUList5.opList13 system.switch_cpus00.fuPool.FUList5.opList14 system.switch_cpus00.fuPool.FUList5.opList15 system.switch_cpus00.fuPool.FUList5.opList16 system.switch_cpus00.fuPool.FUList5.opList17 system.switch_cpus00.fuPool.FUList5.opList18 system.switch_cpus00.fuPool.FUList5.opList19

[system.switch_cpus00.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus00.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus00.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus00.fuPool.FUList6.opList

[system.switch_cpus00.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus00.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus00.fuPool.FUList7.opList0 system.switch_cpus00.fuPool.FUList7.opList1

[system.switch_cpus00.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus00.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus00.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus00.fuPool.FUList8.opList

[system.switch_cpus00.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus00.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus00.itb.walker

[system.switch_cpus00.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus00.tracer]
type=ExeTracer

[system.switch_cpus01]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus01.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus01.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus01.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus01.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu01.workload

[system.switch_cpus01.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus01.dtb.walker

[system.switch_cpus01.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus01.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus01.fuPool.FUList0 system.switch_cpus01.fuPool.FUList1 system.switch_cpus01.fuPool.FUList2 system.switch_cpus01.fuPool.FUList3 system.switch_cpus01.fuPool.FUList4 system.switch_cpus01.fuPool.FUList5 system.switch_cpus01.fuPool.FUList6 system.switch_cpus01.fuPool.FUList7 system.switch_cpus01.fuPool.FUList8

[system.switch_cpus01.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus01.fuPool.FUList0.opList

[system.switch_cpus01.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus01.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus01.fuPool.FUList1.opList0 system.switch_cpus01.fuPool.FUList1.opList1

[system.switch_cpus01.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus01.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus01.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus01.fuPool.FUList2.opList0 system.switch_cpus01.fuPool.FUList2.opList1 system.switch_cpus01.fuPool.FUList2.opList2

[system.switch_cpus01.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus01.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus01.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus01.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus01.fuPool.FUList3.opList0 system.switch_cpus01.fuPool.FUList3.opList1 system.switch_cpus01.fuPool.FUList3.opList2

[system.switch_cpus01.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus01.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus01.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus01.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus01.fuPool.FUList4.opList

[system.switch_cpus01.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus01.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus01.fuPool.FUList5.opList00 system.switch_cpus01.fuPool.FUList5.opList01 system.switch_cpus01.fuPool.FUList5.opList02 system.switch_cpus01.fuPool.FUList5.opList03 system.switch_cpus01.fuPool.FUList5.opList04 system.switch_cpus01.fuPool.FUList5.opList05 system.switch_cpus01.fuPool.FUList5.opList06 system.switch_cpus01.fuPool.FUList5.opList07 system.switch_cpus01.fuPool.FUList5.opList08 system.switch_cpus01.fuPool.FUList5.opList09 system.switch_cpus01.fuPool.FUList5.opList10 system.switch_cpus01.fuPool.FUList5.opList11 system.switch_cpus01.fuPool.FUList5.opList12 system.switch_cpus01.fuPool.FUList5.opList13 system.switch_cpus01.fuPool.FUList5.opList14 system.switch_cpus01.fuPool.FUList5.opList15 system.switch_cpus01.fuPool.FUList5.opList16 system.switch_cpus01.fuPool.FUList5.opList17 system.switch_cpus01.fuPool.FUList5.opList18 system.switch_cpus01.fuPool.FUList5.opList19

[system.switch_cpus01.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus01.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus01.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus01.fuPool.FUList6.opList

[system.switch_cpus01.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus01.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus01.fuPool.FUList7.opList0 system.switch_cpus01.fuPool.FUList7.opList1

[system.switch_cpus01.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus01.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus01.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus01.fuPool.FUList8.opList

[system.switch_cpus01.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus01.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus01.itb.walker

[system.switch_cpus01.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus01.tracer]
type=ExeTracer

[system.switch_cpus02]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus02.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus02.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus02.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus02.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu02.workload

[system.switch_cpus02.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus02.dtb.walker

[system.switch_cpus02.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus02.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus02.fuPool.FUList0 system.switch_cpus02.fuPool.FUList1 system.switch_cpus02.fuPool.FUList2 system.switch_cpus02.fuPool.FUList3 system.switch_cpus02.fuPool.FUList4 system.switch_cpus02.fuPool.FUList5 system.switch_cpus02.fuPool.FUList6 system.switch_cpus02.fuPool.FUList7 system.switch_cpus02.fuPool.FUList8

[system.switch_cpus02.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus02.fuPool.FUList0.opList

[system.switch_cpus02.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus02.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus02.fuPool.FUList1.opList0 system.switch_cpus02.fuPool.FUList1.opList1

[system.switch_cpus02.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus02.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus02.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus02.fuPool.FUList2.opList0 system.switch_cpus02.fuPool.FUList2.opList1 system.switch_cpus02.fuPool.FUList2.opList2

[system.switch_cpus02.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus02.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus02.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus02.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus02.fuPool.FUList3.opList0 system.switch_cpus02.fuPool.FUList3.opList1 system.switch_cpus02.fuPool.FUList3.opList2

[system.switch_cpus02.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus02.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus02.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus02.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus02.fuPool.FUList4.opList

[system.switch_cpus02.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus02.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus02.fuPool.FUList5.opList00 system.switch_cpus02.fuPool.FUList5.opList01 system.switch_cpus02.fuPool.FUList5.opList02 system.switch_cpus02.fuPool.FUList5.opList03 system.switch_cpus02.fuPool.FUList5.opList04 system.switch_cpus02.fuPool.FUList5.opList05 system.switch_cpus02.fuPool.FUList5.opList06 system.switch_cpus02.fuPool.FUList5.opList07 system.switch_cpus02.fuPool.FUList5.opList08 system.switch_cpus02.fuPool.FUList5.opList09 system.switch_cpus02.fuPool.FUList5.opList10 system.switch_cpus02.fuPool.FUList5.opList11 system.switch_cpus02.fuPool.FUList5.opList12 system.switch_cpus02.fuPool.FUList5.opList13 system.switch_cpus02.fuPool.FUList5.opList14 system.switch_cpus02.fuPool.FUList5.opList15 system.switch_cpus02.fuPool.FUList5.opList16 system.switch_cpus02.fuPool.FUList5.opList17 system.switch_cpus02.fuPool.FUList5.opList18 system.switch_cpus02.fuPool.FUList5.opList19

[system.switch_cpus02.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus02.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus02.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus02.fuPool.FUList6.opList

[system.switch_cpus02.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus02.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus02.fuPool.FUList7.opList0 system.switch_cpus02.fuPool.FUList7.opList1

[system.switch_cpus02.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus02.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus02.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus02.fuPool.FUList8.opList

[system.switch_cpus02.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus02.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus02.itb.walker

[system.switch_cpus02.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus02.tracer]
type=ExeTracer

[system.switch_cpus03]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=3
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus03.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus03.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus03.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus03.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu03.workload

[system.switch_cpus03.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus03.dtb.walker

[system.switch_cpus03.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus03.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus03.fuPool.FUList0 system.switch_cpus03.fuPool.FUList1 system.switch_cpus03.fuPool.FUList2 system.switch_cpus03.fuPool.FUList3 system.switch_cpus03.fuPool.FUList4 system.switch_cpus03.fuPool.FUList5 system.switch_cpus03.fuPool.FUList6 system.switch_cpus03.fuPool.FUList7 system.switch_cpus03.fuPool.FUList8

[system.switch_cpus03.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus03.fuPool.FUList0.opList

[system.switch_cpus03.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus03.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus03.fuPool.FUList1.opList0 system.switch_cpus03.fuPool.FUList1.opList1

[system.switch_cpus03.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus03.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus03.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus03.fuPool.FUList2.opList0 system.switch_cpus03.fuPool.FUList2.opList1 system.switch_cpus03.fuPool.FUList2.opList2

[system.switch_cpus03.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus03.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus03.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus03.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus03.fuPool.FUList3.opList0 system.switch_cpus03.fuPool.FUList3.opList1 system.switch_cpus03.fuPool.FUList3.opList2

[system.switch_cpus03.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus03.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus03.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus03.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus03.fuPool.FUList4.opList

[system.switch_cpus03.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus03.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus03.fuPool.FUList5.opList00 system.switch_cpus03.fuPool.FUList5.opList01 system.switch_cpus03.fuPool.FUList5.opList02 system.switch_cpus03.fuPool.FUList5.opList03 system.switch_cpus03.fuPool.FUList5.opList04 system.switch_cpus03.fuPool.FUList5.opList05 system.switch_cpus03.fuPool.FUList5.opList06 system.switch_cpus03.fuPool.FUList5.opList07 system.switch_cpus03.fuPool.FUList5.opList08 system.switch_cpus03.fuPool.FUList5.opList09 system.switch_cpus03.fuPool.FUList5.opList10 system.switch_cpus03.fuPool.FUList5.opList11 system.switch_cpus03.fuPool.FUList5.opList12 system.switch_cpus03.fuPool.FUList5.opList13 system.switch_cpus03.fuPool.FUList5.opList14 system.switch_cpus03.fuPool.FUList5.opList15 system.switch_cpus03.fuPool.FUList5.opList16 system.switch_cpus03.fuPool.FUList5.opList17 system.switch_cpus03.fuPool.FUList5.opList18 system.switch_cpus03.fuPool.FUList5.opList19

[system.switch_cpus03.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus03.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus03.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus03.fuPool.FUList6.opList

[system.switch_cpus03.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus03.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus03.fuPool.FUList7.opList0 system.switch_cpus03.fuPool.FUList7.opList1

[system.switch_cpus03.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus03.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus03.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus03.fuPool.FUList8.opList

[system.switch_cpus03.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus03.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus03.itb.walker

[system.switch_cpus03.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus03.tracer]
type=ExeTracer

[system.switch_cpus04]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=4
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus04.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus04.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus04.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus04.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu04.workload

[system.switch_cpus04.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus04.dtb.walker

[system.switch_cpus04.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus04.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus04.fuPool.FUList0 system.switch_cpus04.fuPool.FUList1 system.switch_cpus04.fuPool.FUList2 system.switch_cpus04.fuPool.FUList3 system.switch_cpus04.fuPool.FUList4 system.switch_cpus04.fuPool.FUList5 system.switch_cpus04.fuPool.FUList6 system.switch_cpus04.fuPool.FUList7 system.switch_cpus04.fuPool.FUList8

[system.switch_cpus04.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus04.fuPool.FUList0.opList

[system.switch_cpus04.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus04.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus04.fuPool.FUList1.opList0 system.switch_cpus04.fuPool.FUList1.opList1

[system.switch_cpus04.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus04.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus04.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus04.fuPool.FUList2.opList0 system.switch_cpus04.fuPool.FUList2.opList1 system.switch_cpus04.fuPool.FUList2.opList2

[system.switch_cpus04.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus04.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus04.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus04.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus04.fuPool.FUList3.opList0 system.switch_cpus04.fuPool.FUList3.opList1 system.switch_cpus04.fuPool.FUList3.opList2

[system.switch_cpus04.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus04.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus04.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus04.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus04.fuPool.FUList4.opList

[system.switch_cpus04.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus04.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus04.fuPool.FUList5.opList00 system.switch_cpus04.fuPool.FUList5.opList01 system.switch_cpus04.fuPool.FUList5.opList02 system.switch_cpus04.fuPool.FUList5.opList03 system.switch_cpus04.fuPool.FUList5.opList04 system.switch_cpus04.fuPool.FUList5.opList05 system.switch_cpus04.fuPool.FUList5.opList06 system.switch_cpus04.fuPool.FUList5.opList07 system.switch_cpus04.fuPool.FUList5.opList08 system.switch_cpus04.fuPool.FUList5.opList09 system.switch_cpus04.fuPool.FUList5.opList10 system.switch_cpus04.fuPool.FUList5.opList11 system.switch_cpus04.fuPool.FUList5.opList12 system.switch_cpus04.fuPool.FUList5.opList13 system.switch_cpus04.fuPool.FUList5.opList14 system.switch_cpus04.fuPool.FUList5.opList15 system.switch_cpus04.fuPool.FUList5.opList16 system.switch_cpus04.fuPool.FUList5.opList17 system.switch_cpus04.fuPool.FUList5.opList18 system.switch_cpus04.fuPool.FUList5.opList19

[system.switch_cpus04.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus04.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus04.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus04.fuPool.FUList6.opList

[system.switch_cpus04.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus04.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus04.fuPool.FUList7.opList0 system.switch_cpus04.fuPool.FUList7.opList1

[system.switch_cpus04.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus04.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus04.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus04.fuPool.FUList8.opList

[system.switch_cpus04.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus04.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus04.itb.walker

[system.switch_cpus04.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus04.tracer]
type=ExeTracer

[system.switch_cpus05]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=5
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus05.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus05.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus05.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus05.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu05.workload

[system.switch_cpus05.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus05.dtb.walker

[system.switch_cpus05.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus05.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus05.fuPool.FUList0 system.switch_cpus05.fuPool.FUList1 system.switch_cpus05.fuPool.FUList2 system.switch_cpus05.fuPool.FUList3 system.switch_cpus05.fuPool.FUList4 system.switch_cpus05.fuPool.FUList5 system.switch_cpus05.fuPool.FUList6 system.switch_cpus05.fuPool.FUList7 system.switch_cpus05.fuPool.FUList8

[system.switch_cpus05.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus05.fuPool.FUList0.opList

[system.switch_cpus05.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus05.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus05.fuPool.FUList1.opList0 system.switch_cpus05.fuPool.FUList1.opList1

[system.switch_cpus05.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus05.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus05.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus05.fuPool.FUList2.opList0 system.switch_cpus05.fuPool.FUList2.opList1 system.switch_cpus05.fuPool.FUList2.opList2

[system.switch_cpus05.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus05.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus05.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus05.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus05.fuPool.FUList3.opList0 system.switch_cpus05.fuPool.FUList3.opList1 system.switch_cpus05.fuPool.FUList3.opList2

[system.switch_cpus05.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus05.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus05.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus05.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus05.fuPool.FUList4.opList

[system.switch_cpus05.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus05.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus05.fuPool.FUList5.opList00 system.switch_cpus05.fuPool.FUList5.opList01 system.switch_cpus05.fuPool.FUList5.opList02 system.switch_cpus05.fuPool.FUList5.opList03 system.switch_cpus05.fuPool.FUList5.opList04 system.switch_cpus05.fuPool.FUList5.opList05 system.switch_cpus05.fuPool.FUList5.opList06 system.switch_cpus05.fuPool.FUList5.opList07 system.switch_cpus05.fuPool.FUList5.opList08 system.switch_cpus05.fuPool.FUList5.opList09 system.switch_cpus05.fuPool.FUList5.opList10 system.switch_cpus05.fuPool.FUList5.opList11 system.switch_cpus05.fuPool.FUList5.opList12 system.switch_cpus05.fuPool.FUList5.opList13 system.switch_cpus05.fuPool.FUList5.opList14 system.switch_cpus05.fuPool.FUList5.opList15 system.switch_cpus05.fuPool.FUList5.opList16 system.switch_cpus05.fuPool.FUList5.opList17 system.switch_cpus05.fuPool.FUList5.opList18 system.switch_cpus05.fuPool.FUList5.opList19

[system.switch_cpus05.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus05.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus05.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus05.fuPool.FUList6.opList

[system.switch_cpus05.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus05.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus05.fuPool.FUList7.opList0 system.switch_cpus05.fuPool.FUList7.opList1

[system.switch_cpus05.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus05.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus05.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus05.fuPool.FUList8.opList

[system.switch_cpus05.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus05.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus05.itb.walker

[system.switch_cpus05.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus05.tracer]
type=ExeTracer

[system.switch_cpus06]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=6
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus06.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus06.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus06.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus06.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu06.workload

[system.switch_cpus06.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus06.dtb.walker

[system.switch_cpus06.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus06.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus06.fuPool.FUList0 system.switch_cpus06.fuPool.FUList1 system.switch_cpus06.fuPool.FUList2 system.switch_cpus06.fuPool.FUList3 system.switch_cpus06.fuPool.FUList4 system.switch_cpus06.fuPool.FUList5 system.switch_cpus06.fuPool.FUList6 system.switch_cpus06.fuPool.FUList7 system.switch_cpus06.fuPool.FUList8

[system.switch_cpus06.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus06.fuPool.FUList0.opList

[system.switch_cpus06.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus06.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus06.fuPool.FUList1.opList0 system.switch_cpus06.fuPool.FUList1.opList1

[system.switch_cpus06.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus06.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus06.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus06.fuPool.FUList2.opList0 system.switch_cpus06.fuPool.FUList2.opList1 system.switch_cpus06.fuPool.FUList2.opList2

[system.switch_cpus06.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus06.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus06.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus06.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus06.fuPool.FUList3.opList0 system.switch_cpus06.fuPool.FUList3.opList1 system.switch_cpus06.fuPool.FUList3.opList2

[system.switch_cpus06.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus06.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus06.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus06.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus06.fuPool.FUList4.opList

[system.switch_cpus06.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus06.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus06.fuPool.FUList5.opList00 system.switch_cpus06.fuPool.FUList5.opList01 system.switch_cpus06.fuPool.FUList5.opList02 system.switch_cpus06.fuPool.FUList5.opList03 system.switch_cpus06.fuPool.FUList5.opList04 system.switch_cpus06.fuPool.FUList5.opList05 system.switch_cpus06.fuPool.FUList5.opList06 system.switch_cpus06.fuPool.FUList5.opList07 system.switch_cpus06.fuPool.FUList5.opList08 system.switch_cpus06.fuPool.FUList5.opList09 system.switch_cpus06.fuPool.FUList5.opList10 system.switch_cpus06.fuPool.FUList5.opList11 system.switch_cpus06.fuPool.FUList5.opList12 system.switch_cpus06.fuPool.FUList5.opList13 system.switch_cpus06.fuPool.FUList5.opList14 system.switch_cpus06.fuPool.FUList5.opList15 system.switch_cpus06.fuPool.FUList5.opList16 system.switch_cpus06.fuPool.FUList5.opList17 system.switch_cpus06.fuPool.FUList5.opList18 system.switch_cpus06.fuPool.FUList5.opList19

[system.switch_cpus06.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus06.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus06.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus06.fuPool.FUList6.opList

[system.switch_cpus06.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus06.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus06.fuPool.FUList7.opList0 system.switch_cpus06.fuPool.FUList7.opList1

[system.switch_cpus06.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus06.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus06.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus06.fuPool.FUList8.opList

[system.switch_cpus06.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus06.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus06.itb.walker

[system.switch_cpus06.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus06.tracer]
type=ExeTracer

[system.switch_cpus07]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=7
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus07.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus07.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus07.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus07.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu07.workload

[system.switch_cpus07.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus07.dtb.walker

[system.switch_cpus07.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus07.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus07.fuPool.FUList0 system.switch_cpus07.fuPool.FUList1 system.switch_cpus07.fuPool.FUList2 system.switch_cpus07.fuPool.FUList3 system.switch_cpus07.fuPool.FUList4 system.switch_cpus07.fuPool.FUList5 system.switch_cpus07.fuPool.FUList6 system.switch_cpus07.fuPool.FUList7 system.switch_cpus07.fuPool.FUList8

[system.switch_cpus07.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus07.fuPool.FUList0.opList

[system.switch_cpus07.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus07.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus07.fuPool.FUList1.opList0 system.switch_cpus07.fuPool.FUList1.opList1

[system.switch_cpus07.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus07.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus07.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus07.fuPool.FUList2.opList0 system.switch_cpus07.fuPool.FUList2.opList1 system.switch_cpus07.fuPool.FUList2.opList2

[system.switch_cpus07.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus07.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus07.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus07.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus07.fuPool.FUList3.opList0 system.switch_cpus07.fuPool.FUList3.opList1 system.switch_cpus07.fuPool.FUList3.opList2

[system.switch_cpus07.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus07.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus07.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus07.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus07.fuPool.FUList4.opList

[system.switch_cpus07.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus07.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus07.fuPool.FUList5.opList00 system.switch_cpus07.fuPool.FUList5.opList01 system.switch_cpus07.fuPool.FUList5.opList02 system.switch_cpus07.fuPool.FUList5.opList03 system.switch_cpus07.fuPool.FUList5.opList04 system.switch_cpus07.fuPool.FUList5.opList05 system.switch_cpus07.fuPool.FUList5.opList06 system.switch_cpus07.fuPool.FUList5.opList07 system.switch_cpus07.fuPool.FUList5.opList08 system.switch_cpus07.fuPool.FUList5.opList09 system.switch_cpus07.fuPool.FUList5.opList10 system.switch_cpus07.fuPool.FUList5.opList11 system.switch_cpus07.fuPool.FUList5.opList12 system.switch_cpus07.fuPool.FUList5.opList13 system.switch_cpus07.fuPool.FUList5.opList14 system.switch_cpus07.fuPool.FUList5.opList15 system.switch_cpus07.fuPool.FUList5.opList16 system.switch_cpus07.fuPool.FUList5.opList17 system.switch_cpus07.fuPool.FUList5.opList18 system.switch_cpus07.fuPool.FUList5.opList19

[system.switch_cpus07.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus07.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus07.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus07.fuPool.FUList6.opList

[system.switch_cpus07.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus07.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus07.fuPool.FUList7.opList0 system.switch_cpus07.fuPool.FUList7.opList1

[system.switch_cpus07.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus07.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus07.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus07.fuPool.FUList8.opList

[system.switch_cpus07.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus07.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus07.itb.walker

[system.switch_cpus07.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus07.tracer]
type=ExeTracer

[system.switch_cpus08]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=8
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus08.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus08.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus08.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus08.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu08.workload

[system.switch_cpus08.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus08.dtb.walker

[system.switch_cpus08.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus08.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus08.fuPool.FUList0 system.switch_cpus08.fuPool.FUList1 system.switch_cpus08.fuPool.FUList2 system.switch_cpus08.fuPool.FUList3 system.switch_cpus08.fuPool.FUList4 system.switch_cpus08.fuPool.FUList5 system.switch_cpus08.fuPool.FUList6 system.switch_cpus08.fuPool.FUList7 system.switch_cpus08.fuPool.FUList8

[system.switch_cpus08.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus08.fuPool.FUList0.opList

[system.switch_cpus08.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus08.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus08.fuPool.FUList1.opList0 system.switch_cpus08.fuPool.FUList1.opList1

[system.switch_cpus08.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus08.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus08.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus08.fuPool.FUList2.opList0 system.switch_cpus08.fuPool.FUList2.opList1 system.switch_cpus08.fuPool.FUList2.opList2

[system.switch_cpus08.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus08.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus08.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus08.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus08.fuPool.FUList3.opList0 system.switch_cpus08.fuPool.FUList3.opList1 system.switch_cpus08.fuPool.FUList3.opList2

[system.switch_cpus08.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus08.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus08.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus08.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus08.fuPool.FUList4.opList

[system.switch_cpus08.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus08.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus08.fuPool.FUList5.opList00 system.switch_cpus08.fuPool.FUList5.opList01 system.switch_cpus08.fuPool.FUList5.opList02 system.switch_cpus08.fuPool.FUList5.opList03 system.switch_cpus08.fuPool.FUList5.opList04 system.switch_cpus08.fuPool.FUList5.opList05 system.switch_cpus08.fuPool.FUList5.opList06 system.switch_cpus08.fuPool.FUList5.opList07 system.switch_cpus08.fuPool.FUList5.opList08 system.switch_cpus08.fuPool.FUList5.opList09 system.switch_cpus08.fuPool.FUList5.opList10 system.switch_cpus08.fuPool.FUList5.opList11 system.switch_cpus08.fuPool.FUList5.opList12 system.switch_cpus08.fuPool.FUList5.opList13 system.switch_cpus08.fuPool.FUList5.opList14 system.switch_cpus08.fuPool.FUList5.opList15 system.switch_cpus08.fuPool.FUList5.opList16 system.switch_cpus08.fuPool.FUList5.opList17 system.switch_cpus08.fuPool.FUList5.opList18 system.switch_cpus08.fuPool.FUList5.opList19

[system.switch_cpus08.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus08.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus08.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus08.fuPool.FUList6.opList

[system.switch_cpus08.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus08.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus08.fuPool.FUList7.opList0 system.switch_cpus08.fuPool.FUList7.opList1

[system.switch_cpus08.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus08.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus08.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus08.fuPool.FUList8.opList

[system.switch_cpus08.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus08.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus08.itb.walker

[system.switch_cpus08.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus08.tracer]
type=ExeTracer

[system.switch_cpus09]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=9
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus09.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus09.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus09.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus09.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu09.workload

[system.switch_cpus09.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus09.dtb.walker

[system.switch_cpus09.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus09.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus09.fuPool.FUList0 system.switch_cpus09.fuPool.FUList1 system.switch_cpus09.fuPool.FUList2 system.switch_cpus09.fuPool.FUList3 system.switch_cpus09.fuPool.FUList4 system.switch_cpus09.fuPool.FUList5 system.switch_cpus09.fuPool.FUList6 system.switch_cpus09.fuPool.FUList7 system.switch_cpus09.fuPool.FUList8

[system.switch_cpus09.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus09.fuPool.FUList0.opList

[system.switch_cpus09.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus09.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus09.fuPool.FUList1.opList0 system.switch_cpus09.fuPool.FUList1.opList1

[system.switch_cpus09.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus09.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus09.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus09.fuPool.FUList2.opList0 system.switch_cpus09.fuPool.FUList2.opList1 system.switch_cpus09.fuPool.FUList2.opList2

[system.switch_cpus09.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus09.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus09.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus09.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus09.fuPool.FUList3.opList0 system.switch_cpus09.fuPool.FUList3.opList1 system.switch_cpus09.fuPool.FUList3.opList2

[system.switch_cpus09.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus09.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus09.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus09.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus09.fuPool.FUList4.opList

[system.switch_cpus09.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus09.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus09.fuPool.FUList5.opList00 system.switch_cpus09.fuPool.FUList5.opList01 system.switch_cpus09.fuPool.FUList5.opList02 system.switch_cpus09.fuPool.FUList5.opList03 system.switch_cpus09.fuPool.FUList5.opList04 system.switch_cpus09.fuPool.FUList5.opList05 system.switch_cpus09.fuPool.FUList5.opList06 system.switch_cpus09.fuPool.FUList5.opList07 system.switch_cpus09.fuPool.FUList5.opList08 system.switch_cpus09.fuPool.FUList5.opList09 system.switch_cpus09.fuPool.FUList5.opList10 system.switch_cpus09.fuPool.FUList5.opList11 system.switch_cpus09.fuPool.FUList5.opList12 system.switch_cpus09.fuPool.FUList5.opList13 system.switch_cpus09.fuPool.FUList5.opList14 system.switch_cpus09.fuPool.FUList5.opList15 system.switch_cpus09.fuPool.FUList5.opList16 system.switch_cpus09.fuPool.FUList5.opList17 system.switch_cpus09.fuPool.FUList5.opList18 system.switch_cpus09.fuPool.FUList5.opList19

[system.switch_cpus09.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus09.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus09.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus09.fuPool.FUList6.opList

[system.switch_cpus09.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus09.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus09.fuPool.FUList7.opList0 system.switch_cpus09.fuPool.FUList7.opList1

[system.switch_cpus09.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus09.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus09.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus09.fuPool.FUList8.opList

[system.switch_cpus09.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus09.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus09.itb.walker

[system.switch_cpus09.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus09.tracer]
type=ExeTracer

[system.switch_cpus10]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=10
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus10.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus10.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus10.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus10.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu10.workload

[system.switch_cpus10.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus10.dtb.walker

[system.switch_cpus10.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus10.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus10.fuPool.FUList0 system.switch_cpus10.fuPool.FUList1 system.switch_cpus10.fuPool.FUList2 system.switch_cpus10.fuPool.FUList3 system.switch_cpus10.fuPool.FUList4 system.switch_cpus10.fuPool.FUList5 system.switch_cpus10.fuPool.FUList6 system.switch_cpus10.fuPool.FUList7 system.switch_cpus10.fuPool.FUList8

[system.switch_cpus10.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus10.fuPool.FUList0.opList

[system.switch_cpus10.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus10.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus10.fuPool.FUList1.opList0 system.switch_cpus10.fuPool.FUList1.opList1

[system.switch_cpus10.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus10.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus10.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus10.fuPool.FUList2.opList0 system.switch_cpus10.fuPool.FUList2.opList1 system.switch_cpus10.fuPool.FUList2.opList2

[system.switch_cpus10.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus10.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus10.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus10.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus10.fuPool.FUList3.opList0 system.switch_cpus10.fuPool.FUList3.opList1 system.switch_cpus10.fuPool.FUList3.opList2

[system.switch_cpus10.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus10.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus10.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus10.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus10.fuPool.FUList4.opList

[system.switch_cpus10.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus10.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus10.fuPool.FUList5.opList00 system.switch_cpus10.fuPool.FUList5.opList01 system.switch_cpus10.fuPool.FUList5.opList02 system.switch_cpus10.fuPool.FUList5.opList03 system.switch_cpus10.fuPool.FUList5.opList04 system.switch_cpus10.fuPool.FUList5.opList05 system.switch_cpus10.fuPool.FUList5.opList06 system.switch_cpus10.fuPool.FUList5.opList07 system.switch_cpus10.fuPool.FUList5.opList08 system.switch_cpus10.fuPool.FUList5.opList09 system.switch_cpus10.fuPool.FUList5.opList10 system.switch_cpus10.fuPool.FUList5.opList11 system.switch_cpus10.fuPool.FUList5.opList12 system.switch_cpus10.fuPool.FUList5.opList13 system.switch_cpus10.fuPool.FUList5.opList14 system.switch_cpus10.fuPool.FUList5.opList15 system.switch_cpus10.fuPool.FUList5.opList16 system.switch_cpus10.fuPool.FUList5.opList17 system.switch_cpus10.fuPool.FUList5.opList18 system.switch_cpus10.fuPool.FUList5.opList19

[system.switch_cpus10.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus10.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus10.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus10.fuPool.FUList6.opList

[system.switch_cpus10.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus10.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus10.fuPool.FUList7.opList0 system.switch_cpus10.fuPool.FUList7.opList1

[system.switch_cpus10.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus10.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus10.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus10.fuPool.FUList8.opList

[system.switch_cpus10.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus10.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus10.itb.walker

[system.switch_cpus10.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus10.tracer]
type=ExeTracer

[system.switch_cpus11]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=11
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus11.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus11.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus11.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus11.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu11.workload

[system.switch_cpus11.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus11.dtb.walker

[system.switch_cpus11.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus11.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus11.fuPool.FUList0 system.switch_cpus11.fuPool.FUList1 system.switch_cpus11.fuPool.FUList2 system.switch_cpus11.fuPool.FUList3 system.switch_cpus11.fuPool.FUList4 system.switch_cpus11.fuPool.FUList5 system.switch_cpus11.fuPool.FUList6 system.switch_cpus11.fuPool.FUList7 system.switch_cpus11.fuPool.FUList8

[system.switch_cpus11.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus11.fuPool.FUList0.opList

[system.switch_cpus11.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus11.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus11.fuPool.FUList1.opList0 system.switch_cpus11.fuPool.FUList1.opList1

[system.switch_cpus11.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus11.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus11.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus11.fuPool.FUList2.opList0 system.switch_cpus11.fuPool.FUList2.opList1 system.switch_cpus11.fuPool.FUList2.opList2

[system.switch_cpus11.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus11.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus11.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus11.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus11.fuPool.FUList3.opList0 system.switch_cpus11.fuPool.FUList3.opList1 system.switch_cpus11.fuPool.FUList3.opList2

[system.switch_cpus11.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus11.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus11.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus11.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus11.fuPool.FUList4.opList

[system.switch_cpus11.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus11.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus11.fuPool.FUList5.opList00 system.switch_cpus11.fuPool.FUList5.opList01 system.switch_cpus11.fuPool.FUList5.opList02 system.switch_cpus11.fuPool.FUList5.opList03 system.switch_cpus11.fuPool.FUList5.opList04 system.switch_cpus11.fuPool.FUList5.opList05 system.switch_cpus11.fuPool.FUList5.opList06 system.switch_cpus11.fuPool.FUList5.opList07 system.switch_cpus11.fuPool.FUList5.opList08 system.switch_cpus11.fuPool.FUList5.opList09 system.switch_cpus11.fuPool.FUList5.opList10 system.switch_cpus11.fuPool.FUList5.opList11 system.switch_cpus11.fuPool.FUList5.opList12 system.switch_cpus11.fuPool.FUList5.opList13 system.switch_cpus11.fuPool.FUList5.opList14 system.switch_cpus11.fuPool.FUList5.opList15 system.switch_cpus11.fuPool.FUList5.opList16 system.switch_cpus11.fuPool.FUList5.opList17 system.switch_cpus11.fuPool.FUList5.opList18 system.switch_cpus11.fuPool.FUList5.opList19

[system.switch_cpus11.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus11.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus11.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus11.fuPool.FUList6.opList

[system.switch_cpus11.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus11.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus11.fuPool.FUList7.opList0 system.switch_cpus11.fuPool.FUList7.opList1

[system.switch_cpus11.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus11.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus11.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus11.fuPool.FUList8.opList

[system.switch_cpus11.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus11.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus11.itb.walker

[system.switch_cpus11.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus11.tracer]
type=ExeTracer

[system.switch_cpus12]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=12
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus12.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus12.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus12.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus12.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu12.workload

[system.switch_cpus12.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus12.dtb.walker

[system.switch_cpus12.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus12.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus12.fuPool.FUList0 system.switch_cpus12.fuPool.FUList1 system.switch_cpus12.fuPool.FUList2 system.switch_cpus12.fuPool.FUList3 system.switch_cpus12.fuPool.FUList4 system.switch_cpus12.fuPool.FUList5 system.switch_cpus12.fuPool.FUList6 system.switch_cpus12.fuPool.FUList7 system.switch_cpus12.fuPool.FUList8

[system.switch_cpus12.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus12.fuPool.FUList0.opList

[system.switch_cpus12.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus12.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus12.fuPool.FUList1.opList0 system.switch_cpus12.fuPool.FUList1.opList1

[system.switch_cpus12.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus12.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus12.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus12.fuPool.FUList2.opList0 system.switch_cpus12.fuPool.FUList2.opList1 system.switch_cpus12.fuPool.FUList2.opList2

[system.switch_cpus12.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus12.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus12.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus12.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus12.fuPool.FUList3.opList0 system.switch_cpus12.fuPool.FUList3.opList1 system.switch_cpus12.fuPool.FUList3.opList2

[system.switch_cpus12.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus12.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus12.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus12.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus12.fuPool.FUList4.opList

[system.switch_cpus12.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus12.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus12.fuPool.FUList5.opList00 system.switch_cpus12.fuPool.FUList5.opList01 system.switch_cpus12.fuPool.FUList5.opList02 system.switch_cpus12.fuPool.FUList5.opList03 system.switch_cpus12.fuPool.FUList5.opList04 system.switch_cpus12.fuPool.FUList5.opList05 system.switch_cpus12.fuPool.FUList5.opList06 system.switch_cpus12.fuPool.FUList5.opList07 system.switch_cpus12.fuPool.FUList5.opList08 system.switch_cpus12.fuPool.FUList5.opList09 system.switch_cpus12.fuPool.FUList5.opList10 system.switch_cpus12.fuPool.FUList5.opList11 system.switch_cpus12.fuPool.FUList5.opList12 system.switch_cpus12.fuPool.FUList5.opList13 system.switch_cpus12.fuPool.FUList5.opList14 system.switch_cpus12.fuPool.FUList5.opList15 system.switch_cpus12.fuPool.FUList5.opList16 system.switch_cpus12.fuPool.FUList5.opList17 system.switch_cpus12.fuPool.FUList5.opList18 system.switch_cpus12.fuPool.FUList5.opList19

[system.switch_cpus12.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus12.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus12.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus12.fuPool.FUList6.opList

[system.switch_cpus12.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus12.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus12.fuPool.FUList7.opList0 system.switch_cpus12.fuPool.FUList7.opList1

[system.switch_cpus12.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus12.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus12.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus12.fuPool.FUList8.opList

[system.switch_cpus12.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus12.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus12.itb.walker

[system.switch_cpus12.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus12.tracer]
type=ExeTracer

[system.switch_cpus13]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=13
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus13.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus13.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus13.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus13.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu13.workload

[system.switch_cpus13.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus13.dtb.walker

[system.switch_cpus13.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus13.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus13.fuPool.FUList0 system.switch_cpus13.fuPool.FUList1 system.switch_cpus13.fuPool.FUList2 system.switch_cpus13.fuPool.FUList3 system.switch_cpus13.fuPool.FUList4 system.switch_cpus13.fuPool.FUList5 system.switch_cpus13.fuPool.FUList6 system.switch_cpus13.fuPool.FUList7 system.switch_cpus13.fuPool.FUList8

[system.switch_cpus13.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus13.fuPool.FUList0.opList

[system.switch_cpus13.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus13.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus13.fuPool.FUList1.opList0 system.switch_cpus13.fuPool.FUList1.opList1

[system.switch_cpus13.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus13.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus13.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus13.fuPool.FUList2.opList0 system.switch_cpus13.fuPool.FUList2.opList1 system.switch_cpus13.fuPool.FUList2.opList2

[system.switch_cpus13.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus13.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus13.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus13.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus13.fuPool.FUList3.opList0 system.switch_cpus13.fuPool.FUList3.opList1 system.switch_cpus13.fuPool.FUList3.opList2

[system.switch_cpus13.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus13.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus13.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus13.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus13.fuPool.FUList4.opList

[system.switch_cpus13.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus13.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus13.fuPool.FUList5.opList00 system.switch_cpus13.fuPool.FUList5.opList01 system.switch_cpus13.fuPool.FUList5.opList02 system.switch_cpus13.fuPool.FUList5.opList03 system.switch_cpus13.fuPool.FUList5.opList04 system.switch_cpus13.fuPool.FUList5.opList05 system.switch_cpus13.fuPool.FUList5.opList06 system.switch_cpus13.fuPool.FUList5.opList07 system.switch_cpus13.fuPool.FUList5.opList08 system.switch_cpus13.fuPool.FUList5.opList09 system.switch_cpus13.fuPool.FUList5.opList10 system.switch_cpus13.fuPool.FUList5.opList11 system.switch_cpus13.fuPool.FUList5.opList12 system.switch_cpus13.fuPool.FUList5.opList13 system.switch_cpus13.fuPool.FUList5.opList14 system.switch_cpus13.fuPool.FUList5.opList15 system.switch_cpus13.fuPool.FUList5.opList16 system.switch_cpus13.fuPool.FUList5.opList17 system.switch_cpus13.fuPool.FUList5.opList18 system.switch_cpus13.fuPool.FUList5.opList19

[system.switch_cpus13.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus13.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus13.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus13.fuPool.FUList6.opList

[system.switch_cpus13.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus13.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus13.fuPool.FUList7.opList0 system.switch_cpus13.fuPool.FUList7.opList1

[system.switch_cpus13.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus13.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus13.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus13.fuPool.FUList8.opList

[system.switch_cpus13.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus13.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus13.itb.walker

[system.switch_cpus13.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus13.tracer]
type=ExeTracer

[system.switch_cpus14]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=14
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus14.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus14.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus14.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus14.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu14.workload

[system.switch_cpus14.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus14.dtb.walker

[system.switch_cpus14.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus14.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus14.fuPool.FUList0 system.switch_cpus14.fuPool.FUList1 system.switch_cpus14.fuPool.FUList2 system.switch_cpus14.fuPool.FUList3 system.switch_cpus14.fuPool.FUList4 system.switch_cpus14.fuPool.FUList5 system.switch_cpus14.fuPool.FUList6 system.switch_cpus14.fuPool.FUList7 system.switch_cpus14.fuPool.FUList8

[system.switch_cpus14.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus14.fuPool.FUList0.opList

[system.switch_cpus14.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus14.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus14.fuPool.FUList1.opList0 system.switch_cpus14.fuPool.FUList1.opList1

[system.switch_cpus14.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus14.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus14.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus14.fuPool.FUList2.opList0 system.switch_cpus14.fuPool.FUList2.opList1 system.switch_cpus14.fuPool.FUList2.opList2

[system.switch_cpus14.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus14.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus14.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus14.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus14.fuPool.FUList3.opList0 system.switch_cpus14.fuPool.FUList3.opList1 system.switch_cpus14.fuPool.FUList3.opList2

[system.switch_cpus14.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus14.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus14.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus14.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus14.fuPool.FUList4.opList

[system.switch_cpus14.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus14.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus14.fuPool.FUList5.opList00 system.switch_cpus14.fuPool.FUList5.opList01 system.switch_cpus14.fuPool.FUList5.opList02 system.switch_cpus14.fuPool.FUList5.opList03 system.switch_cpus14.fuPool.FUList5.opList04 system.switch_cpus14.fuPool.FUList5.opList05 system.switch_cpus14.fuPool.FUList5.opList06 system.switch_cpus14.fuPool.FUList5.opList07 system.switch_cpus14.fuPool.FUList5.opList08 system.switch_cpus14.fuPool.FUList5.opList09 system.switch_cpus14.fuPool.FUList5.opList10 system.switch_cpus14.fuPool.FUList5.opList11 system.switch_cpus14.fuPool.FUList5.opList12 system.switch_cpus14.fuPool.FUList5.opList13 system.switch_cpus14.fuPool.FUList5.opList14 system.switch_cpus14.fuPool.FUList5.opList15 system.switch_cpus14.fuPool.FUList5.opList16 system.switch_cpus14.fuPool.FUList5.opList17 system.switch_cpus14.fuPool.FUList5.opList18 system.switch_cpus14.fuPool.FUList5.opList19

[system.switch_cpus14.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus14.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus14.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus14.fuPool.FUList6.opList

[system.switch_cpus14.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus14.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus14.fuPool.FUList7.opList0 system.switch_cpus14.fuPool.FUList7.opList1

[system.switch_cpus14.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus14.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus14.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus14.fuPool.FUList8.opList

[system.switch_cpus14.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus14.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus14.itb.walker

[system.switch_cpus14.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus14.tracer]
type=ExeTracer

[system.switch_cpus15]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=15
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus15.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus15.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus15.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus15.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu15.workload

[system.switch_cpus15.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus15.dtb.walker

[system.switch_cpus15.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus15.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus15.fuPool.FUList0 system.switch_cpus15.fuPool.FUList1 system.switch_cpus15.fuPool.FUList2 system.switch_cpus15.fuPool.FUList3 system.switch_cpus15.fuPool.FUList4 system.switch_cpus15.fuPool.FUList5 system.switch_cpus15.fuPool.FUList6 system.switch_cpus15.fuPool.FUList7 system.switch_cpus15.fuPool.FUList8

[system.switch_cpus15.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus15.fuPool.FUList0.opList

[system.switch_cpus15.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus15.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus15.fuPool.FUList1.opList0 system.switch_cpus15.fuPool.FUList1.opList1

[system.switch_cpus15.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus15.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus15.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus15.fuPool.FUList2.opList0 system.switch_cpus15.fuPool.FUList2.opList1 system.switch_cpus15.fuPool.FUList2.opList2

[system.switch_cpus15.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus15.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus15.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus15.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus15.fuPool.FUList3.opList0 system.switch_cpus15.fuPool.FUList3.opList1 system.switch_cpus15.fuPool.FUList3.opList2

[system.switch_cpus15.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus15.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus15.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus15.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus15.fuPool.FUList4.opList

[system.switch_cpus15.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus15.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus15.fuPool.FUList5.opList00 system.switch_cpus15.fuPool.FUList5.opList01 system.switch_cpus15.fuPool.FUList5.opList02 system.switch_cpus15.fuPool.FUList5.opList03 system.switch_cpus15.fuPool.FUList5.opList04 system.switch_cpus15.fuPool.FUList5.opList05 system.switch_cpus15.fuPool.FUList5.opList06 system.switch_cpus15.fuPool.FUList5.opList07 system.switch_cpus15.fuPool.FUList5.opList08 system.switch_cpus15.fuPool.FUList5.opList09 system.switch_cpus15.fuPool.FUList5.opList10 system.switch_cpus15.fuPool.FUList5.opList11 system.switch_cpus15.fuPool.FUList5.opList12 system.switch_cpus15.fuPool.FUList5.opList13 system.switch_cpus15.fuPool.FUList5.opList14 system.switch_cpus15.fuPool.FUList5.opList15 system.switch_cpus15.fuPool.FUList5.opList16 system.switch_cpus15.fuPool.FUList5.opList17 system.switch_cpus15.fuPool.FUList5.opList18 system.switch_cpus15.fuPool.FUList5.opList19

[system.switch_cpus15.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus15.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus15.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus15.fuPool.FUList6.opList

[system.switch_cpus15.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus15.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus15.fuPool.FUList7.opList0 system.switch_cpus15.fuPool.FUList7.opList1

[system.switch_cpus15.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus15.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus15.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus15.fuPool.FUList8.opList

[system.switch_cpus15.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus15.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus15.itb.walker

[system.switch_cpus15.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus15.tracer]
type=ExeTracer

[system.tol2bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.l2.cpu_side
slave=system.cpu00.icache.mem_side system.cpu00.dcache.mem_side system.cpu00.itb.walker.port system.cpu00.dtb.walker.port system.cpu01.icache.mem_side system.cpu01.dcache.mem_side system.cpu01.itb.walker.port system.cpu01.dtb.walker.port system.cpu02.icache.mem_side system.cpu02.dcache.mem_side system.cpu02.itb.walker.port system.cpu02.dtb.walker.port system.cpu03.icache.mem_side system.cpu03.dcache.mem_side system.cpu03.itb.walker.port system.cpu03.dtb.walker.port system.cpu04.icache.mem_side system.cpu04.dcache.mem_side system.cpu04.itb.walker.port system.cpu04.dtb.walker.port system.cpu05.icache.mem_side system.cpu05.dcache.mem_side system.cpu05.itb.walker.port system.cpu05.dtb.walker.port system.cpu06.icache.mem_side system.cpu06.dcache.mem_side system.cpu06.itb.walker.port system.cpu06.dtb.walker.port system.cpu07.icache.mem_side system.cpu07.dcache.mem_side system.cpu07.itb.walker.port system.cpu07.dtb.walker.port system.cpu08.icache.mem_side system.cpu08.dcache.mem_side system.cpu08.itb.walker.port system.cpu08.dtb.walker.port system.cpu09.icache.mem_side system.cpu09.dcache.mem_side system.cpu09.itb.walker.port system.cpu09.dtb.walker.port system.cpu10.icache.mem_side system.cpu10.dcache.mem_side system.cpu10.itb.walker.port system.cpu10.dtb.walker.port system.cpu11.icache.mem_side system.cpu11.dcache.mem_side system.cpu11.itb.walker.port system.cpu11.dtb.walker.port system.cpu12.icache.mem_side system.cpu12.dcache.mem_side system.cpu12.itb.walker.port system.cpu12.dtb.walker.port system.cpu13.icache.mem_side system.cpu13.dcache.mem_side system.cpu13.itb.walker.port system.cpu13.dtb.walker.port system.cpu14.icache.mem_side system.cpu14.dcache.mem_side system.cpu14.itb.walker.port system.cpu14.dtb.walker.port system.cpu15.icache.mem_side system.cpu15.dcache.mem_side system.cpu15.itb.walker.port system.cpu15.dtb.walker.port

