--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "count_clk/clkfx" derived from  NET 
"count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;  multiplied by 3.20 to 100 nS 
and duty cycle corrected to HIGH 50 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54 paths analyzed, 34 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.877ns.
--------------------------------------------------------------------------------

Paths for end point trigger_1_P_1 (SLICE_X15Y27.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_3 (FF)
  Destination:          trigger_1_P_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.190 - 0.201)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_3 to trigger_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   counter_1<3>
                                                       counter_1_3
    SLICE_X15Y27.B3      net (fanout=4)        1.099   counter_1<3>
    SLICE_X15Y27.B       Tilo                  0.259   trigger_1_P_1
                                                       _n02281
    SLICE_X15Y27.CE      net (fanout=1)        0.532   _n0228
    SLICE_X15Y27.CLK     Tceck                 0.365   trigger_1_P_1
                                                       trigger_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (1.100ns logic, 1.631ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_1 (FF)
  Destination:          trigger_1_P_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.190 - 0.201)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_1 to trigger_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.BQ      Tcko                  0.476   counter_1<3>
                                                       counter_1_1
    SLICE_X15Y27.B2      net (fanout=4)        0.765   counter_1<1>
    SLICE_X15Y27.B       Tilo                  0.259   trigger_1_P_1
                                                       _n02281
    SLICE_X15Y27.CE      net (fanout=1)        0.532   _n0228
    SLICE_X15Y27.CLK     Tceck                 0.365   trigger_1_P_1
                                                       trigger_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (1.100ns logic, 1.297ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigger_1_P_1 (FF)
  Destination:          trigger_1_P_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigger_1_P_1 to trigger_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   trigger_1_P_1
                                                       trigger_1_P_1
    SLICE_X15Y27.B1      net (fanout=8)        0.561   trigger_1_P_1
    SLICE_X15Y27.B       Tilo                  0.259   trigger_1_P_1
                                                       _n02281
    SLICE_X15Y27.CE      net (fanout=1)        0.532   _n0228
    SLICE_X15Y27.CLK     Tceck                 0.365   trigger_1_P_1
                                                       trigger_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (1.054ns logic, 1.093ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_0 (SLICE_X14Y27.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigger_1_P_1 (FF)
  Destination:          counter_1_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.190 - 0.201)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigger_1_P_1 to counter_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   trigger_1_P_1
                                                       trigger_1_P_1
    SLICE_X15Y27.C1      net (fanout=8)        1.158   trigger_1_P_1
    SLICE_X15Y27.C       Tilo                  0.259   trigger_1_P_1
                                                       _n0228_inv1
    SLICE_X14Y27.CE      net (fanout=1)        0.441   _n0228_inv
    SLICE_X14Y27.CLK     Tceck                 0.314   counter_1<3>
                                                       counter_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.003ns logic, 1.599ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_2 (FF)
  Destination:          counter_1_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_2 to counter_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.CQ      Tcko                  0.476   counter_1<3>
                                                       counter_1_2
    SLICE_X15Y27.C3      net (fanout=4)        0.565   counter_1<2>
    SLICE_X15Y27.C       Tilo                  0.259   trigger_1_P_1
                                                       _n0228_inv1
    SLICE_X14Y27.CE      net (fanout=1)        0.441   _n0228_inv
    SLICE_X14Y27.CLK     Tceck                 0.314   counter_1<3>
                                                       counter_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (1.049ns logic, 1.006ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_0 (FF)
  Destination:          counter_1_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.046ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_0 to counter_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   counter_1<3>
                                                       counter_1_0
    SLICE_X15Y27.C2      net (fanout=4)        0.556   counter_1<0>
    SLICE_X15Y27.C       Tilo                  0.259   trigger_1_P_1
                                                       _n0228_inv1
    SLICE_X14Y27.CE      net (fanout=1)        0.441   _n0228_inv
    SLICE_X14Y27.CLK     Tceck                 0.314   counter_1<3>
                                                       counter_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (1.049ns logic, 0.997ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_3 (SLICE_X14Y27.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigger_1_P_1 (FF)
  Destination:          counter_1_3 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.190 - 0.201)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigger_1_P_1 to counter_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   trigger_1_P_1
                                                       trigger_1_P_1
    SLICE_X15Y27.C1      net (fanout=8)        1.158   trigger_1_P_1
    SLICE_X15Y27.C       Tilo                  0.259   trigger_1_P_1
                                                       _n0228_inv1
    SLICE_X14Y27.CE      net (fanout=1)        0.441   _n0228_inv
    SLICE_X14Y27.CLK     Tceck                 0.291   counter_1<3>
                                                       counter_1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (0.980ns logic, 1.599ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_2 (FF)
  Destination:          counter_1_3 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_2 to counter_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.CQ      Tcko                  0.476   counter_1<3>
                                                       counter_1_2
    SLICE_X15Y27.C3      net (fanout=4)        0.565   counter_1<2>
    SLICE_X15Y27.C       Tilo                  0.259   trigger_1_P_1
                                                       _n0228_inv1
    SLICE_X14Y27.CE      net (fanout=1)        0.441   _n0228_inv
    SLICE_X14Y27.CLK     Tceck                 0.291   counter_1<3>
                                                       counter_1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (1.026ns logic, 1.006ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_0 (FF)
  Destination:          counter_1_3 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_0 to counter_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   counter_1<3>
                                                       counter_1_0
    SLICE_X15Y27.C2      net (fanout=4)        0.556   counter_1<0>
    SLICE_X15Y27.C       Tilo                  0.259   trigger_1_P_1
                                                       _n0228_inv1
    SLICE_X14Y27.CE      net (fanout=1)        0.441   _n0228_inv
    SLICE_X14Y27.CLK     Tceck                 0.291   counter_1<3>
                                                       counter_1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (1.026ns logic, 0.997ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "count_clk/clkfx" derived from
 NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------

Paths for end point counter_1_3 (SLICE_X14Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1_3 (FF)
  Destination:          counter_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1_3 to counter_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.200   counter_1<3>
                                                       counter_1_3
    SLICE_X14Y27.D6      net (fanout=4)        0.041   counter_1<3>
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.237   counter_1<3>
                                                       Mcount_counter_1_lut<3>
                                                       Mcount_counter_1_xor<3>
                                                       counter_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.437ns logic, 0.041ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_2 (SLICE_X14Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1_2 (FF)
  Destination:          counter_1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1_2 to counter_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.CQ      Tcko                  0.200   counter_1<3>
                                                       counter_1_2
    SLICE_X14Y27.C5      net (fanout=4)        0.081   counter_1<2>
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.266   counter_1<3>
                                                       Mcount_counter_1_lut<2>
                                                       Mcount_counter_1_xor<3>
                                                       counter_1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.466ns logic, 0.081ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_3 (SLICE_X14Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1_2 (FF)
  Destination:          counter_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1_2 to counter_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.CQ      Tcko                  0.200   counter_1<3>
                                                       counter_1_2
    SLICE_X14Y27.C5      net (fanout=4)        0.081   counter_1<2>
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.273   counter_1<3>
                                                       Mcount_counter_1_lut<2>
                                                       Mcount_counter_1_xor<3>
                                                       counter_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.473ns logic, 0.081ns route)
                                                       (85.4% logic, 14.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "count_clk/clkfx" derived from
 NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------
Slack: 97.000ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: count_clk/dcm_sp_inst/CLKFX
  Logical resource: count_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: count_clk/clkfx
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: count_clk/clkout1_buf/I0
  Logical resource: count_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: count_clk/clkfx
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: counter_1<3>/CLK
  Logical resource: counter_1_0/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: clk_10M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for count_clk/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|count_clk/clkin1               |     31.250ns|     16.000ns|      1.212ns|            0|            0|            0|           54|
| count_clk/clkfx               |    100.000ns|      3.877ns|          N/A|            0|            0|           54|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.877|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 54 paths, 0 nets, and 36 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed MON 16 NOV 15:17:41 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



