<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Secured&#39;home: C:/Users/ESEO/Documents/secured-home-1/lib/hal/inc/stm32f1xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Secured&#39;home
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f396504afdc959660871b003fa10164d.html">Documents</a></li><li class="navelem"><a class="el" href="dir_3f5741b28a1c7b57c6422f03adeca286.html">secured-home-1</a></li><li class="navelem"><a class="el" href="dir_870c8f065f73069bcc75ade8ba58da5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_a74b99e91b565c0b5c9ce2c9ec9325d3.html">hal</a></li><li class="navelem"><a class="el" href="dir_d330cdf90111a977dbb316ecb1449a42.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f1xx_ll_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifndef __STM32F1xx_LL_DMA_H</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define __STM32F1xx_LL_DMA_H</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx_8h.html">stm32f1xx.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CHANNEL_OFFSET_TAB[] =</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>{</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel1_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel2_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel3_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel4_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel5_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel6_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel7_BASE - DMA1_BASE)</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>};</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>{</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcAddress;  </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstAddress;  </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Direction;              </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Mode;                   </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcIncMode;  </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstIncMode;  </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcDataSize; </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstDataSize; </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NbData;                 </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Priority;               </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>} LL_DMA_InitTypeDef;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define LL_DMA_CHANNEL_1                  0x00000001U </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_DMA_CHANNEL_2                  0x00000002U </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define LL_DMA_CHANNEL_3                  0x00000003U </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define LL_DMA_CHANNEL_4                  0x00000004U </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define LL_DMA_CHANNEL_5                  0x00000005U </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define LL_DMA_CHANNEL_6                  0x00000006U </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define LL_DMA_CHANNEL_7                  0x00000007U </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define LL_DMA_CHANNEL_ALL                0xFFFF0000U </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U             </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U             </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#if defined(DMA2)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#if defined (DMA2)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#if defined (DMA2)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor"> DMA1_Channel7)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor"> DMA1_Channel7)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableChannel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>{</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>}</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableChannel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>{</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>}</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsEnabledChannel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>));</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>}</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Configuration)</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>{</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>             Configuration);</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>}</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Direction)</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>{</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>, Direction);</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>}</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>{</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>));</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>}</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Mode)</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>{</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>,</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>             Mode);</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>}</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>{</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>));</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>}</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcIncMode)</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>{</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>,</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>             PeriphOrM2MSrcIncMode);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>}</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>{</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>));</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>}</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstIncMode)</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>{</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>,</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>             MemoryOrM2MDstIncMode);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>}</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>{</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>));</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>}</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcDataSize)</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>{</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>,</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>             PeriphOrM2MSrcDataSize);</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>}</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>{</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>));</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>}</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstDataSize)</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>{</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>,</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>             MemoryOrM2MDstDataSize);</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>}</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>{</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>));</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>}</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetChannelPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Priority)</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>{</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>             Priority);</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>}</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetChannelPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>{</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>));</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>}</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NbData)</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>{</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>, NbData);</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>}</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>{</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>));</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>}</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SrcAddress,</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>                                            <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DstAddress, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Direction)</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>{</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  {</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, SrcAddress);</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, DstAddress);</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  }</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  {</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, SrcAddress);</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, DstAddress);</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  }</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>}</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryAddress)</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>{</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>}</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphAddress)</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>{</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, PeriphAddress);</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>}</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>{</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>}</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>{</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>}</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryAddress)</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>{</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, MemoryAddress);</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>}</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryAddress)</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>{</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>}</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>{</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>}</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>{</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>}</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span> </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>{</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>));</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>}</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>{</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>));</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>}</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>{</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>));</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>}</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>{</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>));</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>}</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>{</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>));</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>}</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>{</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>));</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>}</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>{</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>));</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>}</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span> </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>{</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>));</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>}</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>{</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>));</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>}</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>{</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>));</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>}</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>{</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>));</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>}</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>{</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>));</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>}</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>{</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>));</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>}</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>{</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>));</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>}</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>{</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>));</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>}</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>{</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>));</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>}</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span> </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>{</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>));</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>}</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span> </div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>{</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>));</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>}</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>{</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>));</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>}</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>{</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>));</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>}</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>{</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>));</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>}</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>{</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>));</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>}</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>{</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>));</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>}</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>{</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>));</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>}</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>{</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>));</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>}</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>{</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>));</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>}</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span> </div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>{</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>));</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>}</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span> </div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>{</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>));</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>}</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>{</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>);</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>}</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span> </div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>{</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>);</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>}</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span> </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>{</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>);</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>}</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span> </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>{</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>);</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>}</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span> </div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>{</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>);</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>}</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span> </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>{</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>);</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>}</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>{</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>);</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>}</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span> </div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>{</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>);</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>}</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span> </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>{</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>);</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>}</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span> </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>{</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>);</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>}</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span> </div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>{</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>);</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>}</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span> </div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>{</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>);</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>}</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>{</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>);</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>}</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span> </div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>{</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>);</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>}</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span> </div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>{</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>);</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>}</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span> </div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>{</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>);</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>}</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span> </div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>{</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>);</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>}</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span> </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>{</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>);</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>}</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span> </div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>{</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>);</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>}</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>{</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>);</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>}</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span> </div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>{</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>);</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>}</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span> </div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>{</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>);</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>}</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>{</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>);</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>}</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>{</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>);</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>}</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>{</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>);</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>}</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>{</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>);</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>}</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span> </div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>{</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>);</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>}</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span> </div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>{</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>);</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>}</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>{</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>}</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span> </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>{</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>}</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>{</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>}</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span> </div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>{</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>}</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span> </div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>{</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>}</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span> </div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>{</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>}</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsEnabledIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>{</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>));</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>}</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span> </div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsEnabledIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>{</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>));</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>}</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span> </div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsEnabledIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>{</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>));</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>}</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span> </div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_Init(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_DeInit(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel);</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span> </div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span> </div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>}</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span> </div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span> </div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga028cb96357bd24868a74ee1134a35b7e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a></div><div class="ttdeci">#define DMA_CCR_PINC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3228</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d98e88c334091e20e931372646a6b0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a></div><div class="ttdeci">#define DMA_IFCR_CGIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3148</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f0fae31377ab1d33e36cead97b1811b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a></div><div class="ttdeci">#define DMA_CCR_HTIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3216</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga12fcc1471918f3e7b293b2d825177253"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></div><div class="ttdeci">#define DMA_ISR_TEIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3083</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a1522414af27c7fff2cc27edac1d680"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></div><div class="ttdeci">#define DMA_ISR_TCIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3041</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a8d824b9bff520523fccfbe57b07516"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a></div><div class="ttdeci">#define DMA_CCR_PSIZE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3235</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e523c5cbf5594ffe8540c317bce6933"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3193</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26bfd55e965445ae253a5c5fa8f1769a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></div><div class="ttdeci">#define DMA_ISR_TEIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3047</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga28664595df654d9d8052fb6f9cc48495"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></div><div class="ttdeci">#define DMA_ISR_TCIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3065</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2d76395cf6c6ef50e05c96d7ae723058"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></div><div class="ttdeci">#define DMA_ISR_TCIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3101</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2dea86ca2ec8aa945b840f2c1866e1f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3154</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3475228c998897d0f408a4c5da066186"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></div><div class="ttdeci">#define DMA_ISR_GIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3038</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga34b431fd4e034f8333e44594712f75eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3163</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c23c727a4dbbc45a356c8418299275d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3178</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3d1f2b8c82b1e20b4311af8ca9576736"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></div><div class="ttdeci">#define DMA_ISR_HTIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3092</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3dd2204c9046500140e3c720fb5a415f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a></div><div class="ttdeci">#define DMA_CCR_TEIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3219</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e769c78024a22b4d1f528ce03ccc760"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3142</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4076bf1ed67fb39d4a0175e5943d5f2d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3205</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b6d9787aeff76a51581d9488b4604f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></div><div class="ttdeci">#define DMA_ISR_HTIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42f9b12c4c80cbb7cd0f94f139c73de3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></div><div class="ttdeci">#define DMA_ISR_TEIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3095</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga445471396e741418bcd6f63404f4052c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a></div><div class="ttdeci">#define DMA_CCR_CIRC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3225</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44fa823dbb15b829621961efc60d6a95"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></div><div class="ttdeci">#define DMA_ISR_GIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3050</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4528af54928542c09502c01827418732"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></div><div class="ttdeci">#define DMA_ISR_TCIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3113</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga492495253fe3f05ea83dd3c3dbb5dddf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a></div><div class="ttdeci">#define DMA_CCR_MSIZE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3241</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4abb0afb7dbe362c150bf80c4c751a67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3145</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53bb9a00737c52faffaaa91ff08b34a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></div><div class="ttdeci">#define DMA_ISR_HTIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3068</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59bad79f1ae37b69b048834808e8d067"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3157</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5bcd07efcadd5fef598edec1cca70e38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></div><div class="ttdeci">#define DMA_ISR_TEIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3059</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c87a41026384e25fe2312d03af76215"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a></div><div class="ttdeci">#define DMA_CCR_MEM2MEM</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3253</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5ea57d09f13edbd6ad8afe9465e0fa70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></div><div class="ttdeci">#define DMA_ISR_TCIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3089</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5f83359698adf05854b55705f78d8a5c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></div><div class="ttdeci">#define DMA_ISR_HTIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3044</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga60085fa798cf77f80365839e7d88c8f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3127</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga631741eb4843eda3578808a3d8b527b2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></div><div class="ttdeci">#define DMA_ISR_TCIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3053</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga66e9aa2475130fbf63db304ceea019eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3130</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga684cf326c770f1ab21c604a5f62907ad"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></div><div class="ttdeci">#define DMA_ISR_HTIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3080</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ec6326d337a773b4ced9d8a680c05a9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3181</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fdda8f7f2507c1d3988c7310a35d46c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3169</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga73d22139e4567c89e2afcb4aef71104c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a></div><div class="ttdeci">#define DMA_IFCR_CGIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3160</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga75ad797334d9fb70750ace14b16e0122"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a></div><div class="ttdeci">#define DMA_IFCR_CGIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3124</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga769016c2b0bf22ff3ad6967b3dc0e2bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></div><div class="ttdeci">#define DMA_ISR_HTIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3116</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7fc61098c5cf9a7d53ddcb155e34c984"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a></div><div class="ttdeci">#define DMA_IFCR_CGIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3184</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga83d4d9cba635d1e33e3477b773379cfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></div><div class="ttdeci">#define DMA_ISR_GIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3086</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8505b947a04834750e164dc320dfae09"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3139</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86f178e879b2d8ceeea351e4750272dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></div><div class="ttdeci">#define DMA_ISR_GIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3110</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8ee1947aef188f437f37d3ff444f8646"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></div><div class="ttdeci">#define DMA_ISR_HTIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3056</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f1ece172cf3c3e696b86d401d7345a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a></div><div class="ttdeci">#define DMA_CCR_DIR</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3222</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga943245d2a8300854d53fd07bb957a6fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a></div><div class="ttdeci">#define DMA_IFCR_CGIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3172</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga950664b81ec2d4d843f89ef102107d7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3166</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga97726688157629243aa59bb60e33c284"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a></div><div class="ttdeci">#define DMA_CCR_PL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3247</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga989699cace2fa87efa867b825c1deb29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3133</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa189138f534283d876f654ec9474987e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a></div><div class="ttdeci">#define DMA_CCR_MINC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3231</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa624379143a2535d7a60d87d59834d10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></div><div class="ttdeci">#define DMA_ISR_TEIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3071</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7378f7a26730bfd5c950b7c7efb9272"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3202</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaba9cd82cab0cca23de038e946f81c6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a></div><div class="ttdeci">#define DMA_CCR_TCIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3213</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaad9f01dfeb289156448f5a5a0ad54099"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a></div><div class="ttdeci">#define DMA_IFCR_CGIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3196</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae4c7d1d10beb535aec39de9a8bdc327"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3175</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab907e446bbf1e1400dc5fdbd929d0e5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a></div><div class="ttdeci">#define DMA_IFCR_CGIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3136</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gababa3817d21a78079be76bc26b2c10f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a></div><div class="ttdeci">#define DMA_CCR_EN</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3210</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac26181e8c2bd1fddc1e774cb7b621e5b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3199</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac3dca486df2f235aac8f3975f5f4ab75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3187</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac55f4836aa8e6cfc9bdcadfabf65b5d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></div><div class="ttdeci">#define DMA_ISR_GIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3098</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb0bd8fb0e580688c5cf617b618bbc17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></div><div class="ttdeci">#define DMA_ISR_GIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3062</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaccb4c0c5e0f2e01dec12ba366b83cb4d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3151</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad42c0abbace3b816e7669e27b3676d2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a></div><div class="ttdeci">#define DMA_CNDTR_NDT</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3258</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7d4e46949a35cf037a303bd65a0c87a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></div><div class="ttdeci">#define DMA_ISR_TCIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3077</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae47d914969922381708ae06c1c71123a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></div><div class="ttdeci">#define DMA_ISR_TEIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3107</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae67273db02ffd8f2bfe0a5c93e9282a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3190</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4f69823d44810c353af1f0a89eaf180"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></div><div class="ttdeci">#define DMA_ISR_GIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3074</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf8333b3c78b7d0a07bd4b1e91e902b31"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></div><div class="ttdeci">#define DMA_ISR_TEIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3119</div></div>
<div class="ttc" id="astm32f1xx_8h_html"><div class="ttname"><a href="stm32f1xx_8h.html">stm32f1xx.h</a></div><div class="ttdoc">CMSIS STM32F1xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:292</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f103xb.h:300</div></div>
<div class="ttc" id="avl53l0x__types_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdoc">Typedef defining 32 bit unsigned int type. The developer should modify this to suit the platform bein...</div><div class="ttdef"><b>Definition</b> vl53l0x_types.h:75</div></div>
<div class="ttc" id="avl53l0x__types_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdoc">Typedef defining 8 bit unsigned char type. The developer should modify this to suit the platform bein...</div><div class="ttdef"><b>Definition</b> vl53l0x_types.h:95</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
