$date
	Mon Oct 10 00:10:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench1_2 $end
$scope module tb1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ X $end
$var wire 1 % wire1 $end
$var wire 1 & wire2 $end
$var wire 1 ' wire3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
1&
0%
0$
0#
0"
0!
$end
#10
1%
1#
#20
0#
1"
#30
0%
1#
#40
1$
0&
0#
0"
1!
#50
0$
1'
1%
1#
#60
0#
1"
#70
1$
0'
0%
1#
#80
