# Reading E:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do test1mem_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1 {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/test1mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:06 on Feb 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/test1mem.v 
# -- Compiling module test1mem
# 
# Top level modules:
# 	test1mem
# End time: 14:43:06 on Feb 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semm_5/cwwork/csd/processor\ design\ main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1 {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:06 on Feb 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1" E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v 
# -- Compiling module RAM_1_port
# 
# Top level modules:
# 	RAM_1_port
# End time: 14:43:06 on Feb 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test1mem
# vsim work.test1mem 
# Start time: 14:43:14 on Feb 17,2018
# Loading work.test1mem
# Loading work.RAM_1_port
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'test1mem' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /test1mem/ram1 File: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v
# ** Error: (vsim-3033) E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v(62): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test1mem/ram1 File: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v
#         Searched libraries:
#             E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/simulation/modelsim/rtl_work
# Error loading design
# Load canceled
# Load canceled
# Load canceled
# Load canceled
vsim work.test1mem -Lf E:/quartus/modelsim_ase/altera/verilog/altera_mf
# vsim work.test1mem -Lf E:/quartus/modelsim_ase/altera/verilog/altera_mf 
# Start time: 15:01:52 on Feb 17,2018
# Loading work.test1mem
# Loading work.RAM_1_port
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'test1mem' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /test1mem/ram1 File: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v
# Loading E:/quartus/modelsim_ase/altera/verilog/altera_mf.altsyncram
# Error loading design
