#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 25 08:33:33 2021
# Process ID: 3896
# Current directory: D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5248 D:\Work\XilFPGAdev\VivadoProjects\ZedMinSysHW\ZedMinSysHW.xpr
# Log file: D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/vivado.log
# Journal file: D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:DisparityV0_ip:1.0 DisparityV0_ip_0
endgroup
set_property location {4 1203 129} [get_bd_cells DisparityV0_ip_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets DIPfilte_ip_0_AXI4_Stream_Video_Master] [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_cells DIPfilte_ip_0]
set_property location {3 1263 342} [get_bd_cells DisparityV0_ip_0]
connect_bd_intf_net [get_bd_intf_pins DisparityV0_ip_0/AXI4_Stream_Video_Master] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins DisparityV0_ip_0/AXI4_Stream_Video_Slave] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (20 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (20 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/DisparityV0_ip_0/AXI4_Lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins DisparityV0_ip_0/AXI4_Lite]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (20 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins DisparityV0_ip_0/IPCORE_CLK]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
