Release 11.1 Map L.33 (lin)
Xilinx Map Application Log File for Design 'BasysRevEDemo'

Design Information
------------------
Command Line   : map -ise BasysRevEDemo.ise -intstyle ise -p xc3s100e-tq144-5
-cm area -ir off -pr b -c 100 -o BasysRevEDemo_map.ncd BasysRevEDemo.ngd
BasysRevEDemo.pcf 
Target Device  : xc3s100e
Target Package : tq144
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.51 $
Mapped Date    : Fri Apr 23 15:45:24 2010

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s100e' is a WebPack part.
WARNING:Security:42 - Your license support version '2010.04' for ISE expires in
6 days.
----------------------------------------------------------------------
No such feature exists.
Feature:       WebPack
License path: 
/home/mybays/.Xilinx/XilinX_ISE11.lic:/opt/Xilinx/11.1/ISE/data/*.lic:/opt/Xilin
x/11.1/EDK/data/core_licenses/apu_fpu_v2_flexlm.lic:/opt/Xilinx/11.1/EDK/data/co
re_licenses/apu_fpu_virtex5_v1_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_license
s/opb_atmc_v1_00_b_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_atmc_v
2_00_a_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_can_v1_flexlm.lic:
/opt/Xilinx/11.1/EDK/data/core_licenses/opb_ethernet_v1_00_j_flexlm.lic:/opt/Xil
inx/11.1/EDK/data/core_licenses/opb_ethernet_v1_00_k_flexlm.lic:/opt/Xilinx/11.1
/EDK/data/core_licenses/opb_ethernet_v1_00_l_flexlm.lic:/opt/Xilinx/11.1/EDK/dat
a/core_licenses/opb_ethernet_v1_00_m_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_l
icenses/opb_ethernet_v1_01_a_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/
opb_ethernet_v1_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_ethernetl
ite_v1_00_a_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_ethernetlite_
v1_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_hdlc_v1_00_b_flexlm.li
c:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_hdlc_v1_flexlm.lic:/opt/Xilinx/11.
1/EDK/data/core_licenses/opb_hdlc_v2_00_a_flexlm.lic:/opt/Xilinx/11.1/EDK/data/c
ore_licenses/opb_hdlc_v2_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_
iic_v1_01_a_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_iic_v1_01_b_f
lexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_iic_v1_flexlm.lic:/opt/Xil
inx/11.1/EDK/data/core_licenses/opb_pci_v1_00_a_flexlm.lic:/opt/Xilinx/11.1/EDK/
data/core_licenses/opb_pci_v1_00_b_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_lic
enses/opb_pci_v1_00_c_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_pci
_v1_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_uart16550_v1_00_c_fle
xlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/opb_uart16550_v1_flexlm.lic:/opt
/Xilinx/11.1/EDK/data/core_licenses/opb_usb2_device_v1_flexlm.lic:/opt/Xilinx/11
.1/EDK/data/core_licenses/plb_atmc_v1_00_a_flexlm.lic:/opt/Xilinx/11.1/EDK/data/
core_licenses/plb_ethernet_v1_00_a_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_lic
enses/plb_ethernet_v1_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/plb_gem
ac_v1_00_a_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/plb_gemac_v1_00_b_
flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/plb_gemac_v1_01_a_flexlm.lic:
/opt/Xilinx/11.1/EDK/data/core_licenses/plb_gemac_v2_flexlm.lic:/opt/Xilinx/11.1
/EDK/data/core_licenses/plb_pci_v1_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_lic
enses/plb_rapidio_lvds_v1_00_a_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_license
s/plb_rapidio_lvds_v1_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/plb_tem
ac_v1_flexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/plb_uart16550_v1_00_b_f
lexlm.lic:/opt/Xilinx/11.1/EDK/data/core_licenses/plb_uart16550_v1_00_c_flexlm.l
ic:/opt/Xilinx/11.1/EDK/data/core_licenses/plbv46_pci_v1_flexlm.lic:/opt/Xilinx/
11.1/EDK/data/core_licenses/plbv46_pcie_v3_flexlm.lic:/opt/Xilinx/11.1/EDK/data/
core_licenses/soft_temac_wrap_v1_flexlm.lic:[...]
FLEXnet Licensing error:-5,357.  System Error: 2 "No such file or directory"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
WARNING:LIT:243 - Logical network XLXI_66/CLKDLL_inst/CLK0 has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 16
   more times for the following (max. 5 shown):
   XLXI_66/CLKDLL_inst/CLK90,
   XLXI_66/CLKDLL_inst/CLK180,
   XLXI_66/CLKDLL_inst/CLK270,
   XLXI_66/CLKDLL_inst/CLK2X180,
   XLXI_66/CLKDLL_inst/CLKFX
   To see the details of these warning messages, please use the -detail switch.
Mapping design into LUTs...
Running directed packing...
WARNING:Pack:266 - The function generator XLXI_172/Mrom_outRed_rom00041161_14
   failed to merge with F5 multiplexer XLXI_172/Mrom_outRed_rom00041161_12_f5. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
Running delay-based LUT packing...
Running related packing...
Updating timing models...
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp HSYNC is
   set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp vgaRed<0>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp vgaRed<1>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp vgaRed<2>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp VSYNC is
   set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   vgaGreen<0> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   vgaGreen<1> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   vgaGreen<2> is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp vgaBlue<0>
   is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp vgaBlue<1>
   is set but the tri state is not configured. 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   13
Logic Utilization:
  Total Number Slice Registers:         620 out of   1,920   32%
    Number used as Flip Flops:          585
    Number used as Latches:              35
  Number of 4 input LUTs:             1,500 out of   1,920   78%
Logic Distribution:
  Number of occupied Slices:            884 out of     960   92%
    Number of Slices containing only related logic:     884 out of     884 100%
    Number of Slices containing unrelated logic:          0 out of     884   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,611 out of   1,920   83%
    Number used as logic:             1,500
    Number used as a route-thru:        111

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 46 out of     108   42%
    IOB Flip Flops:                       6
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         1 out of       2   50%

Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  177 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion:   7 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "BasysRevEDemo_map.mrp" for details.
