Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54916_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.04    4.02 ^ _50026_/ZN (AND2_X1)
   0.05    4.07 ^ _50038_/ZN (AND3_X1)
   0.04    4.11 ^ _50039_/ZN (AND2_X1)
   0.04    4.15 ^ _50043_/ZN (AND2_X1)
   0.05    4.20 ^ _50047_/ZN (AND2_X1)
   0.02    4.22 v _50059_/ZN (NAND3_X1)
   0.06    4.28 v _50060_/Z (XOR2_X1)
   0.02    4.30 ^ _50061_/ZN (OAI21_X1)
   0.04    4.34 ^ _50062_/Z (MUX2_X1)
   0.00    4.34 ^ _54916_/D (DFF_X1)
           4.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54916_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -4.34   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54915_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.04    4.02 ^ _50026_/ZN (AND2_X1)
   0.05    4.07 ^ _50038_/ZN (AND3_X1)
   0.04    4.11 ^ _50039_/ZN (AND2_X1)
   0.04    4.15 ^ _50043_/ZN (AND2_X1)
   0.05    4.20 ^ _50047_/ZN (AND2_X1)
   0.02    4.21 v _50055_/ZN (NAND2_X1)
   0.06    4.27 v _50056_/Z (XOR2_X1)
   0.02    4.30 ^ _50057_/ZN (OAI21_X1)
   0.04    4.33 ^ _50058_/Z (MUX2_X1)
   0.00    4.33 ^ _54915_/D (DFF_X1)
           4.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54915_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -4.33   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54914_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.04    4.02 ^ _50026_/ZN (AND2_X1)
   0.05    4.07 ^ _50038_/ZN (AND3_X1)
   0.04    4.11 ^ _50039_/ZN (AND2_X1)
   0.04    4.15 ^ _50043_/ZN (AND2_X1)
   0.05    4.20 ^ _50047_/ZN (AND2_X1)
   0.04    4.24 ^ _50051_/ZN (XNOR2_X1)
   0.01    4.25 v _50052_/ZN (OAI21_X1)
   0.06    4.31 v _50053_/Z (MUX2_X1)
   0.00    4.31 v _54914_/D (DFF_X1)
           4.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54914_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -4.31   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54913_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.04    4.02 ^ _50026_/ZN (AND2_X1)
   0.05    4.07 ^ _50038_/ZN (AND3_X1)
   0.04    4.11 ^ _50039_/ZN (AND2_X1)
   0.04    4.15 ^ _50043_/ZN (AND2_X1)
   0.05    4.20 ^ _50047_/ZN (AND2_X1)
   0.02    4.22 v _50049_/ZN (OAI22_X1)
   0.06    4.28 v _50050_/Z (MUX2_X1)
   0.00    4.28 v _54913_/D (DFF_X1)
           4.28   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54913_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -4.28   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54912_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.04    4.02 ^ _50026_/ZN (AND2_X1)
   0.05    4.07 ^ _50038_/ZN (AND3_X1)
   0.04    4.11 ^ _50039_/ZN (AND2_X1)
   0.04    4.15 ^ _50043_/ZN (AND2_X1)
   0.01    4.16 v _50045_/ZN (OAI21_X1)
   0.06    4.22 v _50046_/Z (MUX2_X1)
   0.00    4.22 v _54912_/D (DFF_X1)
           4.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54912_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -4.22   data arrival time
---------------------------------------------------------
          -0.26   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54911_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.04    4.02 ^ _50026_/ZN (AND2_X1)
   0.05    4.07 ^ _50038_/ZN (AND3_X1)
   0.04    4.11 ^ _50039_/ZN (AND2_X1)
   0.02    4.13 v _50041_/ZN (OAI22_X1)
   0.06    4.19 v _50042_/Z (MUX2_X1)
   0.00    4.19 v _54911_/D (DFF_X1)
           4.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54911_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -4.19   data arrival time
---------------------------------------------------------
          -0.23   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54910_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.04    4.02 ^ _50026_/ZN (AND2_X1)
   0.02    4.04 v _50031_/ZN (NAND2_X1)
   0.06    4.10 v _50035_/Z (XOR2_X1)
   0.02    4.12 ^ _50036_/ZN (OAI21_X1)
   0.04    4.16 ^ _50037_/Z (MUX2_X1)
   0.00    4.16 ^ _54910_/D (DFF_X1)
           4.16   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54910_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -4.16   data arrival time
---------------------------------------------------------
          -0.19   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54909_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.04    4.02 ^ _50026_/ZN (AND2_X1)
   0.02    4.04 v _50031_/ZN (NAND2_X1)
   0.02    4.06 ^ _50032_/ZN (NAND2_X1)
   0.02    4.08 v _50033_/ZN (OAI22_X1)
   0.06    4.14 v _50034_/Z (MUX2_X1)
   0.00    4.14 v _54909_/D (DFF_X1)
           4.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54909_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -4.14   data arrival time
---------------------------------------------------------
          -0.18   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54908_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.04    4.02 ^ _50026_/ZN (AND2_X1)
   0.01    4.03 v _50028_/ZN (OAI21_X1)
   0.06    4.09 v _50029_/Z (MUX2_X1)
   0.00    4.09 v _54908_/D (DFF_X1)
           4.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54908_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -4.09   data arrival time
---------------------------------------------------------
          -0.13   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54907_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.05    3.94 ^ _50021_/ZN (AND3_X1)
   0.04    3.98 ^ _50022_/ZN (AND2_X1)
   0.02    3.99 v _50024_/ZN (OAI22_X1)
   0.06    4.05 v _50025_/Z (MUX2_X1)
   0.00    4.05 v _54907_/D (DFF_X1)
           4.05   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54907_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -4.05   data arrival time
---------------------------------------------------------
          -0.09   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54906_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.02    3.91 v _50013_/ZN (NAND2_X1)
   0.06    3.97 v _50017_/Z (XOR2_X1)
   0.02    3.99 ^ _50018_/ZN (OAI21_X1)
   0.04    4.03 ^ _50020_/Z (MUX2_X1)
   0.00    4.03 ^ _54906_/D (DFF_X1)
           4.03   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54906_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -4.03   data arrival time
---------------------------------------------------------
          -0.06   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54904_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.01    3.90 v _50009_/ZN (NOR3_X1)
   0.05    3.95 v _50010_/ZN (OR2_X1)
   0.06    4.00 v _50011_/Z (MUX2_X1)
   0.00    4.00 v _54904_/D (DFF_X1)
           4.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54904_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -4.00   data arrival time
---------------------------------------------------------
          -0.04   slack (VIOLATED)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54905_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.06    3.89 ^ _50007_/ZN (AND3_X1)
   0.02    3.91 v _50013_/ZN (NAND2_X1)
   0.02    3.93 ^ _50014_/ZN (NAND2_X1)
   0.02    3.95 v _50015_/ZN (OAI21_X1)
   0.06    4.00 v _50016_/Z (MUX2_X1)
   0.00    4.00 v _54905_/D (DFF_X1)
           4.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54905_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -4.00   data arrival time
---------------------------------------------------------
          -0.04   slack (VIOLATED)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54678_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.04    3.71 ^ _49380_/ZN (NOR2_X1)
   0.02    3.73 v _49382_/ZN (NAND2_X1)
   0.04    3.77 ^ _49384_/ZN (NOR2_X1)
   0.02    3.80 v _49386_/ZN (NAND2_X1)
   0.04    3.84 ^ _49388_/ZN (NOR2_X1)
   0.02    3.86 v _49390_/ZN (NAND2_X1)
   0.04    3.90 ^ _49392_/ZN (NOR2_X1)
   0.02    3.93 v _49394_/ZN (NAND2_X1)
   0.03    3.96 ^ _49396_/ZN (NOR2_X1)
   0.04    4.01 ^ _49397_/Z (XOR2_X1)
   0.00    4.01 ^ _54678_/D (DFF_X1)
           4.01   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54678_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -4.01   data arrival time
---------------------------------------------------------
          -0.04   slack (VIOLATED)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54677_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.04    3.71 ^ _49380_/ZN (NOR2_X1)
   0.02    3.73 v _49382_/ZN (NAND2_X1)
   0.04    3.77 ^ _49384_/ZN (NOR2_X1)
   0.02    3.80 v _49386_/ZN (NAND2_X1)
   0.04    3.84 ^ _49388_/ZN (NOR2_X1)
   0.02    3.86 v _49390_/ZN (NAND2_X1)
   0.04    3.90 ^ _49392_/ZN (NOR2_X1)
   0.02    3.93 v _49394_/ZN (NAND2_X1)
   0.06    3.98 v _49395_/Z (XOR2_X1)
   0.00    3.98 v _54677_/D (DFF_X1)
           3.98   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54677_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.98   data arrival time
---------------------------------------------------------
          -0.02   slack (VIOLATED)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54676_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.04    3.71 ^ _49380_/ZN (NOR2_X1)
   0.02    3.73 v _49382_/ZN (NAND2_X1)
   0.04    3.77 ^ _49384_/ZN (NOR2_X1)
   0.02    3.80 v _49386_/ZN (NAND2_X1)
   0.04    3.84 ^ _49388_/ZN (NOR2_X1)
   0.02    3.86 v _49390_/ZN (NAND2_X1)
   0.04    3.90 ^ _49392_/ZN (NOR2_X1)
   0.05    3.95 ^ _49393_/Z (XOR2_X1)
   0.00    3.95 ^ _54676_/D (DFF_X1)
           3.95   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54676_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.95   data arrival time
---------------------------------------------------------
           0.02   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54903_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.02    3.85 v _50003_/ZN (AOI21_X1)
   0.02    3.87 ^ _50004_/ZN (OAI21_X1)
   0.01    3.88 v _50005_/ZN (NAND2_X1)
   0.06    3.94 v _50006_/Z (MUX2_X1)
   0.00    3.94 v _54903_/D (DFF_X1)
           3.94   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54903_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.94   data arrival time
---------------------------------------------------------
           0.02   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54675_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.04    3.71 ^ _49380_/ZN (NOR2_X1)
   0.02    3.73 v _49382_/ZN (NAND2_X1)
   0.04    3.77 ^ _49384_/ZN (NOR2_X1)
   0.02    3.80 v _49386_/ZN (NAND2_X1)
   0.04    3.84 ^ _49388_/ZN (NOR2_X1)
   0.02    3.86 v _49390_/ZN (NAND2_X1)
   0.06    3.92 v _49391_/Z (XOR2_X1)
   0.00    3.92 v _54675_/D (DFF_X1)
           3.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54675_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.92   data arrival time
---------------------------------------------------------
           0.04   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54902_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.05    3.83 ^ _49999_/ZN (AND2_X1)
   0.02    3.85 v _50001_/ZN (OAI22_X1)
   0.06    3.91 v _50002_/Z (MUX2_X1)
   0.00    3.91 v _54902_/D (DFF_X1)
           3.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54902_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.91   data arrival time
---------------------------------------------------------
           0.05   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54674_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.04    3.71 ^ _49380_/ZN (NOR2_X1)
   0.02    3.73 v _49382_/ZN (NAND2_X1)
   0.04    3.77 ^ _49384_/ZN (NOR2_X1)
   0.02    3.80 v _49386_/ZN (NAND2_X1)
   0.04    3.84 ^ _49388_/ZN (NOR2_X1)
   0.05    3.88 ^ _49389_/Z (XOR2_X1)
   0.00    3.88 ^ _54674_/D (DFF_X1)
           3.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54674_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.88   data arrival time
---------------------------------------------------------
           0.08   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54900_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.01    3.75 v _49992_/ZN (NOR3_X1)
   0.05    3.80 v _49993_/ZN (OR2_X1)
   0.06    3.85 v _49994_/Z (MUX2_X1)
   0.00    3.85 v _54900_/D (DFF_X1)
           3.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54900_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.85   data arrival time
---------------------------------------------------------
           0.10   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54673_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.04    3.71 ^ _49380_/ZN (NOR2_X1)
   0.02    3.73 v _49382_/ZN (NAND2_X1)
   0.04    3.77 ^ _49384_/ZN (NOR2_X1)
   0.02    3.80 v _49386_/ZN (NAND2_X1)
   0.06    3.85 v _49387_/Z (XOR2_X1)
   0.00    3.85 v _54673_/D (DFF_X1)
           3.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54673_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.85   data arrival time
---------------------------------------------------------
           0.11   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54901_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.05    3.74 ^ _49990_/ZN (AND3_X1)
   0.04    3.78 ^ _49995_/ZN (AND2_X1)
   0.01    3.79 v _49997_/ZN (OAI21_X1)
   0.06    3.85 v _49998_/Z (MUX2_X1)
   0.00    3.85 v _54901_/D (DFF_X1)
           3.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54901_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.85   data arrival time
---------------------------------------------------------
           0.11   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54672_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.04    3.71 ^ _49380_/ZN (NOR2_X1)
   0.02    3.73 v _49382_/ZN (NAND2_X1)
   0.04    3.77 ^ _49384_/ZN (NOR2_X1)
   0.05    3.82 ^ _49385_/Z (XOR2_X1)
   0.00    3.82 ^ _54672_/D (DFF_X1)
           3.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54672_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.82   data arrival time
---------------------------------------------------------
           0.15   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54899_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.02    3.70 v _49986_/ZN (AOI21_X1)
   0.02    3.73 ^ _49987_/ZN (OAI21_X1)
   0.01    3.74 v _49988_/ZN (NAND2_X1)
   0.06    3.79 v _49989_/Z (MUX2_X1)
   0.00    3.79 v _54899_/D (DFF_X1)
           3.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54899_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.79   data arrival time
---------------------------------------------------------
           0.16   slack (MET)


Startpoint: instr_rdata_i[19] (input port clocked by clk_i_fast)
Endpoint: _56390_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[19] (in)
   0.06    3.26 v _53786_/Z (MUX2_X1)
   0.09    3.35 ^ _53787_/ZN (OAI21_X1)
   0.01    3.36 v _53788_/ZN (INV_X1)
   0.12    3.48 v _53789_/ZN (OR4_X1)
   0.05    3.53 v _53790_/Z (BUF_X1)
   0.05    3.57 ^ _53929_/ZN (AOI21_X1)
   0.02    3.60 v _53957_/ZN (NAND2_X1)
   0.04    3.64 ^ _53965_/ZN (AOI22_X1)
   0.01    3.65 v _53966_/ZN (NOR2_X1)
   0.07    3.72 ^ _53968_/ZN (AOI211_X1)
   0.02    3.74 v _53969_/ZN (OAI21_X1)
   0.06    3.79 v _53970_/Z (MUX2_X1)
   0.00    3.79 v _56390_/D (DFF_X1)
           3.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56390_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.79   data arrival time
---------------------------------------------------------
           0.17   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54671_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.04    3.71 ^ _49380_/ZN (NOR2_X1)
   0.02    3.73 v _49382_/ZN (NAND2_X1)
   0.06    3.79 v _49383_/Z (XOR2_X1)
   0.00    3.79 v _54671_/D (DFF_X1)
           3.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54671_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.79   data arrival time
---------------------------------------------------------
           0.17   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56399_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.03    3.53 v _54031_/ZN (NOR2_X1)
   0.07    3.60 ^ _54040_/ZN (NOR3_X1)
   0.04    3.64 v _54068_/ZN (OAI221_X1)
   0.05    3.68 ^ _54069_/ZN (AOI22_X1)
   0.02    3.70 v _54070_/ZN (AOI21_X1)
   0.07    3.77 ^ _54072_/ZN (AOI211_X1)
   0.02    3.79 v _54073_/ZN (OAI21_X1)
   0.00    3.79 v _56399_/D (DFF_X1)
           3.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56399_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.79   data arrival time
---------------------------------------------------------
           0.17   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54898_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.05    3.69 ^ _49982_/ZN (AND2_X1)
   0.02    3.71 v _49984_/ZN (OAI22_X1)
   0.06    3.77 v _49985_/Z (MUX2_X1)
   0.00    3.77 v _54898_/D (DFF_X1)
           3.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54898_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.77   data arrival time
---------------------------------------------------------
           0.19   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56398_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.03    3.53 v _54031_/ZN (NOR2_X1)
   0.08    3.61 v _54053_/ZN (OR3_X1)
   0.07    3.68 ^ _54056_/ZN (AOI221_X1)
   0.02    3.71 v _54057_/ZN (OAI22_X1)
   0.06    3.77 v _54058_/Z (MUX2_X1)
   0.00    3.77 v _56398_/D (DFF_X1)
           3.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56398_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.77   data arrival time
---------------------------------------------------------
           0.19   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56400_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.04    3.54 v _54030_/ZN (OAI21_X1)
   0.09    3.63 ^ _54031_/ZN (NOR2_X1)
   0.02    3.65 v _54077_/ZN (AOI21_X1)
   0.03    3.68 ^ _54078_/ZN (NOR2_X1)
   0.02    3.70 v _54081_/ZN (AOI21_X1)
   0.02    3.72 ^ _54084_/ZN (OAI221_X1)
   0.04    3.76 ^ _54085_/Z (MUX2_X1)
   0.00    3.76 ^ _56400_/D (DFF_X1)
           3.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56400_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.76   data arrival time
---------------------------------------------------------
           0.21   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56403_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.04    3.54 v _54030_/ZN (OAI21_X1)
   0.09    3.63 ^ _54031_/ZN (NOR2_X1)
   0.02    3.65 v _54108_/ZN (OAI21_X1)
   0.02    3.67 ^ _54112_/ZN (NAND3_X1)
   0.03    3.70 v _54113_/ZN (OAI211_X1)
   0.02    3.72 ^ _54117_/ZN (OAI211_X1)
   0.04    3.76 ^ _54118_/Z (MUX2_X1)
   0.00    3.76 ^ _56403_/D (DFF_X1)
           3.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56403_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.76   data arrival time
---------------------------------------------------------
           0.21   slack (MET)


Startpoint: instr_rdata_i[19] (input port clocked by clk_i_fast)
Endpoint: _56386_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[19] (in)
   0.06    3.26 v _53786_/Z (MUX2_X1)
   0.09    3.35 ^ _53787_/ZN (OAI21_X1)
   0.01    3.36 v _53788_/ZN (INV_X1)
   0.12    3.48 v _53789_/ZN (OR4_X1)
   0.05    3.53 v _53790_/Z (BUF_X1)
   0.07    3.59 ^ _53918_/ZN (NOR3_X1)
   0.03    3.62 v _53922_/ZN (OAI22_X1)
   0.04    3.66 ^ _53923_/ZN (AOI22_X1)
   0.03    3.69 v _53926_/ZN (OAI221_X1)
   0.06    3.75 v _53928_/Z (MUX2_X1)
   0.00    3.75 v _56386_/D (DFF_X1)
           3.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56386_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.75   data arrival time
---------------------------------------------------------
           0.21   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54670_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.04    3.71 ^ _49380_/ZN (NOR2_X1)
   0.05    3.75 ^ _49381_/Z (XOR2_X1)
   0.00    3.75 ^ _54670_/D (DFF_X1)
           3.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54670_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.75   data arrival time
---------------------------------------------------------
           0.21   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56397_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.04    3.54 v _54030_/ZN (OAI21_X1)
   0.09    3.63 ^ _54031_/ZN (NOR2_X1)
   0.02    3.65 v _54040_/ZN (NOR3_X1)
   0.02    3.67 ^ _54043_/ZN (NAND3_X1)
   0.02    3.69 v _54044_/ZN (NAND3_X1)
   0.02    3.72 ^ _54048_/ZN (OAI211_X1)
   0.04    3.75 ^ _54049_/Z (MUX2_X1)
   0.00    3.75 ^ _56397_/D (DFF_X1)
           3.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56397_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.75   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56475_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53451_/Z (MUX2_X1)
   0.00    3.74 v _56475_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56475_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56476_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53453_/Z (MUX2_X1)
   0.00    3.74 v _56476_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56476_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56477_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53455_/Z (MUX2_X1)
   0.00    3.74 v _56477_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56477_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56478_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53457_/Z (MUX2_X1)
   0.00    3.74 v _56478_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56478_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56479_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53459_/Z (MUX2_X1)
   0.00    3.74 v _56479_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56479_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56480_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53461_/Z (MUX2_X1)
   0.00    3.74 v _56480_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56480_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56481_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53463_/Z (MUX2_X1)
   0.00    3.74 v _56481_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56481_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56482_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53465_/Z (MUX2_X1)
   0.00    3.74 v _56482_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56482_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56483_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53467_/Z (MUX2_X1)
   0.00    3.74 v _56483_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56483_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56484_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53450_/Z (BUF_X8)
   0.06    3.74 v _53469_/Z (MUX2_X1)
   0.00    3.74 v _56484_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56484_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56485_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53473_/Z (MUX2_X1)
   0.00    3.74 v _56485_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56485_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56486_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53475_/Z (MUX2_X1)
   0.00    3.74 v _56486_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56486_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56487_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53477_/Z (MUX2_X1)
   0.00    3.74 v _56487_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56487_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56488_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53479_/Z (MUX2_X1)
   0.00    3.74 v _56488_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56488_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56489_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53481_/Z (MUX2_X1)
   0.00    3.74 v _56489_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56489_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56490_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53483_/Z (MUX2_X1)
   0.00    3.74 v _56490_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56490_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56491_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53485_/Z (MUX2_X1)
   0.00    3.74 v _56491_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56491_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56492_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53487_/Z (MUX2_X1)
   0.00    3.74 v _56492_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56492_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56493_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53489_/Z (MUX2_X1)
   0.00    3.74 v _56493_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56493_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56494_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53472_/Z (BUF_X8)
   0.06    3.74 v _53491_/Z (MUX2_X1)
   0.00    3.74 v _56494_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56494_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56495_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53495_/Z (MUX2_X1)
   0.00    3.74 v _56495_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56495_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56496_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53497_/Z (MUX2_X1)
   0.00    3.74 v _56496_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56496_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56497_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53499_/Z (MUX2_X1)
   0.00    3.74 v _56497_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56497_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56498_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53501_/Z (MUX2_X1)
   0.00    3.74 v _56498_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56498_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56499_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53503_/Z (MUX2_X1)
   0.00    3.74 v _56499_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56499_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56500_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53505_/Z (MUX2_X1)
   0.00    3.74 v _56500_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56500_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56501_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53507_/Z (MUX2_X1)
   0.00    3.74 v _56501_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56501_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56502_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53509_/Z (MUX2_X1)
   0.00    3.74 v _56502_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56502_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56503_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53511_/Z (MUX2_X1)
   0.00    3.74 v _56503_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56503_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56504_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.03    3.68 ^ _53494_/Z (BUF_X8)
   0.06    3.74 v _53513_/Z (MUX2_X1)
   0.00    3.74 v _56504_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56504_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56508_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53527_/Z (MUX2_X1)
   0.00    3.74 v _56508_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56508_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56509_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53529_/Z (MUX2_X1)
   0.00    3.74 v _56509_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56509_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56510_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53531_/Z (MUX2_X1)
   0.00    3.74 v _56510_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56510_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56511_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53533_/Z (MUX2_X1)
   0.00    3.74 v _56511_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56511_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56512_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53535_/Z (MUX2_X1)
   0.00    3.74 v _56512_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56512_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56513_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53537_/Z (MUX2_X1)
   0.00    3.74 v _56513_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56513_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56514_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53539_/Z (MUX2_X1)
   0.00    3.74 v _56514_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56514_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56515_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53541_/Z (MUX2_X1)
   0.00    3.74 v _56515_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56515_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56516_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53543_/Z (MUX2_X1)
   0.00    3.74 v _56516_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56516_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56517_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53526_/Z (BUF_X8)
   0.06    3.74 v _53545_/Z (MUX2_X1)
   0.00    3.74 v _56517_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56517_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56518_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53548_/Z (MUX2_X1)
   0.00    3.74 v _56518_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56518_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56519_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53550_/Z (MUX2_X1)
   0.00    3.74 v _56519_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56519_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56520_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53552_/Z (MUX2_X1)
   0.00    3.74 v _56520_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56520_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56521_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53554_/Z (MUX2_X1)
   0.00    3.74 v _56521_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56521_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56522_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53556_/Z (MUX2_X1)
   0.00    3.74 v _56522_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56522_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56523_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53558_/Z (MUX2_X1)
   0.00    3.74 v _56523_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56523_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56524_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53560_/Z (MUX2_X1)
   0.00    3.74 v _56524_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56524_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56525_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53562_/Z (MUX2_X1)
   0.00    3.74 v _56525_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56525_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56526_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53564_/Z (MUX2_X1)
   0.00    3.74 v _56526_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56526_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56527_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53547_/Z (BUF_X8)
   0.06    3.74 v _53566_/Z (MUX2_X1)
   0.00    3.74 v _56527_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56527_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56528_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53569_/Z (MUX2_X1)
   0.00    3.74 v _56528_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56528_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56529_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53571_/Z (MUX2_X1)
   0.00    3.74 v _56529_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56529_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56530_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53573_/Z (MUX2_X1)
   0.00    3.74 v _56530_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56530_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56531_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53575_/Z (MUX2_X1)
   0.00    3.74 v _56531_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56531_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56532_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53577_/Z (MUX2_X1)
   0.00    3.74 v _56532_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56532_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56533_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53579_/Z (MUX2_X1)
   0.00    3.74 v _56533_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56533_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56534_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53581_/Z (MUX2_X1)
   0.00    3.74 v _56534_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56534_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56535_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53583_/Z (MUX2_X1)
   0.00    3.74 v _56535_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56535_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56536_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53585_/Z (MUX2_X1)
   0.00    3.74 v _56536_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56536_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56537_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.03    3.68 ^ _53568_/Z (BUF_X8)
   0.06    3.74 v _53587_/Z (MUX2_X1)
   0.00    3.74 v _56537_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56537_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.22   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56401_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.04    3.54 v _54030_/ZN (OAI21_X1)
   0.09    3.63 ^ _54031_/ZN (NOR2_X1)
   0.02    3.65 v _54089_/ZN (AOI21_X1)
   0.04    3.68 ^ _54092_/ZN (OAI22_X1)
   0.01    3.70 v _54095_/ZN (NOR3_X1)
   0.04    3.74 ^ _54096_/ZN (AOI21_X1)
   0.00    3.74 ^ _56401_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56401_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.23   slack (MET)


Startpoint: instr_rdata_i[19] (input port clocked by clk_i_fast)
Endpoint: _56395_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[19] (in)
   0.06    3.26 v _53786_/Z (MUX2_X1)
   0.09    3.35 ^ _53787_/ZN (OAI21_X1)
   0.01    3.36 v _53788_/ZN (INV_X1)
   0.12    3.48 v _53789_/ZN (OR4_X1)
   0.05    3.53 v _53790_/Z (BUF_X1)
   0.03    3.56 ^ _53998_/ZN (NAND2_X1)
   0.02    3.57 v _54014_/ZN (AOI21_X1)
   0.06    3.64 ^ _54017_/ZN (AOI211_X1)
   0.02    3.65 v _54024_/ZN (AOI21_X1)
   0.04    3.70 ^ _54026_/ZN (OAI221_X1)
   0.04    3.74 ^ _54027_/Z (MUX2_X1)
   0.00    3.74 ^ _56395_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56395_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.23   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56396_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.04    3.54 v _54030_/ZN (OAI21_X1)
   0.09    3.63 ^ _54031_/ZN (NOR2_X1)
   0.02    3.65 v _54035_/ZN (AOI211_X1)
   0.05    3.70 ^ _54038_/ZN (OAI221_X1)
   0.04    3.74 ^ _54039_/Z (MUX2_X1)
   0.00    3.74 ^ _56396_/D (DFF_X1)
           3.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56396_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.74   data arrival time
---------------------------------------------------------
           0.23   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54669_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.03    3.66 v _49378_/ZN (NAND3_X1)
   0.06    3.72 v _49379_/Z (XOR2_X1)
   0.00    3.72 v _54669_/D (DFF_X1)
           3.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54669_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.72   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: instr_rdata_i[29] (input port clocked by clk_i_fast)
Endpoint: _56394_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[29] (in)
   0.06    3.27 v _53714_/Z (MUX2_X1)
   0.07    3.33 v _53715_/Z (MUX2_X1)
   0.05    3.38 v _53716_/Z (BUF_X1)
   0.10    3.48 ^ _53720_/ZN (NOR2_X1)
   0.06    3.55 v _53896_/ZN (NAND2_X1)
   0.07    3.62 ^ _53967_/ZN (AOI21_X1)
   0.04    3.66 ^ _54009_/ZN (OR3_X1)
   0.03    3.69 ^ _54010_/ZN (AND2_X1)
   0.01    3.70 v _54011_/ZN (AOI211_X1)
   0.03    3.73 ^ _54012_/ZN (OAI21_X1)
   0.00    3.73 ^ _56394_/D (DFF_X1)
           3.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56394_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.73   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54761_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49548_/Z (MUX2_X1)
   0.00    3.71 v _54761_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54761_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49552_/Z (MUX2_X1)
   0.00    3.71 v _54762_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54762_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54764_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49563_/Z (MUX2_X1)
   0.00    3.71 v _54764_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54764_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54765_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49569_/Z (MUX2_X1)
   0.00    3.71 v _54765_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54765_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54766_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49573_/Z (MUX2_X1)
   0.00    3.71 v _54766_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54766_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54767_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49578_/Z (MUX2_X1)
   0.00    3.71 v _54767_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54767_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54768_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49582_/Z (MUX2_X1)
   0.00    3.71 v _54768_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54768_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54770_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49592_/Z (MUX2_X1)
   0.00    3.71 v _54770_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54770_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54771_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49596_/Z (MUX2_X1)
   0.00    3.71 v _54771_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54771_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54773_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49547_/Z (BUF_X2)
   0.06    3.71 v _49606_/Z (MUX2_X1)
   0.00    3.71 v _54773_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54773_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54774_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49613_/Z (MUX2_X1)
   0.00    3.71 v _54774_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54774_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54776_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49622_/Z (MUX2_X1)
   0.00    3.71 v _54776_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54776_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54777_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49626_/Z (MUX2_X1)
   0.00    3.71 v _54777_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54777_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54778_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49630_/Z (MUX2_X1)
   0.00    3.71 v _54778_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54778_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54779_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49635_/Z (MUX2_X1)
   0.00    3.71 v _54779_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54779_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54780_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49641_/Z (MUX2_X1)
   0.00    3.71 v _54780_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54780_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54781_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49644_/Z (MUX2_X1)
   0.00    3.71 v _54781_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54781_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54782_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49649_/Z (MUX2_X1)
   0.00    3.71 v _54782_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54782_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54783_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49653_/Z (MUX2_X1)
   0.00    3.71 v _54783_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54783_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54784_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.66 ^ _49612_/Z (BUF_X2)
   0.06    3.71 v _49657_/Z (MUX2_X1)
   0.00    3.71 v _54784_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54784_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56505_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.06    3.71 v _53515_/Z (MUX2_X1)
   0.00    3.71 v _56505_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56505_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56506_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.06    3.71 v _53517_/Z (MUX2_X1)
   0.00    3.71 v _56506_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56506_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56507_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53449_/Z (MUX2_X2)
   0.06    3.71 v _53519_/Z (MUX2_X1)
   0.00    3.71 v _56507_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56507_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56538_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.06    3.71 v _53589_/Z (MUX2_X1)
   0.00    3.71 v _56538_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56538_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.06    3.71 v _53591_/Z (MUX2_X1)
   0.00    3.71 v _56539_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56539_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56540_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.10    3.65 ^ _53525_/Z (MUX2_X2)
   0.06    3.71 v _53593_/Z (MUX2_X1)
   0.00    3.71 v _56540_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56540_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54755_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.65 ^ _49518_/Z (BUF_X2)
   0.06    3.71 v _49519_/Z (MUX2_X1)
   0.00    3.71 v _54755_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54755_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54756_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.65 ^ _49518_/Z (BUF_X2)
   0.06    3.71 v _49523_/Z (MUX2_X1)
   0.00    3.71 v _54756_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54756_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54757_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.65 ^ _49518_/Z (BUF_X2)
   0.06    3.71 v _49528_/Z (MUX2_X1)
   0.00    3.71 v _54757_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54757_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54758_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.65 ^ _49518_/Z (BUF_X2)
   0.06    3.71 v _49533_/Z (MUX2_X1)
   0.00    3.71 v _54758_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54758_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54759_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.05    3.65 ^ _49518_/Z (BUF_X2)
   0.06    3.71 v _49537_/Z (MUX2_X1)
   0.00    3.71 v _54759_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54759_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54263_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _43847_/ZN (NAND3_X1)
   0.02    3.65 v _43865_/ZN (OAI21_X1)
   0.06    3.71 v _43866_/Z (MUX2_X1)
   0.00    3.71 v _54263_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54263_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: instr_rdata_i[19] (input port clocked by clk_i_fast)
Endpoint: _56388_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[19] (in)
   0.06    3.26 v _53786_/Z (MUX2_X1)
   0.09    3.35 ^ _53787_/ZN (OAI21_X1)
   0.01    3.36 v _53788_/ZN (INV_X1)
   0.12    3.48 v _53789_/ZN (OR4_X1)
   0.05    3.53 v _53790_/Z (BUF_X1)
   0.05    3.57 ^ _53929_/ZN (AOI21_X1)
   0.02    3.59 v _53941_/ZN (AOI21_X1)
   0.03    3.63 ^ _53942_/ZN (OAI21_X1)
   0.03    3.65 v _53951_/ZN (OAI211_X1)
   0.06    3.71 v _53952_/Z (MUX2_X1)
   0.00    3.71 v _56388_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56388_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54185_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.06    3.60 ^ _43428_/ZN (AND2_X1)
   0.06    3.66 v _43429_/Z (MUX2_X1)
   0.06    3.71 v _43431_/Z (MUX2_X1)
   0.00    3.71 v _54185_/D (DFFS_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54185_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54186_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.06    3.60 ^ _43428_/ZN (AND2_X1)
   0.06    3.66 v _43432_/Z (MUX2_X1)
   0.06    3.71 v _43433_/Z (MUX2_X1)
   0.00    3.71 v _54186_/D (DFFS_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54186_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54792_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43906_/Z (BUF_X1)
   0.02    3.63 ^ _49693_/ZN (NAND2_X1)
   0.02    3.65 v _49694_/ZN (OAI21_X1)
   0.06    3.71 v _49695_/Z (MUX2_X1)
   0.00    3.71 v _54792_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54792_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54797_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _49719_/ZN (NAND3_X1)
   0.02    3.65 v _49720_/ZN (OAI21_X1)
   0.06    3.71 v _49722_/Z (MUX2_X1)
   0.00    3.71 v _54797_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54797_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54267_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _43931_/ZN (NAND3_X1)
   0.02    3.65 v _43948_/ZN (OAI21_X1)
   0.06    3.71 v _43949_/Z (MUX2_X1)
   0.00    3.71 v _54267_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54267_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54269_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _43975_/ZN (NAND3_X1)
   0.02    3.65 v _43994_/ZN (OAI21_X1)
   0.06    3.71 v _43995_/Z (MUX2_X1)
   0.00    3.71 v _54269_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54269_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54272_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _44007_/ZN (NAND3_X1)
   0.02    3.65 v _44024_/ZN (OAI21_X1)
   0.06    3.71 v _44025_/Z (MUX2_X1)
   0.00    3.71 v _54272_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54272_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54275_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _44053_/ZN (NAND3_X1)
   0.02    3.65 v _44071_/ZN (OAI21_X1)
   0.06    3.71 v _44072_/Z (MUX2_X1)
   0.00    3.71 v _54275_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54275_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54278_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _44117_/ZN (NAND3_X1)
   0.02    3.65 v _44136_/ZN (OAI21_X1)
   0.06    3.71 v _44138_/Z (MUX2_X1)
   0.00    3.71 v _54278_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54278_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: instr_rdata_i[19] (input port clocked by clk_i_fast)
Endpoint: _56389_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[19] (in)
   0.06    3.26 v _53786_/Z (MUX2_X1)
   0.09    3.35 ^ _53787_/ZN (OAI21_X1)
   0.01    3.36 v _53788_/ZN (INV_X1)
   0.12    3.48 v _53789_/ZN (OR4_X1)
   0.05    3.53 v _53790_/Z (BUF_X1)
   0.05    3.57 ^ _53929_/ZN (AOI21_X1)
   0.02    3.60 v _53957_/ZN (NAND2_X1)
   0.03    3.62 ^ _53958_/ZN (AOI21_X1)
   0.02    3.64 v _53959_/ZN (OAI22_X1)
   0.05    3.69 ^ _53960_/ZN (AOI211_X1)
   0.02    3.71 v _53961_/ZN (AOI21_X1)
   0.00    3.71 v _56389_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56389_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54897_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49977_/ZN (NAND2_X1)
   0.02    3.64 ^ _49978_/ZN (INV_X1)
   0.01    3.65 v _49980_/ZN (OAI21_X1)
   0.06    3.71 v _49981_/Z (MUX2_X1)
   0.00    3.71 v _54897_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54897_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54804_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _49753_/ZN (NAND2_X1)
   0.02    3.65 v _49754_/ZN (OAI21_X1)
   0.06    3.71 v _49755_/Z (MUX2_X1)
   0.00    3.71 v _54804_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54804_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54807_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _49768_/ZN (NAND2_X1)
   0.02    3.65 v _49769_/ZN (OAI21_X1)
   0.06    3.71 v _49771_/Z (MUX2_X1)
   0.00    3.71 v _54807_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54807_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54818_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43843_/Z (BUF_X1)
   0.02    3.63 ^ _49820_/ZN (NAND2_X1)
   0.02    3.65 v _49821_/ZN (OAI21_X1)
   0.06    3.71 v _49822_/Z (MUX2_X1)
   0.00    3.71 v _54818_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54818_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54795_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43906_/Z (BUF_X1)
   0.02    3.63 ^ _49707_/ZN (NAND2_X1)
   0.02    3.65 v _49708_/ZN (OAI21_X1)
   0.06    3.71 v _49709_/Z (MUX2_X1)
   0.00    3.71 v _54795_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54795_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54796_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43906_/Z (BUF_X1)
   0.02    3.63 ^ _49713_/ZN (NAND2_X1)
   0.02    3.65 v _49714_/ZN (OAI21_X1)
   0.06    3.71 v _49715_/Z (MUX2_X1)
   0.00    3.71 v _54796_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54796_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54798_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43906_/Z (BUF_X1)
   0.02    3.63 ^ _49724_/ZN (NAND2_X1)
   0.02    3.65 v _49725_/ZN (OAI21_X1)
   0.06    3.71 v _49726_/Z (MUX2_X1)
   0.00    3.71 v _54798_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54798_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54801_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43906_/Z (BUF_X1)
   0.02    3.63 ^ _49738_/ZN (NAND2_X1)
   0.02    3.65 v _49739_/ZN (OAI21_X1)
   0.06    3.71 v _49740_/Z (MUX2_X1)
   0.00    3.71 v _54801_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54801_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54266_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43906_/Z (BUF_X1)
   0.02    3.63 ^ _43910_/ZN (NAND2_X1)
   0.02    3.65 v _43926_/ZN (OAI21_X1)
   0.06    3.71 v _43927_/Z (MUX2_X1)
   0.00    3.71 v _54266_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54266_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54268_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43906_/Z (BUF_X1)
   0.02    3.63 ^ _43951_/ZN (NAND2_X1)
   0.02    3.65 v _43968_/ZN (OAI21_X1)
   0.06    3.71 v _43970_/Z (MUX2_X1)
   0.00    3.71 v _54268_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54268_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54289_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.05    3.61 v _43906_/Z (BUF_X1)
   0.02    3.63 ^ _44324_/ZN (NAND2_X1)
   0.02    3.65 v _44342_/ZN (OAI21_X1)
   0.06    3.71 v _44343_/Z (MUX2_X1)
   0.00    3.71 v _54289_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54289_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54258_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43799_/Z (BUF_X2)
   0.05    3.71 v _43800_/Z (MUX2_X1)
   0.00    3.71 v _54258_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54258_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54259_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43799_/Z (BUF_X2)
   0.05    3.71 v _43804_/Z (MUX2_X1)
   0.00    3.71 v _54259_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54259_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54260_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43799_/Z (BUF_X2)
   0.05    3.71 v _43808_/Z (MUX2_X1)
   0.00    3.71 v _54260_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54260_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54261_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43799_/Z (BUF_X2)
   0.05    3.71 v _43825_/Z (MUX2_X1)
   0.00    3.71 v _54261_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54261_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54262_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43799_/Z (BUF_X2)
   0.05    3.71 v _43842_/Z (MUX2_X1)
   0.00    3.71 v _54262_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54262_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54264_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43799_/Z (BUF_X2)
   0.05    3.71 v _43883_/Z (MUX2_X1)
   0.00    3.71 v _54264_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54264_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54265_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43799_/Z (BUF_X2)
   0.05    3.71 v _43905_/Z (MUX2_X1)
   0.00    3.71 v _54265_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54265_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54270_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43969_/Z (BUF_X2)
   0.05    3.71 v _43998_/Z (MUX2_X1)
   0.00    3.71 v _54270_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54270_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54271_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43969_/Z (BUF_X2)
   0.05    3.71 v _44002_/Z (MUX2_X1)
   0.00    3.71 v _54271_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54271_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54273_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43969_/Z (BUF_X2)
   0.05    3.71 v _44028_/Z (MUX2_X1)
   0.00    3.71 v _54273_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54273_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54274_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43969_/Z (BUF_X2)
   0.05    3.71 v _44048_/Z (MUX2_X1)
   0.00    3.71 v _54274_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54274_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54276_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43969_/Z (BUF_X2)
   0.05    3.71 v _44090_/Z (MUX2_X1)
   0.00    3.71 v _54276_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54276_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54277_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _43969_/Z (BUF_X2)
   0.05    3.71 v _44112_/Z (MUX2_X1)
   0.00    3.71 v _54277_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54277_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54279_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _44137_/Z (BUF_X2)
   0.05    3.71 v _44141_/Z (MUX2_X1)
   0.00    3.71 v _54279_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54279_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54280_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _44137_/Z (BUF_X2)
   0.05    3.71 v _44160_/Z (MUX2_X1)
   0.00    3.71 v _54280_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54280_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54281_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _44137_/Z (BUF_X2)
   0.05    3.71 v _44180_/Z (MUX2_X1)
   0.00    3.71 v _54281_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54281_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54282_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _44137_/Z (BUF_X2)
   0.05    3.71 v _44199_/Z (MUX2_X1)
   0.00    3.71 v _54282_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54282_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54283_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _44137_/Z (BUF_X2)
   0.05    3.71 v _44220_/Z (MUX2_X1)
   0.00    3.71 v _54283_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54283_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54284_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _44137_/Z (BUF_X2)
   0.05    3.71 v _44240_/Z (MUX2_X1)
   0.00    3.71 v _54284_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54284_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54285_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _44137_/Z (BUF_X2)
   0.05    3.71 v _44259_/Z (MUX2_X1)
   0.00    3.71 v _54285_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54285_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54286_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _44137_/Z (BUF_X2)
   0.05    3.71 v _44278_/Z (MUX2_X1)
   0.00    3.71 v _54286_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54286_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54287_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _43798_/ZN (NAND2_X1)
   0.04    3.66 v _44137_/Z (BUF_X2)
   0.05    3.71 v _44298_/Z (MUX2_X1)
   0.00    3.71 v _54287_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54287_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54787_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49672_/Z (BUF_X2)
   0.05    3.71 v _49673_/Z (MUX2_X1)
   0.00    3.71 v _54787_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54787_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54788_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49672_/Z (BUF_X2)
   0.05    3.71 v _49677_/Z (MUX2_X1)
   0.00    3.71 v _54788_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54788_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54789_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49672_/Z (BUF_X2)
   0.05    3.71 v _49681_/Z (MUX2_X1)
   0.00    3.71 v _54789_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54789_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54790_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49672_/Z (BUF_X2)
   0.05    3.71 v _49686_/Z (MUX2_X1)
   0.00    3.71 v _54790_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54790_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54791_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49672_/Z (BUF_X2)
   0.05    3.71 v _49690_/Z (MUX2_X1)
   0.00    3.71 v _54791_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54791_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54793_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49672_/Z (BUF_X2)
   0.05    3.71 v _49700_/Z (MUX2_X1)
   0.00    3.71 v _54793_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54793_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54794_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49672_/Z (BUF_X2)
   0.05    3.71 v _49704_/Z (MUX2_X1)
   0.00    3.71 v _54794_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54794_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54799_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49721_/Z (BUF_X2)
   0.05    3.71 v _49731_/Z (MUX2_X1)
   0.00    3.71 v _54799_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54799_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54800_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49721_/Z (BUF_X2)
   0.05    3.71 v _49735_/Z (MUX2_X1)
   0.00    3.71 v _54800_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54800_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54802_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49721_/Z (BUF_X2)
   0.05    3.71 v _49746_/Z (MUX2_X1)
   0.00    3.71 v _54802_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54802_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54803_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49721_/Z (BUF_X2)
   0.05    3.71 v _49750_/Z (MUX2_X1)
   0.00    3.71 v _54803_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54803_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54805_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49721_/Z (BUF_X2)
   0.05    3.71 v _49760_/Z (MUX2_X1)
   0.00    3.71 v _54805_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54805_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54806_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49721_/Z (BUF_X2)
   0.05    3.71 v _49766_/Z (MUX2_X1)
   0.00    3.71 v _54806_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54806_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54808_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49770_/Z (BUF_X2)
   0.05    3.71 v _49776_/Z (MUX2_X1)
   0.00    3.71 v _54808_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54808_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54809_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49770_/Z (BUF_X2)
   0.05    3.71 v _49780_/Z (MUX2_X1)
   0.00    3.71 v _54809_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54809_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54810_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49770_/Z (BUF_X2)
   0.05    3.71 v _49784_/Z (MUX2_X1)
   0.00    3.71 v _54810_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54810_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54811_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49770_/Z (BUF_X2)
   0.05    3.71 v _49789_/Z (MUX2_X1)
   0.00    3.71 v _54811_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54811_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54812_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49770_/Z (BUF_X2)
   0.05    3.71 v _49795_/Z (MUX2_X1)
   0.00    3.71 v _54812_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54812_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54813_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49770_/Z (BUF_X2)
   0.05    3.71 v _49798_/Z (MUX2_X1)
   0.00    3.71 v _54813_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54813_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54814_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49770_/Z (BUF_X2)
   0.05    3.71 v _49803_/Z (MUX2_X1)
   0.00    3.71 v _54814_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54814_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54815_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49770_/Z (BUF_X2)
   0.05    3.71 v _49809_/Z (MUX2_X1)
   0.00    3.71 v _54815_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54815_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54816_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _43790_/ZN (NAND3_X1)
   0.03    3.59 ^ _43797_/ZN (NAND3_X1)
   0.03    3.62 v _49671_/ZN (NAND2_X1)
   0.04    3.66 v _49770_/Z (BUF_X2)
   0.05    3.71 v _49812_/Z (MUX2_X1)
   0.00    3.71 v _54816_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54816_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54298_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.04    3.57 v _44386_/Z (BUF_X2)
   0.05    3.61 v _44387_/Z (BUF_X1)
   0.02    3.63 ^ _44390_/ZN (NAND2_X1)
   0.02    3.65 v _44391_/ZN (OAI21_X1)
   0.06    3.71 v _44392_/Z (MUX2_X1)
   0.00    3.71 v _54298_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54298_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54321_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.04    3.57 v _44386_/Z (BUF_X2)
   0.05    3.61 v _44387_/Z (BUF_X1)
   0.02    3.63 ^ _44504_/ZN (NAND2_X1)
   0.02    3.65 v _44505_/ZN (OAI21_X1)
   0.06    3.71 v _44506_/Z (MUX2_X1)
   0.00    3.71 v _54321_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54321_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54300_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.04    3.57 v _44386_/Z (BUF_X2)
   0.05    3.61 v _44387_/Z (BUF_X1)
   0.02    3.63 ^ _44400_/ZN (NAND2_X1)
   0.02    3.65 v _44401_/ZN (OAI21_X1)
   0.06    3.71 v _44403_/Z (MUX2_X1)
   0.00    3.71 v _54300_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54300_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54309_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.04    3.57 v _44386_/Z (BUF_X2)
   0.05    3.61 v _44387_/Z (BUF_X1)
   0.02    3.63 ^ _44445_/ZN (NAND2_X1)
   0.02    3.65 v _44447_/ZN (OAI21_X1)
   0.06    3.71 v _44448_/Z (MUX2_X1)
   0.00    3.71 v _54309_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54309_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54315_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.04    3.57 v _44386_/Z (BUF_X2)
   0.05    3.61 v _44387_/Z (BUF_X1)
   0.02    3.63 ^ _44476_/ZN (NAND2_X1)
   0.02    3.65 v _44478_/ZN (OAI21_X1)
   0.06    3.71 v _44479_/Z (MUX2_X1)
   0.00    3.71 v _54315_/D (DFFR_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54315_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.25   slack (MET)


Startpoint: instr_rdata_i[19] (input port clocked by clk_i_fast)
Endpoint: _56383_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[19] (in)
   0.06    3.26 v _53786_/Z (MUX2_X1)
   0.09    3.35 ^ _53787_/ZN (OAI21_X1)
   0.01    3.36 v _53788_/ZN (INV_X1)
   0.12    3.48 v _53789_/ZN (OR4_X1)
   0.05    3.53 v _53790_/Z (BUF_X1)
   0.02    3.54 ^ _53893_/ZN (INV_X1)
   0.02    3.56 v _53894_/ZN (OAI21_X1)
   0.05    3.61 ^ _53895_/ZN (AOI22_X1)
   0.03    3.64 v _53897_/ZN (OAI221_X1)
   0.06    3.70 v _53898_/Z (MUX2_X1)
   0.00    3.70 v _56383_/D (DFF_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56383_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56361_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 v _41874_/Z (BUF_X2)
   0.11    3.69 v _53820_/ZN (OR4_X1)
   0.02    3.71 ^ _53822_/ZN (NAND2_X1)
   0.00    3.71 ^ _56361_/D (DFF_X1)
           3.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56361_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.71   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54301_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44402_/Z (BUF_X2)
   0.06    3.70 v _44411_/Z (MUX2_X1)
   0.00    3.70 v _54301_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54301_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54302_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44402_/Z (BUF_X2)
   0.06    3.70 v _44414_/Z (MUX2_X1)
   0.00    3.70 v _54302_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54302_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54303_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44402_/Z (BUF_X2)
   0.06    3.70 v _44418_/Z (MUX2_X1)
   0.00    3.70 v _54303_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54303_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54304_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44402_/Z (BUF_X2)
   0.06    3.70 v _44425_/Z (MUX2_X1)
   0.00    3.70 v _54304_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54304_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54305_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44402_/Z (BUF_X2)
   0.06    3.70 v _44428_/Z (MUX2_X1)
   0.00    3.70 v _54305_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54305_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54306_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44402_/Z (BUF_X2)
   0.06    3.70 v _44432_/Z (MUX2_X1)
   0.00    3.70 v _54306_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54306_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54307_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44402_/Z (BUF_X2)
   0.06    3.70 v _44439_/Z (MUX2_X1)
   0.00    3.70 v _54307_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54307_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54308_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44402_/Z (BUF_X2)
   0.06    3.70 v _44442_/Z (MUX2_X1)
   0.00    3.70 v _54308_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54308_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54310_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44455_/Z (BUF_X2)
   0.06    3.70 v _44456_/Z (MUX2_X1)
   0.00    3.70 v _54310_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54310_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54311_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44455_/Z (BUF_X2)
   0.06    3.70 v _44459_/Z (MUX2_X1)
   0.00    3.70 v _54311_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54311_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54312_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44455_/Z (BUF_X2)
   0.06    3.70 v _44464_/Z (MUX2_X1)
   0.00    3.70 v _54312_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54312_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54313_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44455_/Z (BUF_X2)
   0.06    3.70 v _44469_/Z (MUX2_X1)
   0.00    3.70 v _54313_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54313_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54314_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44455_/Z (BUF_X2)
   0.06    3.70 v _44473_/Z (MUX2_X1)
   0.00    3.70 v _54314_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54314_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54316_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44455_/Z (BUF_X2)
   0.06    3.70 v _44484_/Z (MUX2_X1)
   0.00    3.70 v _54316_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54316_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54317_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44455_/Z (BUF_X2)
   0.06    3.70 v _44488_/Z (MUX2_X1)
   0.00    3.70 v _54317_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54317_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54318_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44455_/Z (BUF_X2)
   0.06    3.70 v _44492_/Z (MUX2_X1)
   0.00    3.70 v _54318_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54318_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54319_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44455_/Z (BUF_X2)
   0.06    3.70 v _44497_/Z (MUX2_X1)
   0.00    3.70 v _54319_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54319_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54295_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44350_/Z (BUF_X2)
   0.06    3.70 v _44376_/Z (MUX2_X1)
   0.00    3.70 v _54295_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54295_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54290_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44350_/Z (BUF_X2)
   0.06    3.70 v _44351_/Z (MUX2_X1)
   0.00    3.70 v _54290_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54290_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54291_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44350_/Z (BUF_X2)
   0.06    3.70 v _44354_/Z (MUX2_X1)
   0.00    3.70 v _54291_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54291_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54292_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44350_/Z (BUF_X2)
   0.06    3.70 v _44359_/Z (MUX2_X1)
   0.00    3.70 v _54292_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54292_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54293_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44350_/Z (BUF_X2)
   0.06    3.70 v _44363_/Z (MUX2_X1)
   0.00    3.70 v _54293_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54293_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54294_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44350_/Z (BUF_X2)
   0.06    3.70 v _44368_/Z (MUX2_X1)
   0.00    3.70 v _54294_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54294_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54296_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44350_/Z (BUF_X2)
   0.06    3.70 v _44379_/Z (MUX2_X1)
   0.00    3.70 v _54296_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54296_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54299_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.07    3.59 ^ _44349_/ZN (AOI22_X2)
   0.05    3.64 ^ _44350_/Z (BUF_X2)
   0.06    3.70 v _44398_/Z (MUX2_X1)
   0.00    3.70 v _54299_/D (DFFR_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54299_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)


Startpoint: instr_rdata_i[29] (input port clocked by clk_i_fast)
Endpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[29] (in)
   0.06    3.27 v _53714_/Z (MUX2_X1)
   0.07    3.33 v _53715_/Z (MUX2_X1)
   0.05    3.38 v _53716_/Z (BUF_X1)
   0.05    3.43 ^ _53848_/ZN (AOI21_X1)
   0.02    3.45 v _53849_/ZN (NOR2_X1)
   0.06    3.51 v _53877_/ZN (OR2_X1)
   0.06    3.57 ^ _53878_/ZN (AOI21_X1)
   0.01    3.59 v _54164_/ZN (INV_X1)
   0.02    3.61 ^ _54166_/ZN (OAI211_X1)
   0.03    3.64 v _54170_/ZN (OAI211_X1)
   0.06    3.69 v _54171_/Z (MUX2_X1)
   0.00    3.69 v _56408_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56408_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54593_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48948_/Z (MUX2_X1)
   0.00    3.69 v _54593_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54593_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54594_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48949_/Z (MUX2_X1)
   0.00    3.69 v _54594_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54594_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54596_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48952_/Z (MUX2_X1)
   0.00    3.69 v _54596_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54596_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54599_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48957_/Z (MUX2_X1)
   0.00    3.69 v _54599_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54599_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54600_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48958_/Z (MUX2_X1)
   0.00    3.69 v _54600_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54600_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54601_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48959_/Z (MUX2_X1)
   0.00    3.69 v _54601_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54601_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54602_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48960_/Z (MUX2_X1)
   0.00    3.69 v _54602_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54602_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54604_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48963_/Z (MUX2_X1)
   0.00    3.69 v _54604_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54604_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54605_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48964_/Z (MUX2_X1)
   0.00    3.69 v _54605_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54605_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54606_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48947_/Z (BUF_X1)
   0.06    3.69 v _48965_/Z (MUX2_X1)
   0.00    3.69 v _54606_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54606_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54694_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49426_/Z (MUX2_X1)
   0.00    3.69 v _54694_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54694_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54695_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49427_/Z (MUX2_X1)
   0.00    3.69 v _54695_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54695_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54697_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49430_/Z (MUX2_X1)
   0.00    3.69 v _54697_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54697_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54700_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49435_/Z (MUX2_X1)
   0.00    3.69 v _54700_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54700_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54701_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49436_/Z (MUX2_X1)
   0.00    3.69 v _54701_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54701_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54702_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49437_/Z (MUX2_X1)
   0.00    3.69 v _54702_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54702_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54703_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49438_/Z (MUX2_X1)
   0.00    3.69 v _54703_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54703_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54705_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49441_/Z (MUX2_X1)
   0.00    3.69 v _54705_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54705_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54706_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49442_/Z (MUX2_X1)
   0.00    3.69 v _54706_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54706_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54707_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49425_/Z (BUF_X1)
   0.06    3.69 v _49443_/Z (MUX2_X1)
   0.00    3.69 v _54707_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54707_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: instr_rdata_i[19] (input port clocked by clk_i_fast)
Endpoint: _56387_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[19] (in)
   0.06    3.26 v _53786_/Z (MUX2_X1)
   0.09    3.35 ^ _53787_/ZN (OAI21_X1)
   0.01    3.36 v _53788_/ZN (INV_X1)
   0.12    3.48 v _53789_/ZN (OR4_X1)
   0.05    3.53 v _53790_/Z (BUF_X1)
   0.05    3.57 ^ _53929_/ZN (AOI21_X1)
   0.01    3.59 v _53930_/ZN (NOR2_X1)
   0.03    3.61 ^ _53936_/ZN (OAI21_X1)
   0.02    3.63 v _53939_/ZN (OAI21_X1)
   0.06    3.69 v _53940_/Z (MUX2_X1)
   0.00    3.69 v _56387_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56387_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56402_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.04    3.54 v _54030_/ZN (OAI21_X1)
   0.09    3.63 ^ _54031_/ZN (NOR2_X1)
   0.02    3.65 v _54100_/ZN (OAI21_X1)
   0.02    3.67 ^ _54105_/ZN (NAND3_X1)
   0.04    3.70 ^ _54106_/Z (MUX2_X1)
   0.00    3.70 ^ _56402_/D (DFF_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56402_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54578_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.06    3.69 v _48924_/Z (MUX2_X1)
   0.00    3.69 v _54578_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54578_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54579_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.06    3.69 v _48925_/Z (MUX2_X1)
   0.00    3.69 v _54579_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54579_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54580_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.06    3.69 v _48926_/Z (MUX2_X1)
   0.00    3.69 v _54580_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54580_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54581_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.06    3.69 v _48927_/Z (MUX2_X1)
   0.00    3.69 v _54581_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54581_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54582_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.06    3.69 v _48928_/Z (MUX2_X1)
   0.00    3.69 v _54582_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54582_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54584_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.06    3.69 v _48933_/Z (MUX2_X1)
   0.00    3.69 v _54584_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54584_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54585_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.06    3.69 v _48934_/Z (MUX2_X1)
   0.00    3.69 v _54585_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54585_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54590_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.06    3.69 v _48943_/Z (MUX2_X1)
   0.00    3.69 v _54590_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54590_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54591_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.06    3.69 v _48944_/Z (MUX2_X1)
   0.00    3.69 v _54591_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54591_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54679_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.06    3.69 v _49402_/Z (MUX2_X1)
   0.00    3.69 v _54679_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54679_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54680_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.06    3.69 v _49403_/Z (MUX2_X1)
   0.00    3.69 v _54680_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54680_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54681_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.06    3.69 v _49404_/Z (MUX2_X1)
   0.00    3.69 v _54681_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54681_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54682_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.06    3.69 v _49405_/Z (MUX2_X1)
   0.00    3.69 v _54682_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54682_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54683_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.06    3.69 v _49406_/Z (MUX2_X1)
   0.00    3.69 v _54683_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54683_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54685_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.06    3.69 v _49411_/Z (MUX2_X1)
   0.00    3.69 v _54685_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54685_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54686_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.06    3.69 v _49412_/Z (MUX2_X1)
   0.00    3.69 v _54686_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54686_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54691_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.06    3.69 v _49421_/Z (MUX2_X1)
   0.00    3.69 v _54691_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54691_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54692_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.06    3.69 v _49422_/Z (MUX2_X1)
   0.00    3.69 v _54692_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54692_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54568_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.06    3.69 v _48908_/Z (MUX2_X1)
   0.00    3.69 v _54568_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54568_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54570_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.06    3.69 v _48911_/Z (MUX2_X1)
   0.00    3.69 v _54570_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54570_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54571_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.06    3.69 v _48912_/Z (MUX2_X1)
   0.00    3.69 v _54571_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54571_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54572_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.06    3.69 v _48913_/Z (MUX2_X1)
   0.00    3.69 v _54572_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54572_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54573_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.06    3.69 v _48914_/Z (MUX2_X1)
   0.00    3.69 v _54573_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54573_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54574_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.06    3.69 v _48915_/Z (MUX2_X1)
   0.00    3.69 v _54574_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54574_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54576_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.06    3.69 v _48918_/Z (MUX2_X1)
   0.00    3.69 v _54576_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54576_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54577_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.06    3.69 v _48919_/Z (MUX2_X1)
   0.00    3.69 v _54577_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54577_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54760_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.05    3.58 v _44347_/Z (BUF_X1)
   0.05    3.62 v _44374_/Z (BUF_X1)
   0.05    3.67 ^ _49541_/ZN (AOI211_X1)
   0.02    3.69 v _49543_/ZN (AOI21_X1)
   0.00    3.69 v _54760_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54760_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54763_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.05    3.58 v _44347_/Z (BUF_X1)
   0.05    3.62 v _44374_/Z (BUF_X1)
   0.05    3.67 ^ _49556_/ZN (AOI211_X1)
   0.02    3.69 v _49558_/ZN (AOI21_X1)
   0.00    3.69 v _54763_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54763_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54769_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.05    3.58 v _44347_/Z (BUF_X1)
   0.05    3.62 v _44374_/Z (BUF_X1)
   0.05    3.67 ^ _49586_/ZN (AOI211_X1)
   0.02    3.69 v _49588_/ZN (AOI21_X1)
   0.00    3.69 v _54769_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54769_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54772_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.05    3.58 v _44347_/Z (BUF_X1)
   0.05    3.62 v _44374_/Z (BUF_X1)
   0.05    3.67 ^ _49600_/ZN (AOI211_X1)
   0.02    3.69 v _49602_/ZN (AOI21_X1)
   0.00    3.69 v _54772_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54772_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54775_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.05    3.58 v _44347_/Z (BUF_X1)
   0.05    3.62 v _44374_/Z (BUF_X1)
   0.05    3.67 ^ _49616_/ZN (AOI211_X1)
   0.02    3.69 v _49618_/ZN (AOI21_X1)
   0.00    3.69 v _54775_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54775_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54560_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48895_/Z (BUF_X2)
   0.06    3.69 v _48896_/Z (MUX2_X1)
   0.00    3.69 v _54560_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54560_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54562_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48895_/Z (BUF_X2)
   0.06    3.69 v _48900_/Z (MUX2_X1)
   0.00    3.69 v _54562_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54562_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54565_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48895_/Z (BUF_X2)
   0.06    3.69 v _48905_/Z (MUX2_X1)
   0.00    3.69 v _54565_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54565_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54566_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48895_/Z (BUF_X2)
   0.06    3.69 v _48906_/Z (MUX2_X1)
   0.00    3.69 v _54566_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54566_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54567_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48895_/Z (BUF_X2)
   0.06    3.69 v _48907_/Z (MUX2_X1)
   0.00    3.69 v _54567_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54567_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54297_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.05    3.58 v _44347_/Z (BUF_X1)
   0.05    3.62 v _44374_/Z (BUF_X1)
   0.05    3.67 ^ _44383_/ZN (AOI211_X1)
   0.02    3.69 v _44385_/ZN (AOI21_X1)
   0.00    3.69 v _54297_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54297_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56404_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.04    3.54 v _54030_/ZN (OAI21_X1)
   0.09    3.63 ^ _54031_/ZN (NOR2_X1)
   0.01    3.64 v _54128_/ZN (NOR3_X1)
   0.03    3.66 ^ _54130_/ZN (OAI21_X1)
   0.04    3.70 ^ _54131_/Z (MUX2_X1)
   0.00    3.70 ^ _56404_/D (DFF_X1)
           3.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56404_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.70   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54288_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.06    3.58 v _44319_/Z (BUF_X1)
   0.05    3.63 v _44320_/Z (MUX2_X1)
   0.06    3.69 v _44321_/Z (MUX2_X1)
   0.00    3.69 v _54288_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54288_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54668_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.02    3.65 v _49376_/ZN (NAND2_X1)
   0.04    3.69 v _49377_/ZN (XNOR2_X1)
   0.00    3.69 v _54668_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54668_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56362_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53824_/Z (MUX2_X1)
   0.00    3.69 v _56362_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56362_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56363_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53825_/Z (MUX2_X1)
   0.00    3.69 v _56363_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56363_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56370_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53835_/Z (MUX2_X1)
   0.00    3.69 v _56370_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56370_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54228_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53604_/Z (MUX2_X1)
   0.00    3.69 v _54228_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54228_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54230_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53606_/Z (MUX2_X1)
   0.00    3.69 v _54230_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54230_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54236_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53612_/Z (MUX2_X1)
   0.00    3.69 v _54236_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54236_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54240_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53617_/Z (MUX2_X1)
   0.00    3.69 v _54240_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54240_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54251_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53629_/Z (MUX2_X1)
   0.00    3.69 v _54251_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54251_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56371_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53837_/Z (MUX2_X1)
   0.00    3.69 v _56371_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56371_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54242_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53619_/Z (MUX2_X1)
   0.00    3.69 v _54242_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54242_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54246_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53623_/Z (MUX2_X1)
   0.00    3.69 v _54246_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54246_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54252_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53630_/Z (MUX2_X1)
   0.00    3.69 v _54252_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54252_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56364_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53827_/Z (MUX2_X1)
   0.00    3.69 v _56364_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56364_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54227_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53603_/Z (MUX2_X1)
   0.00    3.69 v _54227_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54227_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54229_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53605_/Z (MUX2_X1)
   0.00    3.69 v _54229_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54229_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54231_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53607_/Z (MUX2_X1)
   0.00    3.69 v _54231_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54231_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54232_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53608_/Z (MUX2_X1)
   0.00    3.69 v _54232_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54232_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54234_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53610_/Z (MUX2_X1)
   0.00    3.69 v _54234_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54234_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54233_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53609_/Z (MUX2_X1)
   0.00    3.69 v _54233_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54233_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54235_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53602_/Z (BUF_X2)
   0.06    3.69 v _53611_/Z (MUX2_X1)
   0.00    3.69 v _54235_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54235_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54237_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53614_/Z (MUX2_X1)
   0.00    3.69 v _54237_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54237_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54238_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53615_/Z (MUX2_X1)
   0.00    3.69 v _54238_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54238_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54239_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53616_/Z (MUX2_X1)
   0.00    3.69 v _54239_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54239_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54241_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53618_/Z (MUX2_X1)
   0.00    3.69 v _54241_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54241_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54243_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53620_/Z (MUX2_X1)
   0.00    3.69 v _54243_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54243_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54244_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53621_/Z (MUX2_X1)
   0.00    3.69 v _54244_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54244_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54245_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53613_/Z (BUF_X2)
   0.06    3.69 v _53622_/Z (MUX2_X1)
   0.00    3.69 v _54245_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54245_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54247_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53625_/Z (MUX2_X1)
   0.00    3.69 v _54247_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54247_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54248_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53626_/Z (MUX2_X1)
   0.00    3.69 v _54248_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54248_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54249_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53627_/Z (MUX2_X1)
   0.00    3.69 v _54249_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54249_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54250_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53628_/Z (MUX2_X1)
   0.00    3.69 v _54250_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54250_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54253_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53631_/Z (MUX2_X1)
   0.00    3.69 v _54253_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54253_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56367_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53830_/Z (MUX2_X1)
   0.00    3.69 v _56367_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56367_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56372_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53838_/Z (MUX2_X1)
   0.00    3.69 v _56372_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56372_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56373_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53839_/Z (MUX2_X1)
   0.00    3.69 v _56373_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56373_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56359_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53624_/Z (BUF_X2)
   0.06    3.69 v _53810_/Z (MUX2_X1)
   0.00    3.69 v _56359_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56359_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56365_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53828_/Z (MUX2_X1)
   0.00    3.69 v _56365_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56365_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56366_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53829_/Z (MUX2_X1)
   0.00    3.69 v _56366_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56366_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56368_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53832_/Z (MUX2_X1)
   0.00    3.69 v _56368_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56368_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56369_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53826_/Z (BUF_X2)
   0.06    3.69 v _53834_/Z (MUX2_X1)
   0.00    3.69 v _56369_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56369_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54607_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.06    3.69 v _48966_/Z (MUX2_X1)
   0.00    3.69 v _54607_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54607_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54608_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.06    3.69 v _48967_/Z (MUX2_X1)
   0.00    3.69 v _54608_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54608_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54708_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.06    3.69 v _49444_/Z (MUX2_X1)
   0.00    3.69 v _54708_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54708_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54709_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.06    3.69 v _49445_/Z (MUX2_X1)
   0.00    3.69 v _54709_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54709_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54224_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53597_/Z (BUF_X2)
   0.06    3.69 v _53599_/Z (MUX2_X1)
   0.00    3.69 v _54224_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54224_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54226_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53597_/Z (BUF_X2)
   0.06    3.69 v _53601_/Z (MUX2_X1)
   0.00    3.69 v _54226_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54226_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54225_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53597_/Z (BUF_X2)
   0.06    3.69 v _53600_/Z (MUX2_X1)
   0.00    3.69 v _54225_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54225_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54223_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.04    3.63 ^ _53597_/Z (BUF_X2)
   0.06    3.69 v _53598_/Z (MUX2_X1)
   0.00    3.69 v _54223_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54223_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54736_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49484_/Z (MUX2_X1)
   0.00    3.69 v _54736_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54736_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54737_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49485_/Z (MUX2_X1)
   0.00    3.69 v _54737_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54737_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54739_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49488_/Z (MUX2_X1)
   0.00    3.69 v _54739_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54739_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54742_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49493_/Z (MUX2_X1)
   0.00    3.69 v _54742_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54742_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54743_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49494_/Z (MUX2_X1)
   0.00    3.69 v _54743_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54743_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54744_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49495_/Z (MUX2_X1)
   0.00    3.69 v _54744_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54744_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54745_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49496_/Z (MUX2_X1)
   0.00    3.69 v _54745_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54745_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54747_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49499_/Z (MUX2_X1)
   0.00    3.69 v _54747_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54747_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54748_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49500_/Z (MUX2_X1)
   0.00    3.69 v _54748_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54748_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54749_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49483_/Z (BUF_X2)
   0.06    3.69 v _49501_/Z (MUX2_X1)
   0.00    3.69 v _54749_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54749_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54721_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.06    3.69 v _49460_/Z (MUX2_X1)
   0.00    3.69 v _54721_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54721_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54722_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.06    3.69 v _49461_/Z (MUX2_X1)
   0.00    3.69 v _54722_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54722_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54723_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.06    3.69 v _49462_/Z (MUX2_X1)
   0.00    3.69 v _54723_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54723_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54724_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.06    3.69 v _49463_/Z (MUX2_X1)
   0.00    3.69 v _54724_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54724_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54725_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.06    3.69 v _49464_/Z (MUX2_X1)
   0.00    3.69 v _54725_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54725_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54727_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.06    3.69 v _49469_/Z (MUX2_X1)
   0.00    3.69 v _54727_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54727_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54728_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.06    3.69 v _49470_/Z (MUX2_X1)
   0.00    3.69 v _54728_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54728_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54733_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.06    3.69 v _49479_/Z (MUX2_X1)
   0.00    3.69 v _54733_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54733_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54734_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.06    3.69 v _49480_/Z (MUX2_X1)
   0.00    3.69 v _54734_/D (DFFR_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54734_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54320_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.06    3.58 v _44462_/Z (BUF_X1)
   0.05    3.63 v _44500_/Z (MUX2_X1)
   0.06    3.68 v _44501_/Z (MUX2_X1)
   0.00    3.68 v _54320_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54320_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: instr_rdata_i[29] (input port clocked by clk_i_fast)
Endpoint: _56410_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[29] (in)
   0.06    3.27 v _53714_/Z (MUX2_X1)
   0.07    3.33 v _53715_/Z (MUX2_X1)
   0.05    3.38 v _53716_/Z (BUF_X1)
   0.05    3.43 ^ _53848_/ZN (AOI21_X1)
   0.02    3.45 v _53849_/ZN (NOR2_X1)
   0.06    3.51 v _53877_/ZN (OR2_X1)
   0.06    3.57 ^ _53878_/ZN (AOI21_X1)
   0.01    3.59 v _54164_/ZN (INV_X1)
   0.02    3.61 ^ _54180_/ZN (OAI211_X1)
   0.02    3.63 v _54182_/ZN (OAI21_X1)
   0.06    3.69 v _54183_/Z (MUX2_X1)
   0.00    3.69 v _56410_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56410_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54750_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.06    3.68 v _49502_/Z (MUX2_X1)
   0.00    3.68 v _54750_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54750_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54751_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.06    3.68 v _49503_/Z (MUX2_X1)
   0.00    3.68 v _54751_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54751_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i_fast)
Endpoint: _54896_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_err_i (in)
   0.05    3.26 ^ _41859_/Z (MUX2_X1)
   0.02    3.27 v _41880_/ZN (AOI21_X1)
   0.02    3.29 ^ _41881_/ZN (INV_X1)
   0.02    3.31 v _49935_/ZN (OAI21_X1)
   0.05    3.36 ^ _49939_/ZN (NOR2_X1)
   0.06    3.42 ^ _49944_/ZN (AND3_X1)
   0.06    3.48 ^ _49952_/ZN (AND3_X1)
   0.05    3.53 ^ _49959_/ZN (AND3_X1)
   0.02    3.55 v _49966_/ZN (NAND2_X1)
   0.05    3.60 ^ _49971_/ZN (NOR2_X1)
   0.02    3.62 v _49974_/ZN (OAI22_X1)
   0.06    3.68 v _49976_/Z (MUX2_X1)
   0.00    3.68 v _54896_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54896_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54918_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50077_/Z (MUX2_X1)
   0.00    3.68 v _54918_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54918_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54919_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50080_/Z (MUX2_X1)
   0.00    3.68 v _54919_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54919_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54920_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50083_/Z (MUX2_X1)
   0.00    3.68 v _54920_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54920_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54921_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50086_/Z (MUX2_X1)
   0.00    3.68 v _54921_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54921_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54922_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50089_/Z (MUX2_X1)
   0.00    3.68 v _54922_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54922_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54923_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50092_/Z (MUX2_X1)
   0.00    3.68 v _54923_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54923_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54924_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50095_/Z (MUX2_X1)
   0.00    3.68 v _54924_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54924_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54925_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50097_/Z (MUX2_X1)
   0.00    3.68 v _54925_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54925_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54926_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50099_/Z (MUX2_X1)
   0.00    3.68 v _54926_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54926_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54927_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50076_/Z (BUF_X1)
   0.05    3.68 v _50102_/Z (MUX2_X1)
   0.00    3.68 v _54927_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54927_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54928_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50105_/Z (MUX2_X1)
   0.00    3.68 v _54928_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54928_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54929_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50108_/Z (MUX2_X1)
   0.00    3.68 v _54929_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54929_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54930_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50111_/Z (MUX2_X1)
   0.00    3.68 v _54930_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54930_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54931_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50113_/Z (MUX2_X1)
   0.00    3.68 v _54931_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54931_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54932_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50115_/Z (MUX2_X1)
   0.00    3.68 v _54932_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54932_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54933_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50117_/Z (MUX2_X1)
   0.00    3.68 v _54933_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54933_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54934_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50119_/Z (MUX2_X1)
   0.00    3.68 v _54934_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54934_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54935_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50122_/Z (MUX2_X1)
   0.00    3.68 v _54935_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54935_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54936_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50124_/Z (MUX2_X1)
   0.00    3.68 v _54936_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54936_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54937_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.06    3.63 v _50104_/Z (BUF_X1)
   0.05    3.68 v _50126_/Z (MUX2_X1)
   0.00    3.68 v _54937_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54937_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: instr_rdata_i[31] (input port clocked by clk_i_fast)
Endpoint: _56405_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[31] (in)
   0.06    3.26 v _53718_/Z (MUX2_X1)
   0.06    3.33 v _53719_/Z (MUX2_X1)
   0.05    3.37 v _53746_/Z (BUF_X1)
   0.05    3.42 ^ _53792_/ZN (NAND2_X1)
   0.06    3.49 ^ _53793_/Z (BUF_X1)
   0.04    3.52 v _54137_/ZN (OAI221_X1)
   0.07    3.59 ^ _54138_/ZN (AOI211_X1)
   0.03    3.62 v _54140_/ZN (OAI221_X1)
   0.06    3.68 v _54141_/Z (MUX2_X1)
   0.00    3.68 v _56405_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56405_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i_fast)
Endpoint: _56406_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[23] (in)
   0.06    3.26 v _53737_/Z (MUX2_X1)
   0.08    3.34 v _53738_/Z (MUX2_X1)
   0.09    3.43 ^ _53739_/ZN (NOR4_X1)
   0.07    3.50 ^ _53868_/ZN (AND2_X1)
   0.02    3.52 v _54147_/ZN (AOI21_X1)
   0.07    3.59 ^ _54151_/ZN (AOI211_X1)
   0.03    3.62 v _54153_/ZN (OAI221_X1)
   0.06    3.68 v _54154_/Z (MUX2_X1)
   0.00    3.68 v _56406_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56406_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: instr_rdata_i[29] (input port clocked by clk_i_fast)
Endpoint: _56407_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[29] (in)
   0.06    3.27 v _53714_/Z (MUX2_X1)
   0.07    3.33 v _53715_/Z (MUX2_X1)
   0.05    3.38 v _53716_/Z (BUF_X1)
   0.10    3.48 ^ _53720_/ZN (NOR2_X1)
   0.06    3.55 v _53896_/ZN (NAND2_X1)
   0.06    3.61 ^ _53943_/ZN (NOR2_X1)
   0.02    3.63 v _54156_/ZN (AOI22_X1)
   0.02    3.65 ^ _54162_/ZN (OAI21_X1)
   0.04    3.69 ^ _54163_/Z (MUX2_X1)
   0.00    3.69 ^ _56407_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56407_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: instr_rdata_i[29] (input port clocked by clk_i_fast)
Endpoint: _56409_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_rdata_i[29] (in)
   0.06    3.27 v _53714_/Z (MUX2_X1)
   0.07    3.33 v _53715_/Z (MUX2_X1)
   0.05    3.38 v _53716_/Z (BUF_X1)
   0.10    3.48 ^ _53720_/ZN (NOR2_X1)
   0.06    3.55 v _53896_/ZN (NAND2_X1)
   0.04    3.58 ^ _54168_/ZN (NAND2_X1)
   0.02    3.60 v _54175_/ZN (AOI221_X1)
   0.03    3.63 ^ _54176_/ZN (NOR2_X1)
   0.02    3.65 v _54177_/ZN (AOI211_X1)
   0.04    3.69 ^ _54178_/ZN (AOI21_X1)
   0.00    3.69 ^ _56409_/D (DFF_X1)
           3.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56409_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.69   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54887_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49933_/Z (MUX2_X1)
   0.00    3.68 v _54887_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54887_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54889_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49942_/Z (MUX2_X1)
   0.00    3.68 v _54889_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54889_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54891_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49950_/Z (MUX2_X1)
   0.00    3.68 v _54891_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54891_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54893_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49958_/Z (MUX2_X1)
   0.00    3.68 v _54893_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54893_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54888_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49938_/Z (MUX2_X1)
   0.00    3.68 v _54888_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54888_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54890_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49947_/Z (MUX2_X1)
   0.00    3.68 v _54890_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54890_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54892_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49955_/Z (MUX2_X1)
   0.00    3.68 v _54892_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54892_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54894_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49963_/Z (MUX2_X1)
   0.00    3.68 v _54894_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54894_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54895_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49969_/Z (MUX2_X1)
   0.00    3.68 v _54895_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54895_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54886_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.03    3.54 v _41873_/ZN (NAND3_X2)
   0.04    3.58 ^ _49926_/ZN (NAND2_X1)
   0.04    3.62 ^ _49927_/Z (BUF_X2)
   0.06    3.68 v _49928_/Z (MUX2_X1)
   0.00    3.68 v _54886_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54886_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54561_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.01    3.65 v _48898_/ZN (NOR2_X1)
   0.04    3.68 ^ _48899_/ZN (AOI21_X1)
   0.00    3.68 ^ _54561_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54561_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54542_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48772_/ZN (OAI21_X1)
   0.00    3.68 ^ _54542_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54542_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54543_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48781_/ZN (OAI21_X1)
   0.00    3.68 ^ _54543_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54543_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54544_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48788_/ZN (OAI21_X1)
   0.00    3.68 ^ _54544_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54544_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54545_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48795_/ZN (OAI21_X1)
   0.00    3.68 ^ _54545_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54545_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54546_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48803_/ZN (OAI21_X1)
   0.00    3.68 ^ _54546_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54546_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54547_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48810_/ZN (OAI21_X1)
   0.00    3.68 ^ _54547_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54547_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54548_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48817_/ZN (OAI21_X1)
   0.00    3.68 ^ _54548_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54548_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54549_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48824_/ZN (OAI21_X1)
   0.00    3.68 ^ _54549_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54549_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54550_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48831_/ZN (OAI21_X1)
   0.00    3.68 ^ _54550_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54550_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54551_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48771_/Z (BUF_X1)
   0.03    3.68 ^ _48838_/ZN (OAI21_X1)
   0.00    3.68 ^ _54551_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54551_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54533_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48705_/ZN (OAI21_X1)
   0.00    3.68 ^ _54533_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54533_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54534_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48714_/ZN (OAI21_X1)
   0.00    3.68 ^ _54534_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54534_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54535_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48721_/ZN (OAI21_X1)
   0.00    3.68 ^ _54535_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54535_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54536_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48729_/ZN (OAI21_X1)
   0.00    3.68 ^ _54536_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54536_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54537_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48736_/ZN (OAI21_X1)
   0.00    3.68 ^ _54537_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54537_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54538_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48743_/ZN (OAI21_X1)
   0.00    3.68 ^ _54538_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54538_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48750_/ZN (OAI21_X1)
   0.00    3.68 ^ _54539_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54539_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54540_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48757_/ZN (OAI21_X1)
   0.00    3.68 ^ _54540_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54540_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54541_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48764_/ZN (OAI21_X1)
   0.00    3.68 ^ _54541_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54541_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54563_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48897_/Z (BUF_X2)
   0.01    3.65 v _48901_/ZN (NOR2_X1)
   0.04    3.68 ^ _48902_/ZN (AOI21_X1)
   0.00    3.68 ^ _54563_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54563_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54614_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.07    3.56 ^ _43587_/ZN (AND2_X1)
   0.06    3.62 v _48995_/Z (MUX2_X1)
   0.05    3.67 ^ _48996_/ZN (AOI22_X1)
   0.01    3.68 v _48997_/ZN (INV_X1)
   0.00    3.68 v _54614_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54614_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56376_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53840_/Z (BUF_X1)
   0.06    3.68 v _53844_/Z (MUX2_X1)
   0.00    3.68 v _56376_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56376_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56374_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53840_/Z (BUF_X1)
   0.06    3.68 v _53841_/Z (MUX2_X1)
   0.00    3.68 v _56374_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56374_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56381_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53840_/Z (BUF_X1)
   0.06    3.68 v _53882_/Z (MUX2_X1)
   0.00    3.68 v _56381_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56381_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56382_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53840_/Z (BUF_X1)
   0.06    3.68 v _53885_/Z (MUX2_X1)
   0.00    3.68 v _56382_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56382_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56375_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53840_/Z (BUF_X1)
   0.06    3.68 v _53842_/Z (MUX2_X1)
   0.00    3.68 v _56375_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56375_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56377_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53840_/Z (BUF_X1)
   0.06    3.68 v _53845_/Z (MUX2_X1)
   0.00    3.68 v _56377_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56377_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56378_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53840_/Z (BUF_X1)
   0.06    3.68 v _53846_/Z (MUX2_X1)
   0.00    3.68 v _56378_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56378_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56379_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53840_/Z (BUF_X1)
   0.06    3.68 v _53851_/Z (MUX2_X1)
   0.00    3.68 v _56379_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56379_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56384_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53840_/Z (BUF_X1)
   0.06    3.68 v _53906_/Z (MUX2_X1)
   0.00    3.68 v _56384_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56384_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56391_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53927_/Z (BUF_X1)
   0.06    3.68 v _53979_/Z (MUX2_X1)
   0.00    3.68 v _56391_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56391_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56393_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.07    3.61 ^ _53927_/Z (BUF_X1)
   0.06    3.68 v _53996_/Z (MUX2_X1)
   0.00    3.68 v _56393_/D (DFF_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56393_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54587_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.01    3.64 v _48937_/ZN (NOR2_X1)
   0.04    3.68 ^ _48938_/ZN (AOI21_X1)
   0.00    3.68 ^ _54587_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54587_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54588_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.01    3.64 v _48939_/ZN (NOR2_X1)
   0.04    3.68 ^ _48940_/ZN (AOI21_X1)
   0.00    3.68 ^ _54588_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54588_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54688_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.01    3.64 v _49415_/ZN (NOR2_X1)
   0.04    3.68 ^ _49416_/ZN (AOI21_X1)
   0.00    3.68 ^ _54688_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54688_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54689_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.01    3.64 v _49417_/ZN (NOR2_X1)
   0.04    3.68 ^ _49418_/ZN (AOI21_X1)
   0.00    3.68 ^ _54689_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54689_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54586_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.01    3.64 v _48935_/ZN (NOR2_X1)
   0.04    3.68 ^ _48936_/ZN (AOI21_X1)
   0.00    3.68 ^ _54586_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54586_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54589_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.01    3.64 v _48941_/ZN (NOR2_X1)
   0.04    3.68 ^ _48942_/ZN (AOI21_X1)
   0.00    3.68 ^ _54589_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54589_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54592_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.01    3.64 v _48945_/ZN (NOR2_X1)
   0.04    3.68 ^ _48946_/ZN (AOI21_X1)
   0.00    3.68 ^ _54592_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54592_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54595_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.01    3.64 v _48950_/ZN (NOR2_X1)
   0.04    3.68 ^ _48951_/ZN (AOI21_X1)
   0.00    3.68 ^ _54595_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54595_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54687_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.01    3.64 v _49413_/ZN (NOR2_X1)
   0.04    3.68 ^ _49414_/ZN (AOI21_X1)
   0.00    3.68 ^ _54687_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54687_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54690_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.01    3.64 v _49419_/ZN (NOR2_X1)
   0.04    3.68 ^ _49420_/ZN (AOI21_X1)
   0.00    3.68 ^ _54690_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54690_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54693_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.01    3.64 v _49423_/ZN (NOR2_X1)
   0.04    3.68 ^ _49424_/ZN (AOI21_X1)
   0.00    3.68 ^ _54693_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54693_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54696_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.01    3.64 v _49428_/ZN (NOR2_X1)
   0.04    3.68 ^ _49429_/ZN (AOI21_X1)
   0.00    3.68 ^ _54696_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54696_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54583_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.01    3.64 v _48930_/ZN (NOR2_X1)
   0.04    3.68 ^ _48932_/ZN (AOI21_X1)
   0.00    3.68 ^ _54583_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54583_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54597_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48929_/Z (BUF_X1)
   0.01    3.64 v _48953_/ZN (NOR2_X1)
   0.04    3.68 ^ _48954_/ZN (AOI21_X1)
   0.00    3.68 ^ _54597_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54597_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54684_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.01    3.64 v _49408_/ZN (NOR2_X1)
   0.04    3.68 ^ _49410_/ZN (AOI21_X1)
   0.00    3.68 ^ _54684_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54684_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54698_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49407_/Z (BUF_X1)
   0.01    3.64 v _49431_/ZN (NOR2_X1)
   0.04    3.68 ^ _49432_/ZN (AOI21_X1)
   0.00    3.68 ^ _54698_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54698_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54532_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48688_/Z (BUF_X1)
   0.03    3.68 ^ _48690_/ZN (AOI21_X1)
   0.00    3.68 ^ _54532_/D (DFFR_X1)
           3.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54532_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.68   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56360_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.06    3.65 ^ _41875_/Z (BUF_X1)
   0.02    3.67 v _53818_/ZN (OAI21_X1)
   0.00    3.67 v _56360_/D (DFF_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56360_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56385_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.06    3.65 ^ _41875_/Z (BUF_X1)
   0.02    3.67 v _53911_/ZN (OAI21_X1)
   0.00    3.67 v _56385_/D (DFF_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56385_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56392_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.06    3.65 ^ _41875_/Z (BUF_X1)
   0.02    3.67 v _53988_/ZN (OAI21_X1)
   0.00    3.67 v _56392_/D (DFF_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56392_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54786_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.05    3.58 v _44369_/Z (BUF_X1)
   0.02    3.60 ^ _49664_/ZN (NAND2_X1)
   0.02    3.61 v _49665_/ZN (OAI21_X1)
   0.06    3.67 v _49666_/Z (MUX2_X1)
   0.00    3.67 v _54786_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54786_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54730_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.01    3.64 v _49473_/ZN (NOR2_X1)
   0.04    3.67 ^ _49474_/ZN (AOI21_X1)
   0.00    3.67 ^ _54730_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54730_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54731_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.01    3.64 v _49475_/ZN (NOR2_X1)
   0.04    3.67 ^ _49476_/ZN (AOI21_X1)
   0.00    3.67 ^ _54731_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54731_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54729_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.01    3.64 v _49471_/ZN (NOR2_X1)
   0.04    3.67 ^ _49472_/ZN (AOI21_X1)
   0.00    3.67 ^ _54729_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54729_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54732_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.01    3.64 v _49477_/ZN (NOR2_X1)
   0.04    3.67 ^ _49478_/ZN (AOI21_X1)
   0.00    3.67 ^ _54732_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54732_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54735_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.01    3.64 v _49481_/ZN (NOR2_X1)
   0.04    3.67 ^ _49482_/ZN (AOI21_X1)
   0.00    3.67 ^ _54735_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54735_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54738_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.01    3.64 v _49486_/ZN (NOR2_X1)
   0.04    3.67 ^ _49487_/ZN (AOI21_X1)
   0.00    3.67 ^ _54738_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54738_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54726_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.01    3.64 v _49466_/ZN (NOR2_X1)
   0.04    3.67 ^ _49468_/ZN (AOI21_X1)
   0.00    3.67 ^ _54726_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54726_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54740_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49465_/Z (BUF_X2)
   0.01    3.64 v _49489_/ZN (NOR2_X1)
   0.04    3.67 ^ _49490_/ZN (AOI21_X1)
   0.00    3.67 ^ _54740_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54740_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54667_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.05    3.63 ^ _49373_/ZN (NOR2_X1)
   0.04    3.67 ^ _49374_/ZN (XNOR2_X1)
   0.00    3.67 ^ _54667_/D (DFF_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54667_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54785_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 v _44346_/ZN (OAI21_X2)
   0.08    3.61 ^ _49517_/ZN (AOI22_X2)
   0.06    3.67 v _49661_/Z (MUX2_X1)
   0.00    3.67 v _54785_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54785_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54817_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.04    3.53 v _43786_/ZN (OAI211_X1)
   0.04    3.57 v _43787_/Z (BUF_X2)
   0.04    3.61 v _49815_/Z (MUX2_X1)
   0.06    3.67 v _49816_/Z (MUX2_X1)
   0.00    3.67 v _54817_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54817_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56358_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.06    3.65 ^ _41875_/Z (BUF_X1)
   0.02    3.67 v _41876_/ZN (OAI21_X1)
   0.00    3.67 v _56358_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56358_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56380_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.03    3.55 ^ _41873_/ZN (NAND3_X2)
   0.04    3.59 ^ _41874_/Z (BUF_X2)
   0.06    3.65 ^ _41875_/Z (BUF_X1)
   0.02    3.67 v _53864_/ZN (AOI21_X1)
   0.00    3.67 v _56380_/D (DFF_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56380_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54624_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49111_/Z (MUX2_X1)
   0.00    3.67 v _54624_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54624_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54625_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49122_/Z (MUX2_X1)
   0.00    3.67 v _54625_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54625_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54626_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49132_/Z (MUX2_X1)
   0.00    3.67 v _54626_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54626_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54627_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49141_/Z (MUX2_X1)
   0.00    3.67 v _54627_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54627_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54629_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49162_/Z (MUX2_X1)
   0.00    3.67 v _54629_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54629_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54630_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49172_/Z (MUX2_X1)
   0.00    3.67 v _54630_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54630_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54631_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49181_/Z (MUX2_X1)
   0.00    3.67 v _54631_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54631_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54632_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49194_/Z (MUX2_X1)
   0.00    3.67 v _54632_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54632_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54636_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49231_/Z (MUX2_X1)
   0.00    3.67 v _54636_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54636_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54646_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.06    3.62 v _49110_/Z (BUF_X1)
   0.05    3.67 v _49330_/Z (MUX2_X1)
   0.00    3.67 v _54646_/D (DFFR_X1)
           3.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54646_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54741_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.07    3.65 ^ _49467_/Z (BUF_X1)
   0.02    3.66 v _49492_/ZN (AOI21_X1)
   0.00    3.66 v _54741_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54741_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54746_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.07    3.65 ^ _49467_/Z (BUF_X1)
   0.02    3.66 v _49498_/ZN (AOI21_X1)
   0.00    3.66 v _54746_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54746_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56276_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52810_/Z (MUX2_X1)
   0.00    3.66 v _56276_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56276_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56272_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52800_/Z (MUX2_X1)
   0.00    3.66 v _56272_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56272_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56273_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52802_/Z (MUX2_X1)
   0.00    3.66 v _56273_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56273_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56274_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52804_/Z (MUX2_X1)
   0.00    3.66 v _56274_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56274_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56275_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52806_/Z (MUX2_X1)
   0.00    3.66 v _56275_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56275_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56277_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52812_/Z (MUX2_X1)
   0.00    3.66 v _56277_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56277_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56278_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52816_/Z (MUX2_X1)
   0.00    3.66 v _56278_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56278_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56279_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52819_/Z (MUX2_X1)
   0.00    3.66 v _56279_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56279_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56280_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52822_/Z (MUX2_X1)
   0.00    3.66 v _56280_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56280_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56281_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52799_/Z (BUF_X1)
   0.05    3.66 v _52825_/Z (MUX2_X1)
   0.00    3.66 v _56281_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56281_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56282_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52829_/Z (MUX2_X1)
   0.00    3.66 v _56282_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56282_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56283_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52832_/Z (MUX2_X1)
   0.00    3.66 v _56283_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56283_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56284_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52834_/Z (MUX2_X1)
   0.00    3.66 v _56284_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56284_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56285_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52837_/Z (MUX2_X1)
   0.00    3.66 v _56285_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56285_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56286_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52839_/Z (MUX2_X1)
   0.00    3.66 v _56286_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56286_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56287_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52842_/Z (MUX2_X1)
   0.00    3.66 v _56287_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56287_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56288_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52845_/Z (MUX2_X1)
   0.00    3.66 v _56288_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56288_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56289_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52847_/Z (MUX2_X1)
   0.00    3.66 v _56289_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56289_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56290_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52850_/Z (MUX2_X1)
   0.00    3.66 v _56290_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56290_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56291_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52828_/Z (BUF_X1)
   0.05    3.66 v _52853_/Z (MUX2_X1)
   0.00    3.66 v _56291_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56291_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56292_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52856_/Z (MUX2_X1)
   0.00    3.66 v _56292_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56292_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56293_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52858_/Z (MUX2_X1)
   0.00    3.66 v _56293_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56293_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56294_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52860_/Z (MUX2_X1)
   0.00    3.66 v _56294_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56294_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56295_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52862_/Z (MUX2_X1)
   0.00    3.66 v _56295_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56295_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56296_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52865_/Z (MUX2_X1)
   0.00    3.66 v _56296_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56296_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56297_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52867_/Z (MUX2_X1)
   0.00    3.66 v _56297_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56297_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56298_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52869_/Z (MUX2_X1)
   0.00    3.66 v _56298_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56298_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56299_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52871_/Z (MUX2_X1)
   0.00    3.66 v _56299_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56299_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56300_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52873_/Z (MUX2_X1)
   0.00    3.66 v _56300_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56300_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56301_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52855_/Z (BUF_X1)
   0.05    3.66 v _52876_/Z (MUX2_X1)
   0.00    3.66 v _56301_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56301_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54620_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.05    3.66 v _49069_/Z (MUX2_X1)
   0.00    3.66 v _54620_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54620_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54616_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.05    3.66 v _49023_/Z (MUX2_X1)
   0.00    3.66 v _54616_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54616_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54622_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.05    3.66 v _49089_/Z (MUX2_X1)
   0.00    3.66 v _54622_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54622_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54623_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.05    3.66 v _49100_/Z (MUX2_X1)
   0.00    3.66 v _54623_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54623_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54611_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.07    3.56 ^ _43587_/ZN (AND2_X1)
   0.04    3.61 ^ _48980_/ZN (AND2_X1)
   0.01    3.62 v _48981_/ZN (AOI221_X1)
   0.04    3.66 ^ _48982_/ZN (OAI22_X1)
   0.00    3.66 ^ _54611_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54611_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54612_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.07    3.56 ^ _43587_/ZN (AND2_X1)
   0.04    3.61 ^ _48980_/ZN (AND2_X1)
   0.01    3.62 v _48984_/ZN (AOI221_X1)
   0.04    3.66 ^ _48985_/ZN (OAI22_X1)
   0.00    3.66 ^ _54612_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54612_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54254_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.06    3.60 ^ _43428_/ZN (AND2_X1)
   0.06    3.66 v _43603_/Z (MUX2_X1)
   0.00    3.66 v _54254_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54254_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54255_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.06    3.60 ^ _43428_/ZN (AND2_X1)
   0.06    3.66 v _43622_/Z (MUX2_X1)
   0.00    3.66 v _54255_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54255_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54256_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.06    3.60 ^ _43428_/ZN (AND2_X1)
   0.06    3.66 v _43646_/Z (MUX2_X1)
   0.00    3.66 v _54256_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54256_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54257_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.06    3.60 ^ _43428_/ZN (AND2_X1)
   0.06    3.66 v _43661_/Z (MUX2_X1)
   0.00    3.66 v _54257_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54257_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54610_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.07    3.56 ^ _43587_/ZN (AND2_X1)
   0.06    3.62 v _48971_/Z (MUX2_X1)
   0.04    3.66 ^ _48974_/ZN (AOI21_X1)
   0.00    3.66 ^ _54610_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54610_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54648_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _49331_/ZN (NAND2_X1)
   0.05    3.61 v _49335_/Z (MUX2_X1)
   0.05    3.66 v _49336_/ZN (OR2_X1)
   0.00    3.66 v _54648_/D (DFFR_X1)
           3.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54648_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.66   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54640_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.02    3.64 ^ _49263_/ZN (NAND2_X1)
   0.02    3.65 v _49272_/ZN (OAI21_X1)
   0.00    3.65 v _54640_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54640_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54641_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.02    3.64 ^ _49273_/ZN (NAND2_X1)
   0.02    3.65 v _49282_/ZN (OAI21_X1)
   0.00    3.65 v _54641_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54641_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54642_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.02    3.64 ^ _49283_/ZN (NAND2_X1)
   0.02    3.65 v _49293_/ZN (OAI21_X1)
   0.00    3.65 v _54642_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54642_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54643_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.02    3.64 ^ _49294_/ZN (NAND2_X1)
   0.02    3.65 v _49303_/ZN (OAI21_X1)
   0.00    3.65 v _54643_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54643_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54644_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.02    3.64 ^ _49304_/ZN (NAND2_X1)
   0.02    3.65 v _49313_/ZN (OAI21_X1)
   0.00    3.65 v _54644_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54644_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54645_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49022_/Z (BUF_X1)
   0.02    3.64 ^ _49314_/ZN (NAND2_X1)
   0.02    3.65 v _49321_/ZN (OAI21_X1)
   0.00    3.65 v _54645_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54645_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54552_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.05    3.61 v _48796_/Z (BUF_X1)
   0.02    3.64 ^ _48839_/ZN (NAND2_X1)
   0.02    3.65 v _48845_/ZN (OAI21_X1)
   0.00    3.65 v _54552_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54552_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54553_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.05    3.61 v _48796_/Z (BUF_X1)
   0.02    3.64 ^ _48846_/ZN (NAND2_X1)
   0.02    3.65 v _48852_/ZN (OAI21_X1)
   0.00    3.65 v _54553_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54553_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54554_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.05    3.61 v _48796_/Z (BUF_X1)
   0.02    3.64 ^ _48853_/ZN (NAND2_X1)
   0.02    3.65 v _48859_/ZN (OAI21_X1)
   0.00    3.65 v _54554_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54554_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54555_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.05    3.61 v _48796_/Z (BUF_X1)
   0.02    3.64 ^ _48860_/ZN (NAND2_X1)
   0.02    3.65 v _48866_/ZN (OAI21_X1)
   0.00    3.65 v _54555_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54555_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54615_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _48999_/Z (BUF_X1)
   0.02    3.63 ^ _49000_/ZN (NAND2_X1)
   0.02    3.65 v _49013_/ZN (OAI21_X1)
   0.00    3.65 v _54615_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54615_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54617_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _48999_/Z (BUF_X1)
   0.02    3.63 ^ _49024_/ZN (NAND2_X1)
   0.02    3.65 v _49035_/ZN (OAI21_X1)
   0.00    3.65 v _54617_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54617_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54638_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49242_/ZN (NAND2_X1)
   0.02    3.65 v _49252_/ZN (OAI21_X1)
   0.00    3.65 v _54638_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54638_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54639_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49253_/ZN (NAND2_X1)
   0.02    3.65 v _49262_/ZN (OAI21_X1)
   0.00    3.65 v _54639_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54639_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54618_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49037_/ZN (NAND2_X1)
   0.02    3.65 v _49048_/ZN (OAI21_X1)
   0.00    3.65 v _54618_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54618_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54619_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49049_/ZN (NAND2_X1)
   0.02    3.65 v _49058_/ZN (OAI21_X1)
   0.00    3.65 v _54619_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54619_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54621_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49070_/ZN (NAND2_X1)
   0.02    3.65 v _49079_/ZN (OAI21_X1)
   0.00    3.65 v _54621_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54621_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54628_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49142_/ZN (NAND2_X1)
   0.02    3.65 v _49152_/ZN (OAI21_X1)
   0.00    3.65 v _54628_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54628_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54633_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49195_/ZN (NAND2_X1)
   0.02    3.65 v _49202_/ZN (OAI21_X1)
   0.00    3.65 v _54633_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54633_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54634_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49203_/ZN (NAND2_X1)
   0.02    3.65 v _49212_/ZN (OAI21_X1)
   0.00    3.65 v _54634_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54634_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54635_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49213_/ZN (NAND2_X1)
   0.02    3.65 v _49221_/ZN (OAI21_X1)
   0.00    3.65 v _54635_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54635_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54637_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _48998_/ZN (AOI21_X1)
   0.05    3.61 v _49036_/Z (BUF_X1)
   0.02    3.63 ^ _49232_/ZN (NAND2_X1)
   0.02    3.65 v _49241_/ZN (OAI21_X1)
   0.00    3.65 v _54637_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54637_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54609_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.07    3.63 ^ _48923_/Z (BUF_X1)
   0.02    3.65 v _48969_/ZN (AOI21_X1)
   0.00    3.65 v _54609_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54609_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54710_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.07    3.63 ^ _49401_/Z (BUF_X1)
   0.02    3.65 v _49447_/ZN (AOI21_X1)
   0.00    3.65 v _54710_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54710_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54528_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.04    3.64 ^ _48661_/ZN (AOI22_X1)
   0.01    3.65 v _48662_/ZN (INV_X1)
   0.00    3.65 v _54528_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54528_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54529_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48669_/Z (MUX2_X1)
   0.00    3.65 v _54529_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54529_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54530_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48674_/Z (MUX2_X1)
   0.00    3.65 v _54530_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54530_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54531_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48680_/Z (MUX2_X1)
   0.00    3.65 v _54531_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54531_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54559_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.04    3.60 v _48660_/Z (BUF_X2)
   0.05    3.65 v _48893_/Z (MUX2_X1)
   0.00    3.65 v _54559_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54559_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54575_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48895_/Z (BUF_X2)
   0.02    3.65 v _48917_/ZN (AOI21_X1)
   0.00    3.65 v _54575_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54575_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54564_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48895_/Z (BUF_X2)
   0.02    3.65 v _48904_/ZN (AOI21_X1)
   0.00    3.65 v _54564_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54564_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54569_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.59 ^ _48894_/ZN (AND2_X1)
   0.04    3.63 ^ _48895_/Z (BUF_X2)
   0.02    3.65 v _48910_/ZN (AOI21_X1)
   0.00    3.65 v _54569_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54569_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54598_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48931_/Z (BUF_X1)
   0.02    3.64 v _48956_/ZN (AOI21_X1)
   0.00    3.64 v _54598_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54598_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54603_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _48921_/ZN (AND2_X1)
   0.04    3.56 ^ _48922_/Z (BUF_X1)
   0.06    3.63 ^ _48931_/Z (BUF_X1)
   0.02    3.64 v _48962_/ZN (AOI21_X1)
   0.00    3.64 v _54603_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54603_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54699_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49409_/Z (BUF_X1)
   0.02    3.64 v _49434_/ZN (AOI21_X1)
   0.00    3.64 v _54699_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54699_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54704_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.49 ^ _43782_/ZN (NOR2_X4)
   0.03    3.52 ^ _49399_/ZN (AND2_X1)
   0.04    3.56 ^ _49400_/Z (BUF_X1)
   0.06    3.63 ^ _49409_/Z (BUF_X1)
   0.02    3.64 v _49440_/ZN (AOI21_X1)
   0.00    3.64 v _54704_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54704_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54613_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.07    3.56 ^ _43587_/ZN (AND2_X1)
   0.03    3.59 v _48976_/ZN (NOR3_X1)
   0.03    3.62 ^ _48988_/ZN (OAI21_X1)
   0.02    3.64 v _48993_/ZN (OAI21_X1)
   0.00    3.64 v _54613_/D (DFFS_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54613_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54752_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.12    3.58 ^ _49458_/ZN (NOR4_X2)
   0.05    3.63 ^ _49459_/Z (BUF_X2)
   0.02    3.64 v _49505_/ZN (AOI21_X1)
   0.00    3.64 v _54752_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54752_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56344_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.05    3.49 ^ _41839_/ZN (OR2_X1)
   0.02    3.52 v _41852_/ZN (AOI211_X2)
   0.09    3.60 v _53345_/ZN (OR3_X1)
   0.02    3.63 ^ _53346_/ZN (NAND2_X1)
   0.01    3.64 v _53359_/ZN (OAI21_X1)
   0.00    3.64 v _56344_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56344_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56541_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.04    3.52 v _41848_/ZN (OAI211_X4)
   0.04    3.56 ^ _41884_/ZN (NAND4_X2)
   0.06    3.61 v _41896_/Z (MUX2_X1)
   0.03    3.64 v _41897_/ZN (AND2_X1)
   0.00    3.64 v _56541_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56541_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56346_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.05    3.49 ^ _41839_/ZN (OR2_X1)
   0.02    3.52 v _41852_/ZN (AOI211_X2)
   0.09    3.60 v _53345_/ZN (OR3_X1)
   0.02    3.63 ^ _53346_/ZN (NAND2_X1)
   0.01    3.64 v _53370_/ZN (OAI21_X1)
   0.00    3.64 v _56346_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56346_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54556_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.05    3.61 v _48691_/Z (BUF_X1)
   0.03    3.65 ^ _48873_/ZN (OAI21_X1)
   0.00    3.65 ^ _54556_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54556_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54557_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.05    3.61 v _48691_/Z (BUF_X1)
   0.03    3.65 ^ _48880_/ZN (OAI21_X1)
   0.00    3.65 ^ _54557_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54557_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54558_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.56 v _48659_/ZN (AOI21_X1)
   0.05    3.61 v _48691_/Z (BUF_X1)
   0.03    3.65 ^ _48887_/ZN (OAI21_X1)
   0.00    3.65 ^ _54558_/D (DFFR_X1)
           3.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54558_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.65   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54521_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.58 v _48607_/ZN (AOI21_X1)
   0.06    3.64 v _48608_/Z (MUX2_X1)
   0.00    3.64 v _54521_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54521_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54522_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.58 v _48607_/ZN (AOI21_X1)
   0.06    3.64 v _48621_/Z (MUX2_X1)
   0.00    3.64 v _54522_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54522_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54525_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.58 v _48607_/ZN (AOI21_X1)
   0.06    3.64 v _48647_/Z (MUX2_X1)
   0.00    3.64 v _54525_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54525_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54526_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.58 v _48607_/ZN (AOI21_X1)
   0.06    3.64 v _48653_/Z (MUX2_X1)
   0.00    3.64 v _54526_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54526_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54527_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.58 v _48607_/ZN (AOI21_X1)
   0.06    3.64 v _48658_/Z (MUX2_X1)
   0.00    3.64 v _54527_/D (DFFR_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54527_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54666_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.02    3.58 v _49371_/ZN (NAND2_X1)
   0.06    3.64 v _49372_/Z (XOR2_X1)
   0.00    3.64 v _54666_/D (DFF_X1)
           3.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54666_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.64   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _57574_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.04    3.58 ^ _53594_/ZN (AND2_X1)
   0.06    3.63 v _53595_/Z (MUX2_X1)
   0.00    3.63 v _57574_/D (DFFR_X1)
           3.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _57574_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.63   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _57575_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.04    3.58 ^ _53594_/ZN (AND2_X1)
   0.06    3.63 v _53596_/Z (MUX2_X1)
   0.00    3.63 v _57575_/D (DFFR_X1)
           3.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _57575_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.63   data arrival time
---------------------------------------------------------
           0.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54523_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.58 v _48607_/ZN (AOI21_X1)
   0.03    3.61 ^ _48622_/ZN (NAND2_X1)
   0.02    3.63 v _48632_/ZN (OAI21_X1)
   0.00    3.63 v _54523_/D (DFFR_X1)
           3.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54523_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -3.63   data arrival time
---------------------------------------------------------
           0.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54524_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.05    3.58 v _48607_/ZN (AOI21_X1)
   0.03    3.61 ^ _48633_/ZN (NAND2_X1)
   0.02    3.63 v _48641_/ZN (OAI21_X1)
   0.00    3.63 v _54524_/D (DFFR_X1)
           3.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54524_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -3.63   data arrival time
---------------------------------------------------------
           0.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56542_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.05    3.61 v _41898_/ZN (OR2_X1)
   0.02    3.63 ^ _41900_/ZN (AOI21_X1)
   0.00    3.63 ^ _56542_/D (DFFR_X1)
           3.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56542_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.63   data arrival time
---------------------------------------------------------
           0.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54647_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _49331_/ZN (NAND2_X1)
   0.03    3.59 ^ _49332_/ZN (AOI21_X1)
   0.02    3.61 v _49333_/ZN (OAI21_X1)
   0.02    3.63 ^ _49334_/ZN (OAI21_X1)
   0.00    3.63 ^ _54647_/D (DFFR_X1)
           3.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54647_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.63   data arrival time
---------------------------------------------------------
           0.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54938_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.05    3.62 v _50128_/Z (MUX2_X1)
   0.00    3.62 v _54938_/D (DFFR_X1)
           3.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54938_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.62   data arrival time
---------------------------------------------------------
           0.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54939_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.05    3.62 v _50130_/Z (MUX2_X1)
   0.00    3.62 v _54939_/D (DFFR_X1)
           3.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54939_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.62   data arrival time
---------------------------------------------------------
           0.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54940_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.05    3.62 v _50133_/Z (MUX2_X1)
   0.00    3.62 v _54940_/D (DFFR_X1)
           3.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54940_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.62   data arrival time
---------------------------------------------------------
           0.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54941_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.03    3.57 v _50075_/ZN (AOI21_X1)
   0.05    3.62 v _50136_/Z (MUX2_X1)
   0.00    3.62 v _54941_/D (DFFR_X1)
           3.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54941_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.62   data arrival time
---------------------------------------------------------
           0.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54222_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.07    3.56 ^ _43587_/ZN (AND2_X1)
   0.06    3.62 v _43588_/Z (MUX2_X1)
   0.00    3.62 v _54222_/D (DFFR_X1)
           3.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54222_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.62   data arrival time
---------------------------------------------------------
           0.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56302_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.09    3.45 v _43425_/ZN (OR3_X4)
   0.04    3.50 ^ _43426_/ZN (NOR2_X1)
   0.04    3.54 ^ _43427_/Z (BUF_X2)
   0.02    3.56 v _52798_/ZN (AOI21_X1)
   0.05    3.61 v _52879_/Z (MUX2_X1)
   0.00    3.61 v _56302_/D (DFFR_X1)
           3.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56302_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.61   data arrival time
---------------------------------------------------------
           0.35   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54665_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.04    3.56 ^ _49369_/ZN (NOR2_X1)
   0.05    3.60 ^ _49370_/Z (XOR2_X1)
   0.00    3.60 ^ _54665_/D (DFF_X1)
           3.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54665_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.60   data arrival time
---------------------------------------------------------
           0.36   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56345_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.52 v _53356_/ZN (AND2_X1)
   0.05    3.56 ^ _53357_/ZN (NOR2_X1)
   0.01    3.57 v _53364_/ZN (INV_X1)
   0.03    3.60 ^ _53365_/ZN (OAI21_X1)
   0.00    3.60 ^ _56345_/D (DFFR_X1)
           3.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56345_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.60   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56543_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.03    3.48 v _41847_/ZN (NOR3_X1)
   0.04    3.51 ^ _41848_/ZN (OAI211_X4)
   0.04    3.56 v _41884_/ZN (NAND4_X2)
   0.04    3.59 v _41891_/ZN (AND2_X1)
   0.00    3.59 v _56543_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56543_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54342_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _46732_/ZN (AOI22_X1)
   0.02    3.59 v _46862_/ZN (OAI21_X1)
   0.00    3.59 v _54342_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54342_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54343_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _46866_/ZN (AOI22_X1)
   0.02    3.59 v _46989_/ZN (OAI21_X1)
   0.00    3.59 v _54343_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54343_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54344_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _46993_/ZN (AOI22_X1)
   0.02    3.59 v _47110_/ZN (OAI21_X1)
   0.00    3.59 v _54344_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54344_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54345_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _47114_/ZN (AOI22_X1)
   0.02    3.59 v _47237_/ZN (OAI21_X1)
   0.00    3.59 v _54345_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54345_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54346_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _47241_/ZN (AOI22_X1)
   0.02    3.59 v _47352_/ZN (OAI21_X1)
   0.00    3.59 v _54346_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54346_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54347_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _47356_/ZN (AOI22_X1)
   0.02    3.59 v _47465_/ZN (OAI21_X1)
   0.00    3.59 v _54347_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54347_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54348_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _47469_/ZN (AOI22_X1)
   0.02    3.59 v _47591_/ZN (OAI21_X1)
   0.00    3.59 v _54348_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54348_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54349_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _47595_/ZN (AOI22_X1)
   0.02    3.59 v _47695_/ZN (OAI21_X1)
   0.00    3.59 v _54349_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54349_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54340_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _46440_/ZN (AOI22_X1)
   0.02    3.58 v _46600_/ZN (OAI21_X1)
   0.00    3.58 v _54340_/D (DFFR_X1)
           3.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54340_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.58   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54341_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.08    3.51 v _46432_/Z (CLKBUF_X1)
   0.05    3.56 ^ _46604_/ZN (AOI22_X1)
   0.02    3.58 v _46726_/ZN (OAI21_X1)
   0.00    3.58 v _54341_/D (DFFR_X1)
           3.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54341_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.58   data arrival time
---------------------------------------------------------
           0.37   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _56347_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.02    3.27 v _31008_/ZN (NOR3_X1)
   0.05    3.32 v _41834_/ZN (OR2_X1)
   0.02    3.35 ^ _41837_/ZN (NOR2_X1)
   0.02    3.37 v _41838_/ZN (NAND3_X1)
   0.11    3.48 ^ _41847_/ZN (NOR3_X1)
   0.05    3.53 ^ _53356_/ZN (AND2_X1)
   0.03    3.56 v _53371_/ZN (NAND4_X1)
   0.02    3.59 ^ _53373_/ZN (OAI211_X1)
   0.00    3.59 ^ _56347_/D (DFFR_X1)
           3.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56347_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.38   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54664_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.02    3.51 v _49367_/ZN (NAND2_X1)
   0.06    3.57 v _49368_/Z (XOR2_X1)
   0.00    3.57 v _54664_/D (DFF_X1)
           3.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54664_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.57   data arrival time
---------------------------------------------------------
           0.39   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56303_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.03    3.27 ^ _41788_/ZN (OAI211_X1)
   0.07    3.33 ^ _41790_/ZN (AND3_X1)
   0.04    3.37 v _41824_/ZN (NAND4_X4)
   0.08    3.45 ^ _41833_/ZN (NOR4_X2)
   0.05    3.49 ^ _41839_/ZN (OR2_X1)
   0.02    3.51 v _41840_/ZN (AOI21_X1)
   0.06    3.57 ^ _41842_/ZN (AOI211_X1)
   0.00    3.57 ^ _56303_/D (DFFR_X1)
           3.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56303_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.57   data arrival time
---------------------------------------------------------
           0.39   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54350_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.07    3.47 v _46727_/Z (CLKBUF_X1)
   0.05    3.52 ^ _47699_/ZN (AOI22_X1)
   0.02    3.54 v _47788_/ZN (OAI21_X1)
   0.00    3.54 v _54350_/D (DFFR_X1)
           3.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54350_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.54   data arrival time
---------------------------------------------------------
           0.42   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54351_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.07    3.47 v _46727_/Z (CLKBUF_X1)
   0.05    3.52 ^ _47792_/ZN (AOI22_X1)
   0.02    3.54 v _47876_/ZN (OAI21_X1)
   0.00    3.54 v _54351_/D (DFFR_X1)
           3.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54351_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.54   data arrival time
---------------------------------------------------------
           0.42   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54663_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.04    3.49 ^ _49365_/ZN (NOR2_X1)
   0.05    3.54 ^ _49366_/Z (XOR2_X1)
   0.00    3.54 ^ _54663_/D (DFF_X1)
           3.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54663_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.54   data arrival time
---------------------------------------------------------
           0.43   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54833_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49852_/Z (MUX2_X1)
   0.00    3.51 v _54833_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54833_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54834_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49853_/Z (MUX2_X1)
   0.00    3.51 v _54834_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54834_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54835_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49854_/Z (MUX2_X1)
   0.00    3.51 v _54835_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54835_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54836_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49855_/Z (MUX2_X1)
   0.00    3.51 v _54836_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54836_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54837_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49856_/Z (MUX2_X1)
   0.00    3.51 v _54837_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54837_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54838_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49857_/Z (MUX2_X1)
   0.00    3.51 v _54838_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54838_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54839_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49858_/Z (MUX2_X1)
   0.00    3.51 v _54839_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54839_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54840_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49859_/Z (MUX2_X1)
   0.00    3.51 v _54840_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54840_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54841_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49860_/Z (MUX2_X1)
   0.00    3.51 v _54841_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54841_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54842_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49851_/Z (CLKBUF_X1)
   0.06    3.51 v _49861_/Z (MUX2_X1)
   0.00    3.51 v _54842_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54842_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54843_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49863_/Z (MUX2_X1)
   0.00    3.51 v _54843_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54843_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54844_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49864_/Z (MUX2_X1)
   0.00    3.51 v _54844_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54844_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54845_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49865_/Z (MUX2_X1)
   0.00    3.51 v _54845_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54845_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54846_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49866_/Z (MUX2_X1)
   0.00    3.51 v _54846_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54846_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54847_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49867_/Z (MUX2_X1)
   0.00    3.51 v _54847_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54847_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54848_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49868_/Z (MUX2_X1)
   0.00    3.51 v _54848_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54848_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54849_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49869_/Z (MUX2_X1)
   0.00    3.51 v _54849_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54849_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54850_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49870_/Z (MUX2_X1)
   0.00    3.51 v _54850_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54850_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54851_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49871_/Z (MUX2_X1)
   0.00    3.51 v _54851_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54851_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54852_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.09    3.45 ^ _49862_/Z (CLKBUF_X1)
   0.06    3.51 v _49872_/Z (MUX2_X1)
   0.00    3.51 v _54852_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54852_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54355_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.06    3.49 ^ _48133_/ZN (AOI22_X1)
   0.02    3.51 v _48213_/ZN (OAI21_X2)
   0.00    3.51 v _54355_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54355_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54325_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _44507_/Z (BUF_X1)
   0.04    3.49 ^ _44795_/ZN (AOI22_X1)
   0.02    3.51 v _44906_/ZN (OAI21_X1)
   0.00    3.51 v _54325_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54325_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54326_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _44507_/Z (BUF_X1)
   0.04    3.49 ^ _44916_/ZN (AOI22_X1)
   0.02    3.51 v _44987_/ZN (OAI21_X1)
   0.00    3.51 v _54326_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54326_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54327_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _44507_/Z (BUF_X1)
   0.04    3.49 ^ _44996_/ZN (AOI22_X1)
   0.02    3.51 v _45078_/ZN (OAI21_X1)
   0.00    3.51 v _54327_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54327_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54329_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _44507_/Z (BUF_X1)
   0.04    3.49 ^ _45167_/ZN (AOI22_X1)
   0.02    3.51 v _45248_/ZN (OAI21_X1)
   0.00    3.51 v _54329_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54329_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54330_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _44507_/Z (BUF_X1)
   0.04    3.49 ^ _45257_/ZN (AOI22_X1)
   0.02    3.51 v _45337_/ZN (OAI21_X1)
   0.00    3.51 v _54330_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54330_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54354_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.06    3.49 ^ _48050_/ZN (AOI22_X1)
   0.02    3.51 v _48129_/ZN (OAI21_X2)
   0.00    3.51 v _54354_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54354_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54662_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.02    3.45 v _49363_/ZN (NAND2_X1)
   0.06    3.51 v _49364_/Z (XOR2_X1)
   0.00    3.51 v _54662_/D (DFF_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54662_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54328_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _42015_/Z (BUF_X1)
   0.04    3.49 ^ _45087_/ZN (AOI22_X1)
   0.01    3.51 v _45158_/ZN (NAND2_X1)
   0.00    3.51 v _54328_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54328_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54331_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _42015_/Z (BUF_X1)
   0.04    3.49 ^ _45346_/ZN (AOI22_X1)
   0.01    3.51 v _45440_/ZN (NAND2_X1)
   0.00    3.51 v _54331_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54331_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54352_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.05    3.48 ^ _47880_/ZN (AOI22_X1)
   0.02    3.51 v _47968_/ZN (OAI21_X1)
   0.00    3.51 v _54352_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54352_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i_fast)
Endpoint: _54353_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rdata_i[15] (in)
   0.03    3.24 v _45445_/ZN (AND2_X1)
   0.03    3.27 ^ _45446_/ZN (OAI21_X1)
   0.02    3.29 v _45447_/ZN (NAND3_X1)
   0.09    3.38 ^ _45450_/ZN (AOI21_X1)
   0.05    3.43 v _46431_/ZN (NAND2_X1)
   0.05    3.48 ^ _47972_/ZN (AOI22_X1)
   0.02    3.51 v _48046_/ZN (OAI21_X1)
   0.00    3.51 v _54353_/D (DFFR_X1)
           3.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54353_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.51   data arrival time
---------------------------------------------------------
           0.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54332_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _42015_/Z (BUF_X1)
   0.03    3.48 ^ _45461_/ZN (AOI21_X1)
   0.02    3.50 v _45576_/ZN (OAI21_X1)
   0.00    3.50 v _54332_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54332_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54333_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _42015_/Z (BUF_X1)
   0.03    3.48 ^ _45585_/ZN (AOI21_X1)
   0.02    3.50 v _45681_/ZN (OAI21_X1)
   0.00    3.50 v _54333_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54333_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54334_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _42015_/Z (BUF_X1)
   0.03    3.48 ^ _45690_/ZN (AOI21_X1)
   0.02    3.50 v _45794_/ZN (OAI21_X1)
   0.00    3.50 v _54334_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54334_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54335_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _42015_/Z (BUF_X1)
   0.03    3.48 ^ _45803_/ZN (AOI21_X1)
   0.02    3.50 v _45907_/ZN (OAI21_X1)
   0.00    3.50 v _54335_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54335_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54336_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _42015_/Z (BUF_X1)
   0.03    3.48 ^ _45916_/ZN (AOI21_X1)
   0.02    3.50 v _46027_/ZN (OAI21_X1)
   0.00    3.50 v _54336_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54336_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54337_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _44507_/Z (BUF_X1)
   0.03    3.48 ^ _46036_/ZN (AOI21_X1)
   0.02    3.50 v _46158_/ZN (OAI21_X1)
   0.00    3.50 v _54337_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54337_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54338_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _44507_/Z (BUF_X1)
   0.03    3.48 ^ _46167_/ZN (AOI21_X1)
   0.02    3.50 v _46290_/ZN (OAI21_X1)
   0.00    3.50 v _54338_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54338_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54324_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _44507_/Z (BUF_X1)
   0.02    3.47 ^ _44508_/ZN (NAND2_X1)
   0.03    3.50 v _44784_/ZN (OAI211_X1)
   0.00    3.50 v _54324_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54324_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54829_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.06    3.50 v _49847_/Z (MUX2_X1)
   0.00    3.50 v _54829_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54829_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54832_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.06    3.50 v _49850_/Z (MUX2_X1)
   0.00    3.50 v _54832_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54832_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54827_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.06    3.50 v _49845_/Z (MUX2_X1)
   0.00    3.50 v _54827_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54827_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54828_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.06    3.50 v _49846_/Z (MUX2_X1)
   0.00    3.50 v _54828_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54828_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54830_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.06    3.50 v _49848_/Z (MUX2_X1)
   0.00    3.50 v _54830_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54830_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54825_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.06    3.50 v _49843_/Z (MUX2_X1)
   0.00    3.50 v _54825_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54825_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54826_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.06    3.50 v _49844_/Z (MUX2_X1)
   0.00    3.50 v _54826_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54826_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54831_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.06    3.50 v _49849_/Z (MUX2_X1)
   0.00    3.50 v _54831_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54831_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i_fast)
Endpoint: _54339_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v data_err_i (in)
   0.05    3.25 ^ _31006_/ZN (NOR2_X1)
   0.06    3.31 ^ _41902_/ZN (AND4_X1)
   0.06    3.37 ^ _41903_/Z (BUF_X1)
   0.03    3.40 v _41908_/ZN (NOR2_X1)
   0.06    3.45 v _42015_/Z (BUF_X1)
   0.03    3.48 ^ _46299_/ZN (AOI21_X1)
   0.01    3.50 v _46425_/ZN (NAND2_X1)
   0.00    3.50 v _54339_/D (DFFR_X1)
           3.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54339_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54823_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.03    3.46 v _49840_/ZN (OAI22_X1)
   0.00    3.46 v _54823_/D (DFFR_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54823_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.49   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54824_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.07    3.44 ^ _49838_/Z (BUF_X1)
   0.03    3.46 v _49842_/ZN (OAI22_X1)
   0.00    3.46 v _54824_/D (DFFR_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54824_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.49   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54661_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.04    3.43 ^ _49361_/ZN (NOR2_X1)
   0.05    3.47 ^ _49362_/Z (XOR2_X1)
   0.00    3.47 ^ _54661_/D (DFF_X1)
           3.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54661_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.47   data arrival time
---------------------------------------------------------
           0.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56442_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53412_/Z (MUX2_X1)
   0.00    3.46 v _56442_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56442_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56443_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53413_/Z (MUX2_X1)
   0.00    3.46 v _56443_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56443_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56444_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53414_/Z (MUX2_X1)
   0.00    3.46 v _56444_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56444_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56445_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53415_/Z (MUX2_X1)
   0.00    3.46 v _56445_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56445_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56446_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53416_/Z (MUX2_X1)
   0.00    3.46 v _56446_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56446_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56447_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53417_/Z (MUX2_X1)
   0.00    3.46 v _56447_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56447_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56448_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53418_/Z (MUX2_X1)
   0.00    3.46 v _56448_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56448_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56449_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53419_/Z (MUX2_X1)
   0.00    3.46 v _56449_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56449_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56450_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53420_/Z (MUX2_X1)
   0.00    3.46 v _56450_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56450_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56451_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53411_/Z (BUF_X1)
   0.05    3.46 v _53421_/Z (MUX2_X1)
   0.00    3.46 v _56451_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56451_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56452_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53423_/Z (MUX2_X1)
   0.00    3.46 v _56452_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56452_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56453_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53424_/Z (MUX2_X1)
   0.00    3.46 v _56453_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56453_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56454_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53425_/Z (MUX2_X1)
   0.00    3.46 v _56454_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56454_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56455_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53426_/Z (MUX2_X1)
   0.00    3.46 v _56455_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56455_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56456_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53427_/Z (MUX2_X1)
   0.00    3.46 v _56456_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56456_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56457_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53428_/Z (MUX2_X1)
   0.00    3.46 v _56457_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56457_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56458_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53429_/Z (MUX2_X1)
   0.00    3.46 v _56458_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56458_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56459_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53430_/Z (MUX2_X1)
   0.00    3.46 v _56459_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56459_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56460_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53431_/Z (MUX2_X1)
   0.00    3.46 v _56460_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56460_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56461_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53422_/Z (BUF_X1)
   0.05    3.46 v _53432_/Z (MUX2_X1)
   0.00    3.46 v _56461_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56461_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56462_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53434_/Z (MUX2_X1)
   0.00    3.46 v _56462_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56462_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56463_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53435_/Z (MUX2_X1)
   0.00    3.46 v _56463_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56463_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56464_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53436_/Z (MUX2_X1)
   0.00    3.46 v _56464_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56464_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56465_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53437_/Z (MUX2_X1)
   0.00    3.46 v _56465_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56465_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56466_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53438_/Z (MUX2_X1)
   0.00    3.46 v _56466_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56466_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56467_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53439_/Z (MUX2_X1)
   0.00    3.46 v _56467_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56467_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56468_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53440_/Z (MUX2_X1)
   0.00    3.46 v _56468_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56468_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56469_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53441_/Z (MUX2_X1)
   0.00    3.46 v _56469_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56469_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56470_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53442_/Z (MUX2_X1)
   0.00    3.46 v _56470_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56470_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56471_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53433_/Z (BUF_X1)
   0.05    3.46 v _53443_/Z (MUX2_X1)
   0.00    3.46 v _56471_/D (DFF_X1)
           3.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56471_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.46   data arrival time
---------------------------------------------------------
           0.50   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54660_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.02    3.38 v _49359_/ZN (NAND2_X1)
   0.06    3.44 v _49360_/Z (XOR2_X1)
   0.00    3.44 v _54660_/D (DFF_X1)
           3.44   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54660_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.44   data arrival time
---------------------------------------------------------
           0.52   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54853_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.06    3.43 v _49873_/Z (MUX2_X1)
   0.00    3.43 v _54853_/D (DFFR_X1)
           3.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54853_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.43   data arrival time
---------------------------------------------------------
           0.53   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54854_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30822_/ZN (NAND3_X1)
   0.04    3.29 ^ _49833_/ZN (AOI21_X1)
   0.02    3.31 v _49836_/ZN (OAI22_X1)
   0.06    3.37 ^ _49837_/ZN (AOI21_X1)
   0.06    3.43 v _49874_/Z (MUX2_X1)
   0.00    3.43 v _54854_/D (DFFR_X1)
           3.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54854_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.43   data arrival time
---------------------------------------------------------
           0.53   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56472_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53444_/Z (MUX2_X1)
   0.00    3.41 v _56472_/D (DFF_X1)
           3.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56472_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.41   data arrival time
---------------------------------------------------------
           0.55   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56473_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53445_/Z (MUX2_X1)
   0.00    3.41 v _56473_/D (DFF_X1)
           3.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56473_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.41   data arrival time
---------------------------------------------------------
           0.55   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56474_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ instr_rvalid_i (in)
   0.02    3.24 v _41854_/ZN (NAND2_X1)
   0.08    3.32 v _41886_/ZN (OR3_X1)
   0.04    3.36 v _41887_/Z (BUF_X1)
   0.05    3.41 v _53446_/Z (MUX2_X1)
   0.00    3.41 v _56474_/D (DFF_X1)
           3.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56474_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.41   data arrival time
---------------------------------------------------------
           0.55   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54862_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49896_/Z (MUX2_X1)
   0.00    3.40 v _54862_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54862_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54863_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49897_/Z (MUX2_X1)
   0.00    3.40 v _54863_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54863_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54864_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49898_/Z (MUX2_X1)
   0.00    3.40 v _54864_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54864_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54865_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49899_/Z (MUX2_X1)
   0.00    3.40 v _54865_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54865_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54866_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49900_/Z (MUX2_X1)
   0.00    3.40 v _54866_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54866_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54867_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49901_/Z (MUX2_X1)
   0.00    3.40 v _54867_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54867_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54868_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49902_/Z (MUX2_X1)
   0.00    3.40 v _54868_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54868_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54869_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49903_/Z (MUX2_X1)
   0.00    3.40 v _54869_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54869_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54870_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49904_/Z (MUX2_X1)
   0.00    3.40 v _54870_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54870_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54871_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49895_/Z (BUF_X1)
   0.06    3.40 v _49905_/Z (MUX2_X1)
   0.00    3.40 v _54871_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54871_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54872_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49907_/Z (MUX2_X1)
   0.00    3.40 v _54872_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54872_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54873_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49908_/Z (MUX2_X1)
   0.00    3.40 v _54873_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54873_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54874_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49909_/Z (MUX2_X1)
   0.00    3.40 v _54874_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54874_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54875_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49910_/Z (MUX2_X1)
   0.00    3.40 v _54875_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54875_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54876_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49911_/Z (MUX2_X1)
   0.00    3.40 v _54876_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54876_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54877_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49912_/Z (MUX2_X1)
   0.00    3.40 v _54877_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54877_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54878_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49913_/Z (MUX2_X1)
   0.00    3.40 v _54878_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54878_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54879_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49914_/Z (MUX2_X1)
   0.00    3.40 v _54879_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54879_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54880_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49915_/Z (MUX2_X1)
   0.00    3.40 v _54880_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54880_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54881_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_rvalid_i (in)
   0.02    3.23 ^ _49834_/ZN (NAND2_X1)
   0.05    3.27 ^ _49894_/ZN (OR2_X1)
   0.07    3.34 ^ _49906_/Z (BUF_X1)
   0.06    3.40 v _49916_/Z (MUX2_X1)
   0.00    3.40 v _54881_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54881_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54659_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.04    3.36 ^ _49357_/ZN (NOR2_X1)
   0.05    3.41 ^ _49358_/Z (XOR2_X1)
   0.00    3.41 ^ _54659_/D (DFF_X1)
           3.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54659_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.41   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _56440_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.07    3.09 ^ _32316_/Z (BUF_X1)
   0.06    3.15 ^ _32389_/Z (BUF_X1)
   0.06    3.21 ^ _32471_/Z (BUF_X1)
   0.02    3.23 v _32487_/ZN (NOR2_X1)
   0.06    3.29 ^ _32488_/ZN (AOI21_X1)
   0.05    3.34 v _32489_/ZN (OAI21_X1)
   0.06    3.40 v _53409_/Z (MUX2_X1)
   0.00    3.40 v _56440_/D (DFF_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56440_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54855_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.01    3.23 v _49880_/ZN (NOR2_X1)
   0.01    3.24 ^ _49881_/ZN (INV_X1)
   0.02    3.26 v _49882_/ZN (AOI21_X1)
   0.08    3.34 ^ _49884_/ZN (NOR3_X1)
   0.06    3.40 v _49885_/Z (MUX2_X1)
   0.00    3.40 v _54855_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54855_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54857_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.01    3.23 v _49880_/ZN (NOR2_X1)
   0.01    3.24 ^ _49881_/ZN (INV_X1)
   0.02    3.26 v _49882_/ZN (AOI21_X1)
   0.08    3.34 ^ _49884_/ZN (NOR3_X1)
   0.06    3.40 v _49893_/Z (MUX2_X1)
   0.00    3.40 v _54857_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54857_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54917_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.01    3.22 v _49875_/ZN (INV_X1)
   0.08    3.30 v _49877_/ZN (OR3_X1)
   0.03    3.32 ^ _49886_/ZN (OAI21_X1)
   0.04    3.36 ^ _50064_/Z (MUX2_X1)
   0.03    3.40 ^ _50068_/Z (MUX2_X1)
   0.00    3.40 ^ _54917_/D (DFFR_X1)
           3.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54917_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.40   data arrival time
---------------------------------------------------------
           0.57   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54856_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.01    3.23 v _49880_/ZN (NOR2_X1)
   0.01    3.24 ^ _49881_/ZN (INV_X1)
   0.02    3.26 v _49882_/ZN (AOI21_X1)
   0.08    3.34 ^ _49884_/ZN (NOR3_X1)
   0.03    3.36 v _49890_/ZN (OAI21_X1)
   0.02    3.38 ^ _49892_/ZN (OAI21_X1)
   0.00    3.38 ^ _54856_/D (DFFR_X1)
           3.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54856_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.38   data arrival time
---------------------------------------------------------
           0.58   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54658_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.04    3.29 ^ _49353_/ZN (NOR2_X1)
   0.02    3.32 v _49355_/ZN (NAND2_X1)
   0.06    3.37 v _49356_/Z (XOR2_X1)
   0.00    3.37 v _54658_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54658_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.58   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56422_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53390_/Z (MUX2_X1)
   0.00    3.37 v _56422_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56422_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56423_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53391_/Z (MUX2_X1)
   0.00    3.37 v _56423_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56423_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56424_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53392_/Z (MUX2_X1)
   0.00    3.37 v _56424_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56424_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56425_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53393_/Z (MUX2_X1)
   0.00    3.37 v _56425_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56425_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56426_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53394_/Z (MUX2_X1)
   0.00    3.37 v _56426_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56426_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56427_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53395_/Z (MUX2_X1)
   0.00    3.37 v _56427_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56427_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56428_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53396_/Z (MUX2_X1)
   0.00    3.37 v _56428_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56428_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56429_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53397_/Z (MUX2_X1)
   0.00    3.37 v _56429_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56429_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56430_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53398_/Z (MUX2_X1)
   0.00    3.37 v _56430_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56430_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56431_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53389_/Z (CLKBUF_X1)
   0.06    3.37 v _53399_/Z (MUX2_X1)
   0.00    3.37 v _56431_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56431_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56432_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53400_/Z (CLKBUF_X1)
   0.06    3.37 v _53401_/Z (MUX2_X1)
   0.00    3.37 v _56432_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56432_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56433_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53400_/Z (CLKBUF_X1)
   0.06    3.37 v _53402_/Z (MUX2_X1)
   0.00    3.37 v _56433_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56433_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56434_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53400_/Z (CLKBUF_X1)
   0.06    3.37 v _53403_/Z (MUX2_X1)
   0.00    3.37 v _56434_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56434_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56435_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53400_/Z (CLKBUF_X1)
   0.06    3.37 v _53404_/Z (MUX2_X1)
   0.00    3.37 v _56435_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56435_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56436_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53400_/Z (CLKBUF_X1)
   0.06    3.37 v _53405_/Z (MUX2_X1)
   0.00    3.37 v _56436_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56436_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56437_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53400_/Z (CLKBUF_X1)
   0.06    3.37 v _53406_/Z (MUX2_X1)
   0.00    3.37 v _56437_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56437_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56438_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53400_/Z (CLKBUF_X1)
   0.06    3.37 v _53407_/Z (MUX2_X1)
   0.00    3.37 v _56438_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56438_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56439_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53400_/Z (CLKBUF_X1)
   0.06    3.37 v _53408_/Z (MUX2_X1)
   0.00    3.37 v _56439_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56439_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56441_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.08    3.31 ^ _53400_/Z (CLKBUF_X1)
   0.06    3.37 v _53410_/Z (MUX2_X1)
   0.00    3.37 v _56441_/D (DFF_X1)
           3.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56441_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.37   data arrival time
---------------------------------------------------------
           0.59   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54942_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.01    3.23 v _49883_/ZN (NOR2_X1)
   0.09    3.32 ^ _50138_/ZN (NOR4_X1)
   0.03    3.34 v _50139_/ZN (NAND3_X1)
   0.02    3.36 ^ _50141_/ZN (OAI21_X1)
   0.00    3.36 ^ _54942_/D (DFFR_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54942_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56413_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53380_/Z (MUX2_X1)
   0.00    3.36 v _56413_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56413_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56417_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53384_/Z (MUX2_X1)
   0.00    3.36 v _56417_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56417_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56419_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53386_/Z (MUX2_X1)
   0.00    3.36 v _56419_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56419_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56421_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53388_/Z (MUX2_X1)
   0.00    3.36 v _56421_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56421_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56412_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53379_/Z (MUX2_X1)
   0.00    3.36 v _56412_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56412_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56414_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53381_/Z (MUX2_X1)
   0.00    3.36 v _56414_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56414_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56415_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53382_/Z (MUX2_X1)
   0.00    3.36 v _56415_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56415_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56416_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53383_/Z (MUX2_X1)
   0.00    3.36 v _56416_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56416_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56418_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53385_/Z (MUX2_X1)
   0.00    3.36 v _56418_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56418_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56420_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.23 ^ _53377_/ZN (NOR2_X1)
   0.07    3.30 ^ _53378_/Z (BUF_X1)
   0.06    3.36 v _53387_/Z (MUX2_X1)
   0.00    3.36 v _56420_/D (DFF_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56420_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54821_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_gnt_i (in)
   0.02    3.23 ^ _30822_/ZN (NAND3_X1)
   0.06    3.30 ^ _30826_/ZN (AND2_X1)
   0.06    3.36 v _49826_/Z (MUX2_X1)
   0.00    3.36 v _54821_/D (DFFR_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54821_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54189_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_gnt_i (in)
   0.02    3.23 ^ _30822_/ZN (NAND3_X1)
   0.06    3.30 ^ _30826_/ZN (AND2_X1)
   0.06    3.36 v _30834_/Z (MUX2_X1)
   0.00    3.36 v _54189_/D (DFFR_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54189_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54819_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_gnt_i (in)
   0.02    3.23 ^ _30822_/ZN (NAND3_X1)
   0.06    3.30 ^ _30826_/ZN (AND2_X1)
   0.06    3.36 v _49823_/Z (MUX2_X1)
   0.00    3.36 v _54819_/D (DFFR_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54819_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54820_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.01    3.21 v data_gnt_i (in)
   0.02    3.23 ^ _30822_/ZN (NAND3_X1)
   0.06    3.30 ^ _30826_/ZN (AND2_X1)
   0.06    3.36 v _49825_/Z (MUX2_X1)
   0.00    3.36 v _54820_/D (DFFR_X1)
           3.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54820_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.36   data arrival time
---------------------------------------------------------
           0.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56544_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.24 v _32167_/ZN (AND2_X1)
   0.03    3.27 v _32168_/ZN (AND2_X1)
   0.06    3.33 ^ _32169_/ZN (AOI221_X1)
   0.02    3.35 v _32174_/ZN (AOI22_X1)
   0.00    3.35 v _56544_/D (DFFR_X1)
           3.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56544_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.35   data arrival time
---------------------------------------------------------
           0.61   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54882_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.23 v _49834_/ZN (NAND2_X1)
   0.07    3.30 v _49894_/ZN (OR2_X1)
   0.05    3.34 v _49917_/Z (MUX2_X1)
   0.00    3.34 v _54882_/D (DFFR_X1)
           3.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54882_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.34   data arrival time
---------------------------------------------------------
           0.62   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54883_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.23 v _49834_/ZN (NAND2_X1)
   0.07    3.30 v _49894_/ZN (OR2_X1)
   0.05    3.34 v _49918_/Z (MUX2_X1)
   0.00    3.34 v _54883_/D (DFFR_X1)
           3.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54883_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.34   data arrival time
---------------------------------------------------------
           0.62   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54884_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.23 v _49834_/ZN (NAND2_X1)
   0.07    3.30 v _49894_/ZN (OR2_X1)
   0.05    3.34 v _49919_/Z (MUX2_X1)
   0.00    3.34 v _54884_/D (DFFR_X1)
           3.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54884_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.34   data arrival time
---------------------------------------------------------
           0.62   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _54885_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.23 v _49834_/ZN (NAND2_X1)
   0.07    3.30 v _49894_/ZN (OR2_X1)
   0.05    3.34 v _49920_/Z (MUX2_X1)
   0.00    3.34 v _54885_/D (DFFR_X1)
           3.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54885_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.34   data arrival time
---------------------------------------------------------
           0.62   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54657_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.05    3.07 v _31080_/ZN (OAI221_X1)
   0.05    3.12 v _31083_/ZN (AND4_X1)
   0.02    3.15 ^ _49339_/ZN (NAND3_X1)
   0.02    3.17 v _49341_/ZN (NOR2_X1)
   0.04    3.21 v _49345_/ZN (AND3_X1)
   0.02    3.23 ^ _49347_/ZN (NAND2_X1)
   0.01    3.24 v _49349_/ZN (NOR2_X1)
   0.02    3.27 ^ _49351_/ZN (NAND2_X1)
   0.01    3.28 v _49353_/ZN (NOR2_X1)
   0.06    3.34 v _49354_/Z (XOR2_X1)
   0.00    3.34 v _54657_/D (DFF_X1)
           3.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54657_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.34   data arrival time
---------------------------------------------------------
           0.62   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56545_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.24 v _32167_/ZN (AND2_X1)
   0.03    3.27 v _32168_/ZN (AND2_X1)
   0.06    3.33 ^ _32169_/ZN (AOI221_X1)
   0.01    3.34 v _32175_/ZN (NOR2_X1)
   0.00    3.34 v _56545_/D (DFFR_X1)
           3.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56545_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.34   data arrival time
---------------------------------------------------------
           0.62   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54822_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30825_/ZN (NAND3_X1)
   0.05    3.29 v _30826_/ZN (AND2_X1)
   0.02    3.32 ^ _49827_/ZN (NAND2_X1)
   0.02    3.33 v _49828_/ZN (OAI21_X1)
   0.00    3.33 v _54822_/D (DFFR_X1)
           3.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54822_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.33   data arrival time
---------------------------------------------------------
           0.62   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i_fast)
Endpoint: _54188_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.02    3.22 ^ data_gnt_i (in)
   0.02    3.24 v _30825_/ZN (NAND3_X1)
   0.05    3.29 v _30826_/ZN (AND2_X1)
   0.02    3.32 ^ _30827_/ZN (NAND2_X1)
   0.02    3.33 v _30830_/ZN (OAI21_X1)
   0.00    3.33 v _54188_/D (DFFR_X1)
           3.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54188_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.33   data arrival time
---------------------------------------------------------
           0.63   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56343_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.02    3.26 ^ _41818_/ZN (NAND2_X1)
   0.02    3.27 v _41819_/ZN (AOI21_X1)
   0.03    3.30 ^ _53341_/ZN (OAI21_X1)
   0.02    3.32 v _53342_/ZN (OAI21_X1)
   0.00    3.32 v _56343_/D (DFFR_X1)
           3.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56343_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -3.32   data arrival time
---------------------------------------------------------
           0.63   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54656_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.04    3.06 v _32232_/ZN (AOI21_X1)
   0.06    3.11 ^ _49341_/ZN (NOR2_X1)
   0.06    3.17 ^ _49345_/ZN (AND3_X1)
   0.02    3.19 v _49347_/ZN (NAND2_X1)
   0.04    3.23 ^ _49349_/ZN (NOR2_X1)
   0.02    3.25 v _49351_/ZN (NAND2_X1)
   0.06    3.31 v _49352_/Z (XOR2_X1)
   0.00    3.31 v _54656_/D (DFF_X1)
           3.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54656_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.31   data arrival time
---------------------------------------------------------
           0.65   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56546_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.03    3.24 v _32167_/ZN (AND2_X1)
   0.05    3.29 ^ _32176_/ZN (NOR3_X1)
   0.02    3.30 v _32179_/ZN (AOI21_X1)
   0.00    3.30 v _56546_/D (DFFR_X1)
           3.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56546_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.30   data arrival time
---------------------------------------------------------
           0.66   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54655_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.05    3.07 v _31080_/ZN (OAI221_X1)
   0.05    3.12 v _31083_/ZN (AND4_X1)
   0.02    3.15 ^ _49339_/ZN (NAND3_X1)
   0.02    3.17 v _49341_/ZN (NOR2_X1)
   0.04    3.21 v _49345_/ZN (AND3_X1)
   0.02    3.23 ^ _49347_/ZN (NAND2_X1)
   0.01    3.24 v _49349_/ZN (NOR2_X1)
   0.06    3.30 v _49350_/Z (XOR2_X1)
   0.00    3.30 v _54655_/D (DFF_X1)
           3.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54655_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.30   data arrival time
---------------------------------------------------------
           0.66   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56547_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ instr_gnt_i (in)
   0.04    3.25 ^ _32167_/ZN (AND2_X1)
   0.02    3.27 v _32178_/ZN (AOI21_X1)
   0.03    3.29 ^ _32180_/ZN (NOR2_X1)
   0.00    3.29 ^ _56547_/D (DFFR_X1)
           3.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56547_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.29   data arrival time
---------------------------------------------------------
           0.67   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56349_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.05    3.29 ^ _31007_/ZN (NOR3_X1)
   0.00    3.29 ^ _56349_/D (DFFR_X1)
           3.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56349_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.29   data arrival time
---------------------------------------------------------
           0.67   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i_fast)
Endpoint: _56350_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 ^ input external delay
   0.01    3.21 ^ data_rvalid_i (in)
   0.02    3.24 v _31005_/ZN (NAND2_X1)
   0.05    3.29 ^ _31008_/ZN (NOR3_X1)
   0.00    3.29 ^ _56350_/D (DFFR_X1)
           3.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56350_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.29   data arrival time
---------------------------------------------------------
           0.67   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54654_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.05    3.07 v _31080_/ZN (OAI221_X1)
   0.05    3.12 v _31083_/ZN (AND4_X1)
   0.02    3.15 ^ _49339_/ZN (NAND3_X1)
   0.02    3.17 v _49341_/ZN (NOR2_X1)
   0.04    3.21 v _49345_/ZN (AND3_X1)
   0.02    3.23 ^ _49347_/ZN (NAND2_X1)
   0.04    3.27 ^ _49348_/Z (XOR2_X1)
   0.00    3.27 ^ _54654_/D (DFF_X1)
           3.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54654_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.27   data arrival time
---------------------------------------------------------
           0.69   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54653_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.05    3.07 v _31080_/ZN (OAI221_X1)
   0.05    3.12 v _31083_/ZN (AND4_X1)
   0.02    3.15 ^ _49339_/ZN (NAND3_X1)
   0.02    3.17 v _49341_/ZN (NOR2_X1)
   0.04    3.21 v _49345_/ZN (AND3_X1)
   0.05    3.26 v _49346_/Z (XOR2_X1)
   0.00    3.26 v _54653_/D (DFF_X1)
           3.26   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54653_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.26   data arrival time
---------------------------------------------------------
           0.70   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54651_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.05    3.07 v _31080_/ZN (OAI221_X1)
   0.05    3.12 v _31083_/ZN (AND4_X1)
   0.02    3.15 ^ _49339_/ZN (NAND3_X1)
   0.02    3.17 v _49341_/ZN (NOR2_X1)
   0.06    3.22 v _49342_/Z (XOR2_X1)
   0.00    3.22 v _54651_/D (DFF_X1)
           3.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54651_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.22   data arrival time
---------------------------------------------------------
           0.74   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54652_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.05    3.07 v _31080_/ZN (OAI221_X1)
   0.05    3.12 v _31083_/ZN (AND4_X1)
   0.02    3.15 ^ _49339_/ZN (NAND3_X1)
   0.02    3.17 v _49341_/ZN (NOR2_X1)
   0.02    3.19 ^ _49343_/ZN (NAND2_X1)
   0.04    3.22 ^ _49344_/ZN (XNOR2_X1)
   0.00    3.22 ^ _54652_/D (DFF_X1)
           3.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54652_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.22   data arrival time
---------------------------------------------------------
           0.74   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i_fast)
Endpoint: _56549_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   1.20    3.20 v input external delay
   0.00    3.20 v instr_gnt_i (in)
   0.02    3.22 ^ _41901_/ZN (NOR2_X1)
   0.00    3.22 ^ _56549_/D (DFFR_X1)
           3.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56549_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.22   data arrival time
---------------------------------------------------------
           0.74   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54184_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.05    3.07 v _31080_/ZN (OAI221_X1)
   0.05    3.12 v _31083_/ZN (AND4_X1)
   0.01    3.14 ^ _31084_/ZN (INV_X1)
   0.04    3.17 ^ _31085_/ZN (AND2_X1)
   0.03    3.20 v _31093_/ZN (OAI211_X1)
   0.00    3.20 v _54184_/D (DFFR_X1)
           3.20   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54184_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.20   data arrival time
---------------------------------------------------------
           0.76   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54650_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.05    3.07 v _31080_/ZN (OAI221_X1)
   0.05    3.12 v _31083_/ZN (AND4_X1)
   0.02    3.15 ^ _49339_/ZN (NAND3_X1)
   0.04    3.19 ^ _49340_/Z (XOR2_X1)
   0.00    3.19 ^ _54650_/D (DFF_X1)
           3.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54650_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.19   data arrival time
---------------------------------------------------------
           0.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54754_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.04    2.92 ^ _48592_/ZN (AND3_X1)
   0.04    2.96 ^ _48593_/Z (BUF_X1)
   0.06    3.02 ^ _48594_/Z (BUF_X1)
   0.07    3.09 ^ _48595_/Z (BUF_X1)
   0.03    3.12 v _49511_/ZN (OAI211_X1)
   0.06    3.18 v _49512_/Z (MUX2_X1)
   0.00    3.18 v _54754_/D (DFFS_X1)
           3.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54754_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.18   data arrival time
---------------------------------------------------------
           0.78   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54649_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.20    3.02 ^ _31077_/ZN (NOR4_X1)
   0.05    3.07 v _31080_/ZN (OAI221_X1)
   0.05    3.12 v _31083_/ZN (AND4_X1)
   0.02    3.15 ^ _49337_/ZN (NAND2_X1)
   0.04    3.19 ^ _49338_/ZN (XNOR2_X1)
   0.00    3.19 ^ _54649_/D (DFF_X1)
           3.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54649_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.19   data arrival time
---------------------------------------------------------
           0.78   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _56548_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.11    2.92 v _32159_/ZN (OR4_X1)
   0.05    2.97 v _32160_/Z (BUF_X1)
   0.05    3.02 v _32161_/Z (BUF_X1)
   0.05    3.07 v _32162_/Z (BUF_X1)
   0.05    3.12 v _32163_/Z (BUF_X1)
   0.03    3.15 ^ _32164_/ZN (OAI21_X1)
   0.01    3.16 v _32165_/ZN (INV_X1)
   0.00    3.16 v _56548_/D (DFFR_X1)
           3.16   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56548_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.16   data arrival time
---------------------------------------------------------
           0.80   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54498_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48555_/Z (MUX2_X1)
   0.00    3.14 v _54498_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54498_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54499_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48556_/Z (MUX2_X1)
   0.00    3.14 v _54499_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54499_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54500_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48557_/Z (MUX2_X1)
   0.00    3.14 v _54500_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54500_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54501_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48558_/Z (MUX2_X1)
   0.00    3.14 v _54501_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54501_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54502_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48559_/Z (MUX2_X1)
   0.00    3.14 v _54502_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54502_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54503_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48560_/Z (MUX2_X1)
   0.00    3.14 v _54503_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54503_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54504_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48561_/Z (MUX2_X1)
   0.00    3.14 v _54504_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54504_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54505_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48562_/Z (MUX2_X1)
   0.00    3.14 v _54505_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54505_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54506_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48563_/Z (MUX2_X1)
   0.00    3.14 v _54506_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54506_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54507_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48554_/Z (BUF_X1)
   0.06    3.14 v _48564_/Z (MUX2_X1)
   0.00    3.14 v _54507_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54507_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54508_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48566_/Z (MUX2_X1)
   0.00    3.14 v _54508_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54508_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54509_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48567_/Z (MUX2_X1)
   0.00    3.14 v _54509_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54509_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54510_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48568_/Z (MUX2_X1)
   0.00    3.14 v _54510_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54510_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54511_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48569_/Z (MUX2_X1)
   0.00    3.14 v _54511_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54511_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54512_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48570_/Z (MUX2_X1)
   0.00    3.14 v _54512_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54512_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54513_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48571_/Z (MUX2_X1)
   0.00    3.14 v _54513_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54513_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54514_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48572_/Z (MUX2_X1)
   0.00    3.14 v _54514_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54514_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54515_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48573_/Z (MUX2_X1)
   0.00    3.14 v _54515_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54515_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54516_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48574_/Z (MUX2_X1)
   0.00    3.14 v _54516_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54516_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54517_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48565_/Z (BUF_X1)
   0.06    3.14 v _48575_/Z (MUX2_X1)
   0.00    3.14 v _54517_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54517_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54518_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _48577_/Z (MUX2_X1)
   0.00    3.14 v _54518_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54518_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54519_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _48578_/Z (MUX2_X1)
   0.00    3.14 v _54519_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54519_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54520_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _48579_/Z (MUX2_X1)
   0.00    3.14 v _54520_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54520_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54711_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _49448_/Z (MUX2_X1)
   0.00    3.14 v _54711_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54711_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54712_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _49449_/Z (MUX2_X1)
   0.00    3.14 v _54712_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54712_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54713_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _49450_/Z (MUX2_X1)
   0.00    3.14 v _54713_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54713_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54714_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _49451_/Z (MUX2_X1)
   0.00    3.14 v _54714_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54714_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54715_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _49452_/Z (MUX2_X1)
   0.00    3.14 v _54715_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54715_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54716_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _49453_/Z (MUX2_X1)
   0.00    3.14 v _54716_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54716_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54717_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48576_/Z (BUF_X1)
   0.06    3.14 v _49454_/Z (MUX2_X1)
   0.00    3.14 v _54717_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54717_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54489_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48544_/Z (BUF_X1)
   0.06    3.14 v _48545_/Z (MUX2_X1)
   0.00    3.14 v _54489_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54489_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54490_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48544_/Z (BUF_X1)
   0.06    3.14 v _48546_/Z (MUX2_X1)
   0.00    3.14 v _54490_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54490_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54491_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48544_/Z (BUF_X1)
   0.06    3.14 v _48547_/Z (MUX2_X1)
   0.00    3.14 v _54491_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54491_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54492_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48544_/Z (BUF_X1)
   0.06    3.14 v _48548_/Z (MUX2_X1)
   0.00    3.14 v _54492_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54492_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54493_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48544_/Z (BUF_X1)
   0.06    3.14 v _48549_/Z (MUX2_X1)
   0.00    3.14 v _54493_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54493_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54494_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48544_/Z (BUF_X1)
   0.06    3.14 v _48550_/Z (MUX2_X1)
   0.00    3.14 v _54494_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54494_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54495_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48544_/Z (BUF_X1)
   0.06    3.14 v _48551_/Z (MUX2_X1)
   0.00    3.14 v _54495_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54495_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54496_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48544_/Z (BUF_X1)
   0.06    3.14 v _48552_/Z (MUX2_X1)
   0.00    3.14 v _54496_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54496_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54497_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _48544_/Z (BUF_X1)
   0.06    3.14 v _48553_/Z (MUX2_X1)
   0.00    3.14 v _54497_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54497_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54718_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _49067_/Z (BUF_X1)
   0.06    3.14 v _49455_/Z (MUX2_X1)
   0.00    3.14 v _54718_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54718_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54719_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _49067_/Z (BUF_X1)
   0.06    3.14 v _49456_/Z (MUX2_X1)
   0.00    3.14 v _54719_/D (DFFR_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54719_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54720_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.95 ^ _41634_/ZN (NAND2_X1)
   0.06    3.01 ^ _41635_/Z (BUF_X1)
   0.07    3.08 ^ _49067_/Z (BUF_X1)
   0.06    3.14 v _49457_/Z (MUX2_X1)
   0.00    3.14 v _54720_/D (DFFS_X1)
           3.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54720_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -3.14   data arrival time
---------------------------------------------------------
           0.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _54753_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.04    2.83 ^ _32182_/ZN (OR2_X1)
   0.05    2.88 ^ _41626_/ZN (AND2_X1)
   0.03    2.91 v _41631_/ZN (NAND3_X1)
   0.05    2.96 v _48580_/Z (BUF_X1)
   0.08    3.04 ^ _49506_/ZN (NOR3_X1)
   0.01    3.05 v _49508_/ZN (NOR3_X1)
   0.04    3.09 ^ _49509_/ZN (AOI21_X1)
   0.00    3.09 ^ _54753_/D (DFFS_X1)
           3.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _54753_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -3.09   data arrival time
---------------------------------------------------------
           0.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i_fast)
Endpoint: _56348_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v irq_fast_i[11] (in)
   0.05    2.46 ^ _31055_/ZN (AOI22_X1)
   0.01    2.47 v _31056_/ZN (INV_X1)
   0.08    2.55 ^ _31057_/ZN (AOI221_X1)
   0.03    2.58 v _31060_/ZN (NAND3_X1)
   0.08    2.66 v _31068_/ZN (OR3_X1)
   0.04    2.70 ^ _31069_/ZN (AOI21_X1)
   0.02    2.72 v _31070_/ZN (NAND2_X1)
   0.02    2.74 ^ _31073_/ZN (AOI21_X1)
   0.05    2.79 ^ _31074_/ZN (OR4_X1)
   0.03    2.81 v _31075_/ZN (NOR2_X1)
   0.02    2.83 ^ _53374_/ZN (NAND3_X1)
   0.02    2.85 v _53375_/ZN (OAI21_X1)
   0.00    2.85 v _56348_/D (DFFR_X1)
           2.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56348_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.85   data arrival time
---------------------------------------------------------
           1.11   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i_fast)
Endpoint: _56354_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v debug_req_i (in)
   0.05    2.46 ^ _30839_/ZN (OAI21_X1)
   0.01    2.47 v _30840_/ZN (INV_X1)
   0.00    2.47 v _56354_/D (DFFR_X1)
           2.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56354_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.47   data arrival time
---------------------------------------------------------
           1.49   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i_fast)
Endpoint: _56357_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v debug_req_i (in)
   0.02    2.42 ^ _32153_/ZN (INV_X1)
   0.04    2.46 ^ _32157_/ZN (AND3_X1)
   0.00    2.46 ^ _56357_/D (DFFR_X1)
           2.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56357_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.46   data arrival time
---------------------------------------------------------
           1.51   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i_fast)
Endpoint: _56356_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 ^ input external delay
   0.01    2.41 ^ debug_req_i (in)
   0.01    2.42 v _32153_/ZN (INV_X1)
   0.03    2.45 ^ _32156_/ZN (AOI21_X1)
   0.00    2.45 ^ _56356_/D (DFFR_X1)
           2.45   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56356_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.45   data arrival time
---------------------------------------------------------
           1.51   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i_fast)
Endpoint: _56355_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.40    2.40 v input external delay
   0.00    2.40 v debug_req_i (in)
   0.02    2.42 ^ _32153_/ZN (INV_X1)
   0.01    2.43 v _32155_/ZN (NAND2_X1)
   0.00    2.43 v _56355_/D (DFFR_X1)
           2.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _56355_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.43   data arrival time
---------------------------------------------------------
           1.53   slack (MET)


