

================================================================
== Vitis HLS Report for 'mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1'
================================================================
* Date:           Wed Jan 14 10:28:28 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k1_l_S_j_0_j1  |     4101|     4101|         7|          1|          1|  4096|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 10 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 11 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %j1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [kernel.cpp:65]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [kernel.cpp:65]   --->   Operation 18 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.02ns)   --->   "%add_ln65_1 = add i13 %indvar_flatten_load, i13 1" [kernel.cpp:65]   --->   Operation 19 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.preheader1, void %.preheader.preheader.exitStub" [kernel.cpp:65]   --->   Operation 20 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j1_load = load i7 %j1" [kernel.cpp:69]   --->   Operation 21 'load' 'j1_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k1_load = load i7 %k1" [kernel.cpp:65]   --->   Operation 22 'load' 'k1_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln65 = add i7 %k1_load, i7 1" [kernel.cpp:65]   --->   Operation 23 'add' 'add_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln69 = icmp_eq  i7 %j1_load, i7 64" [kernel.cpp:69]   --->   Operation 24 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.37ns)   --->   "%select_ln65 = select i1 %icmp_ln69, i7 0, i7 %j1_load" [kernel.cpp:65]   --->   Operation 25 'select' 'select_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.37ns)   --->   "%select_ln65_1 = select i1 %icmp_ln69, i7 %add_ln65, i7 %k1_load" [kernel.cpp:65]   --->   Operation 26 'select' 'select_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i7 %select_ln65_1" [kernel.cpp:71]   --->   Operation 27 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln71, i6 0" [kernel.cpp:65]   --->   Operation 28 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %select_ln65_1" [kernel.cpp:65]   --->   Operation 29 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v19_addr = getelementptr i32 %v19, i64 0, i64 %zext_ln65" [kernel.cpp:66]   --->   Operation 30 'getelementptr' 'v19_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%v19_load = load i6 %v19_addr" [kernel.cpp:65]   --->   Operation 31 'load' 'v19_load' <Predicate = (!icmp_ln65)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %select_ln65" [kernel.cpp:69]   --->   Operation 32 'zext' 'zext_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %select_ln65" [kernel.cpp:71]   --->   Operation 33 'zext' 'zext_ln71' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%add_ln71 = add i12 %tmp_4_cast, i12 %zext_ln71" [kernel.cpp:71]   --->   Operation 34 'add' 'add_ln71' <Predicate = (!icmp_ln65)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i12 %add_ln71" [kernel.cpp:71]   --->   Operation 35 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v15_addr = getelementptr i32 %v15, i64 0, i64 %zext_ln71_1" [kernel.cpp:71]   --->   Operation 36 'getelementptr' 'v15_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.29ns)   --->   "%v26 = load i12 %v15_addr" [kernel.cpp:71]   --->   Operation 37 'load' 'v26' <Predicate = (!icmp_ln65)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%d_row_addr = getelementptr i32 %d_row, i64 0, i64 %zext_ln69" [kernel.cpp:74]   --->   Operation 38 'getelementptr' 'd_row_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln69 = add i7 %select_ln65, i7 1" [kernel.cpp:69]   --->   Operation 39 'add' 'add_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln65 = store i13 %add_ln65_1, i13 %indvar_flatten" [kernel.cpp:65]   --->   Operation 40 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln65 = store i7 %select_ln65_1, i7 %k1" [kernel.cpp:65]   --->   Operation 41 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.46>
ST_1 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln69 = store i7 %add_ln69, i7 %j1" [kernel.cpp:69]   --->   Operation 42 'store' 'store_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 43 [1/2] (1.29ns)   --->   "%v19_load = load i6 %v19_addr" [kernel.cpp:65]   --->   Operation 43 'load' 'v19_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 44 [1/2] (1.29ns)   --->   "%v26 = load i12 %v15_addr" [kernel.cpp:71]   --->   Operation 44 'load' 'v26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 45 [2/2] (5.91ns)   --->   "%v28 = fmul i32 %v19_load, i32 %v26" [kernel.cpp:73]   --->   Operation 45 'fmul' 'v28' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [2/2] (1.29ns)   --->   "%v29 = load i6 %d_row_addr" [kernel.cpp:74]   --->   Operation 46 'load' 'v29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 47 [1/2] (5.91ns)   --->   "%v28 = fmul i32 %v19_load, i32 %v26" [kernel.cpp:73]   --->   Operation 47 'fmul' 'v28' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/2] (1.29ns)   --->   "%v29 = load i6 %d_row_addr" [kernel.cpp:74]   --->   Operation 48 'load' 'v29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 49 [3/3] (7.29ns)   --->   "%v30 = fadd i32 %v29, i32 %v28" [kernel.cpp:75]   --->   Operation 49 'fadd' 'v30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 50 [2/3] (7.29ns)   --->   "%v30 = fadd i32 %v29, i32 %v28" [kernel.cpp:75]   --->   Operation 50 'fadd' 'v30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 51 [1/3] (7.29ns)   --->   "%v30 = fadd i32 %v29, i32 %v28" [kernel.cpp:75]   --->   Operation 51 'fadd' 'v30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k1_l_S_j_0_j1_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [kernel.cpp:69]   --->   Operation 54 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:69]   --->   Operation 55 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln76 = store i32 %v30, i6 %d_row_addr" [kernel.cpp:76]   --->   Operation 56 'store' 'store_ln76' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                  (alloca           ) [ 01000000]
k1                  (alloca           ) [ 01000000]
indvar_flatten      (alloca           ) [ 01000000]
store_ln0           (store            ) [ 00000000]
store_ln0           (store            ) [ 00000000]
store_ln0           (store            ) [ 00000000]
br_ln0              (br               ) [ 00000000]
indvar_flatten_load (load             ) [ 00000000]
icmp_ln65           (icmp             ) [ 01111110]
add_ln65_1          (add              ) [ 00000000]
br_ln65             (br               ) [ 00000000]
j1_load             (load             ) [ 00000000]
k1_load             (load             ) [ 00000000]
add_ln65            (add              ) [ 00000000]
icmp_ln69           (icmp             ) [ 00000000]
select_ln65         (select           ) [ 00000000]
select_ln65_1       (select           ) [ 00000000]
trunc_ln71          (trunc            ) [ 00000000]
tmp_4_cast          (bitconcatenate   ) [ 00000000]
zext_ln65           (zext             ) [ 00000000]
v19_addr            (getelementptr    ) [ 01100000]
zext_ln69           (zext             ) [ 00000000]
zext_ln71           (zext             ) [ 00000000]
add_ln71            (add              ) [ 00000000]
zext_ln71_1         (zext             ) [ 00000000]
v15_addr            (getelementptr    ) [ 01100000]
d_row_addr          (getelementptr    ) [ 01111111]
add_ln69            (add              ) [ 00000000]
store_ln65          (store            ) [ 00000000]
store_ln65          (store            ) [ 00000000]
store_ln69          (store            ) [ 00000000]
v19_load            (load             ) [ 01010000]
v26                 (load             ) [ 01010000]
v28                 (fmul             ) [ 01001110]
v29                 (load             ) [ 01001110]
v30                 (fadd             ) [ 01000001]
specloopname_ln0    (specloopname     ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
specpipeline_ln69   (specpipeline     ) [ 00000000]
specloopname_ln69   (specloopname     ) [ 00000000]
store_ln76          (store            ) [ 00000000]
br_ln0              (br               ) [ 00000000]
ret_ln0             (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v19">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_row">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_row"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k1_l_S_j_0_j1_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="k1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="v19_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="v15_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="12" slack="0"/>
<pin id="71" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v15_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v26/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="d_row_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_row_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="6"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="0" index="2" bw="0" slack="1"/>
<pin id="92" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="95" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v29/2 store_ln76/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v30/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v28/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="13" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="7" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="7" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="0"/>
<pin id="123" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln65_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="13" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln65_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j1_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="k1_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln65_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln69_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln65_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln65_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln71_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_4_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="6" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln65_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln69_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln71_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln71_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln71_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln69_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln65_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="0" index="1" bw="13" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln65_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln69_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="j1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="k1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="indvar_flatten_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="249" class="1005" name="icmp_ln65_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="5"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="253" class="1005" name="v19_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="1"/>
<pin id="255" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v19_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="v15_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="1"/>
<pin id="260" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v15_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="d_row_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="1"/>
<pin id="265" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d_row_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="v19_load_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19_load "/>
</bind>
</comp>

<comp id="274" class="1005" name="v26_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v26 "/>
</bind>
</comp>

<comp id="279" class="1005" name="v28_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v28 "/>
</bind>
</comp>

<comp id="284" class="1005" name="v29_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v29 "/>
</bind>
</comp>

<comp id="289" class="1005" name="v30_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="104"><net_src comp="61" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="74" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="136" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="136" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="148" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="142" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="139" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="162" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="190"><net_src comp="154" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="195"><net_src comp="154" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="174" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="211"><net_src comp="154" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="130" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="162" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="207" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="42" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="238"><net_src comp="46" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="245"><net_src comp="50" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="252"><net_src comp="124" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="54" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="261"><net_src comp="67" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="266"><net_src comp="80" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="272"><net_src comp="61" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="277"><net_src comp="74" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="282"><net_src comp="100" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="287"><net_src comp="87" pin="7"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="292"><net_src comp="96" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="87" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_row | {7 }
 - Input state : 
	Port: mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 : v19 | {1 2 }
	Port: mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 : v15 | {1 2 }
	Port: mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 : d_row | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln65 : 2
		add_ln65_1 : 2
		br_ln65 : 3
		j1_load : 1
		k1_load : 1
		add_ln65 : 2
		icmp_ln69 : 2
		select_ln65 : 3
		select_ln65_1 : 3
		trunc_ln71 : 4
		tmp_4_cast : 5
		zext_ln65 : 4
		v19_addr : 5
		v19_load : 6
		zext_ln69 : 4
		zext_ln71 : 4
		add_ln71 : 6
		zext_ln71_1 : 7
		v15_addr : 8
		v26 : 9
		d_row_addr : 5
		add_ln69 : 4
		store_ln65 : 3
		store_ln65 : 4
		store_ln69 : 5
	State 2
		v28 : 1
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |       grp_fu_96      |    2    |   177   |   229   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_100      |    3    |   128   |    77   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln65_1_fu_130  |    0    |    0    |    20   |
|    add   |    add_ln65_fu_142   |    0    |    0    |    14   |
|          |    add_ln71_fu_196   |    0    |    0    |    19   |
|          |    add_ln69_fu_207   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln65_fu_124   |    0    |    0    |    12   |
|          |   icmp_ln69_fu_148   |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln65_fu_154  |    0    |    0    |    7    |
|          | select_ln65_1_fu_162 |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln71_fu_170  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|   tmp_4_cast_fu_174  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln65_fu_182   |    0    |    0    |    0    |
|   zext   |   zext_ln69_fu_187   |    0    |    0    |    0    |
|          |   zext_ln71_fu_192   |    0    |    0    |    0    |
|          |  zext_ln71_1_fu_202  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   305   |   409   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  d_row_addr_reg_263  |    6   |
|   icmp_ln65_reg_249  |    1   |
|indvar_flatten_reg_242|   13   |
|      j1_reg_228      |    7   |
|      k1_reg_235      |    7   |
|   v15_addr_reg_258   |   12   |
|   v19_addr_reg_253   |    6   |
|   v19_load_reg_269   |   32   |
|      v26_reg_274     |   32   |
|      v28_reg_279     |   32   |
|      v29_reg_284     |   32   |
|      v30_reg_289     |   32   |
+----------------------+--------+
|         Total        |   212  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_74 |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_100    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_100    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   164  ||   1.84  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |   409  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   212  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   517  |   445  |
+-----------+--------+--------+--------+--------+
