m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
Eraminfr_be
w1743544563
DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
dC:/Users/steve/classes/ESD1/lab6_part3_tb
8C:/Users/steve/classes/ESD1/lab6/quartus/part3/ip/ram_be/raminfr_be.vhd
FC:/Users/steve/classes/ESD1/lab6/quartus/part3/ip/ram_be/raminfr_be.vhd
l0
L11
Vb3>zR;]F6h0aA@iBnn9>20
!s100 13?miQ]2]Z`>W<2OFW5<N1
OV;C;10.5b;63
32
!s110 1743544579
!i10b 1
!s108 1743544579.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/steve/classes/ESD1/lab6/quartus/part3/ip/ram_be/raminfr_be.vhd|
!s107 C:/Users/steve/classes/ESD1/lab6/quartus/part3/ip/ram_be/raminfr_be.vhd|
!i113 1
o-work work -2002 -explicit
tExplicit 1 CvgOpt 0
