--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml taximeter_2.twx taximeter_2.ncd -o taximeter_2.twr
taximeter_2.pcf -ucf taximeter_2.ucf

Design file:              taximeter_2.ncd
Physical constraint file: taximeter_2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
start       |   48.168(R)|   -0.520(R)|clk_50MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_50MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
power_on    |   10.544(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<0>  |   11.206(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<1>  |   11.831(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<2>  |   12.185(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<3>  |   11.730(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<4>  |   12.419(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<5>  |   11.493(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<6>  |   11.784(R)|clk_50MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz      |    5.289|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
start          |power_on       |    7.567|
---------------+---------------+---------+


Analysis completed Thu Nov 16 09:41:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



