// Seed: 3507210187
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    output tri0 id_4,
    output uwire id_5,
    output tri id_6,
    output wor id_7
);
  wire id_9;
  wor  id_10;
  assign id_10 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1
    , id_8,
    input supply0 id_2,
    input logic id_3,
    output tri id_4,
    output tri id_5,
    output tri0 id_6
);
  always @(negedge 1 or posedge 1) id_8 <= id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_6,
      id_4,
      id_5,
      id_6
  );
  assign modCall_1.type_13 = 0;
endmodule
