--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/Designs/DCSE/Modulo2/Modulo2/DCSEP2_Inst/DCSEP2_Inst.ise -intstyle ise -v 3
-s 4 -xml DCSEP2 DCSEP2.ncd -o DCSEP2.twr DCSEP2.pcf

Design file:              DCSEP2.ncd
Physical constraint file: DCSEP2.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.41 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock inter<0>
------------+------------+------------+-------------------+--------+
            |  Setup to  |  Hold to   |                   | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
------------+------------+------------+-------------------+--------+
up_down     |    0.803(R)|    2.418(R)|Inst_ramdump/clkRAM|   0.000|
------------+------------+------------+-------------------+--------+

Setup/Hold to clock inter<1>
------------+------------+------------+-------------------+--------+
            |  Setup to  |  Hold to   |                   | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
------------+------------+------------+-------------------+--------+
up_down     |    0.885(R)|    2.316(R)|Inst_ramdump/clkRAM|   0.000|
------------+------------+------------+-------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit_out<0>|    7.421(R)|clk50_BUFGP       |   0.000|
digit_out<1>|    7.158(R)|clk50_BUFGP       |   0.000|
digit_out<2>|    7.749(R)|clk50_BUFGP       |   0.000|
digit_out<3>|    7.161(R)|clk50_BUFGP       |   0.000|
seg_out<0>  |    7.736(R)|clk50_BUFGP       |   0.000|
seg_out<1>  |    7.171(R)|clk50_BUFGP       |   0.000|
seg_out<2>  |    7.450(R)|clk50_BUFGP       |   0.000|
seg_out<3>  |    7.216(R)|clk50_BUFGP       |   0.000|
seg_out<4>  |    7.691(R)|clk50_BUFGP       |   0.000|
seg_out<5>  |    7.184(R)|clk50_BUFGP       |   0.000|
seg_out<6>  |    7.224(R)|clk50_BUFGP       |   0.000|
seg_out<7>  |    7.699(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.108|         |         |         |
inter<0>       |    4.247|         |         |         |
inter<1>       |    4.247|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock inter<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
inter<0>       |    3.736|    1.724|         |    2.361|
inter<1>       |    3.736|    1.724|         |    2.361|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock inter<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
inter<0>       |    3.736|    1.724|         |    2.361|
inter<1>       |    3.736|    1.724|         |    2.361|
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 09 20:50:53 2008 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



