/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [10:0] _04_;
  wire [7:0] _05_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [27:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(in_data[23] ? celloutsig_0_0z[0] : celloutsig_0_4z[1]);
  assign celloutsig_1_1z = !(in_data[129] ? in_data[175] : in_data[188]);
  assign celloutsig_0_1z = !(celloutsig_0_0z[0] ? in_data[94] : celloutsig_0_0z[0]);
  assign celloutsig_1_3z = !(in_data[187] ? celloutsig_1_2z[24] : in_data[168]);
  assign celloutsig_1_5z = !(celloutsig_1_2z[14] ? celloutsig_1_0z[0] : celloutsig_1_0z[0]);
  assign celloutsig_1_7z = !(in_data[170] ? celloutsig_1_6z[2] : celloutsig_1_3z);
  assign celloutsig_1_18z = !(celloutsig_1_10z[12] ? celloutsig_1_5z : _03_);
  reg [10:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _13_ <= 11'h000;
    else _13_ <= in_data[72:62];
  assign { _04_[10:3], _00_, _04_[1:0] } = _13_;
  reg [7:0] _14_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 8'h00;
    else _14_ <= celloutsig_1_4z[7:0];
  assign { _05_[7:4], _03_, _05_[2], _01_, _02_ } = _14_;
  assign celloutsig_0_0z = in_data[31:22] % { 1'h1, in_data[90:82] };
  assign celloutsig_1_19z = { in_data[149:144], celloutsig_1_7z } % { 1'h1, celloutsig_1_17z[6:2], celloutsig_1_18z };
  assign celloutsig_0_4z = celloutsig_0_0z % { 1'h1, _04_[9:3], _00_, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z[2], _04_[10:3], _00_, _04_[1:0] } % { 1'h1, celloutsig_0_2z[10:0] };
  assign celloutsig_1_0z = in_data[150:147] % { 1'h1, in_data[143:141] };
  assign celloutsig_1_2z = { in_data[123:104], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[178:152] };
  assign celloutsig_1_4z = { in_data[179:170], celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[7:1], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_2z[6:3] % { 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_8z = celloutsig_1_6z % { 1'h1, in_data[111:109] };
  assign celloutsig_1_9z = { celloutsig_1_2z[27:14], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } % { 1'h1, celloutsig_1_2z[22:21], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_2z[23:14], celloutsig_1_8z } % { 1'h1, in_data[188:176] };
  assign celloutsig_0_2z = in_data[60:45] % { 1'h1, in_data[47:34], celloutsig_0_1z };
  assign celloutsig_1_17z = celloutsig_1_9z[19:5] % { 1'h1, celloutsig_1_2z[19:18], celloutsig_1_4z };
  assign _04_[2] = _00_;
  assign { _05_[3], _05_[1:0] } = { _03_, _01_, _02_ };
  assign { out_data[128], out_data[102:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
