<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1727183895">
  <File Type="VDS-TIMING-PB" Name="UART_to_PWM_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="UART_to_PWM_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="UART_to_PWM_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="UART_to_PWM_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="UART_to_PWM_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="UART_to_PWM_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="UART_to_PWM_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="UART_to_PWM_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="UART_to_PWM_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/emb_sys_vivado/clk_divider.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../clk_divider.vhd"/>
        <Attr Name="ImportTime" Val="1727181110"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/emb_sys_vivado/rx_mod_rtl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../rx_mod_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1727181107"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/xslice.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/LUT.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../EmbeddedSystems/UART2PWM/project_uart_pwm/project_uart_pwm.srcs/sources_1/new/LUT.vhd"/>
        <Attr Name="ImportTime" Val="1726572264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/counter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_1/project_1.srcs/sources_1/new/counter.vhd"/>
        <Attr Name="ImportTime" Val="1727176471"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/comparator.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_1/project_1.srcs/sources_1/new/comparator.vhd"/>
        <Attr Name="ImportTime" Val="1727176807"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/UART_to_PWM/UART_to_PWM.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/UART_to_PWM/hdl/UART_to_PWM_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/emb_sys_vivado/tx_mod_fsm.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../tx_mod_fsm.vhd"/>
        <Attr Name="ImportTime" Val="1727181101"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="UART_to_PWM_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="UART_to_PWM_rx_mod_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_to_PWM_clk_divider_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_to_PWM_counter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_to_PWM_LUT_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_to_PWM_comparator_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UART_to_PWM_xl_slice_0_0"/>
</GenRun>
