<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf533 › include › mach › anomaly.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>anomaly.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> * This file is under version control at</span>
<span class="cm"> *   svn://sources.blackfin.uclinux.org/toolchain/trunk/proc-defs/header-frags/</span>
<span class="cm"> * and can be replaced with that version at any time</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2011 Analog Devices Inc.</span>
<span class="cm"> * Licensed under the Clear BSD license.</span>
<span class="cm"> */</span>

<span class="cm">/* This file should be up to date with:</span>
<span class="cm"> *  - Revision G, 05/23/2011; ADSP-BF531/BF532/BF533 Blackfin Processor Anomaly List</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_ANOMALY_H_</span>
<span class="cp">#define _MACH_ANOMALY_H_</span>

<span class="cm">/* We do not support 0.1 or 0.2 silicon - sorry */</span>
<span class="cp">#if __SILICON_REVISION__ &lt; 3</span>
<span class="cp"># error will not work on BF533 silicon version 0.0, 0.1, or 0.2</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(__ADSPBF531__)</span>
<span class="cp"># define ANOMALY_BF531 1</span>
<span class="cp">#else</span>
<span class="cp"># define ANOMALY_BF531 0</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__ADSPBF532__)</span>
<span class="cp"># define ANOMALY_BF532 1</span>
<span class="cp">#else</span>
<span class="cp"># define ANOMALY_BF532 0</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__ADSPBF533__)</span>
<span class="cp"># define ANOMALY_BF533 1</span>
<span class="cp">#else</span>
<span class="cp"># define ANOMALY_BF533 0</span>
<span class="cp">#endif</span>

<span class="cm">/* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */</span>
<span class="cp">#define ANOMALY_05000074 (1)</span>
<span class="cm">/* UART Line Status Register (UART_LSR) Bits Are Not Updated at the Same Time */</span>
<span class="cp">#define ANOMALY_05000099 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Watchpoint Status Register (WPSTAT) Bits Are Set on Every Corresponding Match */</span>
<span class="cp">#define ANOMALY_05000105 (__SILICON_REVISION__ &gt; 2)</span>
<span class="cm">/* DMA_RUN Bit Is Not Valid after a Peripheral Receive Channel DMA Stops */</span>
<span class="cp">#define ANOMALY_05000119 (1)</span>
<span class="cm">/* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */</span>
<span class="cp">#define ANOMALY_05000122 (1)</span>
<span class="cm">/* Instruction DMA Can Cause Data Cache Fills to Fail (Boot Implications) */</span>
<span class="cp">#define ANOMALY_05000158 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* PPI Data Lengths between 8 and 16 Do Not Zero Out Upper Bits */</span>
<span class="cp">#define ANOMALY_05000166 (1)</span>
<span class="cm">/* Turning SPORTs on while External Frame Sync Is Active May Corrupt Data */</span>
<span class="cp">#define ANOMALY_05000167 (1)</span>
<span class="cm">/* PPI_COUNT Cannot Be Programmed to 0 in General Purpose TX or RX Modes */</span>
<span class="cp">#define ANOMALY_05000179 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* PPI_DELAY Not Functional in PPI Modes with 0 Frame Syncs */</span>
<span class="cp">#define ANOMALY_05000180 (1)</span>
<span class="cm">/* Timer Pin Limitations for PPI TX Modes with External Frame Syncs */</span>
<span class="cp">#define ANOMALY_05000183 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* False Protection Exceptions when Speculative Fetch Is Cancelled */</span>
<span class="cp">#define ANOMALY_05000189 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* False I/O Pin Interrupts on Edge-Sensitive Inputs When Polarity Setting Is Changed */</span>
<span class="cp">#define ANOMALY_05000193 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* Restarting SPORT in Specific Modes May Cause Data Corruption */</span>
<span class="cp">#define ANOMALY_05000194 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* Failing MMR Accesses when Preceding Memory Read Stalls */</span>
<span class="cp">#define ANOMALY_05000198 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Current DMA Address Shows Wrong Value During Carry Fix */</span>
<span class="cp">#define ANOMALY_05000199 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* SPORT TFS and DT Are Incorrectly Driven During Inactive Channels in Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000200 (__SILICON_REVISION__ == 3 || __SILICON_REVISION__ == 4)</span>
<span class="cm">/* Receive Frame Sync Not Ignored During Active Frames in SPORT Multi-Channel Mode */</span>
<span class="cp">#define ANOMALY_05000201 (__SILICON_REVISION__ == 3)</span>
<span class="cm">/* Possible Infinite Stall with Specific Dual-DAG Situation */</span>
<span class="cp">#define ANOMALY_05000202 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Specific Sequence That Can Cause DMA Error or DMA Stopping */</span>
<span class="cp">#define ANOMALY_05000203 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* Incorrect Data Read with Writethrough &quot;Allocate Cache Lines on Reads Only&quot; Cache Mode */</span>
<span class="cp">#define ANOMALY_05000204 (__SILICON_REVISION__ &lt; 4 &amp;&amp; ANOMALY_BF533)</span>
<span class="cm">/* Recovery from &quot;Brown-Out&quot; Condition */</span>
<span class="cp">#define ANOMALY_05000207 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* VSTAT Status Bit in PLL_STAT Register Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000208 (1)</span>
<span class="cm">/* Speed Path in Computational Unit Affects Certain Instructions */</span>
<span class="cp">#define ANOMALY_05000209 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* UART TX Interrupt Masked Erroneously */</span>
<span class="cp">#define ANOMALY_05000215 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* NMI Event at Boot Time Results in Unpredictable State */</span>
<span class="cp">#define ANOMALY_05000219 (1)</span>
<span class="cm">/* Incorrect Pulse-Width of UART Start Bit */</span>
<span class="cp">#define ANOMALY_05000225 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Scratchpad Memory Bank Reads May Return Incorrect Data */</span>
<span class="cp">#define ANOMALY_05000227 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* SPI Slave Boot Mode Modifies Registers from Reset Value */</span>
<span class="cp">#define ANOMALY_05000229 (1)</span>
<span class="cm">/* UART Receiver is Less Robust Against Baudrate Differences in Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000230 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* UART STB Bit Incorrectly Affects Receiver Setting */</span>
<span class="cp">#define ANOMALY_05000231 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* PPI_FS3 Is Not Driven in 2 or 3 Internal Frame Sync Transmit Modes */</span>
<span class="cp">#define ANOMALY_05000233 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* Incorrect Revision Number in DSPID Register */</span>
<span class="cp">#define ANOMALY_05000234 (__SILICON_REVISION__ == 4)</span>
<span class="cm">/* DF Bit in PLL_CTL Register Does Not Respond to Hardware Reset */</span>
<span class="cp">#define ANOMALY_05000242 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* If I-Cache Is On, CSYNC/SSYNC/IDLE Around Change of Control Causes Failures */</span>
<span class="cp">#define ANOMALY_05000244 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* False Hardware Error from an Access in the Shadow of a Conditional Branch */</span>
<span class="cp">#define ANOMALY_05000245 (1)</span>
<span class="cm">/* Data CPLBs Should Prevent False Hardware Errors */</span>
<span class="cp">#define ANOMALY_05000246 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Incorrect Bit Shift of Data Word in Multichannel (TDM) Mode in Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000250 (__SILICON_REVISION__ == 4)</span>
<span class="cm">/* Maximum External Clock Speed for Timers */</span>
<span class="cp">#define ANOMALY_05000253 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock */</span>
<span class="cp">#define ANOMALY_05000254 (__SILICON_REVISION__ &gt; 4)</span>
<span class="cm">/* Entering Hibernate State with RTC Seconds Interrupt Not Functional */</span>
<span class="cp">#define ANOMALY_05000255 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Interrupt/Exception During Short Hardware Loop May Cause Bad Instruction Fetches */</span>
<span class="cp">#define ANOMALY_05000257 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Instruction Cache Is Corrupted When Bits 9 and 12 of the ICPLB Data Registers Differ */</span>
<span class="cp">#define ANOMALY_05000258 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* ICPLB_STATUS MMR Register May Be Corrupted */</span>
<span class="cp">#define ANOMALY_05000260 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* DCPLB_FAULT_ADDR MMR Register May Be Corrupted */</span>
<span class="cp">#define ANOMALY_05000261 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Stores To Data Cache May Be Lost */</span>
<span class="cp">#define ANOMALY_05000262 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Hardware Loop Corrupted When Taking an ICPLB Exception */</span>
<span class="cp">#define ANOMALY_05000263 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* CSYNC/SSYNC/IDLE Causes Infinite Stall in Penultimate Instruction in Hardware Loop */</span>
<span class="cp">#define ANOMALY_05000264 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */</span>
<span class="cp">#define ANOMALY_05000265 (1)</span>
<span class="cm">/* High I/O Activity Causes Output Voltage of Internal Voltage Regulator (Vddint) to Increase */</span>
<span class="cp">#define ANOMALY_05000269 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* High I/O Activity Causes Output Voltage of Internal Voltage Regulator (Vddint) to Decrease */</span>
<span class="cp">#define ANOMALY_05000270 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Spontaneous Reset of Internal Voltage Regulator */</span>
<span class="cp">#define ANOMALY_05000271 (__SILICON_REVISION__ == 3)</span>
<span class="cm">/* Certain Data Cache Writethrough Modes Fail for Vddint &lt;= 0.9V */</span>
<span class="cp">#define ANOMALY_05000272 (1)</span>
<span class="cm">/* Writes to Synchronous SDRAM Memory May Be Lost */</span>
<span class="cp">#define ANOMALY_05000273 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* Timing Requirements Change for External Frame Sync PPI Modes with Non-Zero PPI_DELAY */</span>
<span class="cp">#define ANOMALY_05000276 (1)</span>
<span class="cm">/* Writes to an I/O Data Register One SCLK Cycle after an Edge Is Detected May Clear Interrupt */</span>
<span class="cp">#define ANOMALY_05000277 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* Disabling Peripherals with DMA Running May Cause DMA System Instability */</span>
<span class="cp">#define ANOMALY_05000278 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* False Hardware Error when ISR Context Is Not Restored */</span>
<span class="cp">#define ANOMALY_05000281 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* Memory DMA Corruption with 32-Bit Data and Traffic Control */</span>
<span class="cp">#define ANOMALY_05000282 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* System MMR Write Is Stalled Indefinitely when Killed in a Particular Stage */</span>
<span class="cp">#define ANOMALY_05000283 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* SPORTs May Receive Bad Data If FIFOs Fill Up */</span>
<span class="cp">#define ANOMALY_05000288 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* Memory-To-Memory DMA Source/Destination Descriptors Must Be in Same Memory Space */</span>
<span class="cp">#define ANOMALY_05000301 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* SSYNCs after Writes to DMA MMR Registers May Not Be Handled Correctly */</span>
<span class="cp">#define ANOMALY_05000302 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* SPORT_HYS Bit in PLL_CTL Register Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000305 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* ALT_TIMING Bit in PPI_CONTROL Register Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000306 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* SCKELOW Bit Does Not Maintain State Through Hibernate */</span>
<span class="cp">#define ANOMALY_05000307 (1)	</span><span class="cm">/* note: brokenness is noted in documentation, not anomaly sheet */</span><span class="cp"></span>
<span class="cm">/* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */</span>
<span class="cp">#define ANOMALY_05000310 (1)</span>
<span class="cm">/* Erroneous Flag (GPIO) Pin Operations under Specific Sequences */</span>
<span class="cp">#define ANOMALY_05000311 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* Errors when SSYNC, CSYNC, or Loads to LT, LB and LC Registers Are Interrupted */</span>
<span class="cp">#define ANOMALY_05000312 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* PPI Is Level-Sensitive on First Transfer In Single Frame Sync Modes */</span>
<span class="cp">#define ANOMALY_05000313 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* Killed System MMR Write Completes Erroneously on Next System MMR Access */</span>
<span class="cp">#define ANOMALY_05000315 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* Internal Voltage Regulator Values of 1.05V, 1.10V and 1.15V Not Allowed for LQFP Packages */</span>
<span class="cp">#define ANOMALY_05000319 ((ANOMALY_BF531 || ANOMALY_BF532) &amp;&amp; __SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* Serial Port (SPORT) Multichannel Transmit Failure when Channel 0 Is Disabled */</span>
<span class="cp">#define ANOMALY_05000357 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* UART Break Signal Issues */</span>
<span class="cp">#define ANOMALY_05000363 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* PPI Underflow Error Goes Undetected in ITU-R 656 Mode */</span>
<span class="cp">#define ANOMALY_05000366 (1)</span>
<span class="cm">/* Possible RETS Register Corruption when Subroutine Is under 5 Cycles in Duration */</span>
<span class="cp">#define ANOMALY_05000371 (__SILICON_REVISION__ &lt; 6)</span>
<span class="cm">/* PPI Does Not Start Properly In Specific Mode */</span>
<span class="cp">#define ANOMALY_05000400 (__SILICON_REVISION__ == 5)</span>
<span class="cm">/* SSYNC Stalls Processor when Executed from Non-Cacheable Memory */</span>
<span class="cp">#define ANOMALY_05000402 (__SILICON_REVISION__ == 5)</span>
<span class="cm">/* Level-Sensitive External GPIO Wakeups May Cause Indefinite Stall */</span>
<span class="cp">#define ANOMALY_05000403 (1)</span>
<span class="cm">/* Speculative Fetches Can Cause Undesired External FIFO Operations */</span>
<span class="cp">#define ANOMALY_05000416 (1)</span>
<span class="cm">/* Multichannel SPORT Channel Misalignment Under Specific Configuration */</span>
<span class="cp">#define ANOMALY_05000425 (1)</span>
<span class="cm">/* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */</span>
<span class="cp">#define ANOMALY_05000426 (1)</span>
<span class="cm">/* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */</span>
<span class="cp">#define ANOMALY_05000443 (1)</span>
<span class="cm">/* False Hardware Error when RETI Points to Invalid Memory */</span>
<span class="cp">#define ANOMALY_05000461 (1)</span>
<span class="cm">/* Synchronization Problem at Startup May Cause SPORT Transmit Channels to Misalign */</span>
<span class="cp">#define ANOMALY_05000462 (1)</span>
<span class="cm">/* Boot Failure When SDRAM Control Signals Toggle Coming Out Of Reset */</span>
<span class="cp">#define ANOMALY_05000471 (1)</span>
<span class="cm">/* Interrupted SPORT Receive Data Register Read Results In Underflow when SLEN &gt; 15 */</span>
<span class="cp">#define ANOMALY_05000473 (1)</span>
<span class="cm">/* Possible Lockup Condition when Modifying PLL from External Memory */</span>
<span class="cp">#define ANOMALY_05000475 (1)</span>
<span class="cm">/* TESTSET Instruction Cannot Be Interrupted */</span>
<span class="cp">#define ANOMALY_05000477 (1)</span>
<span class="cm">/* Reads of ITEST_COMMAND and ITEST_DATA Registers Cause Cache Corruption */</span>
<span class="cp">#define ANOMALY_05000481 (1)</span>
<span class="cm">/* PLL May Latch Incorrect Values Coming Out of Reset */</span>
<span class="cp">#define ANOMALY_05000489 (1)</span>
<span class="cm">/* Instruction Memory Stalls Can Cause IFLUSH to Fail */</span>
<span class="cp">#define ANOMALY_05000491 (1)</span>
<span class="cm">/* EXCPT Instruction May Be Lost If NMI Happens Simultaneously */</span>
<span class="cp">#define ANOMALY_05000494 (1)</span>
<span class="cm">/* RXS Bit in SPI_STAT May Become Stuck In RX DMA Modes */</span>
<span class="cp">#define ANOMALY_05000501 (1)</span>

<span class="cm">/*</span>
<span class="cm"> * These anomalies have been &quot;phased&quot; out of analog.com anomaly sheets and are</span>
<span class="cm"> * here to show running on older silicon just isn&#39;t feasible.</span>
<span class="cm"> */</span>

<span class="cm">/* Internal voltage regulator can&#39;t be modified via register writes */</span>
<span class="cp">#define ANOMALY_05000066 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Watchpoints (Hardware Breakpoints) are not supported */</span>
<span class="cp">#define ANOMALY_05000067 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SDRAM PSSE bit cannot be set again after SDRAM Powerup */</span>
<span class="cp">#define ANOMALY_05000070 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Writing FIO_DIR can corrupt a programmable flag&#39;s data */</span>
<span class="cp">#define ANOMALY_05000079 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Timer Auto-Baud Mode requires the UART clock to be enabled. */</span>
<span class="cp">#define ANOMALY_05000086 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Internal Clocking Modes on SPORT0 not supported */</span>
<span class="cp">#define ANOMALY_05000088 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Internal voltage regulator does not wake up from an RTC wakeup */</span>
<span class="cp">#define ANOMALY_05000092 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* The IFLUSH Instruction Must Be Preceded by a CSYNC Instruction */</span>
<span class="cp">#define ANOMALY_05000093 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Vectoring to instruction that is being filled into the i-cache may cause erroneous behavior */</span>
<span class="cp">#define ANOMALY_05000095 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* PREFETCH, FLUSH, and FLUSHINV Instructions Must Be Followed by a CSYNC Instruction */</span>
<span class="cp">#define ANOMALY_05000096 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Performance Monitor 0 and 1 are swapped when monitoring memory events */</span>
<span class="cp">#define ANOMALY_05000097 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* 32-bit SPORT DMA will be word reversed */</span>
<span class="cp">#define ANOMALY_05000098 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Incorrect status in the UART_IIR register */</span>
<span class="cp">#define ANOMALY_05000100 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Reading X_MODIFY or Y_MODIFY while DMA channel is active */</span>
<span class="cp">#define ANOMALY_05000101 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Descriptor MemDMA may lock up with 32-bit transfers or if transfers span 64KB buffers */</span>
<span class="cp">#define ANOMALY_05000102 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Incorrect Value Written to the Cycle Counters */</span>
<span class="cp">#define ANOMALY_05000103 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Stores to L1 Data Memory Incorrect when a Specific Sequence Is Followed */</span>
<span class="cp">#define ANOMALY_05000104 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Programmable Flag (PF3) functionality not supported in all PPI modes */</span>
<span class="cp">#define ANOMALY_05000106 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Data store can be lost when targeting a cache line fill */</span>
<span class="cp">#define ANOMALY_05000107 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Reserved Bits in SYSCFG Register Not Set at Power-On */</span>
<span class="cp">#define ANOMALY_05000109 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Infinite Core Stall */</span>
<span class="cp">#define ANOMALY_05000114 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* PPI_FSx may glitch when generated by the on chip Timers. */</span>
<span class="cp">#define ANOMALY_05000115 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Trace Buffers May Contain Errors in Emulation Mode and/or Exception, NMI, Reset Handlers */</span>
<span class="cp">#define ANOMALY_05000116 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DTEST registers allow access to Data Cache when DTEST_COMMAND&lt; 14 &gt;= 0 */</span>
<span class="cp">#define ANOMALY_05000117 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Booting from an 8-bit or 24-bit Addressable SPI device is not supported */</span>
<span class="cp">#define ANOMALY_05000118 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* DTEST_COMMAND Initiated Memory Access May Be Incorrect If Data Cache or DMA Is Active */</span>
<span class="cp">#define ANOMALY_05000123 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMA Lock-up at CCLK to SCLK ratios of 4:1, 2:1, or 1:1 */</span>
<span class="cp">#define ANOMALY_05000124 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Erroneous Exception when Enabling Cache */</span>
<span class="cp">#define ANOMALY_05000125 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SPI clock polarity and phase bits incorrect during booting */</span>
<span class="cp">#define ANOMALY_05000126 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMEM_CONTROL&lt;12&gt; Is Not Set on Reset */</span>
<span class="cp">#define ANOMALY_05000137 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SPI boot will not complete if there is a zero fill block in the loader file */</span>
<span class="cp">#define ANOMALY_05000138 (__SILICON_REVISION__ == 2)</span>
<span class="cm">/* TIMERx_CONFIG[5] must be set for PPI in GP output mode with internal Frame Syncs */</span>
<span class="cp">#define ANOMALY_05000139 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Allowing the SPORT RX FIFO to fill will cause an overflow */</span>
<span class="cp">#define ANOMALY_05000140 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Infinite Stall may occur with a particular sequence of consecutive dual dag events */</span>
<span class="cp">#define ANOMALY_05000141 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Interrupts may be lost when a programmable input flag is configured to be edge sensitive */</span>
<span class="cp">#define ANOMALY_05000142 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* A read from external memory may return a wrong value with data cache enabled */</span>
<span class="cp">#define ANOMALY_05000143 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMA and TESTSET conflict when both are accessing external memory */</span>
<span class="cp">#define ANOMALY_05000144 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* In PWM_OUT mode, you must enable the PPI block to generate a waveform from PPI_CLK */</span>
<span class="cp">#define ANOMALY_05000145 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* MDMA may lose the first few words of a descriptor chain */</span>
<span class="cp">#define ANOMALY_05000146 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Source MDMA descriptor may stop with a DMA Error near beginning of descriptor fetch */</span>
<span class="cp">#define ANOMALY_05000147 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* When booting from 16-bit asynchronous memory, the upper 8 bits of each word must be 0x00 */</span>
<span class="cp">#define ANOMALY_05000148 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Frame Delay in SPORT Multichannel Mode */</span>
<span class="cp">#define ANOMALY_05000153 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SPORT TFS signal stays active in multichannel mode outside of valid channels */</span>
<span class="cp">#define ANOMALY_05000154 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Timer1 can not be used for PWMOUT mode when a certain PPI mode is in use */</span>
<span class="cp">#define ANOMALY_05000155 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Killed 32-Bit MMR Write Leads to Next System MMR Access Thinking It Should Be 32-Bit */</span>
<span class="cp">#define ANOMALY_05000157 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SPORT Transmit Data Is Not Gated by External Frame Sync in Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000163 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Undefined Behavior when Power-Up Sequence Is Issued to SDRAM during Auto-Refresh */</span>
<span class="cp">#define ANOMALY_05000168 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DATA CPLB Page Miss Can Result in Lost Write-Through Data Cache Writes */</span>
<span class="cp">#define ANOMALY_05000169 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMA vs Core accesses to external memory */</span>
<span class="cp">#define ANOMALY_05000173 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Cache Fill Buffer Data lost */</span>
<span class="cp">#define ANOMALY_05000174 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Overlapping Sequencer and Memory Stalls */</span>
<span class="cp">#define ANOMALY_05000175 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Overflow Bit Asserted when Multiplication of -1 by -1 Followed by Accumulator Saturation */</span>
<span class="cp">#define ANOMALY_05000176 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Disabling the PPI Resets the PPI Configuration Registers */</span>
<span class="cp">#define ANOMALY_05000181 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Early PPI Transmit when FS1 Asserts before FS2 in TX Mode with 2 External Frame Syncs */</span>
<span class="cp">#define ANOMALY_05000185 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* PPI does not invert the Driving PPICLK edge in Transmit Modes */</span>
<span class="cp">#define ANOMALY_05000191 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* In PPI Transmit Modes with External Frame Syncs POLC bit must be set to 1 */</span>
<span class="cp">#define ANOMALY_05000192 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Internal Voltage Regulator may not start up */</span>
<span class="cp">#define ANOMALY_05000206 (__SILICON_REVISION__ &lt; 3)</span>

<span class="cm">/* Anomalies that don&#39;t exist on this proc */</span>
<span class="cp">#define ANOMALY_05000120 (0)</span>
<span class="cp">#define ANOMALY_05000149 (0)</span>
<span class="cp">#define ANOMALY_05000171 (0)</span>
<span class="cp">#define ANOMALY_05000182 (0)</span>
<span class="cp">#define ANOMALY_05000220 (0)</span>
<span class="cp">#define ANOMALY_05000248 (0)</span>
<span class="cp">#define ANOMALY_05000266 (0)</span>
<span class="cp">#define ANOMALY_05000274 (0)</span>
<span class="cp">#define ANOMALY_05000287 (0)</span>
<span class="cp">#define ANOMALY_05000323 (0)</span>
<span class="cp">#define ANOMALY_05000353 (1)</span>
<span class="cp">#define ANOMALY_05000362 (1)</span>
<span class="cp">#define ANOMALY_05000364 (0)</span>
<span class="cp">#define ANOMALY_05000380 (0)</span>
<span class="cp">#define ANOMALY_05000383 (0)</span>
<span class="cp">#define ANOMALY_05000386 (1)</span>
<span class="cp">#define ANOMALY_05000389 (0)</span>
<span class="cp">#define ANOMALY_05000412 (0)</span>
<span class="cp">#define ANOMALY_05000430 (0)</span>
<span class="cp">#define ANOMALY_05000432 (0)</span>
<span class="cp">#define ANOMALY_05000435 (0)</span>
<span class="cp">#define ANOMALY_05000440 (0)</span>
<span class="cp">#define ANOMALY_05000447 (0)</span>
<span class="cp">#define ANOMALY_05000448 (0)</span>
<span class="cp">#define ANOMALY_05000456 (0)</span>
<span class="cp">#define ANOMALY_05000450 (0)</span>
<span class="cp">#define ANOMALY_05000465 (0)</span>
<span class="cp">#define ANOMALY_05000467 (0)</span>
<span class="cp">#define ANOMALY_05000474 (0)</span>
<span class="cp">#define ANOMALY_05000480 (0)</span>
<span class="cp">#define ANOMALY_05000485 (0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
