Information: Updating design information... (UID-85)
Warning: Design 'MyDesign' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: M-2016.12-SP4
Date   : Sun Nov 12 13:52:02 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: oTemp_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: oTemp_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  oTemp_reg[31]/CK (DFF_X2)              0.0000 #   0.0000 r
  oTemp_reg[31]/QN (DFF_X2)              0.0501     0.0501 f
  U255/ZN (OAI22_X2)                     0.0224     0.0724 r
  oTemp_reg[31]/D (DFF_X2)               0.0000     0.0724 r
  data arrival time                                 0.0724

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  oTemp_reg[31]/CK (DFF_X2)              0.0000     0.0500 r
  library hold time                     -0.0165     0.0335
  data required time                                0.0335
  -----------------------------------------------------------
  data required time                                0.0335
  data arrival time                                -0.0724
  -----------------------------------------------------------
  slack (MET)                                       0.0389


1
