(pcb C:\Users\bongo\Desktop\gb_rom_board\gb_rom_board.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  160019 -72722.4  113019 -72722.4  113019 -124722  113769 -124722
            113769 -133322  163269 -133322  163269 -124722  164019 -124722
            164019 -74722.4  160019 -74722.4  160019 -72722.4  160019 -72722.4)
    )
    (keepout "" (polygon signal 0  142119 -117972  142105 -117659  142064 -117347  141996 -117041
            141902 -116741  141782 -116451  141637 -116172  141468 -115908
            141277 -115658  141064 -115427  140833 -115215  140584 -115023
            140319 -114855  140040 -114710  139750 -114590  139451 -114495
            139144 -114427  138833 -114386  138519 -114372  138205 -114386
            137894 -114427  137587 -114495  137288 -114590  136997 -114710
            136719 -114855  136454 -115023  136205 -115215  135973 -115427
            135761 -115658  135570 -115908  135401 -116172  135256 -116451
            135136 -116741  135042 -117041  134974 -117347  134933 -117659
            134919 -117972  134933 -118286  134974 -118598  135042 -118904
            135136 -119204  135256 -119494  135401 -119772  135570 -120037
            135761 -120286  135973 -120518  136205 -120730  136454 -120921
            136719 -121090  136997 -121235  137288 -121355  137587 -121450
            137894 -121518  138205 -121559  138519 -121572  138833 -121559
            139144 -121518  139451 -121450  139750 -121355  140040 -121235
            140319 -121090  140584 -120921  140833 -120730  141064 -120518
            141277 -120286  141468 -120037  141637 -119772  141782 -119494
            141902 -119204  141996 -118904  142064 -118598  142105 -118286))
    (keepout "" (polygon signal 0  139644 -92972.4  139640 -92874.4  139627 -92777  139606 -92681.2
            139576 -92587.6  139538 -92497  139493 -92409.9  139440 -92327.1
            139381 -92249.3  139314 -92176.9  139242 -92110.6  139164 -92050.9
            139081 -91998.1  138994 -91952.8  138904 -91915.2  138810 -91885.7
            138714 -91864.5  138617 -91851.7  138519 -91847.4  138421 -91851.7
            138324 -91864.5  138228 -91885.7  138134 -91915.2  138043 -91952.8
            137956 -91998.1  137874 -92050.9  137796 -92110.6  137723 -92176.9
            137657 -92249.3  137597 -92327.1  137545 -92409.9  137499 -92497
            137462 -92587.6  137432 -92681.2  137411 -92777  137398 -92874.4
            137394 -92972.4  137398 -93070.4  137411 -93167.8  137432 -93263.6
            137462 -93357.2  137499 -93447.8  137545 -93534.9  137597 -93617.7
            137657 -93695.5  137723 -93767.9  137796 -93834.2  137874 -93893.9
            137956 -93946.7  138043 -93992  138134 -94029.6  138228 -94059.1
            138324 -94080.3  138421 -94093.1  138519 -94097.4  138617 -94093.1
            138714 -94080.3  138810 -94059.1  138904 -94029.6  138994 -93992
            139081 -93946.7  139164 -93893.9  139242 -93834.2  139314 -93767.9
            139381 -93695.5  139440 -93617.7  139493 -93534.9  139538 -93447.8
            139576 -93357.2  139606 -93263.6  139627 -93167.8  139640 -93070.4))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Housings_LCC:PLCC-32_SMD-Socket"
      (place J1 152997 -92318.4 front 0 (PN PLCC))
    )
    (component Pin_Headers:Pin_Header_Straight_2x16_Pitch2.54mm
      (place J2 155586 -75018.9 front 270 (PN DEV))
    )
    (component "doragasu-footprints:GB_CART_FINGERS"
      (place J3 138519 -129402 front 0 (PN CART))
    )
  )
  (library
    (image "Housings_LCC:PLCC-32_SMD-Socket"
      (outline (path signal 100  -8090 10375  -9090 9375))
      (outline (path signal 100  -9090 9375  -9090 -10375))
      (outline (path signal 100  -9090 -10375  9090 -10375))
      (outline (path signal 100  9090 -10375  9090 10375))
      (outline (path signal 100  9090 10375  -8090 10375))
      (outline (path signal 50  -9550 10850  -9550 -10850))
      (outline (path signal 50  -9550 -10850  9550 -10850))
      (outline (path signal 50  9550 -10850  9550 10850))
      (outline (path signal 50  9550 10850  -9550 10850))
      (outline (path signal 100  -5285 7555  -6285 6555))
      (outline (path signal 100  -6285 6555  -6285 -7555))
      (outline (path signal 100  -6285 -7555  6285 -7555))
      (outline (path signal 100  6285 -7555  6285 7555))
      (outline (path signal 100  6285 7555  -5285 7555))
      (outline (path signal 100  -7820 9105  -7820 -9105))
      (outline (path signal 100  -7820 -9105  7820 -9105))
      (outline (path signal 100  7820 -9105  7820 9105))
      (outline (path signal 100  7820 9105  -7820 9105))
      (outline (path signal 100  -500 10375  0 9375))
      (outline (path signal 100  0 9375  500 10375))
      (outline (path signal 120  -1000 10525  -8240 10525))
      (outline (path signal 120  -8240 10525  -9240 9525))
      (outline (path signal 120  -9240 9525  -9240 -10525))
      (outline (path signal 120  -9240 -10525  9240 -10525))
      (outline (path signal 120  9240 -10525  9240 10525))
      (outline (path signal 120  9240 10525  1000 10525))
      (outline (path signal 100  -4785 7705  -5285 7705))
      (outline (path signal 100  -5285 7705  -6435 6555))
      (outline (path signal 100  -6435 6555  -6435 6055))
      (outline (path signal 100  4785 7705  6435 7705))
      (outline (path signal 100  6435 7705  6435 6055))
      (outline (path signal 100  -4785 -7705  -6435 -7705))
      (outline (path signal 100  -6435 -7705  -6435 -6055))
      (outline (path signal 100  4785 -7705  6435 -7705))
      (outline (path signal 100  6435 -7705  6435 -6055))
      (pin Rect[T]Pad_700x1925_um 1 -635 6592.5)
      (pin Rect[T]Pad_700x1925_um 2 -1905 6592.5)
      (pin Rect[T]Pad_700x1925_um 3 -3175 6592.5)
      (pin Rect[T]Pad_700x1925_um 4 -4445 6592.5)
      (pin Rect[T]Pad_700x1925_um 32 635 6592.5)
      (pin Rect[T]Pad_700x1925_um 31 1905 6592.5)
      (pin Rect[T]Pad_700x1925_um 30 3175 6592.5)
      (pin Rect[T]Pad_700x1925_um 29 4445 6592.5)
      (pin Rect[T]Pad_1925x700_um 5 -5322.5 4445)
      (pin Rect[T]Pad_1925x700_um 6 -5322.5 3175)
      (pin Rect[T]Pad_1925x700_um 7 -5322.5 1905)
      (pin Rect[T]Pad_1925x700_um 8 -5322.5 635)
      (pin Rect[T]Pad_1925x700_um 9 -5322.5 -635)
      (pin Rect[T]Pad_1925x700_um 10 -5322.5 -1905)
      (pin Rect[T]Pad_1925x700_um 11 -5322.5 -3175)
      (pin Rect[T]Pad_1925x700_um 12 -5322.5 -4445)
      (pin Rect[T]Pad_700x1925_um 13 -4445 -6592.5)
      (pin Rect[T]Pad_700x1925_um 14 -3175 -6592.5)
      (pin Rect[T]Pad_700x1925_um 15 -1905 -6592.5)
      (pin Rect[T]Pad_700x1925_um 16 -635 -6592.5)
      (pin Rect[T]Pad_700x1925_um 17 635 -6592.5)
      (pin Rect[T]Pad_700x1925_um 18 1905 -6592.5)
      (pin Rect[T]Pad_700x1925_um 19 3175 -6592.5)
      (pin Rect[T]Pad_700x1925_um 20 4445 -6592.5)
      (pin Rect[T]Pad_1925x700_um 21 5322.5 -4445)
      (pin Rect[T]Pad_1925x700_um 22 5322.5 -3175)
      (pin Rect[T]Pad_1925x700_um 23 5322.5 -1905)
      (pin Rect[T]Pad_1925x700_um 24 5322.5 -635)
      (pin Rect[T]Pad_1925x700_um 25 5322.5 635)
      (pin Rect[T]Pad_1925x700_um 26 5322.5 1905)
      (pin Rect[T]Pad_1925x700_um 27 5322.5 3175)
      (pin Rect[T]Pad_1925x700_um 28 5322.5 4445)
    )
    (image Pin_Headers:Pin_Header_Straight_2x16_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -39370))
      (outline (path signal 100  3810 -39370  -1270 -39370))
      (outline (path signal 100  -1270 -39370  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -39430  3870 -39430))
      (outline (path signal 120  -1330 -1270  -1330 -39430))
      (outline (path signal 120  3870 1330  3870 -39430))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 50  -1800 -39900  4350 -39900))
      (outline (path signal 50  4350 -39900  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
    )
    (image "doragasu-footprints:GB_CART_FINGERS"
      (pin Rect[T]Pad_1500x5800_um 1 -23500 0)
      (pin Rect[T]Pad_1000x5800_um 2 -21750 0)
      (pin Rect[T]Pad_1000x5800_um 3 -20250 0)
      (pin Rect[T]Pad_1000x5800_um 4 -18750 0)
      (pin Rect[T]Pad_1000x5800_um 5 -17250 0)
      (pin Rect[T]Pad_1000x5800_um 6 -15750 0)
      (pin Rect[T]Pad_1000x5800_um 7 -14250 0)
      (pin Rect[T]Pad_1000x5800_um 8 -12750 0)
      (pin Rect[T]Pad_1000x5800_um 9 -11250 0)
      (pin Rect[T]Pad_1000x5800_um 10 -9750 0)
      (pin Rect[T]Pad_1000x5800_um 11 -8250 0)
      (pin Rect[T]Pad_1000x5800_um 12 -6750 0)
      (pin Rect[T]Pad_1000x5800_um 13 -5250 0)
      (pin Rect[T]Pad_1000x5800_um 14 -3750 0)
      (pin Rect[T]Pad_1000x5800_um 15 -2250 0)
      (pin Rect[T]Pad_1000x5800_um 16 -750 0)
      (pin Rect[T]Pad_1000x5800_um 17 750 0)
      (pin Rect[T]Pad_1000x5800_um 18 2250 0)
      (pin Rect[T]Pad_1000x5800_um 19 3750 0)
      (pin Rect[T]Pad_1000x5800_um 20 5250 0)
      (pin Rect[T]Pad_1000x5800_um 21 6750 0)
      (pin Rect[T]Pad_1000x5800_um 22 8250 0)
      (pin Rect[T]Pad_1000x5800_um 23 9750 0)
      (pin Rect[T]Pad_1000x5800_um 24 11250 0)
      (pin Rect[T]Pad_1000x5800_um 25 12750 0)
      (pin Rect[T]Pad_1000x5800_um 26 14250 0)
      (pin Rect[T]Pad_1000x5800_um 27 15750 0)
      (pin Rect[T]Pad_1000x5800_um 28 17250 0)
      (pin Rect[T]Pad_1000x5800_um 29 18750 0)
      (pin Rect[T]Pad_1000x5800_um 30 20250 0)
      (pin Rect[T]Pad_1000x5800_um 31 21750 0)
      (pin Rect[T]Pad_1500x5800_um 32 23500 0)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_700x1925_um
      (shape (rect F.Cu -350 -962.5 350 962.5))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x5800_um
      (shape (rect F.Cu -500 -2900 500 2900))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x5800_um
      (shape (rect F.Cu -750 -2900 750 2900))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1925x700_um
      (shape (rect F.Cu -962.5 -350 962.5 350))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net /RESET
      (pins J1-1 J1-32 J1-31 J2-1 J3-1)
    )
    (net /CE
      (pins J1-2 J1-30 J1-16 J1-22 J1-24 J2-32 J3-32)
    )
    (net A15
      (pins J1-3 J2-21 J3-21)
    )
    (net A12
      (pins J1-4 J2-18 J3-18)
    )
    (net A14
      (pins J1-29 J2-20 J3-20)
    )
    (net A7
      (pins J1-5 J2-13 J3-13)
    )
    (net A6
      (pins J1-6 J2-12 J3-12)
    )
    (net A5
      (pins J1-7 J2-11 J3-11)
    )
    (net A4
      (pins J1-8 J2-10 J3-10)
    )
    (net A3
      (pins J1-9 J2-9 J3-9)
    )
    (net A2
      (pins J1-10 J2-8 J3-8)
    )
    (net A1
      (pins J1-11 J2-7 J3-7)
    )
    (net A0
      (pins J1-12 J2-6 J3-6)
    )
    (net D0
      (pins J1-13 J2-22 J3-22)
    )
    (net D1
      (pins J1-14 J2-23 J3-23)
    )
    (net D2
      (pins J1-15 J2-24 J3-24)
    )
    (net D3
      (pins J1-17 J2-25 J3-25)
    )
    (net D4
      (pins J1-18 J2-26 J3-26)
    )
    (net D5
      (pins J1-19 J2-27 J3-27)
    )
    (net D6
      (pins J1-20 J2-28 J3-28)
    )
    (net D7
      (pins J1-21 J2-29 J3-29)
    )
    (net A10
      (pins J1-23 J2-16 J3-16)
    )
    (net A11
      (pins J1-25 J2-17 J3-17)
    )
    (net A9
      (pins J1-26 J2-15 J3-15)
    )
    (net A8
      (pins J1-27 J2-14 J3-14)
    )
    (net A13
      (pins J1-28 J2-19 J3-19)
    )
    (net CLK
      (pins J2-2 J3-2)
    )
    (net WR
      (pins J2-3 J3-3)
    )
    (net RD
      (pins J2-4 J3-4)
    )
    (net CS
      (pins J2-5 J3-5)
    )
    (net RESET
      (pins J2-30 J3-30)
    )
    (net AUDIO
      (pins J2-31 J3-31)
    )
    (class kicad_default "" /CE /RESET A0 A1 A10 A11 A12 A13 A14 A15 A2 A3
      A4 A5 A6 A7 A8 A9 AUDIO CLK CS D0 D1 D2 D3 D4 D5 D6 D7 RD RESET WR
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
