11:27:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\temp_xsdb_launch_script.tcl
11:27:45 INFO  : Registering command handlers for Vitis TCF services
11:27:46 INFO  : Platform repository initialization has completed.
11:27:54 INFO  : XSCT server has started successfully.
11:28:02 INFO  : Successfully done setting XSCT server connection channel  
11:28:02 INFO  : plnx-install-location is set to ''
11:28:02 INFO  : Successfully done query RDI_DATADIR 
11:28:02 INFO  : Successfully done setting workspace for the tool. 
11:29:06 INFO  : Result from executing command 'getProjects': PSSL_design_wrapper
11:29:06 INFO  : Result from executing command 'getPlatforms': 
11:29:06 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:29:06 INFO  : Platform 'PSSL_design_wrapper' is added to custom repositories.
11:29:11 INFO  : Platform 'PSSL_design_wrapper' is added to custom repositories.
11:30:24 INFO  : Result from executing command 'getProjects': PSSL_design_wrapper
11:30:24 INFO  : Result from executing command 'getPlatforms': PSSL_design_wrapper|D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/PSSL_design_wrapper.xpfm
11:30:25 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
11:36:26 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
11:36:55 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
11:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:11 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
11:38:16 INFO  : 'jtag frequency' command is executed.
11:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
11:38:26 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
11:38:31 INFO  : Context for processor 'microblaze_0' is selected.
11:38:36 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
11:38:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:38:36 INFO  : Context for processor 'microblaze_0' is selected.
11:38:41 INFO  : System reset is completed.
11:38:44 INFO  : 'after 3000' command is executed.
11:38:45 INFO  : Context for processor 'microblaze_0' is selected.
11:38:55 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
11:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

11:39:09 INFO  : Context for processor 'microblaze_0' is selected.
11:39:18 INFO  : 'con' command is executed.
11:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:39:18 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
11:50:12 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
11:51:20 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
11:52:22 INFO  : Hardware specification for platform project 'PSSL_design_wrapper' is updated.
11:52:37 INFO  : Result from executing command 'getProjects': PSSL_design_wrapper
11:52:37 INFO  : Result from executing command 'getPlatforms': PSSL_design_wrapper|D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/PSSL_design_wrapper.xpfm
11:52:52 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:187)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)
11:52:52 INFO  : Disconnected from the channel tcfchan#2.
11:52:52 INFO  : The hardware specification used by project 'PSSL_LCD_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:52:52 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.bit' stored in project is removed.
11:52:52 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.mmi' stored in project is removed.
11:52:52 INFO  : The updated bitstream files are copied from platform to folder 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream' in project 'PSSL_LCD_app'.
11:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:56 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
11:53:01 INFO  : 'jtag frequency' command is executed.
11:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
11:53:11 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
11:53:11 INFO  : Context for processor 'microblaze_0' is selected.
11:53:16 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
11:53:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:53:16 INFO  : Context for processor 'microblaze_0' is selected.
11:53:21 INFO  : System reset is completed.
11:53:24 INFO  : 'after 3000' command is executed.
11:53:25 INFO  : Context for processor 'microblaze_0' is selected.
11:53:35 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
11:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

11:53:44 INFO  : Context for processor 'microblaze_0' is selected.
11:53:54 INFO  : 'con' command is executed.
11:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:53:54 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
11:59:40 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
11:59:52 INFO  : Disconnected from the channel tcfchan#4.
11:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:56 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
12:00:00 INFO  : 'jtag frequency' command is executed.
12:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
12:00:11 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
12:00:11 INFO  : Context for processor 'microblaze_0' is selected.
12:00:15 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
12:00:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:00:16 INFO  : Context for processor 'microblaze_0' is selected.
12:00:20 INFO  : System reset is completed.
12:00:23 INFO  : 'after 3000' command is executed.
12:00:25 INFO  : Context for processor 'microblaze_0' is selected.
12:00:30 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
12:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

12:00:39 INFO  : Context for processor 'microblaze_0' is selected.
12:00:48 INFO  : 'con' command is executed.
12:00:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:00:48 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:05:07 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:05:24 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:05:30 INFO  : Disconnected from the channel tcfchan#5.
13:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:33 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:05:38 INFO  : 'jtag frequency' command is executed.
13:05:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:05:48 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:05:48 INFO  : Context for processor 'microblaze_0' is selected.
13:05:53 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:05:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:05:53 INFO  : Context for processor 'microblaze_0' is selected.
13:05:58 INFO  : System reset is completed.
13:06:01 INFO  : 'after 3000' command is executed.
13:06:02 INFO  : Context for processor 'microblaze_0' is selected.
13:06:12 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:06:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:06:21 INFO  : Context for processor 'microblaze_0' is selected.
13:06:26 INFO  : 'con' command is executed.
13:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:06:26 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:09:47 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:09:54 INFO  : Disconnected from the channel tcfchan#6.
13:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:57 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:10:02 INFO  : 'jtag frequency' command is executed.
13:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:10:13 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:10:13 INFO  : Context for processor 'microblaze_0' is selected.
13:10:17 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:10:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:10:17 INFO  : Context for processor 'microblaze_0' is selected.
13:10:22 INFO  : System reset is completed.
13:10:25 INFO  : 'after 3000' command is executed.
13:10:27 INFO  : Context for processor 'microblaze_0' is selected.
13:10:27 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:10:36 INFO  : Context for processor 'microblaze_0' is selected.
13:10:41 INFO  : 'con' command is executed.
13:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:10:41 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:11:53 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:12:05 INFO  : Disconnected from the channel tcfchan#7.
13:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:10 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:12:15 INFO  : 'jtag frequency' command is executed.
13:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:12:25 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:12:25 INFO  : Context for processor 'microblaze_0' is selected.
13:12:30 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:12:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:12:30 INFO  : Context for processor 'microblaze_0' is selected.
13:12:35 INFO  : System reset is completed.
13:12:38 INFO  : 'after 3000' command is executed.
13:12:44 INFO  : Context for processor 'microblaze_0' is selected.
13:12:49 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:12:58 INFO  : Context for processor 'microblaze_0' is selected.
13:13:03 INFO  : 'con' command is executed.
13:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:13:03 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:16:06 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:16:18 INFO  : Disconnected from the channel tcfchan#8.
13:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:20 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:16:25 INFO  : 'jtag frequency' command is executed.
13:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:16:35 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:16:35 INFO  : Context for processor 'microblaze_0' is selected.
13:16:40 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:16:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:16:40 INFO  : Context for processor 'microblaze_0' is selected.
13:16:40 INFO  : System reset is completed.
13:16:43 INFO  : 'after 3000' command is executed.
13:16:45 INFO  : Context for processor 'microblaze_0' is selected.
13:16:54 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:17:04 INFO  : Context for processor 'microblaze_0' is selected.
13:17:08 INFO  : 'con' command is executed.
13:17:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:17:08 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:18:27 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:18:33 INFO  : Disconnected from the channel tcfchan#9.
13:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:33 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:18:37 INFO  : 'jtag frequency' command is executed.
13:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:18:48 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:18:48 INFO  : Context for processor 'microblaze_0' is selected.
13:18:53 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:18:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:18:53 INFO  : Context for processor 'microblaze_0' is selected.
13:18:53 INFO  : System reset is completed.
13:18:56 INFO  : 'after 3000' command is executed.
13:18:57 INFO  : Context for processor 'microblaze_0' is selected.
13:19:07 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:19:16 INFO  : Context for processor 'microblaze_0' is selected.
13:19:21 INFO  : 'con' command is executed.
13:19:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:19:21 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:22:06 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:22:16 INFO  : Disconnected from the channel tcfchan#10.
13:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:20 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:22:24 INFO  : 'jtag frequency' command is executed.
13:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:22:35 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:22:35 INFO  : Context for processor 'microblaze_0' is selected.
13:22:35 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:22:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:22:35 INFO  : Context for processor 'microblaze_0' is selected.
13:22:35 INFO  : System reset is completed.
13:22:38 INFO  : 'after 3000' command is executed.
13:22:40 INFO  : Context for processor 'microblaze_0' is selected.
13:22:49 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:22:58 INFO  : Context for processor 'microblaze_0' is selected.
13:23:03 INFO  : 'con' command is executed.
13:23:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:23:03 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:24:21 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:24:30 INFO  : Disconnected from the channel tcfchan#11.
13:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:32 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:24:37 INFO  : 'jtag frequency' command is executed.
13:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:24:47 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:24:47 INFO  : Context for processor 'microblaze_0' is selected.
13:24:52 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:24:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:24:52 INFO  : Context for processor 'microblaze_0' is selected.
13:24:57 INFO  : System reset is completed.
13:25:00 INFO  : 'after 3000' command is executed.
13:25:06 INFO  : Context for processor 'microblaze_0' is selected.
13:25:16 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:25:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:25:25 INFO  : Context for processor 'microblaze_0' is selected.
13:25:30 INFO  : 'con' command is executed.
13:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:25:30 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:26:14 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:26:20 INFO  : Disconnected from the channel tcfchan#12.
13:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:21 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:26:26 INFO  : 'jtag frequency' command is executed.
13:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:26:37 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:26:37 INFO  : Context for processor 'microblaze_0' is selected.
13:26:41 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:26:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:26:41 INFO  : Context for processor 'microblaze_0' is selected.
13:26:41 INFO  : System reset is completed.
13:26:44 INFO  : 'after 3000' command is executed.
13:26:46 INFO  : Context for processor 'microblaze_0' is selected.
13:26:51 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:27:00 INFO  : Context for processor 'microblaze_0' is selected.
13:27:09 INFO  : 'con' command is executed.
13:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:27:09 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:28:39 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:28:45 INFO  : Disconnected from the channel tcfchan#13.
13:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:48 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:28:53 INFO  : 'jtag frequency' command is executed.
13:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:29:03 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:29:03 INFO  : Context for processor 'microblaze_0' is selected.
13:29:08 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:29:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:29:08 INFO  : Context for processor 'microblaze_0' is selected.
13:29:08 INFO  : System reset is completed.
13:29:11 INFO  : 'after 3000' command is executed.
13:29:17 INFO  : Context for processor 'microblaze_0' is selected.
13:29:27 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:29:36 INFO  : Context for processor 'microblaze_0' is selected.
13:29:41 INFO  : 'con' command is executed.
13:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:29:41 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:31:59 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:32:11 INFO  : Disconnected from the channel tcfchan#14.
13:32:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:11 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:32:16 INFO  : 'jtag frequency' command is executed.
13:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:32:26 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:32:26 INFO  : Context for processor 'microblaze_0' is selected.
13:32:31 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:32:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:32:31 INFO  : Context for processor 'microblaze_0' is selected.
13:32:31 INFO  : System reset is completed.
13:32:34 INFO  : 'after 3000' command is executed.
13:32:36 INFO  : Context for processor 'microblaze_0' is selected.
13:32:41 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:32:50 INFO  : Context for processor 'microblaze_0' is selected.
13:32:59 INFO  : 'con' command is executed.
13:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:32:59 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:35:25 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:35:29 INFO  : Disconnected from the channel tcfchan#15.
13:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:30 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:35:34 INFO  : 'jtag frequency' command is executed.
13:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:35:45 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:35:45 INFO  : Context for processor 'microblaze_0' is selected.
13:35:50 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:35:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:35:50 INFO  : Context for processor 'microblaze_0' is selected.
13:35:50 INFO  : System reset is completed.
13:35:53 INFO  : 'after 3000' command is executed.
13:35:54 INFO  : Context for processor 'microblaze_0' is selected.
13:36:04 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:36:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:36:13 INFO  : Context for processor 'microblaze_0' is selected.
13:36:18 INFO  : 'con' command is executed.
13:36:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:36:18 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:36:29 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:36:40 INFO  : Disconnected from the channel tcfchan#16.
13:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:41 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:36:46 INFO  : 'jtag frequency' command is executed.
13:36:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:36:56 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:36:56 INFO  : Context for processor 'microblaze_0' is selected.
13:37:01 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:37:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:37:01 INFO  : Context for processor 'microblaze_0' is selected.
13:37:01 INFO  : System reset is completed.
13:37:04 INFO  : 'after 3000' command is executed.
13:37:06 INFO  : Context for processor 'microblaze_0' is selected.
13:37:15 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:37:25 INFO  : Context for processor 'microblaze_0' is selected.
13:37:34 INFO  : 'con' command is executed.
13:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:37:34 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:37:45 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:37:57 INFO  : Disconnected from the channel tcfchan#17.
13:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:02 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:38:07 INFO  : 'jtag frequency' command is executed.
13:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:38:17 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:38:22 INFO  : Context for processor 'microblaze_0' is selected.
13:38:22 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:38:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:38:22 INFO  : Context for processor 'microblaze_0' is selected.
13:38:27 INFO  : System reset is completed.
13:38:30 INFO  : 'after 3000' command is executed.
13:38:31 INFO  : Context for processor 'microblaze_0' is selected.
13:38:36 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:38:46 INFO  : Context for processor 'microblaze_0' is selected.
13:38:50 INFO  : 'con' command is executed.
13:38:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:38:50 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:39:34 INFO  : Disconnected from the channel tcfchan#18.
13:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:39:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:40:16 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:25 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:40:30 INFO  : 'jtag frequency' command is executed.
13:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:40:40 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:40:40 INFO  : Context for processor 'microblaze_0' is selected.
13:40:45 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:40:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:40:45 INFO  : Context for processor 'microblaze_0' is selected.
13:40:45 INFO  : System reset is completed.
13:40:48 INFO  : 'after 3000' command is executed.
13:40:50 INFO  : Context for processor 'microblaze_0' is selected.
13:40:59 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:40:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:41:08 INFO  : Context for processor 'microblaze_0' is selected.
13:41:13 INFO  : 'con' command is executed.
13:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:41:13 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:43:25 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:43:34 INFO  : Disconnected from the channel tcfchan#19.
13:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:34 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:43:39 INFO  : 'jtag frequency' command is executed.
13:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:43:45 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:43:45 INFO  : Context for processor 'microblaze_0' is selected.
13:43:49 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:43:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:43:49 INFO  : Context for processor 'microblaze_0' is selected.
13:43:49 INFO  : System reset is completed.
13:43:52 INFO  : 'after 3000' command is executed.
13:43:54 INFO  : Context for processor 'microblaze_0' is selected.
13:44:03 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:44:13 INFO  : Context for processor 'microblaze_0' is selected.
13:44:17 INFO  : 'con' command is executed.
13:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:44:17 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:45:19 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:46:58 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:47:06 INFO  : Disconnected from the channel tcfchan#20.
13:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:07 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:47:11 INFO  : 'jtag frequency' command is executed.
13:47:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:47:22 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:47:22 INFO  : Context for processor 'microblaze_0' is selected.
13:47:27 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:47:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:47:27 INFO  : Context for processor 'microblaze_0' is selected.
13:47:31 INFO  : System reset is completed.
13:47:34 INFO  : 'after 3000' command is executed.
13:47:36 INFO  : Context for processor 'microblaze_0' is selected.
13:47:45 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:47:55 INFO  : Context for processor 'microblaze_0' is selected.
13:47:59 INFO  : 'con' command is executed.
13:47:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:47:59 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
13:48:41 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
13:48:48 INFO  : Disconnected from the channel tcfchan#21.
13:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:51 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
13:48:56 INFO  : 'jtag frequency' command is executed.
13:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
13:49:06 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
13:49:06 INFO  : Context for processor 'microblaze_0' is selected.
13:49:11 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
13:49:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:49:11 INFO  : Context for processor 'microblaze_0' is selected.
13:49:11 INFO  : System reset is completed.
13:49:14 INFO  : 'after 3000' command is executed.
13:49:16 INFO  : Context for processor 'microblaze_0' is selected.
13:49:20 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
13:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

13:49:30 INFO  : Context for processor 'microblaze_0' is selected.
13:49:34 INFO  : 'con' command is executed.
13:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:49:34 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:25:49 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:25:59 INFO  : Disconnected from the channel tcfchan#22.
14:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:02 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:26:06 INFO  : 'jtag frequency' command is executed.
14:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:26:17 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:26:17 INFO  : Context for processor 'microblaze_0' is selected.
14:26:21 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:26:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:26:21 INFO  : Context for processor 'microblaze_0' is selected.
14:26:21 INFO  : System reset is completed.
14:26:24 INFO  : 'after 3000' command is executed.
14:26:31 INFO  : Context for processor 'microblaze_0' is selected.
14:26:40 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:26:50 INFO  : Context for processor 'microblaze_0' is selected.
14:26:54 INFO  : 'con' command is executed.
14:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:26:54 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:33:27 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:33:36 INFO  : Disconnected from the channel tcfchan#23.
14:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:39 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:33:43 INFO  : 'jtag frequency' command is executed.
14:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:33:54 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:33:54 INFO  : Context for processor 'microblaze_0' is selected.
14:33:58 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:33:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:33:58 INFO  : Context for processor 'microblaze_0' is selected.
14:34:03 INFO  : System reset is completed.
14:34:06 INFO  : 'after 3000' command is executed.
14:34:12 INFO  : Context for processor 'microblaze_0' is selected.
14:34:17 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:34:27 INFO  : Context for processor 'microblaze_0' is selected.
14:34:31 INFO  : 'con' command is executed.
14:34:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:34:31 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:35:40 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:48 INFO  : Disconnected from the channel tcfchan#24.
14:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:35:48 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:56 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:36:00 ERROR : port closed
14:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:00 ERROR : port closed
14:36:54 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:02 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:37:06 INFO  : 'jtag frequency' command is executed.
14:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:37:17 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:37:17 INFO  : Context for processor 'microblaze_0' is selected.
14:37:22 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:37:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:37:22 INFO  : Context for processor 'microblaze_0' is selected.
14:37:26 INFO  : System reset is completed.
14:37:29 INFO  : 'after 3000' command is executed.
14:37:31 INFO  : Context for processor 'microblaze_0' is selected.
14:37:36 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:37:45 INFO  : Context for processor 'microblaze_0' is selected.
14:37:54 INFO  : 'con' command is executed.
14:37:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:37:54 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:38:16 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:38:22 INFO  : Disconnected from the channel tcfchan#25.
14:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:27 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:38:32 INFO  : 'jtag frequency' command is executed.
14:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:38:42 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:38:43 INFO  : Context for processor 'microblaze_0' is selected.
14:38:47 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:38:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:38:47 INFO  : Context for processor 'microblaze_0' is selected.
14:38:52 INFO  : System reset is completed.
14:38:55 INFO  : 'after 3000' command is executed.
14:38:57 INFO  : Context for processor 'microblaze_0' is selected.
14:39:06 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:39:15 INFO  : Context for processor 'microblaze_0' is selected.
14:39:25 INFO  : 'con' command is executed.
14:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:39:25 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:45:21 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:45:28 INFO  : Disconnected from the channel tcfchan#26.
14:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:32 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:45:36 INFO  : 'jtag frequency' command is executed.
14:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:45:47 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:45:47 INFO  : Context for processor 'microblaze_0' is selected.
14:45:51 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:45:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:45:51 INFO  : Context for processor 'microblaze_0' is selected.
14:45:51 INFO  : System reset is completed.
14:45:54 INFO  : 'after 3000' command is executed.
14:46:01 INFO  : Context for processor 'microblaze_0' is selected.
14:46:06 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:46:15 INFO  : Context for processor 'microblaze_0' is selected.
14:46:20 INFO  : 'con' command is executed.
14:46:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:46:20 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:47:45 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:55 INFO  : Disconnected from the channel tcfchan#27.
14:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:47:55 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:41 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:48:45 INFO  : 'jtag frequency' command is executed.
14:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:48:56 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:48:56 INFO  : Context for processor 'microblaze_0' is selected.
14:49:00 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:49:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:49:00 INFO  : Context for processor 'microblaze_0' is selected.
14:49:05 INFO  : System reset is completed.
14:49:08 INFO  : 'after 3000' command is executed.
14:49:10 INFO  : Context for processor 'microblaze_0' is selected.
14:49:19 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:49:29 INFO  : Context for processor 'microblaze_0' is selected.
14:49:38 INFO  : 'con' command is executed.
14:49:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:49:38 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:50:27 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:50:36 INFO  : Disconnected from the channel tcfchan#28.
14:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:39 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:50:44 INFO  : 'jtag frequency' command is executed.
14:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:50:54 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:50:59 INFO  : Context for processor 'microblaze_0' is selected.
14:50:59 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:50:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:50:59 INFO  : Context for processor 'microblaze_0' is selected.
14:51:04 INFO  : System reset is completed.
14:51:07 INFO  : 'after 3000' command is executed.
14:51:08 INFO  : Context for processor 'microblaze_0' is selected.
14:51:13 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:51:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:51:27 INFO  : Context for processor 'microblaze_0' is selected.
14:51:32 INFO  : 'con' command is executed.
14:51:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:51:32 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:04:06 INFO  : Disconnected from the channel tcfchan#29.
15:04:08 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:09 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:04:13 INFO  : 'jtag frequency' command is executed.
15:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:04:24 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:04:24 INFO  : Context for processor 'microblaze_0' is selected.
15:04:29 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:04:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:04:29 INFO  : Context for processor 'microblaze_0' is selected.
15:04:29 INFO  : System reset is completed.
15:04:32 INFO  : 'after 3000' command is executed.
15:04:34 INFO  : Context for processor 'microblaze_0' is selected.
15:04:38 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:04:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:04:48 INFO  : Context for processor 'microblaze_0' is selected.
15:04:52 INFO  : 'con' command is executed.
15:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:04:52 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:13:41 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:13:49 INFO  : Disconnected from the channel tcfchan#30.
15:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:53 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:13:58 INFO  : 'jtag frequency' command is executed.
15:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:14:08 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:14:08 INFO  : Context for processor 'microblaze_0' is selected.
15:14:13 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:14:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:14:13 INFO  : Context for processor 'microblaze_0' is selected.
15:14:18 INFO  : System reset is completed.
15:14:21 INFO  : 'after 3000' command is executed.
15:14:27 INFO  : Context for processor 'microblaze_0' is selected.
15:14:32 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:14:41 INFO  : Context for processor 'microblaze_0' is selected.
15:14:51 INFO  : 'con' command is executed.
15:14:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:14:51 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:31:07 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:31:18 INFO  : Disconnected from the channel tcfchan#31.
15:31:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:23 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:31:27 INFO  : 'jtag frequency' command is executed.
15:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:31:38 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:31:38 INFO  : Context for processor 'microblaze_0' is selected.
15:31:43 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:31:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:31:43 INFO  : Context for processor 'microblaze_0' is selected.
15:31:43 INFO  : System reset is completed.
15:31:46 INFO  : 'after 3000' command is executed.
15:31:47 INFO  : Context for processor 'microblaze_0' is selected.
15:31:52 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:31:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:32:01 INFO  : Context for processor 'microblaze_0' is selected.
15:32:06 INFO  : 'con' command is executed.
15:32:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:32:06 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:35:18 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:35:24 INFO  : Disconnected from the channel tcfchan#32.
15:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:28 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:35:33 INFO  : 'jtag frequency' command is executed.
15:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:35:39 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:35:44 INFO  : Context for processor 'microblaze_0' is selected.
15:35:44 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:35:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:35:48 INFO  : Context for processor 'microblaze_0' is selected.
15:35:48 INFO  : System reset is completed.
15:35:51 INFO  : 'after 3000' command is executed.
15:35:53 INFO  : Context for processor 'microblaze_0' is selected.
15:36:02 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:36:12 INFO  : Context for processor 'microblaze_0' is selected.
15:36:21 INFO  : 'con' command is executed.
15:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:36:21 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:37:32 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:47 INFO  : Disconnected from the channel tcfchan#33.
15:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:37:47 ERROR : 
15:37:51 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:38:09 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:47 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:38:51 INFO  : 'jtag frequency' command is executed.
15:38:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:39:02 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:39:02 INFO  : Context for processor 'microblaze_0' is selected.
15:39:07 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:39:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:07 INFO  : Context for processor 'microblaze_0' is selected.
15:39:11 INFO  : System reset is completed.
15:39:14 INFO  : 'after 3000' command is executed.
15:39:16 INFO  : Context for processor 'microblaze_0' is selected.
15:39:26 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:39:35 INFO  : Context for processor 'microblaze_0' is selected.
15:39:44 INFO  : 'con' command is executed.
15:39:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:39:44 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:40:01 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:40:07 INFO  : Disconnected from the channel tcfchan#34.
15:40:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:12 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:40:17 INFO  : 'jtag frequency' command is executed.
15:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:40:28 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:40:28 INFO  : Context for processor 'microblaze_0' is selected.
15:40:32 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:40:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:40:32 INFO  : Context for processor 'microblaze_0' is selected.
15:40:37 INFO  : System reset is completed.
15:40:40 INFO  : 'after 3000' command is executed.
15:40:46 INFO  : Context for processor 'microblaze_0' is selected.
15:40:56 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:41:05 INFO  : Context for processor 'microblaze_0' is selected.
15:41:14 INFO  : 'con' command is executed.
15:41:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:41:14 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:41:52 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:42:01 INFO  : Disconnected from the channel tcfchan#35.
15:42:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:01 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:42:06 INFO  : 'jtag frequency' command is executed.
15:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:42:17 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:42:17 INFO  : Context for processor 'microblaze_0' is selected.
15:42:21 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:42:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:42:21 INFO  : Context for processor 'microblaze_0' is selected.
15:42:21 INFO  : System reset is completed.
15:42:24 INFO  : 'after 3000' command is executed.
15:42:31 INFO  : Context for processor 'microblaze_0' is selected.
15:42:35 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:42:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:42:45 INFO  : Context for processor 'microblaze_0' is selected.
15:42:50 INFO  : 'con' command is executed.
15:42:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:42:50 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:52:03 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:52:39 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:52:47 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:53:07 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:54:21 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:54:37 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:55:18 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:55:29 INFO  : Disconnected from the channel tcfchan#36.
15:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:32 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:55:36 INFO  : 'jtag frequency' command is executed.
15:55:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:55:47 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:55:47 INFO  : Context for processor 'microblaze_0' is selected.
15:55:52 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:55:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:55:52 INFO  : Context for processor 'microblaze_0' is selected.
15:55:56 INFO  : System reset is completed.
15:55:59 INFO  : 'after 3000' command is executed.
15:56:01 INFO  : Context for processor 'microblaze_0' is selected.
15:56:10 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:56:20 INFO  : Context for processor 'microblaze_0' is selected.
15:56:29 INFO  : 'con' command is executed.
15:56:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:56:29 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:57:32 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:57:40 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:57:46 INFO  : Disconnected from the channel tcfchan#37.
15:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:49 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:57:54 INFO  : 'jtag frequency' command is executed.
15:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:58:04 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:58:04 INFO  : Context for processor 'microblaze_0' is selected.
15:58:09 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:58:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:58:09 INFO  : Context for processor 'microblaze_0' is selected.
15:58:09 INFO  : System reset is completed.
15:58:12 INFO  : 'after 3000' command is executed.
15:58:14 INFO  : Context for processor 'microblaze_0' is selected.
15:58:18 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:58:28 INFO  : Context for processor 'microblaze_0' is selected.
15:58:32 INFO  : 'con' command is executed.
15:58:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:58:32 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
16:03:29 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
16:03:39 INFO  : Disconnected from the channel tcfchan#38.
16:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:43 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
16:03:47 INFO  : 'jtag frequency' command is executed.
16:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
16:03:58 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
16:03:58 INFO  : Context for processor 'microblaze_0' is selected.
16:04:03 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
16:04:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:04:03 INFO  : Context for processor 'microblaze_0' is selected.
16:04:03 INFO  : System reset is completed.
16:04:06 INFO  : 'after 3000' command is executed.
16:04:12 INFO  : Context for processor 'microblaze_0' is selected.
16:04:17 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
16:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

16:04:26 INFO  : Context for processor 'microblaze_0' is selected.
16:04:31 INFO  : 'con' command is executed.
16:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:04:31 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
16:26:51 INFO  : Hardware specification for platform project 'PSSL_design_wrapper' is updated.
16:27:40 INFO  : Result from executing command 'getProjects': PSSL_design_wrapper
16:27:40 INFO  : Result from executing command 'getPlatforms': PSSL_design_wrapper|D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/PSSL_design_wrapper.xpfm
16:30:28 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:187)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)
16:30:28 INFO  : Disconnected from the channel tcfchan#39.
16:30:28 INFO  : The hardware specification used by project 'PSSL_LCD_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:30:28 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.bit' stored in project is removed.
16:30:28 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.mmi' stored in project is removed.
16:30:28 INFO  : The updated bitstream files are copied from platform to folder 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream' in project 'PSSL_LCD_app'.
16:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:32 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
16:30:37 INFO  : 'jtag frequency' command is executed.
16:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
16:30:47 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
16:30:47 INFO  : Context for processor 'microblaze_0' is selected.
16:30:52 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
16:30:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:30:52 INFO  : Context for processor 'microblaze_0' is selected.
16:30:52 INFO  : System reset is completed.
16:30:55 INFO  : 'after 3000' command is executed.
16:30:57 INFO  : Context for processor 'microblaze_0' is selected.
16:31:06 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
16:31:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

16:31:16 INFO  : Context for processor 'microblaze_0' is selected.
16:31:20 INFO  : 'con' command is executed.
16:31:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:31:20 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
16:48:31 INFO  : Disconnected from the channel tcfchan#41.
09:11:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\temp_xsdb_launch_script.tcl
09:11:55 INFO  : XSCT server has started successfully.
09:11:56 INFO  : plnx-install-location is set to ''
09:11:56 INFO  : Successfully done setting XSCT server connection channel  
09:11:56 INFO  : Successfully done setting workspace for the tool. 
09:12:06 INFO  : Platform repository initialization has completed.
09:12:08 INFO  : Registering command handlers for Vitis TCF services
09:12:34 INFO  : Successfully done query RDI_DATADIR 
09:14:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\temp_xsdb_launch_script.tcl
09:14:25 INFO  : Platform repository initialization has completed.
09:14:25 INFO  : Registering command handlers for Vitis TCF services
09:14:27 INFO  : XSCT server has started successfully.
09:14:27 INFO  : Successfully done setting XSCT server connection channel  
09:14:27 INFO  : plnx-install-location is set to ''
09:14:27 INFO  : Successfully done query RDI_DATADIR 
09:14:27 INFO  : Successfully done setting workspace for the tool. 
09:15:03 INFO  : Hardware specification for platform project 'PSSL_design_wrapper' is updated.
09:15:13 INFO  : Result from executing command 'getProjects': PSSL_design_wrapper
09:15:13 INFO  : Result from executing command 'getPlatforms': PSSL_design_wrapper|D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/PSSL_design_wrapper.xpfm
09:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:15 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
09:17:22 INFO  : 'jtag frequency' command is executed.
09:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
09:17:38 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
09:17:45 INFO  : Context for processor 'microblaze_0' is selected.
09:17:52 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
09:17:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:17:52 INFO  : Context for processor 'microblaze_0' is selected.
09:17:52 INFO  : System reset is completed.
09:17:55 INFO  : 'after 3000' command is executed.
09:18:06 INFO  : Context for processor 'microblaze_0' is selected.
09:18:13 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
09:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

09:18:34 INFO  : Context for processor 'microblaze_0' is selected.
09:18:41 INFO  : 'con' command is executed.
09:18:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:18:41 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:42:12 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:42:14 INFO  : Updating application flags with new BSP settings...
14:42:15 INFO  : Successfully updated application flags for project PSSL_LCD_app.
14:42:56 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:43:49 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:44:21 INFO  : Disconnected from the channel tcfchan#2.
14:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:40 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:44:47 INFO  : 'jtag frequency' command is executed.
14:44:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:45:03 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:45:03 INFO  : Context for processor 'microblaze_0' is selected.
14:45:10 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:45:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:45:10 INFO  : Context for processor 'microblaze_0' is selected.
14:45:17 INFO  : System reset is completed.
14:45:20 INFO  : 'after 3000' command is executed.
14:45:31 INFO  : Context for processor 'microblaze_0' is selected.
14:45:38 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:45:52 INFO  : Context for processor 'microblaze_0' is selected.
14:45:59 INFO  : 'con' command is executed.
14:45:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:45:59 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:47:21 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:27 INFO  : Disconnected from the channel tcfchan#3.
14:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:47:27 ERROR : 
14:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:38 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:47:45 ERROR : port closed
14:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:47:45 ERROR : port closed
14:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:06 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:48:13 INFO  : 'jtag frequency' command is executed.
14:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:48:29 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:48:36 INFO  : Context for processor 'microblaze_0' is selected.
14:48:36 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:48:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:48:36 INFO  : Context for processor 'microblaze_0' is selected.
14:48:43 INFO  : System reset is completed.
14:48:46 INFO  : 'after 3000' command is executed.
14:48:57 INFO  : Context for processor 'microblaze_0' is selected.
14:49:04 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:49:18 INFO  : Context for processor 'microblaze_0' is selected.
14:49:25 INFO  : 'con' command is executed.
14:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:49:25 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
14:50:21 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:50:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:27 INFO  : Disconnected from the channel tcfchan#4.
14:50:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:50:27 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:50:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:53:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:54:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:55:00 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:55:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:55:39 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:55:58 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
14:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:09 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
14:56:16 INFO  : 'jtag frequency' command is executed.
14:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
14:56:24 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
14:56:24 INFO  : Context for processor 'microblaze_0' is selected.
14:56:31 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
14:56:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:56:31 INFO  : Context for processor 'microblaze_0' is selected.
14:56:31 INFO  : System reset is completed.
14:56:34 INFO  : 'after 3000' command is executed.
14:56:45 INFO  : Context for processor 'microblaze_0' is selected.
14:56:59 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
14:56:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

14:57:13 INFO  : Context for processor 'microblaze_0' is selected.
14:57:20 INFO  : 'con' command is executed.
14:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:57:20 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:08:11 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:08:22 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:09:12 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:09:26 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:12:03 INFO  : Disconnected from the channel tcfchan#5.
15:15:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\temp_xsdb_launch_script.tcl
15:16:13 INFO  : XSCT server has started successfully.
15:16:14 INFO  : Platform repository initialization has completed.
15:16:14 INFO  : plnx-install-location is set to ''
15:16:14 INFO  : Successfully done setting XSCT server connection channel  
15:16:16 INFO  : Registering command handlers for Vitis TCF services
15:16:32 INFO  : Successfully done setting workspace for the tool. 
15:16:32 INFO  : Successfully done query RDI_DATADIR 
15:27:31 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:27:56 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:28:07 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:28:52 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:30:16 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:30:24 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:27 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:32:34 INFO  : 'jtag frequency' command is executed.
15:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:32:49 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:32:49 INFO  : Context for processor 'microblaze_0' is selected.
15:32:56 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:33:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:33:03 INFO  : Context for processor 'microblaze_0' is selected.
15:33:03 INFO  : System reset is completed.
15:33:06 INFO  : 'after 3000' command is executed.
15:33:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
----------------End of Script----------------

15:33:18 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:33:33 INFO  : Disconnected from the channel tcfchan#1.
15:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:46 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:33:53 INFO  : 'jtag frequency' command is executed.
15:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:34:15 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:34:15 INFO  : Context for processor 'microblaze_0' is selected.
15:34:22 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:34:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:34:22 INFO  : Context for processor 'microblaze_0' is selected.
15:34:22 INFO  : System reset is completed.
15:34:25 INFO  : 'after 3000' command is executed.
15:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
----------------End of Script----------------

15:34:36 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:35:14 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:35:20 INFO  : Disconnected from the channel tcfchan#2.
15:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:33 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
15:35:40 INFO  : 'jtag frequency' command is executed.
15:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
15:36:02 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
15:36:09 INFO  : Context for processor 'microblaze_0' is selected.
15:36:16 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
15:36:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:36:16 INFO  : Context for processor 'microblaze_0' is selected.
15:36:23 INFO  : System reset is completed.
15:36:26 INFO  : 'after 3000' command is executed.
15:36:30 INFO  : Context for processor 'microblaze_0' is selected.
15:36:44 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
15:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

15:36:58 INFO  : Context for processor 'microblaze_0' is selected.
15:37:05 INFO  : 'con' command is executed.
15:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:37:05 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
15:37:43 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:37:56 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:38:10 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:38:22 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:40:06 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:43:03 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:43:09 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:45:46 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:46:03 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
15:46:15 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
16:04:18 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
16:04:25 INFO  : Disconnected from the channel tcfchan#3.
16:04:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:30 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
16:04:37 INFO  : 'jtag frequency' command is executed.
16:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
16:04:45 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
16:04:45 INFO  : Context for processor 'microblaze_0' is selected.
16:04:52 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
16:04:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:04:52 INFO  : Context for processor 'microblaze_0' is selected.
16:04:52 INFO  : System reset is completed.
16:04:55 INFO  : 'after 3000' command is executed.
16:05:06 INFO  : Context for processor 'microblaze_0' is selected.
16:05:20 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
16:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

16:05:34 INFO  : Context for processor 'microblaze_0' is selected.
16:05:41 INFO  : 'con' command is executed.
16:05:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:05:41 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
16:25:35 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
16:26:17 INFO  : Disconnected from the channel tcfchan#4.
16:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:23 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
16:26:30 INFO  : 'jtag frequency' command is executed.
16:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
16:26:39 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
16:26:39 INFO  : Context for processor 'microblaze_0' is selected.
16:26:46 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
16:26:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:26:46 INFO  : Context for processor 'microblaze_0' is selected.
16:26:46 INFO  : System reset is completed.
16:26:49 INFO  : 'after 3000' command is executed.
16:26:53 INFO  : Context for processor 'microblaze_0' is selected.
16:27:00 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
16:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

16:27:14 INFO  : Context for processor 'microblaze_0' is selected.
16:27:21 INFO  : 'con' command is executed.
16:27:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:27:21 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
17:07:34 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
17:07:46 INFO  : Disconnected from the channel tcfchan#5.
17:07:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:07:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:08:34 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
17:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:09:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:09:11 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
17:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:09:36 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:00 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
17:17:07 INFO  : 'jtag frequency' command is executed.
17:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
17:17:22 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
17:17:22 INFO  : Context for processor 'microblaze_0' is selected.
17:17:29 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
17:17:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:17:29 INFO  : Context for processor 'microblaze_0' is selected.
17:17:29 INFO  : System reset is completed.
17:17:32 INFO  : 'after 3000' command is executed.
17:17:43 INFO  : Context for processor 'microblaze_0' is selected.
17:17:57 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
17:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

17:18:11 INFO  : Context for processor 'microblaze_0' is selected.
17:18:18 INFO  : 'con' command is executed.
17:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:18:18 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
17:23:25 INFO  : Disconnected from the channel tcfchan#6.
17:30:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\temp_xsdb_launch_script.tcl
17:30:14 INFO  : XSCT server has started successfully.
17:30:14 INFO  : plnx-install-location is set to ''
17:30:14 INFO  : Successfully done setting XSCT server connection channel  
17:30:14 INFO  : Successfully done setting workspace for the tool. 
17:30:19 INFO  : Platform repository initialization has completed.
17:30:20 INFO  : Registering command handlers for Vitis TCF services
17:30:22 INFO  : Successfully done query RDI_DATADIR 
09:11:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\temp_xsdb_launch_script.tcl
09:11:47 INFO  : XSCT server has started successfully.
09:11:48 INFO  : plnx-install-location is set to ''
09:11:48 INFO  : Successfully done setting XSCT server connection channel  
09:11:48 INFO  : Successfully done setting workspace for the tool. 
09:11:56 INFO  : Platform repository initialization has completed.
09:11:57 INFO  : Registering command handlers for Vitis TCF services
09:12:27 INFO  : Successfully done query RDI_DATADIR 
09:12:27 INFO  : Result from executing command 'getProjects': PSSL_design_wrapper
09:12:27 INFO  : Result from executing command 'getPlatforms': PSSL_design_wrapper|D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/PSSL_design_wrapper.xpfm
09:12:29 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
09:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:13:56 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:37 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
09:14:49 INFO  : 'jtag frequency' command is executed.
09:15:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
09:15:15 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
09:15:27 INFO  : Context for processor 'microblaze_0' is selected.
09:15:40 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
09:15:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:15:40 INFO  : Context for processor 'microblaze_0' is selected.
09:15:40 INFO  : System reset is completed.
09:15:43 INFO  : 'after 3000' command is executed.
09:15:52 INFO  : Context for processor 'microblaze_0' is selected.
09:16:17 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
09:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

09:17:06 INFO  : Context for processor 'microblaze_0' is selected.
09:17:18 INFO  : 'con' command is executed.
09:17:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:17:18 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
09:21:38 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
09:21:57 INFO  : Disconnected from the channel tcfchan#2.
09:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:02 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
09:22:14 INFO  : 'jtag frequency' command is executed.
09:22:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
09:22:40 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
09:22:53 INFO  : Context for processor 'microblaze_0' is selected.
09:22:53 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
09:23:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:23:05 INFO  : Context for processor 'microblaze_0' is selected.
09:23:17 INFO  : System reset is completed.
09:23:20 INFO  : 'after 3000' command is executed.
09:23:30 INFO  : Context for processor 'microblaze_0' is selected.
09:23:54 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
09:23:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

09:24:19 INFO  : Context for processor 'microblaze_0' is selected.
09:24:43 INFO  : 'con' command is executed.
09:24:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:24:43 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
09:28:59 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
09:29:05 INFO  : Disconnected from the channel tcfchan#3.
09:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:15 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
09:29:27 INFO  : 'jtag frequency' command is executed.
09:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
09:29:53 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
09:29:53 INFO  : Context for processor 'microblaze_0' is selected.
09:30:05 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
09:30:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:30:05 INFO  : Context for processor 'microblaze_0' is selected.
09:30:17 INFO  : System reset is completed.
09:30:20 INFO  : 'after 3000' command is executed.
09:30:30 INFO  : Context for processor 'microblaze_0' is selected.
09:30:54 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
09:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

09:31:07 INFO  : Context for processor 'microblaze_0' is selected.
09:31:19 INFO  : 'con' command is executed.
09:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:31:19 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
09:32:43 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
09:32:58 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
09:33:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:05 INFO  : Disconnected from the channel tcfchan#4.
09:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:33:05 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
09:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:23 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
09:33:35 ERROR : port closed
09:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:33:35 ERROR : port closed
09:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:00 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
09:34:12 INFO  : 'jtag frequency' command is executed.
09:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
09:34:38 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
09:34:50 INFO  : Context for processor 'microblaze_0' is selected.
09:34:50 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
09:35:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:35:03 INFO  : Context for processor 'microblaze_0' is selected.
09:35:03 INFO  : System reset is completed.
09:35:06 INFO  : 'after 3000' command is executed.
09:35:15 INFO  : Context for processor 'microblaze_0' is selected.
09:35:40 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
09:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

09:36:04 INFO  : Context for processor 'microblaze_0' is selected.
09:36:17 INFO  : 'con' command is executed.
09:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:36:17 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
09:38:40 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
09:38:48 INFO  : Disconnected from the channel tcfchan#5.
09:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:57 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
09:39:09 INFO  : 'jtag frequency' command is executed.
09:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
09:39:35 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
09:39:35 INFO  : Context for processor 'microblaze_0' is selected.
09:39:35 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
09:39:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:39:47 INFO  : Context for processor 'microblaze_0' is selected.
09:39:47 INFO  : System reset is completed.
09:39:50 INFO  : 'after 3000' command is executed.
09:40:12 INFO  : Context for processor 'microblaze_0' is selected.
09:40:24 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
09:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

09:40:49 INFO  : Context for processor 'microblaze_0' is selected.
09:41:01 INFO  : 'con' command is executed.
09:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:41:01 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
09:42:24 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
09:44:04 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
09:44:11 INFO  : Disconnected from the channel tcfchan#6.
09:44:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:18 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
09:44:31 INFO  : 'jtag frequency' command is executed.
09:44:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
09:44:44 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
09:44:44 INFO  : Context for processor 'microblaze_0' is selected.
09:44:57 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
09:44:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:44:57 INFO  : Context for processor 'microblaze_0' is selected.
09:44:57 INFO  : System reset is completed.
09:45:00 INFO  : 'after 3000' command is executed.
09:45:09 INFO  : Context for processor 'microblaze_0' is selected.
09:45:34 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
09:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

09:45:58 INFO  : Context for processor 'microblaze_0' is selected.
09:46:10 INFO  : 'con' command is executed.
09:46:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:46:10 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
09:46:45 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
09:46:50 INFO  : Disconnected from the channel tcfchan#7.
09:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:12 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
09:47:24 INFO  : 'jtag frequency' command is executed.
09:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
09:47:50 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
09:47:50 INFO  : Context for processor 'microblaze_0' is selected.
09:48:03 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
09:48:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:48:03 INFO  : Context for processor 'microblaze_0' is selected.
09:48:03 INFO  : System reset is completed.
09:48:06 INFO  : 'after 3000' command is executed.
09:48:15 INFO  : Context for processor 'microblaze_0' is selected.
09:48:40 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
09:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

09:49:04 INFO  : Context for processor 'microblaze_0' is selected.
09:49:16 INFO  : 'con' command is executed.
09:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:49:16 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
11:10:19 INFO  : Hardware specification for platform project 'PSSL_design_wrapper' is updated.
11:10:36 INFO  : Result from executing command 'getProjects': PSSL_design_wrapper
11:10:36 INFO  : Result from executing command 'getPlatforms': PSSL_design_wrapper|D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/PSSL_design_wrapper.xpfm
11:10:43 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:187)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)
11:10:43 INFO  : Disconnected from the channel tcfchan#8.
11:10:44 INFO  : The hardware specification used by project 'PSSL_LCD_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:10:44 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.bit' stored in project is removed.
11:10:44 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.mmi' stored in project is removed.
11:10:44 INFO  : The updated bitstream files are copied from platform to folder 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream' in project 'PSSL_LCD_app'.
11:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:56 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
11:11:08 ERROR : port closed
11:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:11:08 ERROR : port closed
11:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:33 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
11:11:45 INFO  : 'jtag frequency' command is executed.
11:11:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
11:12:11 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
11:12:11 INFO  : Context for processor 'microblaze_0' is selected.
11:12:24 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
11:12:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:12:24 INFO  : Context for processor 'microblaze_0' is selected.
11:12:36 INFO  : System reset is completed.
11:12:39 INFO  : 'after 3000' command is executed.
11:12:48 INFO  : Context for processor 'microblaze_0' is selected.
11:13:13 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
11:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

11:13:50 INFO  : Context for processor 'microblaze_0' is selected.
11:14:14 INFO  : 'con' command is executed.
11:14:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:14:14 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
16:17:37 INFO  : Hardware specification for platform project 'PSSL_design_wrapper' is updated.
16:18:30 INFO  : Result from executing command 'getProjects': PSSL_design_wrapper
16:18:30 INFO  : Result from executing command 'getPlatforms': PSSL_design_wrapper|D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/PSSL_design_wrapper.xpfm
16:19:49 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:187)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)
16:19:49 INFO  : Disconnected from the channel tcfchan#10.
16:19:49 INFO  : The hardware specification used by project 'PSSL_LCD_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:19:49 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.bit' stored in project is removed.
16:19:49 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.mmi' stored in project is removed.
16:19:49 INFO  : The updated bitstream files are copied from platform to folder 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream' in project 'PSSL_LCD_app'.
16:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:00 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
16:20:12 INFO  : 'jtag frequency' command is executed.
16:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
16:20:38 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
16:20:38 INFO  : Context for processor 'microblaze_0' is selected.
16:20:50 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
16:20:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:20:50 INFO  : Context for processor 'microblaze_0' is selected.
16:21:03 INFO  : System reset is completed.
16:21:06 INFO  : 'after 3000' command is executed.
16:21:15 INFO  : Context for processor 'microblaze_0' is selected.
16:21:40 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
16:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

16:22:04 INFO  : Context for processor 'microblaze_0' is selected.
16:22:17 INFO  : 'con' command is executed.
16:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:22:17 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
16:35:03 INFO  : Hardware specification for platform project 'PSSL_design_wrapper' is updated.
16:35:20 INFO  : Result from executing command 'getProjects': PSSL_design_wrapper
16:35:20 INFO  : Result from executing command 'getPlatforms': PSSL_design_wrapper|D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/PSSL_design_wrapper.xpfm
16:35:21 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
16:35:27 INFO  : The hardware specification used by project 'PSSL_LCD_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:35:27 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.bit' stored in project is removed.
16:35:27 INFO  : The file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream\PSSL_design_wrapper.mmi' stored in project is removed.
16:35:27 INFO  : The updated bitstream files are copied from platform to folder 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app\_ide\bitstream' in project 'PSSL_LCD_app'.
16:35:53 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
16:44:09 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
16:44:19 INFO  : Disconnected from the channel tcfchan#12.
16:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:29 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
16:44:41 INFO  : 'jtag frequency' command is executed.
16:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
16:45:07 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
16:45:07 INFO  : Context for processor 'microblaze_0' is selected.
16:45:19 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
16:45:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:45:19 INFO  : Context for processor 'microblaze_0' is selected.
16:45:19 INFO  : System reset is completed.
16:45:22 INFO  : 'after 3000' command is executed.
16:45:44 INFO  : Context for processor 'microblaze_0' is selected.
16:46:33 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
16:46:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

16:47:23 INFO  : Context for processor 'microblaze_0' is selected.
16:47:47 INFO  : 'con' command is executed.
16:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:47:47 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
16:51:53 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
16:52:03 INFO  : Disconnected from the channel tcfchan#14.
16:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:06 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
16:52:18 INFO  : 'jtag frequency' command is executed.
16:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
16:52:44 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
16:52:44 INFO  : Context for processor 'microblaze_0' is selected.
16:52:57 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
16:52:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:52:57 INFO  : Context for processor 'microblaze_0' is selected.
16:53:09 INFO  : System reset is completed.
16:53:12 INFO  : 'after 3000' command is executed.
16:53:34 INFO  : Context for processor 'microblaze_0' is selected.
16:53:58 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
16:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

16:54:23 INFO  : Context for processor 'microblaze_0' is selected.
16:54:47 INFO  : 'con' command is executed.
16:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:54:47 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
16:59:06 INFO  : Checking for BSP changes to sync application flags for project 'PSSL_LCD_app'...
16:59:17 INFO  : Disconnected from the channel tcfchan#15.
16:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:19 INFO  : Jtag cable 'Digilent Basys3 210183B30A7AA' is selected.
16:59:31 INFO  : 'jtag frequency' command is executed.
16:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}' command is executed.
16:59:57 INFO  : Device configured successfully with "D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit"
16:59:57 INFO  : Context for processor 'microblaze_0' is selected.
17:00:09 INFO  : Hardware design and registers information is loaded from 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa'.
17:00:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:00:09 INFO  : Context for processor 'microblaze_0' is selected.
17:00:09 INFO  : System reset is completed.
17:00:12 INFO  : 'after 3000' command is executed.
17:00:21 INFO  : Context for processor 'microblaze_0' is selected.
17:00:34 INFO  : The application 'D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf' is downloaded to processor 'microblaze_0'.
17:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B30A7AA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B30A7AA-0362d093-0"}
fpga -file D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/_ide/bitstream/PSSL_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_design_wrapper/export/PSSL_design_wrapper/hw/PSSL_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/Verilog_HDL/20.02/PSSL/MicroBlaze/PSSL_LCD/vitis/PSSL_LCD_app/Debug/PSSL_LCD_app.elf
----------------End of Script----------------

17:00:58 INFO  : Context for processor 'microblaze_0' is selected.
17:01:23 INFO  : 'con' command is executed.
17:01:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:01:23 INFO  : Launch script is exported to file 'D:\Verilog_HDL\20.02\PSSL\MicroBlaze\PSSL_LCD\vitis\PSSL_LCD_app_system\_ide\scripts\systemdebugger_pssl_lcd_app_system_standalone.tcl'
17:05:11 INFO  : Disconnected from the channel tcfchan#16.
