v 20060906 1
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=55
T 300 1250 5 8 0 1 0 8 1
pinseq=1
T 525 1300 9 8 1 1 0 0 1
pinlabel=MDC
T 525 1300 5 8 0 1 0 2 1
pintype=in
}
L 500 1300 400 1375 3 0 0 0 -1 -1
L 500 1300 400 1225 3 0 0 0 -1 -1
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=54
T 300 850 5 8 0 1 0 8 1
pinseq=2
T 450 900 9 8 1 1 0 0 1
pinlabel=MDIO
T 450 900 5 8 0 1 0 2 1
pintype=io
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=53
T 300 450 5 8 0 1 0 8 1
pinseq=3
T 450 500 9 8 1 1 0 0 1
pinlabel=\_INTERRUPT\_
T 450 500 5 8 0 1 0 2 1
pintype=out
}
B 400 100 1400 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 1800 8 10 1 1 0 6 1
refdes=U?
T 400 1800 9 10 1 0 0 0 1
ET1011C2-MGT
T 400 2000 5 10 0 0 0 0 1
device=ET1011C2
T 400 2200 5 10 0 0 0 0 1
footprint=MLCC84
T 400 2400 5 10 0 0 0 0 1
author=mettus
T 400 2600 5 10 0 0 0 0 1
documentation=NA
T 400 2800 5 10 0 0 0 0 1
description=LSI TruePHY
T 400 3000 5 10 0 0 0 0 1
numslots=0
T 400 3200 5 10 0 0 0 0 1
comment=Part 5 of 7
