Analysis & Synthesis report for mcu_top
Sat Sep 23 14:22:00 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (No Restructuring Performed)
 17. Source assignments for fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1
 18. Source assignments for fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async
 21. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h
 22. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p
 23. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm
 24. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm
 25. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm
 27. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm
 28. Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 31. Parameter Settings for Inferred Entity Instance: fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25
 33. altsyncram Parameter Settings by Entity Instance
 34. altpll Parameter Settings by Entity Instance
 35. lpm_mult Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "fpga_platform:u_fpga_platform"
 37. Port Connectivity Checks: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"
 38. Port Connectivity Checks: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION"
 39. Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2"
 40. Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1"
 41. Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async"
 42. Port Connectivity Checks: "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix"
 43. Signal Tap Logic Analyzer Settings
 44. In-System Memory Content Editor Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 47. Elapsed Time Per Partition
 48. Connections to In-System Debugging Instance "auto_signaltap_0"
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 23 14:22:00 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; mcu_top                                         ;
; Top-level Entity Name              ; mcu_top                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 26,242                                          ;
;     Total combinational functions  ; 22,785                                          ;
;     Dedicated logic registers      ; 7,078                                           ;
; Total registers                    ; 7078                                            ;
; Total pins                         ; 7                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,671,168                                       ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE55F23I7       ;                    ;
; Top-level entity name                                            ; mcu_top            ; mcu_top            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                      ; Library     ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; design_define.v                                                                                        ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/design_define.v                                                    ;             ;
; ../../../library/cm3/cortexm3ds_logic.v                                                                ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v                                                                                ;             ;
; ../../../library/cm3/CORTEXM3INTEGRATIONDS.v                                                           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v                                                                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v             ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v                             ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v               ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v                               ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v           ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v                           ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v                 ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v                       ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v                                       ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v                       ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v                                       ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v                         ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v                                         ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v                     ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v                                     ;             ;
; ../../../library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v                                   ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v                                                   ;             ;
; ../../../user/verilog/domain/fp_domain.v                                                               ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v                                                                               ;             ;
; ../../../user/verilog/sram/sram_top.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v                                                                                  ;             ;
; ../../../user/verilog/mcu_top.v                                                                        ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v                                                                                        ;             ;
; ../../../library/altera_ip/ram_32k/ram_32k.v                                                           ; yes             ; User Wizard-Generated File                   ; /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v                                                                           ;             ;
; ../../../library/altera_ip/ram_8k/ram_8k.v                                                             ; yes             ; User Wizard-Generated File                   ; /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v                                                                             ;             ;
; ../../../library/altera_ip/pll_50m/pll_50m.v                                                           ; yes             ; User Wizard-Generated File                   ; /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v                                                                           ;             ;
; ../../../user/fpga_verilog/fpga_platform.v                                                             ; yes             ; User Verilog HDL File                        ; /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v                                                                             ;             ;
; altsyncram.tdf                                                                                         ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;             ;
; stratix_ram_block.inc                                                                                  ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;             ;
; lpm_mux.inc                                                                                            ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;             ;
; lpm_decode.inc                                                                                         ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;             ;
; aglobal181.inc                                                                                         ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/aglobal181.inc                                                       ;             ;
; a_rdenreg.inc                                                                                          ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;             ;
; altrom.inc                                                                                             ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altrom.inc                                                           ;             ;
; altram.inc                                                                                             ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altram.inc                                                           ;             ;
; altdpram.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altdpram.inc                                                         ;             ;
; db/altsyncram_qem1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf                                             ;             ;
; db/altsyncram_pic2.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_pic2.tdf                                             ;             ;
; bootloader.mif                                                                                         ; yes             ; Auto-Found Memory Initialization File        ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/bootloader.mif                                                     ;             ;
; sld_mod_ram_rom.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                      ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; sld_rom_sr.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; db/altsyncram_stj1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf                                             ;             ;
; db/altsyncram_03a2.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf                                             ;             ;
; altpll.tdf                                                                                             ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altpll.tdf                                                           ;             ;
; stratix_pll.inc                                                                                        ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;             ;
; stratixii_pll.inc                                                                                      ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;             ;
; cycloneii_pll.inc                                                                                      ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;             ;
; db/pll_50m_altpll.v                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v                                                ;             ;
; sld_signaltap.vhd                                                                                      ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_signaltap.vhd                                                    ;             ;
; sld_signaltap_impl.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                               ;             ;
; sld_ela_control.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_ela_control.vhd                                                  ;             ;
; lpm_shiftreg.tdf                                                                                       ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                     ;             ;
; lpm_constant.inc                                                                                       ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;             ;
; dffeea.inc                                                                                             ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/dffeea.inc                                                           ;             ;
; sld_mbpmg.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                         ;             ;
; sld_buffer_manager.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                               ;             ;
; db/altsyncram_se24.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_se24.tdf                                             ;             ;
; db/decode_jsa.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/decode_jsa.tdf                                                  ;             ;
; db/mux_lob.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mux_lob.tdf                                                     ;             ;
; altdpram.tdf                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altdpram.tdf                                                         ;             ;
; memmodes.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/others/maxplus2/memmodes.inc                                                       ;             ;
; a_hdffe.inc                                                                                            ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/a_hdffe.inc                                                          ;             ;
; alt_le_rden_reg.inc                                                                                    ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                  ;             ;
; altsyncram.inc                                                                                         ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.inc                                                       ;             ;
; lpm_mux.tdf                                                                                            ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_mux.tdf                                                          ;             ;
; muxlut.inc                                                                                             ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/muxlut.inc                                                           ;             ;
; bypassff.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/bypassff.inc                                                         ;             ;
; altshift.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altshift.inc                                                         ;             ;
; db/mux_1tc.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mux_1tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                         ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_decode.tdf                                                       ;             ;
; declut.inc                                                                                             ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/declut.inc                                                           ;             ;
; lpm_compare.inc                                                                                        ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;             ;
; db/decode_dvf.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                        ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_counter.tdf                                                      ;             ;
; lpm_add_sub.inc                                                                                        ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;             ;
; cmpconst.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/cmpconst.inc                                                         ;             ;
; lpm_counter.inc                                                                                        ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;             ;
; alt_counter_stratix.inc                                                                                ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/alt_counter_stratix.inc                                              ;             ;
; db/cntr_lgi.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_lgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_bbj.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_bbj.tdf                                                    ;             ;
; db/cntr_kgi.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_kgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sld6ed12f1a/alt_sld_fab.v                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File               ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
; lpm_mult.tdf                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_mult.tdf                                                         ;             ;
; multcore.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/multcore.inc                                                         ;             ;
; db/mult_7dt.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf                                                    ;             ;
; lpm_add_sub.tdf                                                                                        ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                      ;             ;
; addcore.inc                                                                                            ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/addcore.inc                                                          ;             ;
; look_add.inc                                                                                           ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/look_add.inc                                                         ;             ;
; alt_stratix_add_sub.inc                                                                                ; yes             ; Megafunction                                 ; /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                              ;             ;
; db/add_sub_pvi.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf                                                 ;             ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 26,242                                                                                                              ;
;                                             ;                                                                                                                     ;
; Total combinational functions               ; 22785                                                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                                                     ;
;     -- 4 input functions                    ; 16086                                                                                                               ;
;     -- 3 input functions                    ; 5134                                                                                                                ;
;     -- <=2 input functions                  ; 1565                                                                                                                ;
;                                             ;                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                     ;
;     -- normal mode                          ; 21884                                                                                                               ;
;     -- arithmetic mode                      ; 901                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Total registers                             ; 7078                                                                                                                ;
;     -- Dedicated logic registers            ; 7078                                                                                                                ;
;     -- I/O registers                        ; 0                                                                                                                   ;
;                                             ;                                                                                                                     ;
; I/O pins                                    ; 7                                                                                                                   ;
; Total memory bits                           ; 1671168                                                                                                             ;
;                                             ;                                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                                   ;
;     -- PLLs                                 ; 1                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Maximum fan-out node                        ; fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 5148                                                                                                                ;
; Total fan-out                               ; 113062                                                                                                              ;
; Average fan-out                             ; 3.75                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |mcu_top                                                                                                                                ; 22785 (2)           ; 7078 (0)                  ; 1671168     ; 6            ; 0       ; 3         ; 7    ; 0            ; |mcu_top                                                                                                                                                                                                                                                                                                                                            ; mcu_top                           ; work         ;
;    |fp_domain:u_fp_domain|                                                                                                              ; 21875 (2)           ; 5540 (0)                  ; 327680      ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain                                                                                                                                                                                                                                                                                                                      ; fp_domain                         ; work         ;
;       |CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|                                                                                     ; 21177 (0)           ; 5170 (0)                  ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION                                                                                                                                                                                                                                                                          ; CORTEXM3INTEGRATIONDS             ; work         ;
;          |cortexm3ds_logic:u_cortexm3ds_logic|                                                                                          ; 21177 (21085)       ; 5170 (5170)               ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic                                                                                                                                                                                                                                      ; cortexm3ds_logic                  ; work         ;
;             |lpm_add_sub:Add25|                                                                                                         ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                |add_sub_pvi:auto_generated|                                                                                             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25|add_sub_pvi:auto_generated                                                                                                                                                                                         ; add_sub_pvi                       ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;                |mult_7dt:auto_generated|                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                               ; mult_7dt                          ; work         ;
;       |ahb_bus_matrix:u_ahb_bus_matrix|                                                                                                 ; 366 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix                                                                                                                                                                                                                                                                                      ; ahb_bus_matrix                    ; work         ;
;          |ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|                                                                          ; 129 (127)           ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0                                                                                                                                                                                                                                  ; ahb_bus_matrix_decoderS0          ; work         ;
;             |ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave                                                                                                                                                                      ; ahb_bus_matrix_default_slave      ; work         ;
;          |ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|                                                                          ; 27 (24)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1                                                                                                                                                                                                                                  ; ahb_bus_matrix_decoderS1          ; work         ;
;             |ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave                                                                                                                                                                      ; ahb_bus_matrix_default_slave      ; work         ;
;          |ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2|                                                                          ; 28 (26)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2                                                                                                                                                                                                                                  ; ahb_bus_matrix_decoderS2          ; work         ;
;             |ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave                                                                                                                                                                      ; ahb_bus_matrix_default_slave      ; work         ;
;          |ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|                                                                                        ; 20 (20)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0                                                                                                                                                                                                                                                ; ahb_bus_matrix_i                  ; work         ;
;          |ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|                                                                                        ; 5 (5)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1                                                                                                                                                                                                                                                ; ahb_bus_matrix_i                  ; work         ;
;          |ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|                                                                                        ; 4 (4)               ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2                                                                                                                                                                                                                                                ; ahb_bus_matrix_i                  ; work         ;
;          |ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|                                                                                    ; 12 (11)             ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0                                                                                                                                                                                                                                            ; ahb_bus_matrix_oM0                ; work         ;
;             |ahb_bus_matrix_arbiterM0:u_output_arb|                                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb                                                                                                                                                                                                      ; ahb_bus_matrix_arbiterM0          ; work         ;
;          |ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|                                                                                    ; 100 (78)            ; 10 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1                                                                                                                                                                                                                                            ; ahb_bus_matrix_oM1                ; work         ;
;             |ahb_bus_matrix_arbiterM1:u_output_arb|                                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb                                                                                                                                                                                                      ; ahb_bus_matrix_arbiterM1          ; work         ;
;          |ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|                                                                                    ; 33 (10)             ; 10 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2                                                                                                                                                                                                                                            ; ahb_bus_matrix_oM5                ; work         ;
;             |ahb_bus_matrix_arbiterM5:u_output_arb|                                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb                                                                                                                                                                                                      ; ahb_bus_matrix_arbiterM5          ; work         ;
;          |ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|                                                                                    ; 8 (3)               ; 3 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3                                                                                                                                                                                                                                            ; ahb_bus_matrix_oM7                ; work         ;
;             |ahb_bus_matrix_arbiterM7:u_output_arb|                                                                                     ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb                                                                                                                                                                                                      ; ahb_bus_matrix_arbiterM7          ; work         ;
;       |sram_top:u_sram_top|                                                                                                             ; 330 (4)             ; 238 (0)                   ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top                                                                                                                                                                                                                                                                                                  ; sram_top                          ; work         ;
;          |cmsdk_ahb_to_sram:u_ahb_to_dtcm|                                                                                              ; 69 (69)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm                                                                                                                                                                                                                                                                  ; cmsdk_ahb_to_sram                 ; work         ;
;          |cmsdk_ahb_to_sram:u_ahb_to_itcm|                                                                                              ; 74 (74)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm                                                                                                                                                                                                                                                                  ; cmsdk_ahb_to_sram                 ; work         ;
;          |ram_32k:u_itcm|                                                                                                               ; 92 (0)              ; 69 (0)                    ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm                                                                                                                                                                                                                                                                                   ; ram_32k                           ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 92 (0)              ; 69 (0)                    ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_qem1:auto_generated|                                                                                         ; 92 (0)              ; 69 (0)                    ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated                                                                                                                                                                                                                    ; altsyncram_qem1                   ; work         ;
;                   |altsyncram_pic2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1                                                                                                                                                                                        ; altsyncram_pic2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 92 (67)             ; 69 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                       ; sld_rom_sr                        ; work         ;
;          |ram_8k:u_dtcm|                                                                                                                ; 91 (0)              ; 67 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm                                                                                                                                                                                                                                                                                    ; ram_8k                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 91 (0)              ; 67 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_stj1:auto_generated|                                                                                         ; 91 (0)              ; 67 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated                                                                                                                                                                                                                     ; altsyncram_stj1                   ; work         ;
;                   |altsyncram_03a2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1                                                                                                                                                                                         ; altsyncram_03a2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 91 (65)             ; 67 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 26 (26)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |fpga_platform:u_fpga_platform|                                                                                                      ; 9 (9)               ; 7 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fpga_platform:u_fpga_platform                                                                                                                                                                                                                                                                                                              ; fpga_platform                     ; work         ;
;       |pll_50m:u_pll0|                                                                                                                  ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fpga_platform:u_fpga_platform|pll_50m:u_pll0                                                                                                                                                                                                                                                                                               ; pll_50m                           ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;             |pll_50m_altpll:auto_generated|                                                                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated                                                                                                                                                                                                                                         ; pll_50m_altpll                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 228 (1)             ; 138 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 227 (0)             ; 138 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 227 (0)             ; 138 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 227 (1)             ; 138 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 214 (0)             ; 131 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 214 (167)           ; 131 (102)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 671 (2)             ; 1393 (164)                ; 1343488     ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 669 (0)             ; 1229 (0)                  ; 1343488     ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 669 (86)            ; 1229 (416)                ; 1343488     ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_1tc:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                              ; mux_1tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 1343488     ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_se24:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 1343488     ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se24:auto_generated                                                                                                                                                 ; altsyncram_se24                   ; work         ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se24:auto_generated|decode_jsa:decode2                                                                                                                              ; decode_jsa                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 106 (106)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 193 (1)             ; 426 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 164 (0)             ; 410 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 246 (246)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 164 (0)             ; 164 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 28 (28)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 183 (10)            ; 167 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_lgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lgi:auto_generated                                                             ; cntr_lgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_bbj:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                      ; cntr_bbj                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                            ; cntr_kgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 82 (82)             ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 35 (35)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1|ALTSYNCRAM                                        ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144  ; bootloader.mif ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|ALTSYNCRAM                                         ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; None           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 82           ; 16384        ; 82           ; 1343488 ; None           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mcu_top|fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state ;
+---------------------+---------------------+--------------------+---------------------+------------------------------------------------------+
; Name                ; curr_state.fsm_wait ; curr_state.fsm_wr1 ; curr_state.fsm_done ; curr_state.fsm_idle                                  ;
+---------------------+---------------------+--------------------+---------------------+------------------------------------------------------+
; curr_state.fsm_idle ; 0                   ; 0                  ; 0                   ; 0                                                    ;
; curr_state.fsm_done ; 0                   ; 0                  ; 1                   ; 1                                                    ;
; curr_state.fsm_wr1  ; 0                   ; 1                  ; 0                   ; 1                                                    ;
; curr_state.fsm_wait ; 1                   ; 0                  ; 0                   ; 1                                                    ;
+---------------------+---------------------+--------------------+---------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K63t07                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ab3nz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bf3nz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yg3nz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vhfzz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuqh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lwqh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kyqh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0rh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I2rh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4rh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G6rh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8rh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dcrh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cerh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgrh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Airh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zjrh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ylrh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xnrh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wprh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vrrh07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gxps07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fzps07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1qs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D3qs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5qs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B7qs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A9qs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zaqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ycqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xeqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wgqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Viqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tmqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Soqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qsqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Puqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Owqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nyqs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0rs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2rs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K4rs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I6rs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8rs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ears07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ccrs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aers07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yfrs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Whrs07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0ua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2ua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4ua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D6ua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7ua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9ua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bjua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tmua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hsua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Duua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vxua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rzua17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N1va17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J3va17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5va17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B7va17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X8va17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tava17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pcva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Leva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hgva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Diva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zjva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vlva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rnva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Npva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jrva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ftva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bvva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xwva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyva17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P0wa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2wa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4wa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A6wa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V7wa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q9wa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lbwa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdwa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfwa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[0..31]                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_resp                                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_resp_reg                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_trans[0]                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_addr[0,1,29..31]                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_write                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_size[0]                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_burst[0..2]                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_mastlock                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|reg_addr[29..31]                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|reg_burst[1,2]                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|reg_mastlock                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pc3t07                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pa3t07                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q83t07                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Utioz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S84g07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_hresp                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|slave_sel                                                ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|hsel_lock                                                ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|hsel_lock                                                ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|slave_sel                                                ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|slave_sel                                                ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|hsel_lock                                                ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M8km17                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|bound                                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|bound                                                        ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|bound                                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pkvnz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J23t07                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|burst_override                                               ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[0]   ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb|iaddr_in_port[0,1] ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|burst_override                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|data_in_port[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_trans[1]                                                 ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zz9nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xtanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rnanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tgbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uhbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pcbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z0anz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z1anz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zy9nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2anz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vibnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J6bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fbanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dsbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M9bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mianz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nabnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Okanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zmbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D9anz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rebnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cqbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eaanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8anz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Soanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zw9nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ylbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K7bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hdanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gcanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uqanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ieanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Njanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Drbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Obbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Axanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sfbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I5bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A6anz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4anz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wsanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kganz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aobnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z3anz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B7anz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zx9nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lhanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvanz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Planz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1bnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vranz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fwbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hzbnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J2cnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5cnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N8cnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pbcnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Recnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Thcnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vkcnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xncnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqcnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bucnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dxcnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F0dnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3dnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J6dnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L9dnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ncdnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pfdnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ridnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tldnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vodnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrdnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bydnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1enz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4enz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7enz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jaenz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldenz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngenz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pjenz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmenz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpenz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsenz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xvenz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zyenz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B2fnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D5fnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8fnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hbfnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jefnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lhfnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nkfnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pnfnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqfnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttfnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vwfnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzfnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2gnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6gnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D9gnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fcgnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hfgnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jignz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Llgnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nognz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Prgnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rugnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Txgnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V0hnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X3hnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z6hnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ek0oz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ki0oz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fwpoz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ntpoz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gttf07                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q88107 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldbu07                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zabu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dkbu07                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rhbu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbu07                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jobu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nxbu07                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bvbu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4cu07                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T1cu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xacu07                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8cu07 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0tm17                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sxsm17 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izvm17                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksvm17 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ip3nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Su2nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Et2nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ms3nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ul3nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Un3nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mkwa17                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmwa17 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9nz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfjnz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvvnz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q88107                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vfhg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rhhg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Njhg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jlhg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fnhg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bphg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqhg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tshg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Puhg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwhg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jyhg07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G0ig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2ig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4ig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X5ig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U7ig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R9ig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Obig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ifig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zkig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wmig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qqig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nsig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kuig07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qz2t07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi4t07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ualu07                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M6k917                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ern917                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqwa17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksvm17                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct9nz6                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdjnz6                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhkm17                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Duvm17                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvvm17                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pxvm17                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A5km17                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sj3oz6                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbooz6                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3km17                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T6km17                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[1]  ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|i_addr_in_port[1]  ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|data_in_port[1]                                          ; Stuck at GND due to stuck port data_in                                                                                   ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndyf07                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dgyf07                                             ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state~4                                     ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state~5                                     ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                      ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2|sync_reg_2                                 ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|reg_write                                                    ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2|sync_reg_1                                 ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p                                      ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2                                 ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]                                    ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg                                ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                    ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1                                 ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p                                     ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_trans_valid                                    ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_idle                              ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_done                              ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_wr1                               ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_wait                              ; Lost fanout                                                                                                              ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs2nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pn2nz6                                             ; Merged with fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6 ;
; Total Number of Removed Registers = 404                                                                                                                  ;                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_resp       ; Stuck at GND              ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_resp_reg,                                      ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_hresp,                                       ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h,                                     ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2|sync_reg_2,                                ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|reg_write,                                                   ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2|sync_reg_1,                                ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p,                                     ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2,                                ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg,                               ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1,                                ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_trans_valid                                    ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Utioz6         ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6,                                            ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqhg07,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tshg07,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwhg07,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Obig07,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhig07,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zkig07,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toig07,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi4t07                                             ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state~4 ; Lost Fanouts              ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_idle,                             ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_done,                             ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_wr1,                              ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|curr_state.fsm_wait                              ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_burst[2]             ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_addr_in_port[1], ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|i_addr_in_port[1], ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|data_in_port[1]                                          ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksvm17         ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A5km17,                                            ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3km17,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndyf07                                             ;
; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[31]  ; Stuck at GND              ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0],                                   ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1],                                   ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p                                     ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yg3nz6         ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9nz6,                                            ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qz2t07                                             ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ab3nz6         ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfjnz6,                                            ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdjnz6                                             ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|reg_addr[31]             ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb|iaddr_in_port[0],  ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|data_in_port[0]                                          ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0|reg_mastlock             ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb|iaddr_in_port[1],  ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|data_in_port[1]                                          ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pc3t07         ; Lost Fanouts              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pa3t07,                                            ;
;                                                                                                                      ;                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q83t07                                             ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S84g07         ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pkvnz6,                                            ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct9nz6                                             ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bf3nz6         ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sj3oz6,                                            ;
;                                                                                                                      ; due to stuck port data_in ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbooz6                                             ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_trans[0]             ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_trans[1]                                                 ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                          ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|reg_addr[31]             ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_1|burst_override                                               ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                          ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2ua17         ; Stuck at GND              ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqwa17                                             ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                          ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|bound                    ; Stuck at GND              ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[0]   ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7078  ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 414   ;
; Number of registers using Asynchronous Clear ; 3807  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4228  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb|no_port                                                                                                                                                                                   ; 21      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ui8oz6                                                                                                                                                                                                                    ; 13      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foboz6                                                                                                                                                                                                                    ; 7       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hasnz6                                                                                                                                                                                                                    ; 6       ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hreadyout                                                                                                                                               ; 3       ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hreadyout                                                                                                                                               ; 4       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbd917                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhuzz6                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptmoz6                                                                                                                                                                                                                    ; 4       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fozf07                                                                                                                                                                                                                    ; 4       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eg1oz6                                                                                                                                                                                                                    ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sc4t07                                                                                                                                                                                                                    ; 55      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P36107                                                                                                                                                                                                                    ; 10      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F56107                                                                                                                                                                                                                    ; 13      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yt5107                                                                                                                                                                                                                    ; 10      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L86107                                                                                                                                                                                                                    ; 14      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ry5107                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I06107                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z16107                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lous07                                                                                                                                                                                                                    ; 18      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Is5107                                                                                                                                                                                                                    ; 16      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107                                                                                                                                                                                                                    ; 14      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ongg07                                                                                                                                                                                                                    ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U2ph07                                                                                                                                                                                                                    ; 8       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C9us07                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cmss07                                                                                                                                                                                                                    ; 16      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tggg07                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T0xg07                                                                                                                                                                                                                    ; 6       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3us07                                                                                                                                                                                                                    ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gu9oz6                                                                                                                                                                                                                    ; 7       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5oh07                                                                                                                                                                                                                    ; 29      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uctnz6                                                                                                                                                                                                                    ; 13      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqus07                                                                                                                                                                                                                    ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dnznz6                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G08m17                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gk8m17                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw8m17                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R99m17                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jrnh07                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave|i_hreadyout                                                                                                                                               ; 3       ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|i_no_port                                                                                                                                                                                 ; 30      ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|i_no_port                                                                                                                                                                                 ; 15      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yefzz6                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzknz6                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0w917                                                                                                                                                                                                                    ; 6       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6                                                                                                                                                                                                                    ; 42      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P6eoz6                                                                                                                                                                                                                    ; 6       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6                                                                                                                                                                                                                    ; 6       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eoz6                                                                                                                                                                                                                    ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6                                                                                                                                                                                                                    ; 21      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6                                                                                                                                                                                                                    ; 14      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6                                                                                                                                                                                                                    ; 16      ;
; fpga_platform:u_fpga_platform|pll_locked_cnt[1]                                                                                                                                                                                                                                                                                 ; 3       ;
; fpga_platform:u_fpga_platform|pll_locked_cnt[3]                                                                                                                                                                                                                                                                                 ; 3       ;
; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb|no_port                                                                                                                                                                                   ; 1       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2jzz6                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ketzz6                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W2noz6                                                                                                                                                                                                                    ; 1       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yo5107                                                                                                                                                                                                                    ; 1       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cp8m17                                                                                                                                                                                                                    ; 12      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hoynz6                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ozwa17                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gyynz6                                                                                                                                                                                                                    ; 49      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kboh07                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Idoh07                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfoh07                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ehoh07                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uqoh07                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjoh07                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aloh07                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ymoh07                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wooh07                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrt917                                                                                                                                                                                                                    ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R7v917                                                                                                                                                                                                                    ; 12      ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S8vzz6                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhqh07                                                                                                                                                                                                                    ; 1       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba6107                                                                                                                                                                                                                    ; 1       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bx5107                                                                                                                                                                                                                    ; 1       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mdx917                                                                                                                                                                                                                    ; 4       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efx917                                                                                                                                                                                                                    ; 4       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhx917                                                                                                                                                                                                                    ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjx917                                                                                                                                                                                                                    ; 4       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blx917                                                                                                                                                                                                                    ; 5       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yiynz6                                                                                                                                                                                                                    ; 3       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Anx917                                                                                                                                                                                                                    ; 4       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubroz6                                                                                                                                                                                                                    ; 1       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rk1g07                                                                                                                                                                                                                    ; 1       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wqx917                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aqta17                                                                                                                                                                                                                    ; 2       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ky6g07                                                                                                                                                                                                                    ; 1       ;
; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4x917                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 111*                                                                                                                                                                                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_early_incr_count[1]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|reg_early_incr_count[0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fpga_platform:u_fpga_platform|pll_locked_cnt[0]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb|reg_burst_remain[3]                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb|reg_burst_remain[0]                                                                                                                                                                                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |mcu_top|fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|fpga_platform:u_fpga_platform|pll_locked_cnt[1]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9fnv6                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nb9nv6                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fu7nv6                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xc6nv6                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gu4nv6                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zrdnv6                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kacnv6                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsanv6                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_2|HRESPS[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1|Mux23                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dpo8v6                                                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|HADDRM[10]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|i_hselm                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|addr_out_port.100                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kjs8v6                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnfhw6                                                                                                                                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft3                                                                                                                                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft3                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft2                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft2                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|HADDRM[5]                                                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|Mux29                                                                                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|Mux25                                                                                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|Mux15                                                                                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|Mux3                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; ADDRWIDTH      ; 15    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADDRWIDTH      ; 15    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADDRWIDTH      ; 15    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; AW             ; 15    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm ;
+----------------+----------------+---------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                ;
+----------------+----------------+---------------------------------------------------------------------+
; MIFFILE        ; bootloader.mif ; String                                                              ;
+----------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; bootloader.mif       ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_qem1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; AW             ; 13    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; MIFFILE        ;       ; String                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ;                      ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_stj1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                  ;
+-------------------------------+---------------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                               ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_50m ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                               ;
; LOCK_HIGH                     ; 1                         ; Untyped                                               ;
; LOCK_LOW                      ; 1                         ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                               ;
; SKIP_VCO                      ; OFF                       ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                               ;
; BANDWIDTH                     ; 0                         ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                        ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 8                         ; Signed Integer                                        ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer                                        ;
; CLK0_MULTIPLY_BY              ; 4                         ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 5                         ; Signed Integer                                        ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                                        ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                                        ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                        ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                               ;
; VCO_MIN                       ; 0                         ; Untyped                                               ;
; VCO_MAX                       ; 0                         ; Untyped                                               ;
; VCO_CENTER                    ; 0                         ; Untyped                                               ;
; PFD_MIN                       ; 0                         ; Untyped                                               ;
; PFD_MAX                       ; 0                         ; Untyped                                               ;
; M_INITIAL                     ; 0                         ; Untyped                                               ;
; M                             ; 0                         ; Untyped                                               ;
; N                             ; 1                         ; Untyped                                               ;
; M2                            ; 1                         ; Untyped                                               ;
; N2                            ; 1                         ; Untyped                                               ;
; SS                            ; 1                         ; Untyped                                               ;
; C0_HIGH                       ; 0                         ; Untyped                                               ;
; C1_HIGH                       ; 0                         ; Untyped                                               ;
; C2_HIGH                       ; 0                         ; Untyped                                               ;
; C3_HIGH                       ; 0                         ; Untyped                                               ;
; C4_HIGH                       ; 0                         ; Untyped                                               ;
; C5_HIGH                       ; 0                         ; Untyped                                               ;
; C6_HIGH                       ; 0                         ; Untyped                                               ;
; C7_HIGH                       ; 0                         ; Untyped                                               ;
; C8_HIGH                       ; 0                         ; Untyped                                               ;
; C9_HIGH                       ; 0                         ; Untyped                                               ;
; C0_LOW                        ; 0                         ; Untyped                                               ;
; C1_LOW                        ; 0                         ; Untyped                                               ;
; C2_LOW                        ; 0                         ; Untyped                                               ;
; C3_LOW                        ; 0                         ; Untyped                                               ;
; C4_LOW                        ; 0                         ; Untyped                                               ;
; C5_LOW                        ; 0                         ; Untyped                                               ;
; C6_LOW                        ; 0                         ; Untyped                                               ;
; C7_LOW                        ; 0                         ; Untyped                                               ;
; C8_LOW                        ; 0                         ; Untyped                                               ;
; C9_LOW                        ; 0                         ; Untyped                                               ;
; C0_INITIAL                    ; 0                         ; Untyped                                               ;
; C1_INITIAL                    ; 0                         ; Untyped                                               ;
; C2_INITIAL                    ; 0                         ; Untyped                                               ;
; C3_INITIAL                    ; 0                         ; Untyped                                               ;
; C4_INITIAL                    ; 0                         ; Untyped                                               ;
; C5_INITIAL                    ; 0                         ; Untyped                                               ;
; C6_INITIAL                    ; 0                         ; Untyped                                               ;
; C7_INITIAL                    ; 0                         ; Untyped                                               ;
; C8_INITIAL                    ; 0                         ; Untyped                                               ;
; C9_INITIAL                    ; 0                         ; Untyped                                               ;
; C0_MODE                       ; BYPASS                    ; Untyped                                               ;
; C1_MODE                       ; BYPASS                    ; Untyped                                               ;
; C2_MODE                       ; BYPASS                    ; Untyped                                               ;
; C3_MODE                       ; BYPASS                    ; Untyped                                               ;
; C4_MODE                       ; BYPASS                    ; Untyped                                               ;
; C5_MODE                       ; BYPASS                    ; Untyped                                               ;
; C6_MODE                       ; BYPASS                    ; Untyped                                               ;
; C7_MODE                       ; BYPASS                    ; Untyped                                               ;
; C8_MODE                       ; BYPASS                    ; Untyped                                               ;
; C9_MODE                       ; BYPASS                    ; Untyped                                               ;
; C0_PH                         ; 0                         ; Untyped                                               ;
; C1_PH                         ; 0                         ; Untyped                                               ;
; C2_PH                         ; 0                         ; Untyped                                               ;
; C3_PH                         ; 0                         ; Untyped                                               ;
; C4_PH                         ; 0                         ; Untyped                                               ;
; C5_PH                         ; 0                         ; Untyped                                               ;
; C6_PH                         ; 0                         ; Untyped                                               ;
; C7_PH                         ; 0                         ; Untyped                                               ;
; C8_PH                         ; 0                         ; Untyped                                               ;
; C9_PH                         ; 0                         ; Untyped                                               ;
; L0_HIGH                       ; 1                         ; Untyped                                               ;
; L1_HIGH                       ; 1                         ; Untyped                                               ;
; G0_HIGH                       ; 1                         ; Untyped                                               ;
; G1_HIGH                       ; 1                         ; Untyped                                               ;
; G2_HIGH                       ; 1                         ; Untyped                                               ;
; G3_HIGH                       ; 1                         ; Untyped                                               ;
; E0_HIGH                       ; 1                         ; Untyped                                               ;
; E1_HIGH                       ; 1                         ; Untyped                                               ;
; E2_HIGH                       ; 1                         ; Untyped                                               ;
; E3_HIGH                       ; 1                         ; Untyped                                               ;
; L0_LOW                        ; 1                         ; Untyped                                               ;
; L1_LOW                        ; 1                         ; Untyped                                               ;
; G0_LOW                        ; 1                         ; Untyped                                               ;
; G1_LOW                        ; 1                         ; Untyped                                               ;
; G2_LOW                        ; 1                         ; Untyped                                               ;
; G3_LOW                        ; 1                         ; Untyped                                               ;
; E0_LOW                        ; 1                         ; Untyped                                               ;
; E1_LOW                        ; 1                         ; Untyped                                               ;
; E2_LOW                        ; 1                         ; Untyped                                               ;
; E3_LOW                        ; 1                         ; Untyped                                               ;
; L0_INITIAL                    ; 1                         ; Untyped                                               ;
; L1_INITIAL                    ; 1                         ; Untyped                                               ;
; G0_INITIAL                    ; 1                         ; Untyped                                               ;
; G1_INITIAL                    ; 1                         ; Untyped                                               ;
; G2_INITIAL                    ; 1                         ; Untyped                                               ;
; G3_INITIAL                    ; 1                         ; Untyped                                               ;
; E0_INITIAL                    ; 1                         ; Untyped                                               ;
; E1_INITIAL                    ; 1                         ; Untyped                                               ;
; E2_INITIAL                    ; 1                         ; Untyped                                               ;
; E3_INITIAL                    ; 1                         ; Untyped                                               ;
; L0_MODE                       ; BYPASS                    ; Untyped                                               ;
; L1_MODE                       ; BYPASS                    ; Untyped                                               ;
; G0_MODE                       ; BYPASS                    ; Untyped                                               ;
; G1_MODE                       ; BYPASS                    ; Untyped                                               ;
; G2_MODE                       ; BYPASS                    ; Untyped                                               ;
; G3_MODE                       ; BYPASS                    ; Untyped                                               ;
; E0_MODE                       ; BYPASS                    ; Untyped                                               ;
; E1_MODE                       ; BYPASS                    ; Untyped                                               ;
; E2_MODE                       ; BYPASS                    ; Untyped                                               ;
; E3_MODE                       ; BYPASS                    ; Untyped                                               ;
; L0_PH                         ; 0                         ; Untyped                                               ;
; L1_PH                         ; 0                         ; Untyped                                               ;
; G0_PH                         ; 0                         ; Untyped                                               ;
; G1_PH                         ; 0                         ; Untyped                                               ;
; G2_PH                         ; 0                         ; Untyped                                               ;
; G3_PH                         ; 0                         ; Untyped                                               ;
; E0_PH                         ; 0                         ; Untyped                                               ;
; E1_PH                         ; 0                         ; Untyped                                               ;
; E2_PH                         ; 0                         ; Untyped                                               ;
; E3_PH                         ; 0                         ; Untyped                                               ;
; M_PH                          ; 0                         ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                               ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                               ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                               ;
; CBXI_PARAMETER                ; pll_50m_altpll            ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                        ;
+-------------------------------+---------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 82                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 82                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 274                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 82                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32           ; Untyped                                                                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                          ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                          ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_pvi  ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                        ;
; Entity Instance                           ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 8192                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                         ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; Value                                                                ;
+-------------------------------+----------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                    ;
; Entity Instance               ; fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
+-------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                               ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                    ;
; Entity Instance                       ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                   ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "fpga_platform:u_fpga_platform" ;
+-------------+--------+----------+-------------------------+
; Port        ; Type   ; Severity ; Details                 ;
+-------------+--------+----------+-------------------------+
; output_clk2 ; Output ; Info     ; Explicitly unconnected  ;
+-------------+--------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; vis_r0_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r1_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r2_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r3_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r4_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r5_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r6_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r7_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r8_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r9_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r10_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r11_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_r12_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_msp_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_psp_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; vis_pc_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION"                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ISOLATEn        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RETAINn         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RSTBYPASS       ; Input  ; Info     ; Stuck at GND                                                                        ;
; CGBYPASS        ; Input  ; Info     ; Stuck at GND                                                                        ;
; SE              ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCLK           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[24..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[11..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[6..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; AUXFAULT        ; Input  ; Info     ; Stuck at GND                                                                        ;
; BIGEND          ; Input  ; Info     ; Stuck at GND                                                                        ;
; DNOTITRANS      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; INTISR          ; Input  ; Info     ; Stuck at GND                                                                        ;
; INTNMI          ; Input  ; Info     ; Stuck at GND                                                                        ;
; MEMATTRI        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IFLUSH          ; Input  ; Info     ; Stuck at GND                                                                        ;
; MEMATTRD        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EXREQD          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EXRESPD         ; Input  ; Info     ; Stuck at GND                                                                        ;
; MEMATTRS        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HMASTERS        ; Output ; Info     ; Explicitly unconnected                                                              ;
; EXREQS          ; Output ; Info     ; Explicitly unconnected                                                              ;
; EXRESPS         ; Input  ; Info     ; Stuck at GND                                                                        ;
; RXEV            ; Input  ; Info     ; Stuck at GND                                                                        ;
; SLEEPHOLDREQn   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; EDBGRQ          ; Input  ; Info     ; Stuck at GND                                                                        ;
; DBGRESTART      ; Input  ; Info     ; Stuck at GND                                                                        ;
; FIXMASTERTYPE   ; Input  ; Info     ; Stuck at GND                                                                        ;
; WICENREQ        ; Input  ; Info     ; Stuck at GND                                                                        ;
; TSVALUEB        ; Input  ; Info     ; Stuck at GND                                                                        ;
; DBGEN           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; NIDEN           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; MPUDISABLE      ; Input  ; Info     ; Stuck at GND                                                                        ;
; TRACECLK        ; Output ; Info     ; Explicitly unconnected                                                              ;
; TRACEDATA       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHADDR       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHTRANS      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHSIZE       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHBURST      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHPROT       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHWDATA      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHWRITE      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHRDATA      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHREADY      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHRESP       ; Output ; Info     ; Explicitly unconnected                                                              ;
; BRCHSTAT        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HALTED          ; Output ; Info     ; Explicitly unconnected                                                              ;
; DBGRESTARTED    ; Output ; Info     ; Explicitly unconnected                                                              ;
; LOCKUP          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SLEEPING        ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPDEEP       ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPHOLDACKn   ; Output ; Info     ; Explicitly unconnected                                                              ;
; ETMINTNUM       ; Output ; Info     ; Explicitly unconnected                                                              ;
; ETMINTSTAT      ; Output ; Info     ; Explicitly unconnected                                                              ;
; CURRPRI         ; Output ; Info     ; Explicitly unconnected                                                              ;
; TRCENA          ; Output ; Info     ; Explicitly unconnected                                                              ;
; SYSRESETREQ     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; TXEV            ; Output ; Info     ; Explicitly unconnected                                                              ;
; GATEHCLK        ; Output ; Info     ; Explicitly unconnected                                                              ;
; WAKEUP          ; Output ; Info     ; Explicitly unconnected                                                              ;
; WICENACK        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                       ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; HREADYOUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PADDR     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PENABLE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PSTRB     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PPROT     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PWRITE    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PWDATA    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PSEL      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PRDATA    ; Input  ; Info     ; Stuck at GND                                                                        ;
; PREADY    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PSLVERR   ; Input  ; Info     ; Stuck at GND                                                                        ;
; APBACTIVE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix"                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; REMAP           ; Input  ; Info     ; Stuck at GND                                                                        ;
; HSELS0          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HMASTERS0[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTLOCKS0     ; Input  ; Info     ; Stuck at GND                                                                        ;
; HAUSERS0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWUSERS0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERS0        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HSELS1          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HWRITES1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTERS1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWDATAS1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTLOCKS1     ; Input  ; Info     ; Stuck at GND                                                                        ;
; HAUSERS1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWUSERS1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERS1        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HSELS2          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HMASTERS2       ; Input  ; Info     ; Stuck at GND                                                                        ;
; HAUSERS2        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWUSERS2        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERS2        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HBURSTM0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERM0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKM0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERM0        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HWUSERM0        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRUSERM0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HBURSTM1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERM1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKM1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERM1        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HWUSERM1        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRUSERM1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HSELM5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HADDRM5         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HTRANSM5        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HWRITEM5        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HSIZEM5         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HBURSTM5        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HPROTM5         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERM5       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HWDATAM5        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKM5     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HREADYMUXM5     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERM5        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HWUSERM5        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRUSERM5        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HADDRM7[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HBURSTM7        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERM7       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKM7     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERM7        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HWUSERM7        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HREADYOUTM7     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HRESPM7[1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERM7        ; Input  ; Info     ; Stuck at GND                                                                        ;
; SCANENABLE      ; Input  ; Info     ; Stuck at GND                                                                        ;
; SCANINHCLK      ; Input  ; Info     ; Stuck at GND                                                                        ;
; SCANOUTHCLK     ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 82                  ; 82               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                      ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 0              ; ram_        ; 32    ; 8192  ; Read/Write ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated ;
; 1              ; ram_        ; 32    ; 2048  ; Read/Write ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 143                         ;
; cycloneiii_ff         ; 5547                        ;
;     CLR               ; 1195                        ;
;     CLR SCLR          ; 14                          ;
;     CLR SLD           ; 157                         ;
;     ENA               ; 1745                        ;
;     ENA CLR           ; 1875                        ;
;     ENA SCLR SLD      ; 6                           ;
;     SLD               ; 93                          ;
;     plain             ; 462                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 21885                       ;
;     arith             ; 795                         ;
;         2 data inputs ; 355                         ;
;         3 data inputs ; 440                         ;
;     normal            ; 21090                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 987                         ;
;         3 data inputs ; 4347                        ;
;         4 data inputs ; 15685                       ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 36.00                       ;
; Average LUT depth     ; 17.79                       ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 239                                      ;
; cycloneiii_ff         ; 138                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 22                                       ;
;     ENA CLR           ; 70                                       ;
;     ENA CLR SLD       ; 8                                        ;
;     ENA SCLR SLD      ; 1                                        ;
;     ENA SLD           ; 5                                        ;
;     SCLR              ; 7                                        ;
;     SLD               ; 4                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 228                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 219                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 31                                       ;
;         3 data inputs ; 96                                       ;
;         4 data inputs ; 85                                       ;
;                       ;                                          ;
; Max LUT depth         ; 6.00                                     ;
; Average LUT depth     ; 2.04                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:14     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                          ; Details ;
+---------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[0]~0                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[0]~0                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[10]~1                                                                   ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[10]~1                                                                   ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[1]~2                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[1]~2                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[2]~3                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[2]~3                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[3]~4                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[3]~4                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[4]~5                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[4]~5                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[5]~6                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[5]~6                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[6]~7                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[6]~7                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[7]~8                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[7]~8                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[8]~9                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[8]~9                                                                    ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[9]~10                                                                   ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|address[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMADDR[9]~10                                                                   ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|byteena[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWEN[0]                                                                       ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|byteena[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWEN[0]                                                                       ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|byteena[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWEN[1]                                                                       ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|byteena[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWEN[1]                                                                       ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|byteena[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWEN[2]                                                                       ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|byteena[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWEN[2]                                                                       ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|byteena[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWEN[3]                                                                       ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|byteena[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWEN[3]                                                                       ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|clock       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[0]                                        ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|clock       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[0]                                        ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[0]~0                                                                   ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[0]~0                                                                   ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[10]~1                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[10]~1                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[11]~2                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[11]~2                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[12]~3                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[12]~3                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[13]~4                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[13]~4                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[14]~5                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[14]~5                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[15]~6                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[15]~6                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[16]~7                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[16]~7                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[17]~8                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[17]~8                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[18]~9                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[18]~9                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[19]~10                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[19]~10                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[1]~11                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[1]~11                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[20]~12                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[20]~12                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[21]~13                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[21]~13                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[22]~14                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[22]~14                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[23]~15                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[23]~15                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[24]~16                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[24]~16                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[25]~17                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[25]~17                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[26]~18                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[26]~18                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[27]~19                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[27]~19                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[28]~20                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[28]~20                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[29]~21                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[29]~21                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[2]~22                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[2]~22                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[30]~23                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[30]~23                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[31]~24                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[31]~24                                                                 ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[3]~25                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[3]~25                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[4]~26                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[4]~26                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[5]~27                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[5]~27                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[6]~28                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[6]~28                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[7]~29                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[7]~29                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[8]~30                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[8]~30                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[9]~31                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|SRAMWDATA[9]~31                                                                  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[0]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[0]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[10] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[10] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[11] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[11] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[12] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[12] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[13] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[13] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[14] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[14] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[15] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[15] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[16] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[16] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[17] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[17] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[18] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[18] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[19] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[19] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[1]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[1]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[20] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[20] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[21] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[21] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[22] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[22] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[23] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[23] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[24] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[24] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[25] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[25] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[26] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[26] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[27] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[27] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[28] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[28] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[29] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[29] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[2]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[2]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[30] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[30] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[31] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[31] ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[3]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[3]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[4]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[4]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[5]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[5]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[6]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[6]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[7]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[7]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[8]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[8]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[9]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|q[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1|q_a[9]  ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|rden        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|comb~1                                                                                                           ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|rden        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|comb~1                                                                                                           ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|wren        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|comb~0                                                                                                           ; N/A     ;
; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|wren        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fp_domain:u_fp_domain|sram_top:u_sram_top|comb~0                                                                                                           ; N/A     ;
; CLK                                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLK                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                        ; N/A     ;
+---------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Sep 23 14:20:19 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mcu_top -c mcu_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file design_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v
    Info (12023): Found entity 1: gray_code_gen File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v Line: 13
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v
    Info (12023): Found entity 1: ram_1port File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 18
    Info (12023): Found entity 2: ram_2port_tp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 60
    Info (12023): Found entity 3: ram_2port_dp File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/ram_gen.v Line: 104
Info (12021): Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v
    Info (12023): Found entity 1: fifo_sync File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 17
    Info (12023): Found entity 2: fifo_async File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v Line: 122
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v
    Info (12023): Found entity 1: sync_ff File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 19
    Info (12023): Found entity 2: sync_ff_2d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 44
    Info (12023): Found entity 3: sync_ff_3d File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v Line: 79
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v
    Info (12023): Found entity 1: posedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 18
    Info (12023): Found entity 2: negedge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 44
    Info (12023): Found entity 3: edge_detect File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v Line: 67
Info (12021): Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v
    Info (12023): Found entity 1: clk_shift File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 18
    Info (12023): Found entity 2: clk_even_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 34
    Info (12023): Found entity 3: clk_odd_division File: /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v
    Info (12023): Found entity 1: ahb_bus_matrix_i File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v
    Info (12023): Found entity 1: ahb_bus_matrix_lite File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v
    Info (12023): Found entity 1: ahb_bus_matrix File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 35
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(81): overriding existing definition for macro "TRN_IDLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 118 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 81
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(82): overriding existing definition for macro "TRN_BUSY", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 119 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 82
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(83): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 120 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 83
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(84): overriding existing definition for macro "TRN_SEQ", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 121 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 84
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(87): overriding existing definition for macro "BUR_SINGLE", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 124 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 87
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(88): overriding existing definition for macro "BUR_INCR", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 125 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 88
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(89): overriding existing definition for macro "BUR_WRAP4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 126 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 89
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(90): overriding existing definition for macro "BUR_INCR4", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 127 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 90
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(91): overriding existing definition for macro "BUR_WRAP8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 128 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 91
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(92): overriding existing definition for macro "BUR_INCR8", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 129 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 92
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(93): overriding existing definition for macro "BUR_WRAP16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 130 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 93
Warning (10274): Verilog HDL macro warning at ahb_bus_matrix_arbiterM5.v(94): overriding existing definition for macro "BUR_INCR16", which was defined in "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v", line 131 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS2 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM5 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v
    Info (12023): Found entity 1: ahb_bus_matrix_oM0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM7 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v
    Info (12023): Found entity 1: ahb_bus_matrix_default_slave File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v
    Info (12023): Found entity 1: ahb_bus_matrix_arbiterM1 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v
    Info (12023): Found entity 1: ahb_bus_matrix_decoderS0 File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_p File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_h File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb_async_syn File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v
    Info (12023): Found entity 1: fp_domain File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v
    Info (12023): Found entity 1: sram_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v
    Info (12023): Found entity 1: mcu_top File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
    Info (12023): Found entity 1: ram_32k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
    Info (12023): Found entity 1: ram_8k File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v
    Info (12023): Found entity 1: pll_50m File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v
    Info (12023): Found entity 1: fpga_platform File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 16
Info (12127): Elaborating entity "mcu_top" for the top level hierarchy
Info (12128): Elaborating entity "fp_domain" for hierarchy "fp_domain:u_fp_domain" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 60
Info (12128): Elaborating entity "ahb_bus_matrix" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 302
Warning (10034): Output port "SCANOUTHCLK" at ahb_bus_matrix.v(379) has no driver File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 379
Info (12128): Elaborating entity "ahb_bus_matrix_i" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 662
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 799
Info (12128): Elaborating entity "ahb_bus_matrix_default_slave" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 838
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(284): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 284
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(300): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 300
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(315): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 315
Info (10264): Verilog HDL Case Statement information at ahb_bus_matrix_decoderS1.v(330): all case item expressions in this case statement are onehot File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v Line: 330
Info (12128): Elaborating entity "ahb_bus_matrix_decoderS2" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 869
Info (12128): Elaborating entity "ahb_bus_matrix_oM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 914
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM0" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0|ahb_bus_matrix_arbiterM0:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v Line: 212
Info (12128): Elaborating entity "ahb_bus_matrix_oM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 978
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM1" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1|ahb_bus_matrix_arbiterM1:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1042
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM5" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM5:u_ahb_bus_matrix_om5_2|ahb_bus_matrix_arbiterM5:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v Line: 260
Info (12128): Elaborating entity "ahb_bus_matrix_oM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v Line: 1090
Info (12128): Elaborating entity "ahb_bus_matrix_arbiterM7" for hierarchy "fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 363
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_h" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 121
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_syn" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 134
Info (12128): Elaborating entity "cmsdk_ahb_to_apb_async_p" for hierarchy "fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p" File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v Line: 180
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 586
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "sram_top" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v Line: 622
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 86
Info (12128): Elaborating entity "ram_32k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bootloader.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_32k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qem1.tdf
    Info (12023): Found entity 1: altsyncram_qem1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qem1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pic2.tdf
    Info (12023): Found entity 1: altsyncram_pic2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_pic2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pic2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|altsyncram_pic2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 38
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (2048) in the Memory Initialization File "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/bootloader.mif" -- setting initial value for remaining addresses to 0 File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v Line: 94
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_qem1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_32k:u_itcm|altsyncram:altsyncram_component|altsyncram_qem1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 178
Info (12128): Elaborating entity "ram_8k" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v Line: 94
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram_8k"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_stj1" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03a2.tdf
    Info (12023): Found entity 1: altsyncram_03a2 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_03a2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_03a2" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|altsyncram_03a2:altsyncram1" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|sram_top:u_sram_top|ram_8k:u_dtcm|altsyncram:altsyncram_component|altsyncram_stj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_stj1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987615"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "fpga_platform" for hierarchy "fpga_platform:u_fpga_platform" File: /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v Line: 76
Info (12128): Elaborating entity "pll_50m" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0" File: /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v Line: 89
Info (12128): Elaborating entity "altpll" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
Info (12130): Elaborated megafunction instantiation "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
Info (12133): Instantiated megafunction "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "8"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_50m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_50m_altpll.v
    Info (12023): Found entity 1: pll_50m_altpll File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 30
Info (12128): Elaborating entity "pll_50m_altpll" for hierarchy "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated" File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_se24.tdf
    Info (12023): Found entity 1: altsyncram_se24 File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_se24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mux_lob.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mux_1tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf
    Info (12023): Found entity 1: cntr_lgi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_lgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_bbj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_kgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.23.14:20:35 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf Line: 90
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v Line: 78
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Warning (15899): PLL "fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v Line: 50
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   25.000          hse
    Info (332111):  200.000     jtag_tck
    Info (332111):   31.250 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Info (13000): Registers with preset signals will power-up high File: /export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 197 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 27336 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 27089 logic cells
    Info (21064): Implemented 228 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 1505 megabytes
    Info: Processing ended: Sat Sep 23 14:22:00 2023
    Info: Elapsed time: 00:01:41
    Info: Total CPU time (on all processors): 00:02:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg.


