<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v</a>
time_elapsed: 0.222s
</pre>
<pre class="log">

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v</a>::30 Unsuported token
event reset_enable;
 ^~~~
PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v</a>::30 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
event reset_enable;
PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v</a>::31 Unsuported token
event terminate_sim;
 ^~~~
ERROR (5)::PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter_tb.v</a>::34 outfile define cannot be found
 file = $fopen(`outfile);
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1571849747466/work/ODIN_II/SRC/verilog_flex.l]load_define::736 

</pre>
</body>