/opt/intelFPGA_lite/24.1std/questa_fse/linux_x86_64/VisualizerRls/bin/viscom -nolock -quiet -jmem_size 32981280 work.mic1_draw_vhd_vec_tst -quiet -auto_acc_if_foreign -work work -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim -allow_unnamed -o _opt2 -id 1-000ae431a4f1-68a79e21-3c170-8c4c