
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 282.711 ; gain = 73.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/main.vhd:39]
INFO: [Synth 8-3491] module 'pixelClkGen' declared at 'C:/Users/edoardo/GameZero/GameZero.runs/synth_1/.Xil/Vivado-2220-DESKTOP-PK5D2H9/realtime/pixelClkGen_stub.vhdl:5' bound to instance 'inst_pixelClkGen' of component 'pixelClkGen' [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/main.vhd:258]
INFO: [Synth 8-638] synthesizing module 'pixelClkGen' [C:/Users/edoardo/GameZero/GameZero.runs/synth_1/.Xil/Vivado-2220-DESKTOP-PK5D2H9/realtime/pixelClkGen_stub.vhdl:13]
INFO: [Synth 8-3491] module 'graphic' declared at 'C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/graphic.vhd:37' bound to instance 'inst_graphic' of component 'graphic' [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/main.vhd:264]
INFO: [Synth 8-638] synthesizing module 'graphic' [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/graphic.vhd:54]
INFO: [Synth 8-3491] module 'vga' declared at 'C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/vga.vhd:32' bound to instance 'inst_vga' of component 'vga' [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/graphic.vhd:335]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/vga.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'vga' (1#1) [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/vga.vhd:43]
INFO: [Synth 8-3491] module 'GreenGoblin_rom' declared at 'C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/player1_rom.vhd:36' bound to instance 'inst_GreenGoblin' of component 'GreenGoblin_rom' [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/graphic.vhd:353]
INFO: [Synth 8-638] synthesizing module 'GreenGoblin_rom' [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/player1_rom.vhd:41]
WARNING: [Synth 8-3848] Net GREENGOBLIN_ROM[74][74] in module/entity GreenGoblin_rom does not have driver. [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/player1_rom.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'GreenGoblin_rom' (2#1) [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/player1_rom.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'graphic' (3#1) [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/graphic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'main' (4#1) [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/main.vhd:39]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[18]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[17]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[16]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[15]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[14]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[13]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[12]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[11]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[10]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[9]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[8]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[7]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[6]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[5]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[4]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[3]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[2]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[1]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[0]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_reversed
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_image[1]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_image[0]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[18]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[17]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[16]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[15]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[14]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[13]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[12]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[11]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[10]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[9]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[8]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[7]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[6]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[5]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[4]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[3]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[2]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[1]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[0]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_active
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 321.762 ; gain = 112.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 321.762 ; gain = 112.324
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pixelClkGen' instantiated as 'inst_pixelClkGen' [C:/Users/edoardo/GameZero/GameZero.srcs/sources_1/new/main.vhd:258]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/edoardo/GameZero/GameZero.runs/synth_1/.Xil/Vivado-2220-DESKTOP-PK5D2H9/dcp/pixelClkGen_in_context.xdc] for cell 'inst_pixelClkGen'
Finished Parsing XDC File [C:/Users/edoardo/GameZero/GameZero.runs/synth_1/.Xil/Vivado-2220-DESKTOP-PK5D2H9/dcp/pixelClkGen_in_context.xdc] for cell 'inst_pixelClkGen'
Parsing XDC File [C:/Users/edoardo/GameZero/GameZero.srcs/constrs_1/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/edoardo/GameZero/GameZero.srcs/constrs_1/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/edoardo/GameZero/GameZero.srcs/constrs_1/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 640.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/edoardo/GameZero/GameZero.runs/synth_1/.Xil/Vivado-2220-DESKTOP-PK5D2H9/dcp/pixelClkGen_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/edoardo/GameZero/GameZero.runs/synth_1/.Xil/Vivado-2220-DESKTOP-PK5D2H9/dcp/pixelClkGen_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "frame_clk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 2     
	  75 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  75 Input      3 Bit        Muxes := 4     
	  75 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module GreenGoblin_rom 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 2     
	  75 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	  75 Input      3 Bit        Muxes := 4     
	  75 Input      2 Bit        Muxes := 1     
Module graphic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "frame_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[18]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[17]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[16]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[15]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[14]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[13]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[12]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[11]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[10]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[9]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[8]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[7]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[6]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[5]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[4]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[3]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[2]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[1]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_pos[0]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_reversed
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_image[1]
WARNING: [Synth 8-3331] design graphic has unconnected port SilverSurfer_image[0]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[18]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[17]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[16]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[15]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[14]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[13]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[12]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[11]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[10]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[9]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[8]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[7]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[6]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[5]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[4]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[3]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[2]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[1]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_pos[0]
WARNING: [Synth 8-3331] design graphic has unconnected port FireBall_active
INFO: [Synth 8-3333] propagating constant 1 across sequential element (frame_mov_cnt_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_graphic/plusOp_inferred__4 /\inst_graphic/GreenGoblin_cntV_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_graphic/plusOp_inferred__4 /\inst_graphic/GreenGoblin_cntV_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_graphic/plusOp_inferred__4 /\inst_graphic/GreenGoblin_cntV_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_graphic/plusOp_inferred__4 /\inst_graphic/GreenGoblin_cntV_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_graphic/plusOp_inferred__4 /\inst_graphic/GreenGoblin_cntV_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_graphic/plusOp_inferred__4 /\inst_graphic/GreenGoblin_cntV_reg[0] )
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntV_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntV_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntV_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntV_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntV_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntV_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_mov_cnt_reg) is unused and will be removed from module main.
INFO: [Synth 8-3886] merging instance 'inst_graphic/inst_vga/blue_reg[0]' (FDE) to 'inst_graphic/inst_vga/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_graphic/inst_vga/blue_reg[2]' (FDE) to 'inst_graphic/inst_vga/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_graphic/inst_vga/green_reg[0]' (FDE) to 'inst_graphic/inst_vga/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_graphic/inst_vga/green_reg[2]' (FDE) to 'inst_graphic/inst_vga/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_graphic/inst_vga/green_reg[3]' (FDE) to 'inst_graphic/inst_vga/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_graphic/inst_vga/red_reg[0]' (FDE) to 'inst_graphic/inst_vga/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_graphic/inst_vga/red_reg[2]' (FDE) to 'inst_graphic/inst_vga/red_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_graphic/inst_vga/red_reg[3] )
WARNING: [Synth 8-3332] Sequential element (inst_graphic/inst_vga/red_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntH_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntH_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntH_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntH_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntH_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (inst_graphic/GreenGoblin_cntH_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_cnt_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (frame_clk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_reversed_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (GreenGoblin_pos_reg[18]) is unused and will be removed from module main.
INFO: [Synth 8-3886] merging instance 'inst_graphic/inst_vga/green_reg[1]' (FDE) to 'inst_graphic/inst_vga/red_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------------------+---------------+----------------+
|Module Name     | RTL Object             | Depth x Width | Implemented As | 
+----------------+------------------------+---------------+----------------+
|GreenGoblin_rom | GREENGOBLIN_ROM[0][11] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][12] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][13] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][14] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][15] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][16] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][17] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][18] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][19] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][20] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][21] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][22] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][23] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][24] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][25] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][26] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][27] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][28] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][29] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][30] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][31] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][32] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][33] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][34] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][35] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][36] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][37] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][38] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][39] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][40] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][41] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][11] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][12] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][13] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][14] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][15] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][16] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][17] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][18] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][19] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][20] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][21] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][22] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][23] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][24] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][25] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][26] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][27] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][28] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][29] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][30] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][31] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][32] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][33] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][34] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][35] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][36] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][37] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][38] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][39] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][40] | 128x12        | LUT            | 
|GreenGoblin_rom | GREENGOBLIN_ROM[0][41] | 128x12        | LUT            | 
+----------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_pixelClkGen/clk_out1' to pin 'inst_pixelClkGen/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pixelClkGen   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |pixelClkGen_bbox |     1|
|2     |LUT1             |     6|
|3     |LUT2             |     8|
|4     |LUT3             |    13|
|5     |LUT4             |    15|
|6     |LUT5             |    20|
|7     |LUT6             |    26|
|8     |MUXF7            |     1|
|9     |FDRE             |    64|
|10    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   168|
|2     |  inst_graphic |graphic |   153|
|3     |    inst_vga   |vga     |    63|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 640.051 ; gain = 430.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 95 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 640.051 ; gain = 110.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 640.051 ; gain = 430.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 640.051 ; gain = 430.613
INFO: [Common 17-1381] The checkpoint 'C:/Users/edoardo/GameZero/GameZero.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 640.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 03 14:09:00 2017...
