

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Thu May 04 19:06:28 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	text5,global,reloc=4,class=CODE,delta=1
    13                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    14                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    15                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    18   000000                     
    19                           ; Generated 17/06/2022 GMT
    20                           ; 
    21                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution. Publication is not required when
    35                           ;        this file is used in an embedded application.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC18F57Q43 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53   000000                     _OSCCON1bits	set	173
    54   000000                     _ANSELB	set	1032
    55   000000                     _PIE6bits	set	1188
    56   000000                     _PIR6bits	set	1204
    57   000000                     _LATC	set	1216
    58   000000                     _LATF	set	1219
    59   000000                     _TRISB	set	1223
    60   000000                     _TRISC	set	1224
    61   000000                     _TRISF	set	1227
    62   000000                     _INTCON0bits	set	1238
    63   000000                     _OSCFRQbits	set	177
    64                           
    65                           ; #config settings
    66                           
    67                           	psect	cinit
    68   0001AE                     __pcinit:
    69                           	callstack 0
    70   0001AE                     start_initialization:
    71                           	callstack 0
    72   0001AE                     __initialization:
    73                           	callstack 0
    74                           
    75                           ;
    76                           ; Setup IVTBASE
    77                           ;
    78   0001AE  0104               	movlb	4
    79   0001B0  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
    80   0001B2  6F5D               	movwf	93,b
    81   0001B4  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
    82   0001B6  6F5E               	movwf	94,b
    83   0001B8  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
    84   0001BA  6F5F               	movwf	95,b
    85   0001BC                     end_of_initialization:
    86                           	callstack 0
    87   0001BC                     __end_of__initialization:
    88                           	callstack 0
    89   0001BC  0100               	movlb	0
    90   0001BE  EFA1  F000         	goto	_main	;jump to C main() function
    91                           
    92                           	psect	cstackCOMRAM
    93   000501                     __pcstackCOMRAM:
    94                           	callstack 0
    95   000501                     FM_Hfintosc_Init@clock_params:
    96                           	callstack 0
    97                           
    98                           ; 2 bytes @ 0x0
    99   000501                     	ds	2
   100   000503                     ??_FM_Hfintosc_Init:
   101                           
   102                           ; 1 bytes @ 0x2
   103   000503                     	ds	1
   104   000504                     Init_Internal_Clock@my_clock:
   105                           	callstack 0
   106                           
   107                           ; 2 bytes @ 0x3
   108   000504                     	ds	2
   109   000506                     ??_main:
   110                           
   111                           ; 1 bytes @ 0x5
   112   000506                     	ds	2
   113                           
   114 ;;
   115 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   116 ;;
   117 ;; *************** function _main *****************
   118 ;; Defined at:
   119 ;;		line 49 in file "main.c"
   120 ;; Parameters:    Size  Location     Type
   121 ;;		None
   122 ;; Auto vars:     Size  Location     Type
   123 ;;		None
   124 ;; Return value:  Size  Location     Type
   125 ;;                  2   38[None  ] int 
   126 ;; Registers used:
   127 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   128 ;; Tracked objects:
   129 ;;		On entry : 0/0
   130 ;;		On exit  : 0/0
   131 ;;		Unchanged: 0/0
   132 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   133 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   134 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   135 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   136 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   137 ;;Total ram usage:        2 bytes
   138 ;; Hardware stack levels required when called: 3
   139 ;; This function calls:
   140 ;;		_Init_External_Int1
   141 ;;		_Init_Internal_Clock
   142 ;;		_Init_Pins_Application
   143 ;; This function is called by:
   144 ;;		Startup code after reset
   145 ;; This function uses a non-reentrant model
   146 ;;
   147                           
   148                           	psect	text0
   149   000142                     __ptext0:
   150                           	callstack 0
   151   000142                     _main:
   152                           	callstack 124
   153   000142                     
   154                           ;main.c: 51:     Init_Internal_Clock();
   155   000142  ECCC  F000         	call	_Init_Internal_Clock	;wreg free
   156   000146                     
   157                           ;main.c: 52:     Init_Pins_Application();
   158   000146  ECE1  F000         	call	_Init_Pins_Application	;wreg free
   159   00014A                     
   160                           ;main.c: 53:     Init_External_Int1();
   161   00014A  ECE9  F000         	call	_Init_External_Int1	;wreg free
   162   00014E                     l782:
   163                           
   164                           ;main.c: 55:     {;main.c: 56:         LATC ^= (1 << 4);;
   165   00014E  0E10               	movlw	16
   166   000150  1AC0               	xorwf	192,f,c	;volatile
   167   000152                     
   168                           ;main.c: 57:         _delay((unsigned long)((100)*(48000000UL/4000.0)));
   169   000152  0E07               	movlw	7
   170   000154  6E07               	movwf	(??_main+1)^(0+1280),c
   171   000156  0E17               	movlw	23
   172   000158  6E06               	movwf	??_main^(0+1280),c
   173   00015A  0E6A               	movlw	106
   174   00015C                     u37:
   175   00015C  2EE8               	decfsz	wreg,f,c
   176   00015E  D7FE               	bra	u37
   177   000160  2E06               	decfsz	??_main^(0+1280),f,c
   178   000162  D7FC               	bra	u37
   179   000164  2E07               	decfsz	(??_main+1)^(0+1280),f,c
   180   000166  D7FA               	bra	u37
   181   000168  D000               	nop2	
   182   00016A  EFA7  F000         	goto	l782
   183   00016E  EF81  F000         	goto	start
   184   000172                     __end_of_main:
   185                           	callstack 0
   186                           
   187 ;; *************** function _Init_Pins_Application *****************
   188 ;; Defined at:
   189 ;;		line 78 in file "main.c"
   190 ;; Parameters:    Size  Location     Type
   191 ;;		None
   192 ;; Auto vars:     Size  Location     Type
   193 ;;		None
   194 ;; Return value:  Size  Location     Type
   195 ;;                  1    wreg      void 
   196 ;; Registers used:
   197 ;;		status,2, status,0
   198 ;; Tracked objects:
   199 ;;		On entry : 0/0
   200 ;;		On exit  : 0/0
   201 ;;		Unchanged: 0/0
   202 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   203 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   204 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   205 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   206 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   207 ;;Total ram usage:        0 bytes
   208 ;; Hardware stack levels used: 1
   209 ;; Hardware stack levels required when called: 1
   210 ;; This function calls:
   211 ;;		Nothing
   212 ;; This function is called by:
   213 ;;		_main
   214 ;; This function uses a non-reentrant model
   215 ;;
   216                           
   217                           	psect	text1
   218   0001C2                     __ptext1:
   219                           	callstack 0
   220   0001C2                     _Init_Pins_Application:
   221                           	callstack 125
   222   0001C2                     
   223                           ;main.c: 81:     TRISF &= ~(1 << 3);
   224   0001C2  96CB               	bcf	203,3,c	;volatile
   225                           
   226                           ;main.c: 82:     LATF |= (1 << 3);;
   227   0001C4  86C3               	bsf	195,3,c	;volatile
   228                           
   229                           ;main.c: 85:     TRISC &= ~(1 << 4);
   230   0001C6  98C8               	bcf	200,4,c	;volatile
   231                           
   232                           ;main.c: 86:     LATC &= ~(1 << 4);;
   233   0001C8  98C0               	bcf	192,4,c	;volatile
   234                           
   235                           ;main.c: 89:     TRISB |= (1 << 1);
   236   0001CA  82C7               	bsf	199,1,c	;volatile
   237                           
   238                           ;main.c: 90:     ANSELB &= ~(1 << 1);
   239   0001CC  0104               	movlb	4	; () banked
   240   0001CE  9308               	bcf	8,1,b	;volatile
   241   0001D0                     
   242                           ; BSR set to: 4
   243   0001D0  0012               	return		;funcret
   244   0001D2                     __end_of_Init_Pins_Application:
   245                           	callstack 0
   246                           
   247 ;; *************** function _Init_Internal_Clock *****************
   248 ;; Defined at:
   249 ;;		line 93 in file "main.c"
   250 ;; Parameters:    Size  Location     Type
   251 ;;		None
   252 ;; Auto vars:     Size  Location     Type
   253 ;;  my_clock        2    3[COMRAM] struct .
   254 ;; Return value:  Size  Location     Type
   255 ;;                  1    wreg      void 
   256 ;; Registers used:
   257 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   258 ;; Tracked objects:
   259 ;;		On entry : 0/0
   260 ;;		On exit  : 0/0
   261 ;;		Unchanged: 0/0
   262 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   263 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   264 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   265 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   266 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   267 ;;Total ram usage:        2 bytes
   268 ;; Hardware stack levels used: 1
   269 ;; Hardware stack levels required when called: 2
   270 ;; This function calls:
   271 ;;		_FM_Hfintosc_Init
   272 ;; This function is called by:
   273 ;;		_main
   274 ;; This function uses a non-reentrant model
   275 ;;
   276                           
   277                           	psect	text2
   278   000198                     __ptext2:
   279                           	callstack 0
   280   000198                     _Init_Internal_Clock:
   281                           	callstack 124
   282   000198                     
   283                           ;main.c: 95:     _clock_hfintosc_params_t my_clock;;main.c: 96:     my_clock.divisor_clo
      +                          ck = clock_div_1;
   284   000198  0E00               	movlw	0
   285   00019A  6E04               	movwf	Init_Internal_Clock@my_clock^(0+1280),c
   286                           
   287                           ;main.c: 97:     my_clock.frecuencia_clock = freq_clk_48MHZ;
   288   00019C  0E07               	movlw	7
   289   00019E  6E05               	movwf	(Init_Internal_Clock@my_clock+1)^(0+1280),c
   290   0001A0                     
   291                           ;main.c: 98:     FM_Hfintosc_Init(&my_clock);
   292   0001A0  0E04               	movlw	low Init_Internal_Clock@my_clock
   293   0001A2  6E01               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   294   0001A4  0E05               	movlw	high Init_Internal_Clock@my_clock
   295   0001A6  6E02               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   296   0001A8  EC83  F000         	call	_FM_Hfintosc_Init	;wreg free
   297   0001AC  0012               	return		;funcret
   298   0001AE                     __end_of_Init_Internal_Clock:
   299                           	callstack 0
   300                           
   301 ;; *************** function _FM_Hfintosc_Init *****************
   302 ;; Defined at:
   303 ;;		line 8 in file "system_config.c"
   304 ;; Parameters:    Size  Location     Type
   305 ;;  clock_params    2    0[COMRAM] PTR struct .
   306 ;;		 -> Init_Internal_Clock@my_clock(2), 
   307 ;; Auto vars:     Size  Location     Type
   308 ;;		None
   309 ;; Return value:  Size  Location     Type
   310 ;;                  1    wreg      void 
   311 ;; Registers used:
   312 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   313 ;; Tracked objects:
   314 ;;		On entry : 0/0
   315 ;;		On exit  : 0/0
   316 ;;		Unchanged: 0/0
   317 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   318 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   319 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   320 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   321 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   322 ;;Total ram usage:        3 bytes
   323 ;; Hardware stack levels used: 1
   324 ;; Hardware stack levels required when called: 1
   325 ;; This function calls:
   326 ;;		Nothing
   327 ;; This function is called by:
   328 ;;		_Init_Internal_Clock
   329 ;; This function uses a non-reentrant model
   330 ;;
   331                           
   332                           	psect	text3
   333   000106                     __ptext3:
   334                           	callstack 0
   335   000106                     _FM_Hfintosc_Init:
   336                           	callstack 124
   337   000106                     
   338                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   339   000106  0100               	movlb	0	; () banked
   340   000108  51AD               	movf	173,w,b	;volatile
   341   00010A  0B8F               	andlw	-113
   342   00010C  0960               	iorlw	96
   343   00010E  6FAD               	movwf	173,b	;volatile
   344   000110                     
   345                           ; BSR set to: 0
   346                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   347   000110  C501  F4D9         	movff	FM_Hfintosc_Init@clock_params,fsr2l
   348   000114  C502  F4DA         	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   349   000118  50DF               	movf	indf2,w,c
   350   00011A  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   351   00011C  51AD               	movf	173,w,b	;volatile
   352   00011E  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   353   000120  0BF0               	andlw	-16
   354   000122  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   355   000124  6FAD               	movwf	173,b	;volatile
   356   000126                     
   357                           ; BSR set to: 0
   358                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   359   000126  EE20 F001          	lfsr	2,1
   360   00012A  5001               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   361   00012C  26D9               	addwf	fsr2l,f,c
   362   00012E  5002               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   363   000130  22DA               	addwfc	fsr2h,f,c
   364   000132  50DF               	movf	indf2,w,c
   365   000134  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   366   000136  51B1               	movf	177,w,b	;volatile
   367   000138  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   368   00013A  0BF0               	andlw	-16
   369   00013C  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   370   00013E  6FB1               	movwf	177,b	;volatile
   371   000140                     
   372                           ; BSR set to: 0
   373   000140  0012               	return		;funcret
   374   000142                     __end_of_FM_Hfintosc_Init:
   375                           	callstack 0
   376                           
   377 ;; *************** function _Init_External_Int1 *****************
   378 ;; Defined at:
   379 ;;		line 66 in file "main.c"
   380 ;; Parameters:    Size  Location     Type
   381 ;;		None
   382 ;; Auto vars:     Size  Location     Type
   383 ;;		None
   384 ;; Return value:  Size  Location     Type
   385 ;;                  1    wreg      void 
   386 ;; Registers used:
   387 ;;		None
   388 ;; Tracked objects:
   389 ;;		On entry : 0/0
   390 ;;		On exit  : 0/0
   391 ;;		Unchanged: 0/0
   392 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   393 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   394 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   395 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   396 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   397 ;;Total ram usage:        0 bytes
   398 ;; Hardware stack levels used: 1
   399 ;; Hardware stack levels required when called: 1
   400 ;; This function calls:
   401 ;;		Nothing
   402 ;; This function is called by:
   403 ;;		_main
   404 ;; This function uses a non-reentrant model
   405 ;;
   406                           
   407                           	psect	text4
   408   0001D2                     __ptext4:
   409                           	callstack 0
   410   0001D2                     _Init_External_Int1:
   411                           	callstack 125
   412   0001D2                     
   413                           ;main.c: 69:     PIE6bits.INT1IE = 1;
   414   0001D2  80A4               	bsf	164,0,c	;volatile
   415                           
   416                           ;main.c: 70:     PIR6bits.INT1IF = 0;
   417   0001D4  90B4               	bcf	180,0,c	;volatile
   418                           
   419                           ;main.c: 73:     INTCON0bits.IPEN = 0;
   420   0001D6  9AD6               	bcf	214,5,c	;volatile
   421                           
   422                           ;main.c: 74:     INTCON0bits.GIE = 1;
   423   0001D8  8ED6               	bsf	214,7,c	;volatile
   424                           
   425                           ;main.c: 75:     INTCON0bits.INT1EDG = 1;
   426   0001DA  82D6               	bsf	214,1,c	;volatile
   427   0001DC  0012               	return		;funcret
   428   0001DE                     __end_of_Init_External_Int1:
   429                           	callstack 0
   430                           
   431 ;; *************** function _External_Int1 *****************
   432 ;; Defined at:
   433 ;;		line 31 in file "main.c"
   434 ;; Parameters:    Size  Location     Type
   435 ;;		None
   436 ;; Auto vars:     Size  Location     Type
   437 ;;		None
   438 ;; Return value:  Size  Location     Type
   439 ;;                  1    wreg      void 
   440 ;; Registers used:
   441 ;;		wreg, status,2, status,0
   442 ;; Tracked objects:
   443 ;;		On entry : 0/0
   444 ;;		On exit  : 0/0
   445 ;;		Unchanged: 0/0
   446 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   447 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   448 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   449 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   450 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   451 ;;Total ram usage:        0 bytes
   452 ;; Hardware stack levels used: 1
   453 ;; This function calls:
   454 ;;		Nothing
   455 ;; This function is called by:
   456 ;;		Interrupt level 2
   457 ;; This function uses a non-reentrant model
   458 ;;
   459                           
   460                           	psect	text5
   461   000174                     __ptext5:
   462                           	callstack 0
   463   000174                     _External_Int1:
   464                           	callstack 124
   465   000174                     
   466                           ;main.c: 33:     if(PIE6bits.INT1IE && PIR6bits.INT1IF)
   467   000174  A0A4               	btfss	164,0,c	;volatile
   468   000176  EFBF  F000         	goto	i2u1_41
   469   00017A  EFC1  F000         	goto	i2u1_40
   470   00017E                     i2u1_41:
   471   00017E  EFCB  F000         	goto	i2l34
   472   000182                     i2u1_40:
   473   000182  A0B4               	btfss	180,0,c	;volatile
   474   000184  EFC6  F000         	goto	i2u2_41
   475   000188  EFC8  F000         	goto	i2u2_40
   476   00018C                     i2u2_41:
   477   00018C  EFCB  F000         	goto	i2l34
   478   000190                     i2u2_40:
   479   000190                     
   480                           ;main.c: 34:     {;main.c: 35:         LATF ^= (1 << 3);;
   481   000190  0E08               	movlw	8
   482   000192  1AC3               	xorwf	195,f,c	;volatile
   483   000194                     
   484                           ;main.c: 36:         PIR6bits.INT1IF = 0;
   485   000194  90B4               	bcf	180,0,c	;volatile
   486   000196                     i2l34:
   487   000196  0011               	retfie		f
   488   000198                     __end_of_External_Int1:
   489                           	callstack 0
   490                           
   491                           ;
   492                           ; Interrupt Vector Table @ 0x8
   493                           ;
   494                           
   495                           	psect	ivt0x8
   496   000008                     __pivt0x8:
   497                           	callstack 0
   498   000008                     ivt0x8_base:
   499                           	callstack 0
   500                           
   501                           ; Vector 0 : SWINT
   502   000008  0040               	dw	ivt0x8_undefint shr (0+2)
   503                           
   504                           ; Vector 1 : HLVD
   505   00000A  0040               	dw	ivt0x8_undefint shr (0+2)
   506                           
   507                           ; Vector 2 : OSF
   508   00000C  0040               	dw	ivt0x8_undefint shr (0+2)
   509                           
   510                           ; Vector 3 : CSW
   511   00000E  0040               	dw	ivt0x8_undefint shr (0+2)
   512                           
   513                           ; Vector 4 : Undefined
   514   000010  0040               	dw	ivt0x8_undefint shr (0+2)
   515                           
   516                           ; Vector 5 : CLC1
   517   000012  0040               	dw	ivt0x8_undefint shr (0+2)
   518                           
   519                           ; Vector 6 : Undefined
   520   000014  0040               	dw	ivt0x8_undefint shr (0+2)
   521                           
   522                           ; Vector 7 : IOC
   523   000016  0040               	dw	ivt0x8_undefint shr (0+2)
   524                           
   525                           ; Vector 8 : INT0
   526   000018  0040               	dw	ivt0x8_undefint shr (0+2)
   527                           
   528                           ; Vector 9 : ZCD
   529   00001A  0040               	dw	ivt0x8_undefint shr (0+2)
   530                           
   531                           ; Vector 10 : AD
   532   00001C  0040               	dw	ivt0x8_undefint shr (0+2)
   533                           
   534                           ; Vector 11 : ACT
   535   00001E  0040               	dw	ivt0x8_undefint shr (0+2)
   536                           
   537                           ; Vector 12 : CMP1
   538   000020  0040               	dw	ivt0x8_undefint shr (0+2)
   539                           
   540                           ; Vector 13 : SMT1
   541   000022  0040               	dw	ivt0x8_undefint shr (0+2)
   542                           
   543                           ; Vector 14 : SMT1PRA
   544   000024  0040               	dw	ivt0x8_undefint shr (0+2)
   545                           
   546                           ; Vector 15 : SMT1PRW
   547   000026  0040               	dw	ivt0x8_undefint shr (0+2)
   548                           
   549                           ; Vector 16 : ADT
   550   000028  0040               	dw	ivt0x8_undefint shr (0+2)
   551                           
   552                           ; Vector 17 : Undefined
   553   00002A  0040               	dw	ivt0x8_undefint shr (0+2)
   554                           
   555                           ; Vector 18 : Undefined
   556   00002C  0040               	dw	ivt0x8_undefint shr (0+2)
   557                           
   558                           ; Vector 19 : Undefined
   559   00002E  0040               	dw	ivt0x8_undefint shr (0+2)
   560                           
   561                           ; Vector 20 : DMA1SCNT
   562   000030  0040               	dw	ivt0x8_undefint shr (0+2)
   563                           
   564                           ; Vector 21 : DMA1DCNT
   565   000032  0040               	dw	ivt0x8_undefint shr (0+2)
   566                           
   567                           ; Vector 22 : DMA1OR
   568   000034  0040               	dw	ivt0x8_undefint shr (0+2)
   569                           
   570                           ; Vector 23 : DMA1A
   571   000036  0040               	dw	ivt0x8_undefint shr (0+2)
   572                           
   573                           ; Vector 24 : SPI1RX
   574   000038  0040               	dw	ivt0x8_undefint shr (0+2)
   575                           
   576                           ; Vector 25 : SPI1TX
   577   00003A  0040               	dw	ivt0x8_undefint shr (0+2)
   578                           
   579                           ; Vector 26 : SPI1
   580   00003C  0040               	dw	ivt0x8_undefint shr (0+2)
   581                           
   582                           ; Vector 27 : TMR2
   583   00003E  0040               	dw	ivt0x8_undefint shr (0+2)
   584                           
   585                           ; Vector 28 : TMR1
   586   000040  0040               	dw	ivt0x8_undefint shr (0+2)
   587                           
   588                           ; Vector 29 : TMR1G
   589   000042  0040               	dw	ivt0x8_undefint shr (0+2)
   590                           
   591                           ; Vector 30 : CCP1
   592   000044  0040               	dw	ivt0x8_undefint shr (0+2)
   593                           
   594                           ; Vector 31 : TMR0
   595   000046  0040               	dw	ivt0x8_undefint shr (0+2)
   596                           
   597                           ; Vector 32 : U1RX
   598   000048  0040               	dw	ivt0x8_undefint shr (0+2)
   599                           
   600                           ; Vector 33 : U1TX
   601   00004A  0040               	dw	ivt0x8_undefint shr (0+2)
   602                           
   603                           ; Vector 34 : U1E
   604   00004C  0040               	dw	ivt0x8_undefint shr (0+2)
   605                           
   606                           ; Vector 35 : U1
   607   00004E  0040               	dw	ivt0x8_undefint shr (0+2)
   608                           
   609                           ; Vector 36 : Undefined
   610   000050  0040               	dw	ivt0x8_undefint shr (0+2)
   611                           
   612                           ; Vector 37 : Undefined
   613   000052  0040               	dw	ivt0x8_undefint shr (0+2)
   614                           
   615                           ; Vector 38 : PWM1PR
   616   000054  0040               	dw	ivt0x8_undefint shr (0+2)
   617                           
   618                           ; Vector 39 : PWM1
   619   000056  0040               	dw	ivt0x8_undefint shr (0+2)
   620                           
   621                           ; Vector 40 : SPI2RX
   622   000058  0040               	dw	ivt0x8_undefint shr (0+2)
   623                           
   624                           ; Vector 41 : SPI2TX
   625   00005A  0040               	dw	ivt0x8_undefint shr (0+2)
   626                           
   627                           ; Vector 42 : SPI2
   628   00005C  0040               	dw	ivt0x8_undefint shr (0+2)
   629                           
   630                           ; Vector 43 : Undefined
   631   00005E  0040               	dw	ivt0x8_undefint shr (0+2)
   632                           
   633                           ; Vector 44 : TMR3
   634   000060  0040               	dw	ivt0x8_undefint shr (0+2)
   635                           
   636                           ; Vector 45 : TMR3G
   637   000062  0040               	dw	ivt0x8_undefint shr (0+2)
   638                           
   639                           ; Vector 46 : PWM2PR
   640   000064  0040               	dw	ivt0x8_undefint shr (0+2)
   641                           
   642                           ; Vector 47 : PWM2
   643   000066  0040               	dw	ivt0x8_undefint shr (0+2)
   644                           
   645                           ; Vector 48 : INT1
   646   000068  005D               	dw	_External_Int1 shr (0+2)
   647                           
   648                           ; Vector 49 : CLC2
   649   00006A  0040               	dw	ivt0x8_undefint shr (0+2)
   650                           
   651                           ; Vector 50 : CWG1
   652   00006C  0040               	dw	ivt0x8_undefint shr (0+2)
   653                           
   654                           ; Vector 51 : NCO1
   655   00006E  0040               	dw	ivt0x8_undefint shr (0+2)
   656                           
   657                           ; Vector 52 : DMA2SCNT
   658   000070  0040               	dw	ivt0x8_undefint shr (0+2)
   659                           
   660                           ; Vector 53 : DMA2DCNT
   661   000072  0040               	dw	ivt0x8_undefint shr (0+2)
   662                           
   663                           ; Vector 54 : DMA2OR
   664   000074  0040               	dw	ivt0x8_undefint shr (0+2)
   665                           
   666                           ; Vector 55 : DMA2A
   667   000076  0040               	dw	ivt0x8_undefint shr (0+2)
   668                           
   669                           ; Vector 56 : I2C1RX
   670   000078  0040               	dw	ivt0x8_undefint shr (0+2)
   671                           
   672                           ; Vector 57 : I2C1TX
   673   00007A  0040               	dw	ivt0x8_undefint shr (0+2)
   674                           
   675                           ; Vector 58 : I2C1
   676   00007C  0040               	dw	ivt0x8_undefint shr (0+2)
   677                           
   678                           ; Vector 59 : I2C1E
   679   00007E  0040               	dw	ivt0x8_undefint shr (0+2)
   680                           
   681                           ; Vector 60 : Undefined
   682   000080  0040               	dw	ivt0x8_undefint shr (0+2)
   683                           
   684                           ; Vector 61 : CLC3
   685   000082  0040               	dw	ivt0x8_undefint shr (0+2)
   686                           
   687                           ; Vector 62 : PWM3PR
   688   000084  0040               	dw	ivt0x8_undefint shr (0+2)
   689                           
   690                           ; Vector 63 : PWM3
   691   000086  0040               	dw	ivt0x8_undefint shr (0+2)
   692                           
   693                           ; Vector 64 : U2RX
   694   000088  0040               	dw	ivt0x8_undefint shr (0+2)
   695                           
   696                           ; Vector 65 : U2TX
   697   00008A  0040               	dw	ivt0x8_undefint shr (0+2)
   698                           
   699                           ; Vector 66 : U2E
   700   00008C  0040               	dw	ivt0x8_undefint shr (0+2)
   701                           
   702                           ; Vector 67 : U2
   703   00008E  0040               	dw	ivt0x8_undefint shr (0+2)
   704                           
   705                           ; Vector 68 : TMR5
   706   000090  0040               	dw	ivt0x8_undefint shr (0+2)
   707                           
   708                           ; Vector 69 : TMR5G
   709   000092  0040               	dw	ivt0x8_undefint shr (0+2)
   710                           
   711                           ; Vector 70 : CCP2
   712   000094  0040               	dw	ivt0x8_undefint shr (0+2)
   713                           
   714                           ; Vector 71 : SCAN
   715   000096  0040               	dw	ivt0x8_undefint shr (0+2)
   716                           
   717                           ; Vector 72 : U3RX
   718   000098  0040               	dw	ivt0x8_undefint shr (0+2)
   719                           
   720                           ; Vector 73 : U3TX
   721   00009A  0040               	dw	ivt0x8_undefint shr (0+2)
   722                           
   723                           ; Vector 74 : U3E
   724   00009C  0040               	dw	ivt0x8_undefint shr (0+2)
   725                           
   726                           ; Vector 75 : U3
   727   00009E  0040               	dw	ivt0x8_undefint shr (0+2)
   728                           
   729                           ; Vector 76 : Undefined
   730   0000A0  0040               	dw	ivt0x8_undefint shr (0+2)
   731                           
   732                           ; Vector 77 : CLC4
   733   0000A2  0040               	dw	ivt0x8_undefint shr (0+2)
   734                           
   735                           ; Vector 78 : Undefined
   736   0000A4  0040               	dw	ivt0x8_undefint shr (0+2)
   737                           
   738                           ; Vector 79 : Undefined
   739   0000A6  0040               	dw	ivt0x8_undefint shr (0+2)
   740                           
   741                           ; Vector 80 : INT2
   742   0000A8  0040               	dw	ivt0x8_undefint shr (0+2)
   743                           
   744                           ; Vector 81 : CLC5
   745   0000AA  0040               	dw	ivt0x8_undefint shr (0+2)
   746                           
   747                           ; Vector 82 : CWG2
   748   0000AC  0040               	dw	ivt0x8_undefint shr (0+2)
   749                           
   750                           ; Vector 83 : NCO2
   751   0000AE  0040               	dw	ivt0x8_undefint shr (0+2)
   752                           
   753                           ; Vector 84 : DMA3SCNT
   754   0000B0  0040               	dw	ivt0x8_undefint shr (0+2)
   755                           
   756                           ; Vector 85 : DMA3DCNT
   757   0000B2  0040               	dw	ivt0x8_undefint shr (0+2)
   758                           
   759                           ; Vector 86 : DMA3OR
   760   0000B4  0040               	dw	ivt0x8_undefint shr (0+2)
   761                           
   762                           ; Vector 87 : DMA3A
   763   0000B6  0040               	dw	ivt0x8_undefint shr (0+2)
   764                           
   765                           ; Vector 88 : CCP3
   766   0000B8  0040               	dw	ivt0x8_undefint shr (0+2)
   767                           
   768                           ; Vector 89 : CLC6
   769   0000BA  0040               	dw	ivt0x8_undefint shr (0+2)
   770                           
   771                           ; Vector 90 : CWG3
   772   0000BC  0040               	dw	ivt0x8_undefint shr (0+2)
   773                           
   774                           ; Vector 91 : TMR4
   775   0000BE  0040               	dw	ivt0x8_undefint shr (0+2)
   776                           
   777                           ; Vector 92 : DMA4SCNT
   778   0000C0  0040               	dw	ivt0x8_undefint shr (0+2)
   779                           
   780                           ; Vector 93 : DMA4DCNT
   781   0000C2  0040               	dw	ivt0x8_undefint shr (0+2)
   782                           
   783                           ; Vector 94 : DMA4OR
   784   0000C4  0040               	dw	ivt0x8_undefint shr (0+2)
   785                           
   786                           ; Vector 95 : DMA4A
   787   0000C6  0040               	dw	ivt0x8_undefint shr (0+2)
   788                           
   789                           ; Vector 96 : U4RX
   790   0000C8  0040               	dw	ivt0x8_undefint shr (0+2)
   791                           
   792                           ; Vector 97 : U4TX
   793   0000CA  0040               	dw	ivt0x8_undefint shr (0+2)
   794                           
   795                           ; Vector 98 : U4E
   796   0000CC  0040               	dw	ivt0x8_undefint shr (0+2)
   797                           
   798                           ; Vector 99 : U4
   799   0000CE  0040               	dw	ivt0x8_undefint shr (0+2)
   800                           
   801                           ; Vector 100 : DMA5SCNT
   802   0000D0  0040               	dw	ivt0x8_undefint shr (0+2)
   803                           
   804                           ; Vector 101 : DMA5DCNT
   805   0000D2  0040               	dw	ivt0x8_undefint shr (0+2)
   806                           
   807                           ; Vector 102 : DMA5OR
   808   0000D4  0040               	dw	ivt0x8_undefint shr (0+2)
   809                           
   810                           ; Vector 103 : DMA5A
   811   0000D6  0040               	dw	ivt0x8_undefint shr (0+2)
   812                           
   813                           ; Vector 104 : U5RX
   814   0000D8  0040               	dw	ivt0x8_undefint shr (0+2)
   815                           
   816                           ; Vector 105 : U5TX
   817   0000DA  0040               	dw	ivt0x8_undefint shr (0+2)
   818                           
   819                           ; Vector 106 : U5E
   820   0000DC  0040               	dw	ivt0x8_undefint shr (0+2)
   821                           
   822                           ; Vector 107 : U5
   823   0000DE  0040               	dw	ivt0x8_undefint shr (0+2)
   824                           
   825                           ; Vector 108 : DMA6SCNT
   826   0000E0  0040               	dw	ivt0x8_undefint shr (0+2)
   827                           
   828                           ; Vector 109 : DMA6DCNT
   829   0000E2  0040               	dw	ivt0x8_undefint shr (0+2)
   830                           
   831                           ; Vector 110 : DMA6OR
   832   0000E4  0040               	dw	ivt0x8_undefint shr (0+2)
   833                           
   834                           ; Vector 111 : DMA6A
   835   0000E6  0040               	dw	ivt0x8_undefint shr (0+2)
   836                           
   837                           ; Vector 112 : Undefined
   838   0000E8  0040               	dw	ivt0x8_undefint shr (0+2)
   839                           
   840                           ; Vector 113 : CLC7
   841   0000EA  0040               	dw	ivt0x8_undefint shr (0+2)
   842                           
   843                           ; Vector 114 : CMP2
   844   0000EC  0040               	dw	ivt0x8_undefint shr (0+2)
   845                           
   846                           ; Vector 115 : NCO3
   847   0000EE  0040               	dw	ivt0x8_undefint shr (0+2)
   848                           
   849                           ; Vector 116 : Undefined
   850   0000F0  0040               	dw	ivt0x8_undefint shr (0+2)
   851                           
   852                           ; Vector 117 : Undefined
   853   0000F2  0040               	dw	ivt0x8_undefint shr (0+2)
   854                           
   855                           ; Vector 118 : Undefined
   856   0000F4  0040               	dw	ivt0x8_undefint shr (0+2)
   857                           
   858                           ; Vector 119 : Undefined
   859   0000F6  0040               	dw	ivt0x8_undefint shr (0+2)
   860                           
   861                           ; Vector 120 : NVM
   862   0000F8  0040               	dw	ivt0x8_undefint shr (0+2)
   863                           
   864                           ; Vector 121 : CLC8
   865   0000FA  0040               	dw	ivt0x8_undefint shr (0+2)
   866                           
   867                           ; Vector 122 : CRC
   868   0000FC  0040               	dw	ivt0x8_undefint shr (0+2)
   869                           
   870                           ; Vector 123 : TMR6
   871   0000FE  0040               	dw	ivt0x8_undefint shr (0+2)
   872   000100                     ivt0x8_undefint:
   873                           	callstack 0
   874   000100  00FF               	reset	
   875   000000                     
   876                           	psect	rparam
   877   000000                     
   878                           	psect	idloc
   879                           
   880                           ;Config register IDLOC0 @ 0x200000
   881                           ;	unspecified, using default values
   882   200000                     	org	2097152
   883   200000  0FFF               	dw	4095
   884                           
   885                           ;Config register IDLOC1 @ 0x200002
   886                           ;	unspecified, using default values
   887   200002                     	org	2097154
   888   200002  0FFF               	dw	4095
   889                           
   890                           ;Config register IDLOC2 @ 0x200004
   891                           ;	unspecified, using default values
   892   200004                     	org	2097156
   893   200004  0FFF               	dw	4095
   894                           
   895                           ;Config register IDLOC3 @ 0x200006
   896                           ;	unspecified, using default values
   897   200006                     	org	2097158
   898   200006  0FFF               	dw	4095
   899                           
   900                           ;Config register IDLOC4 @ 0x200008
   901                           ;	unspecified, using default values
   902   200008                     	org	2097160
   903   200008  0FFF               	dw	4095
   904                           
   905                           ;Config register IDLOC5 @ 0x20000A
   906                           ;	unspecified, using default values
   907   20000A                     	org	2097162
   908   20000A  0FFF               	dw	4095
   909                           
   910                           ;Config register IDLOC6 @ 0x20000C
   911                           ;	unspecified, using default values
   912   20000C                     	org	2097164
   913   20000C  0FFF               	dw	4095
   914                           
   915                           ;Config register IDLOC7 @ 0x20000E
   916                           ;	unspecified, using default values
   917   20000E                     	org	2097166
   918   20000E  0FFF               	dw	4095
   919                           
   920                           ;Config register IDLOC8 @ 0x200010
   921                           ;	unspecified, using default values
   922   200010                     	org	2097168
   923   200010  0FFF               	dw	4095
   924                           
   925                           ;Config register IDLOC9 @ 0x200012
   926                           ;	unspecified, using default values
   927   200012                     	org	2097170
   928   200012  0FFF               	dw	4095
   929                           
   930                           ;Config register IDLOC10 @ 0x200014
   931                           ;	unspecified, using default values
   932   200014                     	org	2097172
   933   200014  0FFF               	dw	4095
   934                           
   935                           ;Config register IDLOC11 @ 0x200016
   936                           ;	unspecified, using default values
   937   200016                     	org	2097174
   938   200016  0FFF               	dw	4095
   939                           
   940                           ;Config register IDLOC12 @ 0x200018
   941                           ;	unspecified, using default values
   942   200018                     	org	2097176
   943   200018  0FFF               	dw	4095
   944                           
   945                           ;Config register IDLOC13 @ 0x20001A
   946                           ;	unspecified, using default values
   947   20001A                     	org	2097178
   948   20001A  0FFF               	dw	4095
   949                           
   950                           ;Config register IDLOC14 @ 0x20001C
   951                           ;	unspecified, using default values
   952   20001C                     	org	2097180
   953   20001C  0FFF               	dw	4095
   954                           
   955                           ;Config register IDLOC15 @ 0x20001E
   956                           ;	unspecified, using default values
   957   20001E                     	org	2097182
   958   20001E  0FFF               	dw	4095
   959                           
   960                           ;Config register IDLOC16 @ 0x200020
   961                           ;	unspecified, using default values
   962   200020                     	org	2097184
   963   200020  0FFF               	dw	4095
   964                           
   965                           ;Config register IDLOC17 @ 0x200022
   966                           ;	unspecified, using default values
   967   200022                     	org	2097186
   968   200022  0FFF               	dw	4095
   969                           
   970                           ;Config register IDLOC18 @ 0x200024
   971                           ;	unspecified, using default values
   972   200024                     	org	2097188
   973   200024  0FFF               	dw	4095
   974                           
   975                           ;Config register IDLOC19 @ 0x200026
   976                           ;	unspecified, using default values
   977   200026                     	org	2097190
   978   200026  0FFF               	dw	4095
   979                           
   980                           ;Config register IDLOC20 @ 0x200028
   981                           ;	unspecified, using default values
   982   200028                     	org	2097192
   983   200028  0FFF               	dw	4095
   984                           
   985                           ;Config register IDLOC21 @ 0x20002A
   986                           ;	unspecified, using default values
   987   20002A                     	org	2097194
   988   20002A  0FFF               	dw	4095
   989                           
   990                           ;Config register IDLOC22 @ 0x20002C
   991                           ;	unspecified, using default values
   992   20002C                     	org	2097196
   993   20002C  0FFF               	dw	4095
   994                           
   995                           ;Config register IDLOC23 @ 0x20002E
   996                           ;	unspecified, using default values
   997   20002E                     	org	2097198
   998   20002E  0FFF               	dw	4095
   999                           
  1000                           ;Config register IDLOC24 @ 0x200030
  1001                           ;	unspecified, using default values
  1002   200030                     	org	2097200
  1003   200030  0FFF               	dw	4095
  1004                           
  1005                           ;Config register IDLOC25 @ 0x200032
  1006                           ;	unspecified, using default values
  1007   200032                     	org	2097202
  1008   200032  0FFF               	dw	4095
  1009                           
  1010                           ;Config register IDLOC26 @ 0x200034
  1011                           ;	unspecified, using default values
  1012   200034                     	org	2097204
  1013   200034  0FFF               	dw	4095
  1014                           
  1015                           ;Config register IDLOC27 @ 0x200036
  1016                           ;	unspecified, using default values
  1017   200036                     	org	2097206
  1018   200036  0FFF               	dw	4095
  1019                           
  1020                           ;Config register IDLOC28 @ 0x200038
  1021                           ;	unspecified, using default values
  1022   200038                     	org	2097208
  1023   200038  0FFF               	dw	4095
  1024                           
  1025                           ;Config register IDLOC29 @ 0x20003A
  1026                           ;	unspecified, using default values
  1027   20003A                     	org	2097210
  1028   20003A  0FFF               	dw	4095
  1029                           
  1030                           ;Config register IDLOC30 @ 0x20003C
  1031                           ;	unspecified, using default values
  1032   20003C                     	org	2097212
  1033   20003C  0FFF               	dw	4095
  1034                           
  1035                           ;Config register IDLOC31 @ 0x20003E
  1036                           ;	unspecified, using default values
  1037   20003E                     	org	2097214
  1038   20003E  0FFF               	dw	4095
  1039                           
  1040                           	psect	config
  1041                           
  1042                           ;Config register CONFIG1 @ 0x300000
  1043                           ;	External Oscillator Selection
  1044                           ;	FEXTOSC = OFF, Oscillator not enabled
  1045                           ;	Reset Oscillator Selection
  1046                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1047   300000                     	org	3145728
  1048   300000  8C                 	db	140
  1049                           
  1050                           ;Config register CONFIG2 @ 0x300001
  1051                           ;	Clock out Enable bit
  1052                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1053                           ;	PRLOCKED One-Way Set Enable bit
  1054                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1055                           ;	Clock Switch Enable bit
  1056                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
  1057                           ;	Fail-Safe Clock Monitor Enable bit
  1058                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1059   300001                     	org	3145729
  1060   300001  D5                 	db	213
  1061                           
  1062                           ;Config register CONFIG3 @ 0x300002
  1063                           ;	MCLR Enable bit
  1064                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1065                           ;	Power-up timer selection bits
  1066                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1067                           ;	Multi-vector enable bit
  1068                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1069                           ;	IVTLOCK bit One-way set enable bit
  1070                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
  1071                           ;	Low Power BOR Enable bit
  1072                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1073                           ;	Brown-out Reset Enable bits
  1074                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1075   300002                     	org	3145730
  1076   300002  EF                 	db	239
  1077                           
  1078                           ;Config register CONFIG4 @ 0x300003
  1079                           ;	Brown-out Reset Voltage Selection bits
  1080                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1081                           ;	ZCD Disable bit
  1082                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1083                           ;	PPSLOCK bit One-Way Set Enable bit
  1084                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
  1085                           ;	Stack Full/Underflow Reset Enable bit
  1086                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
  1087                           ;	Low Voltage Programming Enable bit
  1088                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
  1089                           ;	Extended Instruction Set Enable bit
  1090                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1091   300003                     	org	3145731
  1092   300003  C7                 	db	199
  1093                           
  1094                           ;Config register CONFIG5 @ 0x300004
  1095                           ;	WDT Period selection bits
  1096                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1097                           ;	WDT operating mode
  1098                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1099   300004                     	org	3145732
  1100   300004  9F                 	db	159
  1101                           
  1102                           ;Config register CONFIG6 @ 0x300005
  1103                           ;	WDT Window Select bits
  1104                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1105                           ;	WDT input clock selector
  1106                           ;	WDTCCS = SC, Software Control
  1107   300005                     	org	3145733
  1108   300005  FF                 	db	255
  1109                           
  1110                           ;Config register CONFIG7 @ 0x300006
  1111                           ;	Boot Block Size selection bits
  1112                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1113                           ;	Boot Block enable bit
  1114                           ;	BBEN = OFF, Boot block disabled
  1115                           ;	Storage Area Flash enable bit
  1116                           ;	SAFEN = OFF, SAF disabled
  1117                           ;	Background Debugger
  1118                           ;	DEBUG = OFF, Background Debugger disabled
  1119   300006                     	org	3145734
  1120   300006  FF                 	db	255
  1121                           
  1122                           ;Config register CONFIG8 @ 0x300007
  1123                           ;	Boot Block Write Protection bit
  1124                           ;	WRTB = OFF, Boot Block not Write protected
  1125                           ;	Configuration Register Write Protection bit
  1126                           ;	WRTC = OFF, Configuration registers not Write protected
  1127                           ;	Data EEPROM Write Protection bit
  1128                           ;	WRTD = OFF, Data EEPROM not Write protected
  1129                           ;	SAF Write protection bit
  1130                           ;	WRTSAF = OFF, SAF not Write Protected
  1131                           ;	Application Block write protection bit
  1132                           ;	WRTAPP = OFF, Application Block not write protected
  1133   300007                     	org	3145735
  1134   300007  FF                 	db	255
  1135                           
  1136                           ; Padding undefined space
  1137   300008                     	org	3145736
  1138   300008  FF                 	db	255
  1139                           
  1140                           ;Config register CONFIG10 @ 0x300009
  1141                           ;	PFM and Data EEPROM Code Protection bit
  1142                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1143   300009                     	org	3145737
  1144   300009  FF                 	db	255
  1145                           tosu	equ	0x4FF
  1146                           tosh	equ	0x4FE
  1147                           tosl	equ	0x4FD
  1148                           stkptr	equ	0x4FC
  1149                           pclatu	equ	0x4FB
  1150                           pclath	equ	0x4FA
  1151                           pcl	equ	0x4F9
  1152                           tblptru	equ	0x4F8
  1153                           tblptrh	equ	0x4F7
  1154                           tblptrl	equ	0x4F6
  1155                           tablat	equ	0x4F5
  1156                           prodh	equ	0x4F4
  1157                           prodl	equ	0x4F3
  1158                           indf0	equ	0x4EF
  1159                           postinc0	equ	0x4EE
  1160                           postdec0	equ	0x4ED
  1161                           preinc0	equ	0x4EC
  1162                           plusw0	equ	0x4EB
  1163                           fsr0h	equ	0x4EA
  1164                           fsr0l	equ	0x4E9
  1165                           wreg	equ	0x4E8
  1166                           indf1	equ	0x4E7
  1167                           postinc1	equ	0x4E6
  1168                           postdec1	equ	0x4E5
  1169                           preinc1	equ	0x4E4
  1170                           plusw1	equ	0x4E3
  1171                           fsr1h	equ	0x4E2
  1172                           fsr1l	equ	0x4E1
  1173                           bsr	equ	0x4E0
  1174                           indf2	equ	0x4DF
  1175                           postinc2	equ	0x4DE
  1176                           postdec2	equ	0x4DD
  1177                           preinc2	equ	0x4DC
  1178                           plusw2	equ	0x4DB
  1179                           fsr2h	equ	0x4DA
  1180                           fsr2l	equ	0x4D9
  1181                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      7       7
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Init_Internal_Clock@my_clock(COMRAM[2]), 


Critical Paths under _main in COMRAM

    _main->_Init_Internal_Clock
    _Init_Internal_Clock->_FM_Hfintosc_Init

Critical Paths under _External_Int1 in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _External_Int1 in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _External_Int1 in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _External_Int1 in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _External_Int1 in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _External_Int1 in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _External_Int1 in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _External_Int1 in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _External_Int1 in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _External_Int1 in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _External_Int1 in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _External_Int1 in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _External_Int1 in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _External_Int1 in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _External_Int1 in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _External_Int1 in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _External_Int1 in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _External_Int1 in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _External_Int1 in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _External_Int1 in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _External_Int1 in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _External_Int1 in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _External_Int1 in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _External_Int1 in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _External_Int1 in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _External_Int1 in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _External_Int1 in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _External_Int1 in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _External_Int1 in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _External_Int1 in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _External_Int1 in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _External_Int1 in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _External_Int1 in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     169
                                              5 COMRAM     2     2      0
                 _Init_External_Int1
                _Init_Internal_Clock
              _Init_Pins_Application
 ---------------------------------------------------------------------------------
 (1) _Init_Pins_Application                                0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Init_Internal_Clock                                  2     2      0     169
                                              3 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_External_Int1                                   0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _External_Int1                                        0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_External_Int1
   _Init_Internal_Clock
     _FM_Hfintosc_Init
   _Init_Pins_Application

 _External_Int1 (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      7       7       1        7.4%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
ABS                  0      0       0      58        0.0%
BITBANK32          100      0       0      59        0.0%
BANK32             100      0       0      60        0.0%
BITBANK33          100      0       0      61        0.0%
BANK33             100      0       0      62        0.0%
BITBANK34          100      0       0      63        0.0%
BANK34             100      0       0      64        0.0%
BITBANK35          100      0       0      65        0.0%
BANK35             100      0       0      66        0.0%
BITBANK36          100      0       0      67        0.0%
BANK36             100      0       0      68        0.0%
BITBIGSFR_1        100      0       0      69        0.0%
BIGRAM            1FFF      0       0      70        0.0%
BITBIGSFRhhhh       29      0       0      71        0.0%
BITBIGSFRhhhlh       A      0       0      72        0.0%
BITBIGSFRhhhllh      2      0       0      73        0.0%
BITBIGSFRhhhlll      3      0       0      74        0.0%
BITBIGSFRhhlh        2      0       0      75        0.0%
BITBIGSFRhhll        B      0       0      76        0.0%
BITBIGSFRhl          F      0       0      77        0.0%
BITBIGSFRlh         9B      0       0      78        0.0%
BITBIGSFRllhh      356      0       0      79        0.0%
BITBIGSFRllhl        3      0       0      80        0.0%
BITBIGSFRlll        AD      0       0      81        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Thu May 04 19:06:28 2023

                           l51 01AC                             l45 01DC                             l48 01D0  
                           l58 0140                             u37 015C                            l744 01C2  
                          l746 01D2                            l770 0126                            l772 0198  
                          l780 014A                            l766 0106                            l774 01A0  
                          l782 014E                            l768 0110                            l784 0152  
                          l776 0142                            l778 0146                            wreg 04E8  
                         _LATC 04C0                           _LATF 04C3                           i2l34 0196  
            ?_FM_Hfintosc_Init 0501                           _main 0142                           fsr2h 04DA  
                         indf2 04DF                           fsr2l 04D9             ??_FM_Hfintosc_Init 0503  
                         start 0102                   ___param_bank 0000          _Init_Pins_Application 01C2  
                        ?_main 0501                          i2l750 0182                          i2l752 0190  
                        i2l754 0194                          i2l748 0174                          _TRISB 04C7  
                        _TRISC 04C8                          _TRISF 04CB                __initialization 01AE  
                 __end_of_main 0172                         ??_main 0506                  __activetblptr 0000  
          _Init_Internal_Clock 0198                         _ANSELB 0408                         i2u1_40 0182  
                       i2u1_41 017E                         i2u2_40 0190                         i2u2_41 018C  
       ?_Init_Pins_Application 0501           ?_Init_Internal_Clock 0501                         isa$std 0001  
                   __accesstop 0560        __end_of__initialization 01BC                  ___rparam_used 0001  
               __pcstackCOMRAM 0501          ??_Init_Internal_Clock 0504                 ivt0x8_undefint 0100  
 FM_Hfintosc_Init@clock_params 0501                        IVTBASEH 045E                        IVTBASEL 045D  
                      IVTBASEU 045F                  _External_Int1 0174     __end_of_Init_External_Int1 01DE  
                      __Hparam 0000                        __Lparam 0000                 ?_External_Int1 0501  
                      __pcinit 01AE                        __ramtop 2600                        __ptext0 0142  
                      __ptext1 01C2                        __ptext2 0198                        __ptext3 0106  
                      __ptext4 01D2                        __ptext5 0174           end_of_initialization 01BC  
      ??_Init_Pins_Application 0501                ??_External_Int1 0501               _FM_Hfintosc_Init 0106  
          start_initialization 01AE                     ivt0x8_base 0008    __end_of_Init_Internal_Clock 01AE  
           _Init_External_Int1 01D2            ?_Init_External_Int1 0501           ??_Init_External_Int1 0501  
                     _PIE6bits 04A4                       _PIR6bits 04B4  __end_of_Init_Pins_Application 01D2  
  Init_Internal_Clock@my_clock 0504                    _INTCON0bits 04D6       __end_of_FM_Hfintosc_Init 0142  
                     __Hrparam 0000                       __Lrparam 0000                       __pivt0x8 0008  
                  _OSCCON1bits 00AD                       isa$xinst 0000          __end_of_External_Int1 0198  
                     intlevel2 0000                     _OSCFRQbits 00B1  
