<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonStoreWidening.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonStoreWidening.cpp.html'>HexagonStoreWidening.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonStoreWidening.cpp -------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>// Replace sequences of "narrow" stores to adjacent memory locations with</i></td></tr>
<tr><th id="9">9</th><td><i>// a fewer "wide" stores that have the same effect.</i></td></tr>
<tr><th id="10">10</th><td><i>// For example, replace:</i></td></tr>
<tr><th id="11">11</th><td><i>//   S4_storeirb_io  %100, 0, 0   ; store-immediate-byte</i></td></tr>
<tr><th id="12">12</th><td><i>//   S4_storeirb_io  %100, 1, 0   ; store-immediate-byte</i></td></tr>
<tr><th id="13">13</th><td><i>// with</i></td></tr>
<tr><th id="14">14</th><td><i>//   S4_storeirh_io  %100, 0, 0   ; store-immediate-halfword</i></td></tr>
<tr><th id="15">15</th><td><i>// The above is the general idea.  The actual cases handled by the code</i></td></tr>
<tr><th id="16">16</th><td><i>// may be a bit more complex.</i></td></tr>
<tr><th id="17">17</th><td><i>// The purpose of this pass is to reduce the number of outstanding stores,</i></td></tr>
<tr><th id="18">18</th><td><i>// or as one could say, "reduce store queue pressure".  Also, wide stores</i></td></tr>
<tr><th id="19">19</th><td><i>// mean fewer stores, and since there are only two memory instructions allowed</i></td></tr>
<tr><th id="20">20</th><td><i>// per packet, it also means fewer packets, and ultimately fewer cycles.</i></td></tr>
<tr><th id="21">21</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexagon-widen-stores"</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Analysis/MemoryLocation.h.html">"llvm/Analysis/MemoryLocation.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm26createHexagonStoreWideningEv" title='llvm::createHexagonStoreWidening' data-ref="_ZN4llvm26createHexagonStoreWideningEv">createHexagonStoreWidening</a>();</td></tr>
<tr><th id="57">57</th><td><em>void</em> <a class="decl" href="#117" title='llvm::initializeHexagonStoreWideningPass' data-ref="_ZN4llvm34initializeHexagonStoreWideningPassERNS_12PassRegistryE">initializeHexagonStoreWideningPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>namespace</b> {</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="64">64</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>      *<dfn class="tu decl" id="(anonymousnamespace)::HexagonStoreWidening::TII" title='(anonymous namespace)::HexagonStoreWidening::TII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonStoreWidening::TII">TII</dfn>;</td></tr>
<tr><th id="65">65</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>   *<dfn class="tu decl" id="(anonymousnamespace)::HexagonStoreWidening::TRI" title='(anonymous namespace)::HexagonStoreWidening::TRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonStoreWidening::TRI">TRI</dfn>;</td></tr>
<tr><th id="66">66</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>   *<dfn class="tu decl" id="(anonymousnamespace)::HexagonStoreWidening::MRI" title='(anonymous namespace)::HexagonStoreWidening::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonStoreWidening::MRI">MRI</dfn>;</td></tr>
<tr><th id="67">67</th><td>    <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a>               *<dfn class="tu decl" id="(anonymousnamespace)::HexagonStoreWidening::AA" title='(anonymous namespace)::HexagonStoreWidening::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::HexagonStoreWidening::AA">AA</dfn>;</td></tr>
<tr><th id="68">68</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>             *<dfn class="tu decl" id="(anonymousnamespace)::HexagonStoreWidening::MF" title='(anonymous namespace)::HexagonStoreWidening::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::HexagonStoreWidening::MF">MF</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <b>public</b>:</td></tr>
<tr><th id="71">71</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonStoreWidening::ID" title='(anonymous namespace)::HexagonStoreWidening::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonStoreWidening::ID">ID</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWideningC1Ev" title='(anonymous namespace)::HexagonStoreWidening::HexagonStoreWidening' data-type='void (anonymous namespace)::HexagonStoreWidening::HexagonStoreWidening()' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWideningC1Ev">HexagonStoreWidening</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::ID" title='(anonymous namespace)::HexagonStoreWidening::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonStoreWidening::ID">ID</a>) {</td></tr>
<tr><th id="74">74</th><td>      <a class="ref" href="#117" title='llvm::initializeHexagonStoreWideningPass' data-ref="_ZN4llvm34initializeHexagonStoreWideningPassERNS_12PassRegistryE">initializeHexagonStoreWideningPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="75">75</th><td>    }</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonStoreWidening::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonStoreWidening::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120HexagonStoreWidening11getPassNameEv" title='(anonymous namespace)::HexagonStoreWidening::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonStoreWidening::getPassName() const' data-ref="_ZNK12_GLOBAL__N_120HexagonStoreWidening11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Store Widening"</q>; }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120HexagonStoreWidening16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonStoreWidening::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonStoreWidening::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120HexagonStoreWidening16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="82">82</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="83">83</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="84">84</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="85">85</th><td>    }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonStoreWidening::handledStoreType' data-type='static bool (anonymous namespace)::HexagonStoreWidening::handledStoreType(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">handledStoreType</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="3MI">MI</dfn>);</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <b>private</b>:</td></tr>
<tr><th id="90">90</th><td>    <em>static</em> <em>const</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonStoreWidening::MaxWideSize" title='(anonymous namespace)::HexagonStoreWidening::MaxWideSize' data-type='const int' data-ref="(anonymousnamespace)::HexagonStoreWidening::MaxWideSize">MaxWideSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="93">93</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonStoreWidening::InstrGroupList" title='(anonymous namespace)::HexagonStoreWidening::InstrGroupList' data-type='std::vector&lt;InstrGroup&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroupList">InstrGroupList</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>&gt;;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE" title='(anonymous namespace)::HexagonStoreWidening::instrAliased' data-type='bool (anonymous namespace)::HexagonStoreWidening::instrAliased(InstrGroup &amp; Stores, const llvm::MachineMemOperand &amp; MMO)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE">instrAliased</a>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col4 decl" id="4Stores" title='Stores' data-type='InstrGroup &amp;' data-ref="4Stores">Stores</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col5 decl" id="5MMO" title='MMO' data-type='const llvm::MachineMemOperand &amp;' data-ref="5MMO">MMO</dfn>);</td></tr>
<tr><th id="96">96</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EEPKS3_" title='(anonymous namespace)::HexagonStoreWidening::instrAliased' data-type='bool (anonymous namespace)::HexagonStoreWidening::instrAliased(InstrGroup &amp; Stores, const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EEPKS3_">instrAliased</a>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col6 decl" id="6Stores" title='Stores' data-type='InstrGroup &amp;' data-ref="6Stores">Stores</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="7MI">MI</dfn>);</td></tr>
<tr><th id="97">97</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_" title='(anonymous namespace)::HexagonStoreWidening::createStoreGroup' data-type='void (anonymous namespace)::HexagonStoreWidening::createStoreGroup(llvm::MachineInstr * BaseStore, InstrGroup::iterator Begin, InstrGroup::iterator End, InstrGroup &amp; Group)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_">createStoreGroup</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="8BaseStore" title='BaseStore' data-type='llvm::MachineInstr *' data-ref="8BaseStore">BaseStore</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col9 decl" id="9Begin" title='Begin' data-type='InstrGroup::iterator' data-ref="9Begin">Begin</dfn>,</td></tr>
<tr><th id="98">98</th><td>        <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col0 decl" id="10End" title='End' data-type='InstrGroup::iterator' data-ref="10End">End</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col1 decl" id="11Group" title='Group' data-type='InstrGroup &amp;' data-ref="11Group">Group</dfn>);</td></tr>
<tr><th id="99">99</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE" title='(anonymous namespace)::HexagonStoreWidening::createStoreGroups' data-type='void (anonymous namespace)::HexagonStoreWidening::createStoreGroups(llvm::MachineBasicBlock &amp; MBB, InstrGroupList &amp; StoreGroups)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">createStoreGroups</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="12MBB">MBB</dfn>,</td></tr>
<tr><th id="100">100</th><td>        <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroupList" title='(anonymous namespace)::HexagonStoreWidening::InstrGroupList' data-type='std::vector&lt;InstrGroup&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroupList">InstrGroupList</a> &amp;<dfn class="local col3 decl" id="13StoreGroups" title='StoreGroups' data-type='InstrGroupList &amp;' data-ref="13StoreGroups">StoreGroups</dfn>);</td></tr>
<tr><th id="101">101</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::HexagonStoreWidening::processBasicBlock' data-type='bool (anonymous namespace)::HexagonStoreWidening::processBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE">processBasicBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14MBB">MBB</dfn>);</td></tr>
<tr><th id="102">102</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening17processStoreGroupERSt6vectorIPN4llvm12MachineInstrESaIS4_EE" title='(anonymous namespace)::HexagonStoreWidening::processStoreGroup' data-type='bool (anonymous namespace)::HexagonStoreWidening::processStoreGroup(InstrGroup &amp; Group)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17processStoreGroupERSt6vectorIPN4llvm12MachineInstrESaIS4_EE">processStoreGroup</a>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col5 decl" id="15Group" title='Group' data-type='InstrGroup &amp;' data-ref="15Group">Group</dfn>);</td></tr>
<tr><th id="103">103</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj" title='(anonymous namespace)::HexagonStoreWidening::selectStores' data-type='bool (anonymous namespace)::HexagonStoreWidening::selectStores(InstrGroup::iterator Begin, InstrGroup::iterator End, InstrGroup &amp; OG, unsigned int &amp; TotalSize, unsigned int MaxSize)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj">selectStores</a>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col6 decl" id="16Begin" title='Begin' data-type='InstrGroup::iterator' data-ref="16Begin">Begin</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col7 decl" id="17End" title='End' data-type='InstrGroup::iterator' data-ref="17End">End</dfn>,</td></tr>
<tr><th id="104">104</th><td>        <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col8 decl" id="18OG" title='OG' data-type='InstrGroup &amp;' data-ref="18OG">OG</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="19TotalSize" title='TotalSize' data-type='unsigned int &amp;' data-ref="19TotalSize">TotalSize</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20MaxSize" title='MaxSize' data-type='unsigned int' data-ref="20MaxSize">MaxSize</dfn>);</td></tr>
<tr><th id="105">105</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j" title='(anonymous namespace)::HexagonStoreWidening::createWideStores' data-type='bool (anonymous namespace)::HexagonStoreWidening::createWideStores(InstrGroup &amp; OG, InstrGroup &amp; NG, unsigned int TotalSize)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j">createWideStores</a>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col1 decl" id="21OG" title='OG' data-type='InstrGroup &amp;' data-ref="21OG">OG</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col2 decl" id="22NG" title='NG' data-type='InstrGroup &amp;' data-ref="22NG">NG</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23TotalSize" title='TotalSize' data-type='unsigned int' data-ref="23TotalSize">TotalSize</dfn>);</td></tr>
<tr><th id="106">106</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_" title='(anonymous namespace)::HexagonStoreWidening::replaceStores' data-type='bool (anonymous namespace)::HexagonStoreWidening::replaceStores(InstrGroup &amp; OG, InstrGroup &amp; NG)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_">replaceStores</a>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col4 decl" id="24OG" title='OG' data-type='InstrGroup &amp;' data-ref="24OG">OG</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col5 decl" id="25NG" title='NG' data-type='InstrGroup &amp;' data-ref="25NG">NG</dfn>);</td></tr>
<tr><th id="107">107</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening17storesAreAdjacentEPKN4llvm12MachineInstrES4_" title='(anonymous namespace)::HexagonStoreWidening::storesAreAdjacent' data-type='bool (anonymous namespace)::HexagonStoreWidening::storesAreAdjacent(const llvm::MachineInstr * S1, const llvm::MachineInstr * S2)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17storesAreAdjacentEPKN4llvm12MachineInstrES4_">storesAreAdjacent</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26S1" title='S1' data-type='const llvm::MachineInstr *' data-ref="26S1">S1</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="27S2" title='S2' data-type='const llvm::MachineInstr *' data-ref="27S2">S2</dfn>);</td></tr>
<tr><th id="108">108</th><td>  };</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonStoreWidening::ID" title='(anonymous namespace)::HexagonStoreWidening::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonStoreWidening::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeHexagonStoreWideningPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(HexagonStoreWidening, <q>"hexagon-widen-stores"</q>,</td></tr>
<tr><th id="115">115</th><td>                <q>"Hexason Store Widening"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="116">116</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="117">117</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Hexagon Store Widening&quot;, &quot;hexagon-widen-stores&quot;, &amp;HexagonStoreWidening::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonStoreWidening&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonStoreWideningPassFlag; void llvm::initializeHexagonStoreWideningPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonStoreWideningPassFlag, initializeHexagonStoreWideningPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-widen-stores"</q>,</td></tr>
<tr><th id="118">118</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Store Widening"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i  data-doc="_ZL22getBaseAddressRegisterPKN4llvm12MachineInstrE">// Some local helper functions...</i></td></tr>
<tr><th id="121">121</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL22getBaseAddressRegisterPKN4llvm12MachineInstrE" title='getBaseAddressRegister' data-type='unsigned int getBaseAddressRegister(const llvm::MachineInstr * MI)' data-ref="_ZL22getBaseAddressRegisterPKN4llvm12MachineInstrE">getBaseAddressRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="28MI">MI</dfn>) {</td></tr>
<tr><th id="122">122</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="29MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="29MO">MO</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="123">123</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg() &amp;&amp; &quot;Expecting register operand&quot;) ? void (0) : __assert_fail (&quot;MO.isReg() &amp;&amp; \&quot;Expecting register operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 123, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Expecting register operand"</q>);</td></tr>
<tr><th id="124">124</th><td>  <b>return</b> <a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="tu decl def" id="_ZL14getStoreOffsetPKN4llvm12MachineInstrE" title='getStoreOffset' data-type='int64_t getStoreOffset(const llvm::MachineInstr * MI)' data-ref="_ZL14getStoreOffsetPKN4llvm12MachineInstrE">getStoreOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="30MI">MI</dfn>) {</td></tr>
<tr><th id="128">128</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31OpC" title='OpC' data-type='unsigned int' data-ref="31OpC">OpC</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="129">129</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HexagonStoreWidening::handledStoreType(MI) &amp;&amp; &quot;Unhandled opcode&quot;) ? void (0) : __assert_fail (&quot;HexagonStoreWidening::handledStoreType(MI) &amp;&amp; \&quot;Unhandled opcode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 129, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonStoreWidening::handledStoreType' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">handledStoreType</a>(<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>) &amp;&amp; <q>"Unhandled opcode"</q>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <b>switch</b> (<a class="local col1 ref" href="#31OpC" title='OpC' data-ref="31OpC">OpC</a>) {</td></tr>
<tr><th id="132">132</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirb_io</span>:</td></tr>
<tr><th id="133">133</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirh_io</span>:</td></tr>
<tr><th id="134">134</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span>: {</td></tr>
<tr><th id="135">135</th><td>      <em>const</em> MachineOperand &amp;MO = MI-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="136">136</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expecting immediate offset&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expecting immediate offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 136, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MO.isImm() &amp;&amp; <q>"Expecting immediate offset"</q>);</td></tr>
<tr><th id="137">137</th><td>      <b>return</b> MO.getImm();</td></tr>
<tr><th id="138">138</th><td>    }</td></tr>
<tr><th id="139">139</th><td>  }</td></tr>
<tr><th id="140">140</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>;</td></tr>
<tr><th id="141">141</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Store offset calculation missing for a handled opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 141)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Store offset calculation missing for a handled opcode"</q>);</td></tr>
<tr><th id="142">142</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="tu decl def" id="_ZL14getStoreTargetPKN4llvm12MachineInstrE" title='getStoreTarget' data-type='const llvm::MachineMemOperand &amp; getStoreTarget(const llvm::MachineInstr * MI)' data-ref="_ZL14getStoreTargetPKN4llvm12MachineInstrE">getStoreTarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="32MI">MI</dfn>) {</td></tr>
<tr><th id="146">146</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI-&gt;memoperands_empty() &amp;&amp; &quot;Expecting memory operands&quot;) ? void (0) : __assert_fail (&quot;!MI-&gt;memoperands_empty() &amp;&amp; \&quot;Expecting memory operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 146, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>() &amp;&amp; <q>"Expecting memory operands"</q>);</td></tr>
<tr><th id="147">147</th><td>  <b>return</b> **<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="148">148</th><td>}</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">// Filtering function: any stores whose opcodes are not "approved" of by</i></td></tr>
<tr><th id="151">151</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">// this function will not be subjected to widening.</i></td></tr>
<tr><th id="152">152</th><td><b>inline</b> <em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonStoreWidening::handledStoreType' data-type='static bool (anonymous namespace)::HexagonStoreWidening::handledStoreType(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">handledStoreType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="33MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="33MI">MI</dfn>) {</td></tr>
<tr><th id="153">153</th><td>  <i>// For now, only handle stores of immediate values.</i></td></tr>
<tr><th id="154">154</th><td><i>  // Also, reject stores to stack slots.</i></td></tr>
<tr><th id="155">155</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34Opc" title='Opc' data-type='unsigned int' data-ref="34Opc">Opc</dfn> = <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="156">156</th><td>  <b>switch</b> (<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc">Opc</a>) {</td></tr>
<tr><th id="157">157</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirb_io</span>:</td></tr>
<tr><th id="158">158</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirh_io</span>:</td></tr>
<tr><th id="159">159</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span>:</td></tr>
<tr><th id="160">160</th><td>      <i>// Base address must be a register. (Implement FI later.)</i></td></tr>
<tr><th id="161">161</th><td>      <b>return</b> MI-&gt;getOperand(<var>0</var>).isReg();</td></tr>
<tr><th id="162">162</th><td>    <b>default</b>:</td></tr>
<tr><th id="163">163</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE">// Check if the machine memory operand MMO is aliased with any of the</i></td></tr>
<tr><th id="168">168</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE">// stores in the store group Stores.</i></td></tr>
<tr><th id="169">169</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE" title='(anonymous namespace)::HexagonStoreWidening::instrAliased' data-type='bool (anonymous namespace)::HexagonStoreWidening::instrAliased(InstrGroup &amp; Stores, const llvm::MachineMemOperand &amp; MMO)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE">instrAliased</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col5 decl" id="35Stores" title='Stores' data-type='InstrGroup &amp;' data-ref="35Stores">Stores</dfn>,</td></tr>
<tr><th id="170">170</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col6 decl" id="36MMO" title='MMO' data-type='const llvm::MachineMemOperand &amp;' data-ref="36MMO">MMO</dfn>) {</td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (!<a class="local col6 ref" href="#36MMO" title='MMO' data-ref="36MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>())</td></tr>
<tr><th id="172">172</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation" title='llvm::MemoryLocation' data-ref="llvm::MemoryLocation">MemoryLocation</a> <dfn class="local col7 decl" id="37L" title='L' data-type='llvm::MemoryLocation' data-ref="37L">L</dfn><a class="ref" href="../../../include/llvm/Analysis/MemoryLocation.h.html#_ZN4llvm14MemoryLocationC1EPKNS_5ValueENS_12LocationSizeERKNS_9AAMDNodesE" title='llvm::MemoryLocation::MemoryLocation' data-ref="_ZN4llvm14MemoryLocationC1EPKNS_5ValueENS_12LocationSizeERKNS_9AAMDNodesE">(</a><a class="local col6 ref" href="#36MMO" title='MMO' data-ref="36MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>(), <a class="ref fake" href="../../../include/llvm/Analysis/MemoryLocation.h.html#_ZN4llvm12LocationSizeC1Em" title='llvm::LocationSize::LocationSize' data-ref="_ZN4llvm12LocationSizeC1Em"></a><a class="local col6 ref" href="#36MMO" title='MMO' data-ref="36MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>(), <a class="local col6 ref" href="#36MMO" title='MMO' data-ref="36MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getAAInfoEv" title='llvm::MachineMemOperand::getAAInfo' data-ref="_ZNK4llvm17MachineMemOperand9getAAInfoEv">getAAInfo</a>());</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="38SI" title='SI' data-type='llvm::MachineInstr *' data-ref="38SI">SI</dfn> : <a class="local col5 ref" href="#35Stores" title='Stores' data-ref="35Stores">Stores</a>) {</td></tr>
<tr><th id="177">177</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col9 decl" id="39SMO" title='SMO' data-type='const llvm::MachineMemOperand &amp;' data-ref="39SMO">SMO</dfn> = <a class="tu ref" href="#_ZL14getStoreTargetPKN4llvm12MachineInstrE" title='getStoreTarget' data-use='c' data-ref="_ZL14getStoreTargetPKN4llvm12MachineInstrE">getStoreTarget</a>(<a class="local col8 ref" href="#38SI" title='SI' data-ref="38SI">SI</a>);</td></tr>
<tr><th id="178">178</th><td>    <b>if</b> (!<a class="local col9 ref" href="#39SMO" title='SMO' data-ref="39SMO">SMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>())</td></tr>
<tr><th id="179">179</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <a class="type" href="../../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation" title='llvm::MemoryLocation' data-ref="llvm::MemoryLocation">MemoryLocation</a> <dfn class="local col0 decl" id="40SL" title='SL' data-type='llvm::MemoryLocation' data-ref="40SL">SL</dfn><a class="ref" href="../../../include/llvm/Analysis/MemoryLocation.h.html#_ZN4llvm14MemoryLocationC1EPKNS_5ValueENS_12LocationSizeERKNS_9AAMDNodesE" title='llvm::MemoryLocation::MemoryLocation' data-ref="_ZN4llvm14MemoryLocationC1EPKNS_5ValueENS_12LocationSizeERKNS_9AAMDNodesE">(</a><a class="local col9 ref" href="#39SMO" title='SMO' data-ref="39SMO">SMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>(), <a class="ref fake" href="../../../include/llvm/Analysis/MemoryLocation.h.html#_ZN4llvm12LocationSizeC1Em" title='llvm::LocationSize::LocationSize' data-ref="_ZN4llvm12LocationSizeC1Em"></a><a class="local col9 ref" href="#39SMO" title='SMO' data-ref="39SMO">SMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>(), <a class="local col9 ref" href="#39SMO" title='SMO' data-ref="39SMO">SMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getAAInfoEv" title='llvm::MachineMemOperand::getAAInfo' data-ref="_ZNK4llvm17MachineMemOperand9getAAInfoEv">getAAInfo</a>());</td></tr>
<tr><th id="182">182</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::AA" title='(anonymous namespace)::HexagonStoreWidening::AA' data-use='r' data-ref="(anonymousnamespace)::HexagonStoreWidening::AA">AA</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm9AAResults5aliasERKNS_14MemoryLocationES3_" title='llvm::AAResults::alias' data-ref="_ZN4llvm9AAResults5aliasERKNS_14MemoryLocationES3_">alias</a>(<a class="local col7 ref" href="#37L" title='L' data-ref="37L">L</a>, <a class="local col0 ref" href="#40SL" title='SL' data-ref="40SL">SL</a>))</td></tr>
<tr><th id="183">183</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EEPKS3_">// Check if the machine instruction MI accesses any storage aliased with</i></td></tr>
<tr><th id="190">190</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EEPKS3_">// any store in the group Stores.</i></td></tr>
<tr><th id="191">191</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EEPKS3_" title='(anonymous namespace)::HexagonStoreWidening::instrAliased' data-type='bool (anonymous namespace)::HexagonStoreWidening::instrAliased(InstrGroup &amp; Stores, const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EEPKS3_">instrAliased</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col1 decl" id="41Stores" title='Stores' data-type='InstrGroup &amp;' data-ref="41Stores">Stores</dfn>,</td></tr>
<tr><th id="192">192</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="42MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="42MI">MI</dfn>) {</td></tr>
<tr><th id="193">193</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="43I" title='I' data-type='llvm::MachineMemOperand *const &amp;' data-ref="43I">I</dfn> : <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>())</td></tr>
<tr><th id="194">194</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE" title='(anonymous namespace)::HexagonStoreWidening::instrAliased' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE">instrAliased</a>(<span class='refarg'><a class="local col1 ref" href="#41Stores" title='Stores' data-ref="41Stores">Stores</a></span>, *<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a>))</td></tr>
<tr><th id="195">195</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="196">196</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">// Inspect a machine basic block, and generate store groups out of stores</i></td></tr>
<tr><th id="200">200</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">// encountered in the block.</i></td></tr>
<tr><th id="201">201</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">//</i></td></tr>
<tr><th id="202">202</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">// A store group is a group of stores that use the same base register,</i></td></tr>
<tr><th id="203">203</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">// and which can be reordered within that group without altering the</i></td></tr>
<tr><th id="204">204</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">// semantics of the program.  A single store group could be widened as</i></td></tr>
<tr><th id="205">205</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">// a whole, if there existed a single store instruction with the same</i></td></tr>
<tr><th id="206">206</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">// semantics as the entire group.  In many cases, a single store group</i></td></tr>
<tr><th id="207">207</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">// may need more than one wide store.</i></td></tr>
<tr><th id="208">208</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE" title='(anonymous namespace)::HexagonStoreWidening::createStoreGroups' data-type='void (anonymous namespace)::HexagonStoreWidening::createStoreGroups(llvm::MachineBasicBlock &amp; MBB, InstrGroupList &amp; StoreGroups)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">createStoreGroups</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="44MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="44MBB">MBB</dfn>,</td></tr>
<tr><th id="209">209</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroupList" title='(anonymous namespace)::HexagonStoreWidening::InstrGroupList' data-type='std::vector&lt;InstrGroup&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroupList">InstrGroupList</a> &amp;<dfn class="local col5 decl" id="45StoreGroups" title='StoreGroups' data-type='InstrGroupList &amp;' data-ref="45StoreGroups">StoreGroups</dfn>) {</td></tr>
<tr><th id="210">210</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="46AllInsns" title='AllInsns' data-type='InstrGroup' data-ref="46AllInsns">AllInsns</dfn>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i>// Copy all instruction pointers from the basic block to a temporary</i></td></tr>
<tr><th id="213">213</th><td><i>  // list.  This will allow operating on the list, and modifying its</i></td></tr>
<tr><th id="214">214</th><td><i>  // elements without affecting the basic block.</i></td></tr>
<tr><th id="215">215</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="47I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="47I">I</dfn> : <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>)</td></tr>
<tr><th id="216">216</th><td>    <a class="local col6 ref" href="#46AllInsns" title='AllInsns' data-ref="46AllInsns">AllInsns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col7 ref" href="#47I" title='I' data-ref="47I">I</a>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i>// Traverse all instructions in the AllInsns list, and if we encounter</i></td></tr>
<tr><th id="219">219</th><td><i>  // a store, then try to create a store group starting at that instruction</i></td></tr>
<tr><th id="220">220</th><td><i>  // i.e. a sequence of independent stores that can be widened.</i></td></tr>
<tr><th id="221">221</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="48I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;' data-ref="48I">I</dfn> = <a class="local col6 ref" href="#46AllInsns" title='AllInsns' data-ref="46AllInsns">AllInsns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <dfn class="local col9 decl" id="49E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;' data-ref="49E">E</dfn> = <a class="local col6 ref" href="#46AllInsns" title='AllInsns' data-ref="46AllInsns">AllInsns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col8 ref" href="#48I" title='I' data-ref="48I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col9 ref" href="#49E" title='E' data-ref="49E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col8 ref" href="#48I" title='I' data-ref="48I">I</a>) {</td></tr>
<tr><th id="222">222</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr *' data-ref="50MI">MI</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#48I" title='I' data-ref="48I">I</a>;</td></tr>
<tr><th id="223">223</th><td>    <i>// Skip null pointers (processed instructions).</i></td></tr>
<tr><th id="224">224</th><td>    <b>if</b> (!<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a> || !<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonStoreWidening::handledStoreType' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">handledStoreType</a>(<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>))</td></tr>
<tr><th id="225">225</th><td>      <b>continue</b>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>    <i>// Found a store.  Try to create a store group.</i></td></tr>
<tr><th id="228">228</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="51G" title='G' data-type='InstrGroup' data-ref="51G">G</dfn>;</td></tr>
<tr><th id="229">229</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_" title='(anonymous namespace)::HexagonStoreWidening::createStoreGroup' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_">createStoreGroup</a>(<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>, <a class="local col8 ref" href="#48I" title='I' data-ref="48I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><var>1</var>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineInstr**,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}}::__normal_iterator"></a><a class="local col9 ref" href="#49E" title='E' data-ref="49E">E</a>, <span class='refarg'><a class="local col1 ref" href="#51G" title='G' data-ref="51G">G</a></span>);</td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (<a class="local col1 ref" href="#51G" title='G' data-ref="51G">G</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="231">231</th><td>      <a class="local col5 ref" href="#45StoreGroups" title='StoreGroups' data-ref="45StoreGroups">StoreGroups</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#51G" title='G' data-ref="51G">G</a>);</td></tr>
<tr><th id="232">232</th><td>  }</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_">// Create a single store group.  The stores need to be independent between</i></td></tr>
<tr><th id="236">236</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_">// themselves, and also there cannot be other instructions between them</i></td></tr>
<tr><th id="237">237</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_">// that could read or modify storage being stored into.</i></td></tr>
<tr><th id="238">238</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_" title='(anonymous namespace)::HexagonStoreWidening::createStoreGroup' data-type='void (anonymous namespace)::HexagonStoreWidening::createStoreGroup(llvm::MachineInstr * BaseStore, InstrGroup::iterator Begin, InstrGroup::iterator End, InstrGroup &amp; Group)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_">createStoreGroup</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52BaseStore" title='BaseStore' data-type='llvm::MachineInstr *' data-ref="52BaseStore">BaseStore</dfn>,</td></tr>
<tr><th id="239">239</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col3 decl" id="53Begin" title='Begin' data-type='InstrGroup::iterator' data-ref="53Begin">Begin</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col4 decl" id="54End" title='End' data-type='InstrGroup::iterator' data-ref="54End">End</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col5 decl" id="55Group" title='Group' data-type='InstrGroup &amp;' data-ref="55Group">Group</dfn>) {</td></tr>
<tr><th id="240">240</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (handledStoreType(BaseStore) &amp;&amp; &quot;Unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;handledStoreType(BaseStore) &amp;&amp; \&quot;Unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 240, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonStoreWidening::handledStoreType' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">handledStoreType</a>(<a class="local col2 ref" href="#52BaseStore" title='BaseStore' data-ref="52BaseStore">BaseStore</a>) &amp;&amp; <q>"Unexpected instruction"</q>);</td></tr>
<tr><th id="241">241</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56BaseReg" title='BaseReg' data-type='unsigned int' data-ref="56BaseReg">BaseReg</dfn> = <a class="tu ref" href="#_ZL22getBaseAddressRegisterPKN4llvm12MachineInstrE" title='getBaseAddressRegister' data-use='c' data-ref="_ZL22getBaseAddressRegisterPKN4llvm12MachineInstrE">getBaseAddressRegister</a>(<a class="local col2 ref" href="#52BaseStore" title='BaseStore' data-ref="52BaseStore">BaseStore</a>);</td></tr>
<tr><th id="242">242</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="57Other" title='Other' data-type='InstrGroup' data-ref="57Other">Other</dfn>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <a class="local col5 ref" href="#55Group" title='Group' data-ref="55Group">Group</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#52BaseStore" title='BaseStore' data-ref="52BaseStore">BaseStore</a>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="58I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;' data-ref="58I">I</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineInstr**,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}}::__normal_iterator"></a><a class="local col3 ref" href="#53Begin" title='Begin' data-ref="53Begin">Begin</a>; <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#54End" title='End' data-ref="54End">End</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>) {</td></tr>
<tr><th id="247">247</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="59MI" title='MI' data-type='llvm::MachineInstr *' data-ref="59MI">MI</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>;</td></tr>
<tr><th id="248">248</th><td>    <b>if</b> (!<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>)</td></tr>
<tr><th id="249">249</th><td>      <b>continue</b>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonStoreWidening::handledStoreType' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">handledStoreType</a>(<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>)) {</td></tr>
<tr><th id="252">252</th><td>      <i>// If this store instruction is aliased with anything already in the</i></td></tr>
<tr><th id="253">253</th><td><i>      // group, terminate the group now.</i></td></tr>
<tr><th id="254">254</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE" title='(anonymous namespace)::HexagonStoreWidening::instrAliased' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE">instrAliased</a>(<span class='refarg'><a class="local col5 ref" href="#55Group" title='Group' data-ref="55Group">Group</a></span>, <a class="tu ref" href="#_ZL14getStoreTargetPKN4llvm12MachineInstrE" title='getStoreTarget' data-use='c' data-ref="_ZL14getStoreTargetPKN4llvm12MachineInstrE">getStoreTarget</a>(<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>)))</td></tr>
<tr><th id="255">255</th><td>        <b>return</b>;</td></tr>
<tr><th id="256">256</th><td>      <i>// If this store is aliased to any of the memory instructions we have</i></td></tr>
<tr><th id="257">257</th><td><i>      // seen so far (that are not a part of this group), terminate the group.</i></td></tr>
<tr><th id="258">258</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE" title='(anonymous namespace)::HexagonStoreWidening::instrAliased' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EERKNS2_17MachineMemOperandE">instrAliased</a>(<span class='refarg'><a class="local col7 ref" href="#57Other" title='Other' data-ref="57Other">Other</a></span>, <a class="tu ref" href="#_ZL14getStoreTargetPKN4llvm12MachineInstrE" title='getStoreTarget' data-use='c' data-ref="_ZL14getStoreTargetPKN4llvm12MachineInstrE">getStoreTarget</a>(<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>)))</td></tr>
<tr><th id="259">259</th><td>        <b>return</b>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="60BR" title='BR' data-type='unsigned int' data-ref="60BR">BR</dfn> = <a class="tu ref" href="#_ZL22getBaseAddressRegisterPKN4llvm12MachineInstrE" title='getBaseAddressRegister' data-use='c' data-ref="_ZL22getBaseAddressRegisterPKN4llvm12MachineInstrE">getBaseAddressRegister</a>(<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>);</td></tr>
<tr><th id="262">262</th><td>      <b>if</b> (<a class="local col0 ref" href="#60BR" title='BR' data-ref="60BR">BR</a> == <a class="local col6 ref" href="#56BaseReg" title='BaseReg' data-ref="56BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="263">263</th><td>        <a class="local col5 ref" href="#55Group" title='Group' data-ref="55Group">Group</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>);</td></tr>
<tr><th id="264">264</th><td>        <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> = <b>nullptr</b>;</td></tr>
<tr><th id="265">265</th><td>        <b>continue</b>;</td></tr>
<tr><th id="266">266</th><td>      }</td></tr>
<tr><th id="267">267</th><td>    }</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>    <i>// Assume calls are aliased to everything.</i></td></tr>
<tr><th id="270">270</th><td>    <b>if</b> (<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>())</td></tr>
<tr><th id="271">271</th><td>      <b>return</b>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>    <b>if</b> (<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="274">274</th><td>      <b>if</b> (<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EEPKS3_" title='(anonymous namespace)::HexagonStoreWidening::instrAliased' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12instrAliasedERSt6vectorIPN4llvm12MachineInstrESaIS4_EEPKS3_">instrAliased</a>(<span class='refarg'><a class="local col5 ref" href="#55Group" title='Group' data-ref="55Group">Group</a></span>, <a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>))</td></tr>
<tr><th id="275">275</th><td>        <b>return</b>;</td></tr>
<tr><th id="276">276</th><td>      <a class="local col7 ref" href="#57Other" title='Other' data-ref="57Other">Other</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>);</td></tr>
<tr><th id="277">277</th><td>    }</td></tr>
<tr><th id="278">278</th><td>  } <i>// for</i></td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17storesAreAdjacentEPKN4llvm12MachineInstrES4_">// Check if store instructions S1 and S2 are adjacent.  More precisely,</i></td></tr>
<tr><th id="282">282</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17storesAreAdjacentEPKN4llvm12MachineInstrES4_">// S2 has to access memory immediately following that accessed by S1.</i></td></tr>
<tr><th id="283">283</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening17storesAreAdjacentEPKN4llvm12MachineInstrES4_" title='(anonymous namespace)::HexagonStoreWidening::storesAreAdjacent' data-type='bool (anonymous namespace)::HexagonStoreWidening::storesAreAdjacent(const llvm::MachineInstr * S1, const llvm::MachineInstr * S2)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17storesAreAdjacentEPKN4llvm12MachineInstrES4_">storesAreAdjacent</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="61S1" title='S1' data-type='const llvm::MachineInstr *' data-ref="61S1">S1</dfn>,</td></tr>
<tr><th id="284">284</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62S2" title='S2' data-type='const llvm::MachineInstr *' data-ref="62S2">S2</dfn>) {</td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonStoreWidening::handledStoreType' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">handledStoreType</a>(<a class="local col1 ref" href="#61S1" title='S1' data-ref="61S1">S1</a>) || !<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonStoreWidening::handledStoreType' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16handledStoreTypeEPKN4llvm12MachineInstrE">handledStoreType</a>(<a class="local col2 ref" href="#62S2" title='S2' data-ref="62S2">S2</a>))</td></tr>
<tr><th id="286">286</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col3 decl" id="63S1MO" title='S1MO' data-type='const llvm::MachineMemOperand &amp;' data-ref="63S1MO">S1MO</dfn> = <a class="tu ref" href="#_ZL14getStoreTargetPKN4llvm12MachineInstrE" title='getStoreTarget' data-use='c' data-ref="_ZL14getStoreTargetPKN4llvm12MachineInstrE">getStoreTarget</a>(<a class="local col1 ref" href="#61S1" title='S1' data-ref="61S1">S1</a>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// Currently only handling immediate stores.</i></td></tr>
<tr><th id="291">291</th><td>  <em>int</em> <dfn class="local col4 decl" id="64Off1" title='Off1' data-type='int' data-ref="64Off1">Off1</dfn> = <a class="local col1 ref" href="#61S1" title='S1' data-ref="61S1">S1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="292">292</th><td>  <em>int</em> <dfn class="local col5 decl" id="65Off2" title='Off2' data-type='int' data-ref="65Off2">Off2</dfn> = <a class="local col2 ref" href="#62S2" title='S2' data-ref="62S2">S2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <b>return</b> (<a class="local col4 ref" href="#64Off1" title='Off1' data-ref="64Off1">Off1</a> &gt;= <var>0</var>) ? <a class="local col4 ref" href="#64Off1" title='Off1' data-ref="64Off1">Off1</a>+<a class="local col3 ref" href="#63S1MO" title='S1MO' data-ref="63S1MO">S1MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>() == <em>unsigned</em>(<a class="local col5 ref" href="#65Off2" title='Off2' data-ref="65Off2">Off2</a>)</td></tr>
<tr><th id="295">295</th><td>                     : <em>int</em>(<a class="local col4 ref" href="#64Off1" title='Off1' data-ref="64Off1">Off1</a>+<a class="local col3 ref" href="#63S1MO" title='S1MO' data-ref="63S1MO">S1MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>()) == <a class="local col5 ref" href="#65Off2" title='Off2' data-ref="65Off2">Off2</a>;</td></tr>
<tr><th id="296">296</th><td>}</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj">/// Given a sequence of adjacent stores, and a maximum size of a single wide</i></td></tr>
<tr><th id="299">299</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj">/// store, pick a group of stores that  can be replaced by a single store</i></td></tr>
<tr><th id="300">300</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj">/// of size not exceeding MaxSize.  The selected sequence will be recorded</i></td></tr>
<tr><th id="301">301</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj">/// in OG ("old group" of instructions).</i></td></tr>
<tr><th id="302">302</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj">/// OG should be empty on entry, and should be left empty if the function</i></td></tr>
<tr><th id="303">303</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj">/// fails.</i></td></tr>
<tr><th id="304">304</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj" title='(anonymous namespace)::HexagonStoreWidening::selectStores' data-type='bool (anonymous namespace)::HexagonStoreWidening::selectStores(InstrGroup::iterator Begin, InstrGroup::iterator End, InstrGroup &amp; OG, unsigned int &amp; TotalSize, unsigned int MaxSize)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj">selectStores</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col6 decl" id="66Begin" title='Begin' data-type='InstrGroup::iterator' data-ref="66Begin">Begin</dfn>,</td></tr>
<tr><th id="305">305</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col7 decl" id="67End" title='End' data-type='InstrGroup::iterator' data-ref="67End">End</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col8 decl" id="68OG" title='OG' data-type='InstrGroup &amp;' data-ref="68OG">OG</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="69TotalSize" title='TotalSize' data-type='unsigned int &amp;' data-ref="69TotalSize">TotalSize</dfn>,</td></tr>
<tr><th id="306">306</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="70MaxSize" title='MaxSize' data-type='unsigned int' data-ref="70MaxSize">MaxSize</dfn>) {</td></tr>
<tr><th id="307">307</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Begin != End &amp;&amp; &quot;No instructions to analyze&quot;) ? void (0) : __assert_fail (&quot;Begin != End &amp;&amp; \&quot;No instructions to analyze\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 307, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#66Begin" title='Begin' data-ref="66Begin">Begin</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#67End" title='End' data-ref="67End">End</a> &amp;&amp; <q>"No instructions to analyze"</q>);</td></tr>
<tr><th id="308">308</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OG.empty() &amp;&amp; &quot;Old group not empty on entry&quot;) ? void (0) : __assert_fail (&quot;OG.empty() &amp;&amp; \&quot;Old group not empty on entry\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 308, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#68OG" title='OG' data-ref="68OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <q>"Old group not empty on entry"</q>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineInstr**,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}}::__normal_iterator"></a><a class="local col6 ref" href="#66Begin" title='Begin' data-ref="66Begin">Begin</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineInstr**,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}}::__normal_iterator"></a><a class="local col7 ref" href="#67End" title='End' data-ref="67End">End</a>) &lt;= <var>1</var>)</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="71FirstMI" title='FirstMI' data-type='llvm::MachineInstr *' data-ref="71FirstMI">FirstMI</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#66Begin" title='Begin' data-ref="66Begin">Begin</a>;</td></tr>
<tr><th id="314">314</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!FirstMI-&gt;memoperands_empty() &amp;&amp; &quot;Expecting some memory operands&quot;) ? void (0) : __assert_fail (&quot;!FirstMI-&gt;memoperands_empty() &amp;&amp; \&quot;Expecting some memory operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 314, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#71FirstMI" title='FirstMI' data-ref="71FirstMI">FirstMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>() &amp;&amp; <q>"Expecting some memory operands"</q>);</td></tr>
<tr><th id="315">315</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col2 decl" id="72FirstMMO" title='FirstMMO' data-type='const llvm::MachineMemOperand &amp;' data-ref="72FirstMMO">FirstMMO</dfn> = <a class="tu ref" href="#_ZL14getStoreTargetPKN4llvm12MachineInstrE" title='getStoreTarget' data-use='c' data-ref="_ZL14getStoreTargetPKN4llvm12MachineInstrE">getStoreTarget</a>(<a class="local col1 ref" href="#71FirstMI" title='FirstMI' data-ref="71FirstMI">FirstMI</a>);</td></tr>
<tr><th id="316">316</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="73Alignment" title='Alignment' data-type='unsigned int' data-ref="73Alignment">Alignment</dfn> = <a class="local col2 ref" href="#72FirstMMO" title='FirstMMO' data-ref="72FirstMMO">FirstMMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="317">317</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74SizeAccum" title='SizeAccum' data-type='unsigned int' data-ref="74SizeAccum">SizeAccum</dfn> = <a class="local col2 ref" href="#72FirstMMO" title='FirstMMO' data-ref="72FirstMMO">FirstMMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="318">318</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75FirstOffset" title='FirstOffset' data-type='unsigned int' data-ref="75FirstOffset">FirstOffset</dfn> = <a class="tu ref" href="#_ZL14getStoreOffsetPKN4llvm12MachineInstrE" title='getStoreOffset' data-use='c' data-ref="_ZL14getStoreOffsetPKN4llvm12MachineInstrE">getStoreOffset</a>(<a class="local col1 ref" href="#71FirstMI" title='FirstMI' data-ref="71FirstMI">FirstMI</a>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <i>// The initial value of SizeAccum should always be a power of 2.</i></td></tr>
<tr><th id="321">321</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPowerOf2_32(SizeAccum) &amp;&amp; &quot;First store size not a power of 2&quot;) ? void (0) : __assert_fail (&quot;isPowerOf2_32(SizeAccum) &amp;&amp; \&quot;First store size not a power of 2\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 321, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col4 ref" href="#74SizeAccum" title='SizeAccum' data-ref="74SizeAccum">SizeAccum</a>) &amp;&amp; <q>"First store size not a power of 2"</q>);</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i>// If the size of the first store equals to or exceeds the limit, do nothing.</i></td></tr>
<tr><th id="324">324</th><td>  <b>if</b> (<a class="local col4 ref" href="#74SizeAccum" title='SizeAccum' data-ref="74SizeAccum">SizeAccum</a> &gt;= <a class="local col0 ref" href="#70MaxSize" title='MaxSize' data-ref="70MaxSize">MaxSize</a>)</td></tr>
<tr><th id="325">325</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i>// If the size of the first store is greater than or equal to the address</i></td></tr>
<tr><th id="328">328</th><td><i>  // stored to, then the store cannot be made any wider.</i></td></tr>
<tr><th id="329">329</th><td>  <b>if</b> (<a class="local col4 ref" href="#74SizeAccum" title='SizeAccum' data-ref="74SizeAccum">SizeAccum</a> &gt;= <a class="local col3 ref" href="#73Alignment" title='Alignment' data-ref="73Alignment">Alignment</a>)</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// The offset of a store will put restrictions on how wide the store can be.</i></td></tr>
<tr><th id="333">333</th><td><i>  // Offsets in stores of size 2^n bytes need to have the n lowest bits be 0.</i></td></tr>
<tr><th id="334">334</th><td><i>  // If the first store already exhausts the offset limits, quit.  Test this</i></td></tr>
<tr><th id="335">335</th><td><i>  // by checking if the next wider size would exceed the limit.</i></td></tr>
<tr><th id="336">336</th><td>  <b>if</b> ((<var>2</var>*<a class="local col4 ref" href="#74SizeAccum" title='SizeAccum' data-ref="74SizeAccum">SizeAccum</a>-<var>1</var>) &amp; <a class="local col5 ref" href="#75FirstOffset" title='FirstOffset' data-ref="75FirstOffset">FirstOffset</a>)</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <a class="local col8 ref" href="#68OG" title='OG' data-ref="68OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#71FirstMI" title='FirstMI' data-ref="71FirstMI">FirstMI</a>);</td></tr>
<tr><th id="340">340</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="76S1" title='S1' data-type='llvm::MachineInstr *' data-ref="76S1">S1</dfn> = <a class="local col1 ref" href="#71FirstMI" title='FirstMI' data-ref="71FirstMI">FirstMI</a>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <i>// Pow2Num will be the largest number of elements in OG such that the sum</i></td></tr>
<tr><th id="343">343</th><td><i>  // of sizes of stores 0...Pow2Num-1 will be a power of 2.</i></td></tr>
<tr><th id="344">344</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77Pow2Num" title='Pow2Num' data-type='unsigned int' data-ref="77Pow2Num">Pow2Num</dfn> = <var>1</var>;</td></tr>
<tr><th id="345">345</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="78Pow2Size" title='Pow2Size' data-type='unsigned int' data-ref="78Pow2Size">Pow2Size</dfn> = <a class="local col4 ref" href="#74SizeAccum" title='SizeAccum' data-ref="74SizeAccum">SizeAccum</a>;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// Be greedy: keep accumulating stores as long as they are to adjacent</i></td></tr>
<tr><th id="348">348</th><td><i>  // memory locations, and as long as the total number of bytes stored</i></td></tr>
<tr><th id="349">349</th><td><i>  // does not exceed the limit (MaxSize).</i></td></tr>
<tr><th id="350">350</th><td><i>  // Keep track of when the total size covered is a power of 2, since</i></td></tr>
<tr><th id="351">351</th><td><i>  // this is a size a single store can cover.</i></td></tr>
<tr><th id="352">352</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col9 decl" id="79I" title='I' data-type='InstrGroup::iterator' data-ref="79I">I</dfn> = <a class="local col6 ref" href="#66Begin" title='Begin' data-ref="66Begin">Begin</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a> <var>1</var>; <a class="local col9 ref" href="#79I" title='I' data-ref="79I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#67End" title='End' data-ref="67End">End</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#79I" title='I' data-ref="79I">I</a>) {</td></tr>
<tr><th id="353">353</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="80S2" title='S2' data-type='llvm::MachineInstr *' data-ref="80S2">S2</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#79I" title='I' data-ref="79I">I</a>;</td></tr>
<tr><th id="354">354</th><td>    <i>// Stores are sorted, so if S1 and S2 are not adjacent, there won't be</i></td></tr>
<tr><th id="355">355</th><td><i>    // any other store to fill the "hole".</i></td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening17storesAreAdjacentEPKN4llvm12MachineInstrES4_" title='(anonymous namespace)::HexagonStoreWidening::storesAreAdjacent' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17storesAreAdjacentEPKN4llvm12MachineInstrES4_">storesAreAdjacent</a>(<a class="local col6 ref" href="#76S1" title='S1' data-ref="76S1">S1</a>, <a class="local col0 ref" href="#80S2" title='S2' data-ref="80S2">S2</a>))</td></tr>
<tr><th id="357">357</th><td>      <b>break</b>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="81S2Size" title='S2Size' data-type='unsigned int' data-ref="81S2Size">S2Size</dfn> = <a class="tu ref" href="#_ZL14getStoreTargetPKN4llvm12MachineInstrE" title='getStoreTarget' data-use='c' data-ref="_ZL14getStoreTargetPKN4llvm12MachineInstrE">getStoreTarget</a>(<a class="local col0 ref" href="#80S2" title='S2' data-ref="80S2">S2</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="360">360</th><td>    <b>if</b> (<a class="local col4 ref" href="#74SizeAccum" title='SizeAccum' data-ref="74SizeAccum">SizeAccum</a> + <a class="local col1 ref" href="#81S2Size" title='S2Size' data-ref="81S2Size">S2Size</a> &gt; <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col0 ref" href="#70MaxSize" title='MaxSize' data-ref="70MaxSize">MaxSize</a>, <a class="local col3 ref" href="#73Alignment" title='Alignment' data-ref="73Alignment">Alignment</a>))</td></tr>
<tr><th id="361">361</th><td>      <b>break</b>;</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>    <a class="local col8 ref" href="#68OG" title='OG' data-ref="68OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#80S2" title='S2' data-ref="80S2">S2</a>);</td></tr>
<tr><th id="364">364</th><td>    <a class="local col4 ref" href="#74SizeAccum" title='SizeAccum' data-ref="74SizeAccum">SizeAccum</a> += <a class="local col1 ref" href="#81S2Size" title='S2Size' data-ref="81S2Size">S2Size</a>;</td></tr>
<tr><th id="365">365</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col4 ref" href="#74SizeAccum" title='SizeAccum' data-ref="74SizeAccum">SizeAccum</a>)) {</td></tr>
<tr><th id="366">366</th><td>      <a class="local col7 ref" href="#77Pow2Num" title='Pow2Num' data-ref="77Pow2Num">Pow2Num</a> = <a class="local col8 ref" href="#68OG" title='OG' data-ref="68OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="367">367</th><td>      <a class="local col8 ref" href="#78Pow2Size" title='Pow2Size' data-ref="78Pow2Size">Pow2Size</a> = <a class="local col4 ref" href="#74SizeAccum" title='SizeAccum' data-ref="74SizeAccum">SizeAccum</a>;</td></tr>
<tr><th id="368">368</th><td>    }</td></tr>
<tr><th id="369">369</th><td>    <b>if</b> ((<var>2</var>*<a class="local col8 ref" href="#78Pow2Size" title='Pow2Size' data-ref="78Pow2Size">Pow2Size</a>-<var>1</var>) &amp; <a class="local col5 ref" href="#75FirstOffset" title='FirstOffset' data-ref="75FirstOffset">FirstOffset</a>)</td></tr>
<tr><th id="370">370</th><td>      <b>break</b>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>    <a class="local col6 ref" href="#76S1" title='S1' data-ref="76S1">S1</a> = <a class="local col0 ref" href="#80S2" title='S2' data-ref="80S2">S2</a>;</td></tr>
<tr><th id="373">373</th><td>  }</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i>// The stores don't add up to anything that can be widened.  Clean up.</i></td></tr>
<tr><th id="376">376</th><td>  <b>if</b> (<a class="local col7 ref" href="#77Pow2Num" title='Pow2Num' data-ref="77Pow2Num">Pow2Num</a> &lt;= <var>1</var>) {</td></tr>
<tr><th id="377">377</th><td>    <a class="local col8 ref" href="#68OG" title='OG' data-ref="68OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="378">378</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="379">379</th><td>  }</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <i>// Only leave the stored being widened.</i></td></tr>
<tr><th id="382">382</th><td>  <a class="local col8 ref" href="#68OG" title='OG' data-ref="68OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col7 ref" href="#77Pow2Num" title='Pow2Num' data-ref="77Pow2Num">Pow2Num</a>);</td></tr>
<tr><th id="383">383</th><td>  <a class="local col9 ref" href="#69TotalSize" title='TotalSize' data-ref="69TotalSize">TotalSize</a> = <a class="local col8 ref" href="#78Pow2Size" title='Pow2Size' data-ref="78Pow2Size">Pow2Size</a>;</td></tr>
<tr><th id="384">384</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="385">385</th><td>}</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j">/// Given an "old group" OG of stores, create a "new group" NG of instructions</i></td></tr>
<tr><th id="388">388</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j">/// to replace them.  Ideally, NG would only have a single instruction in it,</i></td></tr>
<tr><th id="389">389</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j">/// but that may only be possible for store-immediate.</i></td></tr>
<tr><th id="390">390</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j" title='(anonymous namespace)::HexagonStoreWidening::createWideStores' data-type='bool (anonymous namespace)::HexagonStoreWidening::createWideStores(InstrGroup &amp; OG, InstrGroup &amp; NG, unsigned int TotalSize)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j">createWideStores</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col2 decl" id="82OG" title='OG' data-type='InstrGroup &amp;' data-ref="82OG">OG</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col3 decl" id="83NG" title='NG' data-type='InstrGroup &amp;' data-ref="83NG">NG</dfn>,</td></tr>
<tr><th id="391">391</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="84TotalSize" title='TotalSize' data-type='unsigned int' data-ref="84TotalSize">TotalSize</dfn>) {</td></tr>
<tr><th id="392">392</th><td>  <i>// XXX Current limitations:</i></td></tr>
<tr><th id="393">393</th><td><i>  // - only expect stores of immediate values in OG,</i></td></tr>
<tr><th id="394">394</th><td><i>  // - only handle a TotalSize of up to 4.</i></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <b>if</b> (<a class="local col4 ref" href="#84TotalSize" title='TotalSize' data-ref="84TotalSize">TotalSize</a> &gt; <var>4</var>)</td></tr>
<tr><th id="397">397</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="85Acc" title='Acc' data-type='unsigned int' data-ref="85Acc">Acc</dfn> = <var>0</var>;  <i>// Value accumulator.</i></td></tr>
<tr><th id="400">400</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86Shift" title='Shift' data-type='unsigned int' data-ref="86Shift">Shift</dfn> = <var>0</var>;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col7 decl" id="87I" title='I' data-type='InstrGroup::iterator' data-ref="87I">I</dfn> = <a class="local col2 ref" href="#82OG" title='OG' data-ref="82OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <dfn class="local col8 decl" id="88E" title='E' data-type='InstrGroup::iterator' data-ref="88E">E</dfn> = <a class="local col2 ref" href="#82OG" title='OG' data-ref="82OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col7 ref" href="#87I" title='I' data-ref="87I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#88E" title='E' data-ref="88E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col7 ref" href="#87I" title='I' data-ref="87I">I</a>) {</td></tr>
<tr><th id="403">403</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89MI" title='MI' data-type='llvm::MachineInstr *' data-ref="89MI">MI</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#87I" title='I' data-ref="87I">I</a>;</td></tr>
<tr><th id="404">404</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col0 decl" id="90MMO" title='MMO' data-type='const llvm::MachineMemOperand &amp;' data-ref="90MMO">MMO</dfn> = <a class="tu ref" href="#_ZL14getStoreTargetPKN4llvm12MachineInstrE" title='getStoreTarget' data-use='c' data-ref="_ZL14getStoreTargetPKN4llvm12MachineInstrE">getStoreTarget</a>(<a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI">MI</a>);</td></tr>
<tr><th id="405">405</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="91SO" title='SO' data-type='llvm::MachineOperand &amp;' data-ref="91SO">SO</dfn> = <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);  <i>// Source.</i></td></tr>
<tr><th id="406">406</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SO.isImm() &amp;&amp; &quot;Expecting an immediate operand&quot;) ? void (0) : __assert_fail (&quot;SO.isImm() &amp;&amp; \&quot;Expecting an immediate operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 406, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#91SO" title='SO' data-ref="91SO">SO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expecting an immediate operand"</q>);</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="92NBits" title='NBits' data-type='unsigned int' data-ref="92NBits">NBits</dfn> = <a class="local col0 ref" href="#90MMO" title='MMO' data-ref="90MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>()*<var>8</var>;</td></tr>
<tr><th id="409">409</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="93Mask" title='Mask' data-type='unsigned int' data-ref="93Mask">Mask</dfn> = (<var>0xFFFFFFFFU</var> &gt;&gt; (<var>32</var>-<a class="local col2 ref" href="#92NBits" title='NBits' data-ref="92NBits">NBits</a>));</td></tr>
<tr><th id="410">410</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="94Val" title='Val' data-type='unsigned int' data-ref="94Val">Val</dfn> = (<a class="local col1 ref" href="#91SO" title='SO' data-ref="91SO">SO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <a class="local col3 ref" href="#93Mask" title='Mask' data-ref="93Mask">Mask</a>) &lt;&lt; <a class="local col6 ref" href="#86Shift" title='Shift' data-ref="86Shift">Shift</a>;</td></tr>
<tr><th id="411">411</th><td>    <a class="local col5 ref" href="#85Acc" title='Acc' data-ref="85Acc">Acc</a> |= <a class="local col4 ref" href="#94Val" title='Val' data-ref="94Val">Val</a>;</td></tr>
<tr><th id="412">412</th><td>    <a class="local col6 ref" href="#86Shift" title='Shift' data-ref="86Shift">Shift</a> += <a class="local col2 ref" href="#92NBits" title='NBits' data-ref="92NBits">NBits</a>;</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="95FirstSt" title='FirstSt' data-type='llvm::MachineInstr *' data-ref="95FirstSt">FirstSt</dfn> = <a class="local col2 ref" href="#82OG" title='OG' data-ref="82OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>();</td></tr>
<tr><th id="416">416</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="96DL" title='DL' data-type='llvm::DebugLoc' data-ref="96DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#82OG" title='OG' data-ref="82OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="417">417</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col7 decl" id="97OldM" title='OldM' data-type='const llvm::MachineMemOperand &amp;' data-ref="97OldM">OldM</dfn> = <a class="tu ref" href="#_ZL14getStoreTargetPKN4llvm12MachineInstrE" title='getStoreTarget' data-use='c' data-ref="_ZL14getStoreTargetPKN4llvm12MachineInstrE">getStoreTarget</a>(<a class="local col5 ref" href="#95FirstSt" title='FirstSt' data-ref="95FirstSt">FirstSt</a>);</td></tr>
<tr><th id="418">418</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="98NewM" title='NewM' data-type='llvm::MachineMemOperand *' data-ref="98NewM">NewM</dfn> =</td></tr>
<tr><th id="419">419</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MF" title='(anonymous namespace)::HexagonStoreWidening::MF' data-use='r' data-ref="(anonymousnamespace)::HexagonStoreWidening::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col7 ref" href="#97OldM" title='OldM' data-ref="97OldM">OldM</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPointerInfoEv" title='llvm::MachineMemOperand::getPointerInfo' data-ref="_ZNK4llvm17MachineMemOperand14getPointerInfoEv">getPointerInfo</a>(), <a class="local col7 ref" href="#97OldM" title='OldM' data-ref="97OldM">OldM</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>(),</td></tr>
<tr><th id="420">420</th><td>                             <a class="local col4 ref" href="#84TotalSize" title='TotalSize' data-ref="84TotalSize">TotalSize</a>, <a class="local col7 ref" href="#97OldM" title='OldM' data-ref="97OldM">OldM</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>(),</td></tr>
<tr><th id="421">421</th><td>                             <a class="local col7 ref" href="#97OldM" title='OldM' data-ref="97OldM">OldM</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getAAInfoEv" title='llvm::MachineMemOperand::getAAInfo' data-ref="_ZNK4llvm17MachineMemOperand9getAAInfoEv">getAAInfo</a>());</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <b>if</b> (<a class="local col5 ref" href="#85Acc" title='Acc' data-ref="85Acc">Acc</a> &lt; <var>0x10000</var>) {</td></tr>
<tr><th id="424">424</th><td>    <i>// Create mem[hw] = #Acc</i></td></tr>
<tr><th id="425">425</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="99WOpc" title='WOpc' data-type='unsigned int' data-ref="99WOpc">WOpc</dfn> = (TotalSize == <var>2</var>) ? Hexagon::<span class='error' title="no member named &apos;S4_storeirh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirh_io</span> :</td></tr>
<tr><th id="426">426</th><td>                    (TotalSize == <var>4</var>) ? Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span> : <var>0</var>;</td></tr>
<tr><th id="427">427</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WOpc &amp;&amp; &quot;Unexpected size&quot;) ? void (0) : __assert_fail (&quot;WOpc &amp;&amp; \&quot;Unexpected size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 427, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(WOpc &amp;&amp; <q>"Unexpected size"</q>);</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>    <em>int</em> <dfn class="local col0 decl" id="100Val" title='Val' data-type='int' data-ref="100Val">Val</dfn> = (<a class="local col4 ref" href="#84TotalSize" title='TotalSize' data-ref="84TotalSize">TotalSize</a> == <var>2</var>) ? <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>(<a class="local col5 ref" href="#85Acc" title='Acc' data-ref="85Acc">Acc</a>) : <em>int</em>(<a class="local col5 ref" href="#85Acc" title='Acc' data-ref="85Acc">Acc</a>);</td></tr>
<tr><th id="430">430</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="101StD" title='StD' data-type='const llvm::MCInstrDesc &amp;' data-ref="101StD">StD</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(WOpc);</td></tr>
<tr><th id="431">431</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="102MR" title='MR' data-type='llvm::MachineOperand &amp;' data-ref="102MR">MR</dfn> = <a class="local col5 ref" href="#95FirstSt" title='FirstSt' data-ref="95FirstSt">FirstSt</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="432">432</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="103Off" title='Off' data-type='int64_t' data-ref="103Off">Off</dfn> = <a class="local col5 ref" href="#95FirstSt" title='FirstSt' data-ref="95FirstSt">FirstSt</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="433">433</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="104StI" title='StI' data-type='llvm::MachineInstr *' data-ref="104StI">StI</dfn> =</td></tr>
<tr><th id="434">434</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MF" title='(anonymous namespace)::HexagonStoreWidening::MF' data-use='r' data-ref="(anonymousnamespace)::HexagonStoreWidening::MF">MF</a></span>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL">DL</a>, <a class="local col1 ref" href="#101StD" title='StD' data-ref="101StD">StD</a>)</td></tr>
<tr><th id="435">435</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#102MR" title='MR' data-ref="102MR">MR</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#102MR" title='MR' data-ref="102MR">MR</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()), <a class="local col2 ref" href="#102MR" title='MR' data-ref="102MR">MR</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="436">436</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#103Off" title='Off' data-ref="103Off">Off</a>)</td></tr>
<tr><th id="437">437</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#100Val" title='Val' data-ref="100Val">Val</a>);</td></tr>
<tr><th id="438">438</th><td>    <a class="local col4 ref" href="#104StI" title='StI' data-ref="104StI">StI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MF" title='(anonymous namespace)::HexagonStoreWidening::MF' data-use='r' data-ref="(anonymousnamespace)::HexagonStoreWidening::MF">MF</a></span>, <a class="local col8 ref" href="#98NewM" title='NewM' data-ref="98NewM">NewM</a>);</td></tr>
<tr><th id="439">439</th><td>    <a class="local col3 ref" href="#83NG" title='NG' data-ref="83NG">NG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#104StI" title='StI' data-ref="104StI">StI</a>);</td></tr>
<tr><th id="440">440</th><td>  } <b>else</b> {</td></tr>
<tr><th id="441">441</th><td>    <i>// Create vreg = A2_tfrsi #Acc; mem[hw] = vreg</i></td></tr>
<tr><th id="442">442</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="105TfrD" title='TfrD' data-type='const llvm::MCInstrDesc &amp;' data-ref="105TfrD">TfrD</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>);</td></tr>
<tr><th id="443">443</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="106RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="106RC">RC</dfn> = TII-&gt;<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::HexagonInstrInfo&apos;">getRegClass</span>(TfrD, <var>0</var>, TRI, *MF);</td></tr>
<tr><th id="444">444</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="107VReg" title='VReg' data-type='unsigned int' data-ref="107VReg">VReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MF" title='(anonymous namespace)::HexagonStoreWidening::MF' data-use='r' data-ref="(anonymousnamespace)::HexagonStoreWidening::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#106RC" title='RC' data-ref="106RC">RC</a>);</td></tr>
<tr><th id="445">445</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="108TfrI" title='TfrI' data-type='llvm::MachineInstr *' data-ref="108TfrI">TfrI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MF" title='(anonymous namespace)::HexagonStoreWidening::MF' data-use='r' data-ref="(anonymousnamespace)::HexagonStoreWidening::MF">MF</a></span>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL">DL</a>, <a class="local col5 ref" href="#105TfrD" title='TfrD' data-ref="105TfrD">TfrD</a>, <a class="local col7 ref" href="#107VReg" title='VReg' data-ref="107VReg">VReg</a>)</td></tr>
<tr><th id="446">446</th><td>                           .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<em>int</em>(<a class="local col5 ref" href="#85Acc" title='Acc' data-ref="85Acc">Acc</a>));</td></tr>
<tr><th id="447">447</th><td>    <a class="local col3 ref" href="#83NG" title='NG' data-ref="83NG">NG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#108TfrI" title='TfrI' data-ref="108TfrI">TfrI</a>);</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109WOpc" title='WOpc' data-type='unsigned int' data-ref="109WOpc">WOpc</dfn> = (TotalSize == <var>2</var>) ? Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span> :</td></tr>
<tr><th id="450">450</th><td>                    (TotalSize == <var>4</var>) ? Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span> : <var>0</var>;</td></tr>
<tr><th id="451">451</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WOpc &amp;&amp; &quot;Unexpected size&quot;) ? void (0) : __assert_fail (&quot;WOpc &amp;&amp; \&quot;Unexpected size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 451, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(WOpc &amp;&amp; <q>"Unexpected size"</q>);</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="110StD" title='StD' data-type='const llvm::MCInstrDesc &amp;' data-ref="110StD">StD</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(WOpc);</td></tr>
<tr><th id="454">454</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="111MR" title='MR' data-type='llvm::MachineOperand &amp;' data-ref="111MR">MR</dfn> = <a class="local col5 ref" href="#95FirstSt" title='FirstSt' data-ref="95FirstSt">FirstSt</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="455">455</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="112Off" title='Off' data-type='int64_t' data-ref="112Off">Off</dfn> = <a class="local col5 ref" href="#95FirstSt" title='FirstSt' data-ref="95FirstSt">FirstSt</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="456">456</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="113StI" title='StI' data-type='llvm::MachineInstr *' data-ref="113StI">StI</dfn> =</td></tr>
<tr><th id="457">457</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MF" title='(anonymous namespace)::HexagonStoreWidening::MF' data-use='r' data-ref="(anonymousnamespace)::HexagonStoreWidening::MF">MF</a></span>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL">DL</a>, <a class="local col0 ref" href="#110StD" title='StD' data-ref="110StD">StD</a>)</td></tr>
<tr><th id="458">458</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#111MR" title='MR' data-ref="111MR">MR</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#111MR" title='MR' data-ref="111MR">MR</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()), <a class="local col1 ref" href="#111MR" title='MR' data-ref="111MR">MR</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="459">459</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#112Off" title='Off' data-ref="112Off">Off</a>)</td></tr>
<tr><th id="460">460</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#107VReg" title='VReg' data-ref="107VReg">VReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="461">461</th><td>    <a class="local col3 ref" href="#113StI" title='StI' data-ref="113StI">StI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MF" title='(anonymous namespace)::HexagonStoreWidening::MF' data-use='r' data-ref="(anonymousnamespace)::HexagonStoreWidening::MF">MF</a></span>, <a class="local col8 ref" href="#98NewM" title='NewM' data-ref="98NewM">NewM</a>);</td></tr>
<tr><th id="462">462</th><td>    <a class="local col3 ref" href="#83NG" title='NG' data-ref="83NG">NG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#113StI" title='StI' data-ref="113StI">StI</a>);</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="466">466</th><td>}</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_">// Replace instructions from the old group OG with instructions from the</i></td></tr>
<tr><th id="469">469</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_">// new group NG.  Conceptually, remove all instructions in OG, and then</i></td></tr>
<tr><th id="470">470</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_">// insert all instructions in NG, starting at where the first instruction</i></td></tr>
<tr><th id="471">471</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_">// from OG was (in the order in which they appeared in the basic block).</i></td></tr>
<tr><th id="472">472</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_">// (The ordering in OG does not have to match the order in the basic block.)</i></td></tr>
<tr><th id="473">473</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_" title='(anonymous namespace)::HexagonStoreWidening::replaceStores' data-type='bool (anonymous namespace)::HexagonStoreWidening::replaceStores(InstrGroup &amp; OG, InstrGroup &amp; NG)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_">replaceStores</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col4 decl" id="114OG" title='OG' data-type='InstrGroup &amp;' data-ref="114OG">OG</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col5 decl" id="115NG" title='NG' data-type='InstrGroup &amp;' data-ref="115NG">NG</dfn>) {</td></tr>
<tr><th id="474">474</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-widen-stores&quot;)) { { dbgs() &lt;&lt; &quot;Replacing:\n&quot;; for (auto I : OG) dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; *I; dbgs() &lt;&lt; &quot;with\n&quot;; for (auto I : NG) dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; *I; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="475">475</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Replacing:\n"</q>;</td></tr>
<tr><th id="476">476</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="116I" title='I' data-type='llvm::MachineInstr *' data-ref="116I">I</dfn> : <a class="local col4 ref" href="#114OG" title='OG' data-ref="114OG">OG</a>)</td></tr>
<tr><th id="477">477</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col6 ref" href="#474" title='I' data-ref="116I">I</a>;</td></tr>
<tr><th id="478">478</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"with\n"</q>;</td></tr>
<tr><th id="479">479</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="117I" title='I' data-type='llvm::MachineInstr *' data-ref="117I">I</dfn> : <a class="local col5 ref" href="#115NG" title='NG' data-ref="115NG">NG</a>)</td></tr>
<tr><th id="480">480</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#474" title='I' data-ref="117I">I</a>;</td></tr>
<tr><th id="481">481</th><td>  });</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="118MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="118MBB">MBB</dfn> = <a class="local col4 ref" href="#114OG" title='OG' data-ref="114OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="484">484</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="119InsertAt" title='InsertAt' data-type='MachineBasicBlock::iterator' data-ref="119InsertAt">InsertAt</dfn> = <a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <i>// Need to establish the insertion point.  The best one is right before</i></td></tr>
<tr><th id="487">487</th><td><i>  // the first store in the OG, but in the order in which the stores occur</i></td></tr>
<tr><th id="488">488</th><td><i>  // in the program list.  Since the ordering in OG does not correspond</i></td></tr>
<tr><th id="489">489</th><td><i>  // to the order in the program list, we need to do some work to find</i></td></tr>
<tr><th id="490">490</th><td><i>  // the insertion point.</i></td></tr>
<tr><th id="491">491</th><td><i></i></td></tr>
<tr><th id="492">492</th><td><i>  // Create a set of all instructions in OG (for quick lookup).</i></td></tr>
<tr><th id="493">493</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col0 decl" id="120InstrSet" title='InstrSet' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 4&gt;' data-ref="120InstrSet">InstrSet</dfn>;</td></tr>
<tr><th id="494">494</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="121I" title='I' data-type='llvm::MachineInstr *' data-ref="121I">I</dfn> : <a class="local col4 ref" href="#114OG" title='OG' data-ref="114OG">OG</a>)</td></tr>
<tr><th id="495">495</th><td>    <a class="local col0 ref" href="#120InstrSet" title='InstrSet' data-ref="120InstrSet">InstrSet</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col1 ref" href="#121I" title='I' data-ref="121I">I</a>);</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <i>// Traverse the block, until we hit an instruction from OG.</i></td></tr>
<tr><th id="498">498</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="122I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="122I">I</dfn> : *<a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB">MBB</a>) {</td></tr>
<tr><th id="499">499</th><td>    <b>if</b> (<a class="local col0 ref" href="#120InstrSet" title='InstrSet' data-ref="120InstrSet">InstrSet</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a>)) {</td></tr>
<tr><th id="500">500</th><td>      <a class="local col9 ref" href="#119InsertAt" title='InsertAt' data-ref="119InsertAt">InsertAt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a>;</td></tr>
<tr><th id="501">501</th><td>      <b>break</b>;</td></tr>
<tr><th id="502">502</th><td>    }</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((InsertAt != MBB-&gt;end()) &amp;&amp; &quot;Cannot locate any store from the group&quot;) ? void (0) : __assert_fail (&quot;(InsertAt != MBB-&gt;end()) &amp;&amp; \&quot;Cannot locate any store from the group\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 505, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#119InsertAt" title='InsertAt' data-ref="119InsertAt">InsertAt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) &amp;&amp; <q>"Cannot locate any store from the group"</q>);</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <em>bool</em> <dfn class="local col3 decl" id="123AtBBStart" title='AtBBStart' data-type='bool' data-ref="123AtBBStart">AtBBStart</dfn> = <b>false</b>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <i>// InsertAt points at the first instruction that will be removed.  We need</i></td></tr>
<tr><th id="510">510</th><td><i>  // to move it out of the way, so it remains valid after removing all the</i></td></tr>
<tr><th id="511">511</th><td><i>  // old stores, and so we are able to recover it back to the proper insertion</i></td></tr>
<tr><th id="512">512</th><td><i>  // position.</i></td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (<a class="local col9 ref" href="#119InsertAt" title='InsertAt' data-ref="119InsertAt">InsertAt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="514">514</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#119InsertAt" title='InsertAt' data-ref="119InsertAt">InsertAt</a>;</td></tr>
<tr><th id="515">515</th><td>  <b>else</b></td></tr>
<tr><th id="516">516</th><td>    <a class="local col3 ref" href="#123AtBBStart" title='AtBBStart' data-ref="123AtBBStart">AtBBStart</a> = <b>true</b>;</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="124I" title='I' data-type='llvm::MachineInstr *' data-ref="124I">I</dfn> : <a class="local col4 ref" href="#114OG" title='OG' data-ref="114OG">OG</a>)</td></tr>
<tr><th id="519">519</th><td>    <a class="local col4 ref" href="#124I" title='I' data-ref="124I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123AtBBStart" title='AtBBStart' data-ref="123AtBBStart">AtBBStart</a>)</td></tr>
<tr><th id="522">522</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#119InsertAt" title='InsertAt' data-ref="119InsertAt">InsertAt</a>;</td></tr>
<tr><th id="523">523</th><td>  <b>else</b></td></tr>
<tr><th id="524">524</th><td>    <a class="local col9 ref" href="#119InsertAt" title='InsertAt' data-ref="119InsertAt">InsertAt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="125I" title='I' data-type='llvm::MachineInstr *' data-ref="125I">I</dfn> : <a class="local col5 ref" href="#115NG" title='NG' data-ref="115NG">NG</a>)</td></tr>
<tr><th id="527">527</th><td>    <a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#119InsertAt" title='InsertAt' data-ref="119InsertAt">InsertAt</a>, <a class="local col5 ref" href="#125I" title='I' data-ref="125I">I</a>);</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="530">530</th><td>}</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17processStoreGroupERSt6vectorIPN4llvm12MachineInstrESaIS4_EE">// Break up the group into smaller groups, each of which can be replaced by</i></td></tr>
<tr><th id="533">533</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17processStoreGroupERSt6vectorIPN4llvm12MachineInstrESaIS4_EE">// a single wide store.  Widen each such smaller group and replace the old</i></td></tr>
<tr><th id="534">534</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17processStoreGroupERSt6vectorIPN4llvm12MachineInstrESaIS4_EE">// instructions with the widened ones.</i></td></tr>
<tr><th id="535">535</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening17processStoreGroupERSt6vectorIPN4llvm12MachineInstrESaIS4_EE" title='(anonymous namespace)::HexagonStoreWidening::processStoreGroup' data-type='bool (anonymous namespace)::HexagonStoreWidening::processStoreGroup(InstrGroup &amp; Group)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17processStoreGroupERSt6vectorIPN4llvm12MachineInstrESaIS4_EE">processStoreGroup</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> &amp;<dfn class="local col6 decl" id="126Group" title='Group' data-type='InstrGroup &amp;' data-ref="126Group">Group</dfn>) {</td></tr>
<tr><th id="536">536</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127Changed" title='Changed' data-type='bool' data-ref="127Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="537">537</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col8 decl" id="128I" title='I' data-type='InstrGroup::iterator' data-ref="128I">I</dfn> = <a class="local col6 ref" href="#126Group" title='Group' data-ref="126Group">Group</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <dfn class="local col9 decl" id="129E" title='E' data-type='InstrGroup::iterator' data-ref="129E">E</dfn> = <a class="local col6 ref" href="#126Group" title='Group' data-ref="126Group">Group</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>();</td></tr>
<tr><th id="538">538</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroup" title='(anonymous namespace)::HexagonStoreWidening::InstrGroup' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroup">InstrGroup</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col0 decl" id="130OG" title='OG' data-type='InstrGroup' data-ref="130OG">OG</dfn>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="131NG" title='NG' data-type='InstrGroup' data-ref="131NG">NG</dfn>;   <i>// Old and new groups.</i></td></tr>
<tr><th id="539">539</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132CollectedSize" title='CollectedSize' data-type='unsigned int' data-ref="132CollectedSize">CollectedSize</dfn>;</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <b>while</b> (<a class="local col8 ref" href="#128I" title='I' data-ref="128I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col9 ref" href="#129E" title='E' data-ref="129E">E</a>) {</td></tr>
<tr><th id="542">542</th><td>    <a class="local col0 ref" href="#130OG" title='OG' data-ref="130OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="543">543</th><td>    <a class="local col1 ref" href="#131NG" title='NG' data-ref="131NG">NG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>    <em>bool</em> <dfn class="local col3 decl" id="133Succ" title='Succ' data-type='bool' data-ref="133Succ">Succ</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj" title='(anonymous namespace)::HexagonStoreWidening::selectStores' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening12selectStoresEN9__gnu_cxx17__normal_iteratorIPPN4llvm12MachineInstrESt6vectorIS5_SaIS5_EEEESA_RS9_Rjj">selectStores</a>(<a class="local col8 ref" href="#128I" title='I' data-ref="128I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineInstr**,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}}::__normal_iterator"></a><a class="local col9 ref" href="#129E" title='E' data-ref="129E">E</a>, <span class='refarg'><a class="local col0 ref" href="#130OG" title='OG' data-ref="130OG">OG</a></span>, <span class='refarg'><a class="local col2 ref" href="#132CollectedSize" title='CollectedSize' data-ref="132CollectedSize">CollectedSize</a></span>, <a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MaxWideSize" title='(anonymous namespace)::HexagonStoreWidening::MaxWideSize' data-use='r' data-ref="(anonymousnamespace)::HexagonStoreWidening::MaxWideSize">MaxWideSize</a>) &amp;&amp;</td></tr>
<tr><th id="546">546</th><td>                <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j" title='(anonymous namespace)::HexagonStoreWidening::createWideStores' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j">createWideStores</a>(<span class='refarg'><a class="local col0 ref" href="#130OG" title='OG' data-ref="130OG">OG</a></span>, <span class='refarg'><a class="local col1 ref" href="#131NG" title='NG' data-ref="131NG">NG</a></span>, <a class="local col2 ref" href="#132CollectedSize" title='CollectedSize' data-ref="132CollectedSize">CollectedSize</a>)              &amp;&amp;</td></tr>
<tr><th id="547">547</th><td>                <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_" title='(anonymous namespace)::HexagonStoreWidening::replaceStores' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening13replaceStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_">replaceStores</a>(<span class='refarg'><a class="local col0 ref" href="#130OG" title='OG' data-ref="130OG">OG</a></span>, <span class='refarg'><a class="local col1 ref" href="#131NG" title='NG' data-ref="131NG">NG</a></span>);</td></tr>
<tr><th id="548">548</th><td>    <b>if</b> (!<a class="local col3 ref" href="#133Succ" title='Succ' data-ref="133Succ">Succ</a>)</td></tr>
<tr><th id="549">549</th><td>      <b>continue</b>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OG.size() &gt; 1 &amp;&amp; &quot;Created invalid group&quot;) ? void (0) : __assert_fail (&quot;OG.size() &gt; 1 &amp;&amp; \&quot;Created invalid group\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 551, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#130OG" title='OG' data-ref="130OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <var>1</var> &amp;&amp; <q>"Created invalid group"</q>);</td></tr>
<tr><th id="552">552</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (distance(I, E)+1 &gt;= int(OG.size()) &amp;&amp; &quot;Too many elements&quot;) ? void (0) : __assert_fail (&quot;distance(I, E)+1 &gt;= int(OG.size()) &amp;&amp; \&quot;Too many elements\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 552, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineInstr**,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}}::__normal_iterator"></a><a class="local col8 ref" href="#128I" title='I' data-ref="128I">I</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineInstr**,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}}::__normal_iterator"></a><a class="local col9 ref" href="#129E" title='E' data-ref="129E">E</a>)+<var>1</var> &gt;= <em>int</em>(<a class="local col0 ref" href="#130OG" title='OG' data-ref="130OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()) &amp;&amp; <q>"Too many elements"</q>);</td></tr>
<tr><th id="553">553</th><td>    <a class="local col8 ref" href="#128I" title='I' data-ref="128I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+=" title='__gnu_cxx::__normal_iterator::operator+=' data-ref="__gnu_cxx::__normal_iterator::operator+=">+=</a> <a class="local col0 ref" href="#130OG" title='OG' data-ref="130OG">OG</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()-<var>1</var>;</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>    <a class="local col7 ref" href="#127Changed" title='Changed' data-ref="127Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="556">556</th><td>  }</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <b>return</b> <a class="local col7 ref" href="#127Changed" title='Changed' data-ref="127Changed">Changed</a>;</td></tr>
<tr><th id="559">559</th><td>}</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE">// Process a single basic block: create the store groups, and replace them</i></td></tr>
<tr><th id="562">562</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE">// with the widened stores, if possible.  Processing of each basic block</i></td></tr>
<tr><th id="563">563</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE">// is independent from processing of any other basic block.  This transfor-</i></td></tr>
<tr><th id="564">564</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE">// mation could be stopped after having processed any basic block without</i></td></tr>
<tr><th id="565">565</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE">// any ill effects (other than not having performed widening in the unpro-</i></td></tr>
<tr><th id="566">566</th><td><i  data-doc="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE">// cessed blocks).  Also, the basic blocks can be processed in any order.</i></td></tr>
<tr><th id="567">567</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::HexagonStoreWidening::processBasicBlock' data-type='bool (anonymous namespace)::HexagonStoreWidening::processBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE">processBasicBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="134MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="134MBB">MBB</dfn>) {</td></tr>
<tr><th id="568">568</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonStoreWidening::InstrGroupList" title='(anonymous namespace)::HexagonStoreWidening::InstrGroupList' data-type='std::vector&lt;InstrGroup&gt;' data-ref="(anonymousnamespace)::HexagonStoreWidening::InstrGroupList">InstrGroupList</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="135SGs" title='SGs' data-type='InstrGroupList' data-ref="135SGs">SGs</dfn>;</td></tr>
<tr><th id="569">569</th><td>  <em>bool</em> <dfn class="local col6 decl" id="136Changed" title='Changed' data-type='bool' data-ref="136Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE" title='(anonymous namespace)::HexagonStoreWidening::createStoreGroups' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17createStoreGroupsERN4llvm17MachineBasicBlockERSt6vectorIS4_IPNS1_12MachineInstrESaIS6_EESaIS8_EE">createStoreGroups</a>(<span class='refarg'><a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#135SGs" title='SGs' data-ref="135SGs">SGs</a></span>);</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <em>auto</em> <dfn class="local col7 decl" id="137Less" title='Less' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp:573:15)' data-ref="137Less">Less</dfn> = [] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="138A" title='A' data-type='const llvm::MachineInstr *' data-ref="138A">A</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="139B" title='B' data-type='const llvm::MachineInstr *' data-ref="139B">B</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="574">574</th><td>    <b>return</b> <a class="tu ref" href="#_ZL14getStoreOffsetPKN4llvm12MachineInstrE" title='getStoreOffset' data-use='c' data-ref="_ZL14getStoreOffsetPKN4llvm12MachineInstrE">getStoreOffset</a>(<a class="local col8 ref" href="#138A" title='A' data-ref="138A">A</a>) &lt; <a class="tu ref" href="#_ZL14getStoreOffsetPKN4llvm12MachineInstrE" title='getStoreOffset' data-use='c' data-ref="_ZL14getStoreOffsetPKN4llvm12MachineInstrE">getStoreOffset</a>(<a class="local col9 ref" href="#139B" title='B' data-ref="139B">B</a>);</td></tr>
<tr><th id="575">575</th><td>  };</td></tr>
<tr><th id="576">576</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="140G" title='G' data-type='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &amp;' data-ref="140G">G</dfn> : <a class="local col5 ref" href="#135SGs" title='SGs' data-ref="135SGs">SGs</a>) {</td></tr>
<tr><th id="577">577</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (G.size() &gt; 1 &amp;&amp; &quot;Store group with fewer than 2 elements&quot;) ? void (0) : __assert_fail (&quot;G.size() &gt; 1 &amp;&amp; \&quot;Store group with fewer than 2 elements\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp&quot;, 577, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140G" title='G' data-ref="140G">G</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <var>1</var> &amp;&amp; <q>"Store group with fewer than 2 elements"</q>);</td></tr>
<tr><th id="578">578</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col0 ref" href="#140G" title='G' data-ref="140G">G</a></span>, <a class="local col7 ref" href="#137Less" title='Less' data-ref="137Less">Less</a>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>    <a class="local col6 ref" href="#136Changed" title='Changed' data-ref="136Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening17processStoreGroupERSt6vectorIPN4llvm12MachineInstrESaIS4_EE" title='(anonymous namespace)::HexagonStoreWidening::processStoreGroup' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17processStoreGroupERSt6vectorIPN4llvm12MachineInstrESaIS4_EE">processStoreGroup</a>(<span class='refarg'><a class="local col0 ref" href="#140G" title='G' data-ref="140G">G</a></span>);</td></tr>
<tr><th id="581">581</th><td>  }</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <b>return</b> <a class="local col6 ref" href="#136Changed" title='Changed' data-ref="136Changed">Changed</a>;</td></tr>
<tr><th id="584">584</th><td>}</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120HexagonStoreWidening20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonStoreWidening::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonStoreWidening::runOnMachineFunction(llvm::MachineFunction &amp; MFn)' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="141MFn" title='MFn' data-type='llvm::MachineFunction &amp;' data-ref="141MFn">MFn</dfn>) {</td></tr>
<tr><th id="587">587</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#141MFn" title='MFn' data-ref="141MFn">MFn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="588">588</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MF" title='(anonymous namespace)::HexagonStoreWidening::MF' data-use='w' data-ref="(anonymousnamespace)::HexagonStoreWidening::MF">MF</a> = &amp;<a class="local col1 ref" href="#141MFn" title='MFn' data-ref="141MFn">MFn</a>;</td></tr>
<tr><th id="591">591</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="142ST" title='ST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="142ST">ST</dfn> = <a class="local col1 ref" href="#141MFn" title='MFn' data-ref="141MFn">MFn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="592">592</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::TII" title='(anonymous namespace)::HexagonStoreWidening::TII' data-use='w' data-ref="(anonymousnamespace)::HexagonStoreWidening::TII">TII</a> = <a class="local col2 ref" href="#142ST" title='ST' data-ref="142ST">ST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="593">593</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::TRI" title='(anonymous namespace)::HexagonStoreWidening::TRI' data-use='w' data-ref="(anonymousnamespace)::HexagonStoreWidening::TRI">TRI</a> = <a class="local col2 ref" href="#142ST" title='ST' data-ref="142ST">ST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="594">594</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::MRI" title='(anonymous namespace)::HexagonStoreWidening::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonStoreWidening::MRI">MRI</a> = &amp;<a class="local col1 ref" href="#141MFn" title='MFn' data-ref="141MFn">MFn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="595">595</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonStoreWidening::AA" title='(anonymous namespace)::HexagonStoreWidening::AA' data-use='w' data-ref="(anonymousnamespace)::HexagonStoreWidening::AA">AA</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <em>bool</em> <dfn class="local col3 decl" id="143Changed" title='Changed' data-type='bool' data-ref="143Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="144B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="144B">B</dfn> : <a class="local col1 ref" href="#141MFn" title='MFn' data-ref="141MFn">MFn</a>)</td></tr>
<tr><th id="600">600</th><td>    <a class="local col3 ref" href="#143Changed" title='Changed' data-ref="143Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::HexagonStoreWidening::processBasicBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWidening17processBasicBlockERN4llvm17MachineBasicBlockE">processBasicBlock</a>(<span class='refarg'><a class="local col4 ref" href="#144B" title='B' data-ref="144B">B</a></span>);</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <b>return</b> <a class="local col3 ref" href="#143Changed" title='Changed' data-ref="143Changed">Changed</a>;</td></tr>
<tr><th id="603">603</th><td>}</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26createHexagonStoreWideningEv" title='llvm::createHexagonStoreWidening' data-ref="_ZN4llvm26createHexagonStoreWideningEv">createHexagonStoreWidening</dfn>() {</td></tr>
<tr><th id="606">606</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonStoreWidening" title='(anonymous namespace)::HexagonStoreWidening' data-ref="(anonymousnamespace)::HexagonStoreWidening">HexagonStoreWidening</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120HexagonStoreWideningC1Ev" title='(anonymous namespace)::HexagonStoreWidening::HexagonStoreWidening' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonStoreWideningC1Ev">(</a>);</td></tr>
<tr><th id="607">607</th><td>}</td></tr>
<tr><th id="608">608</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
