

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul'
================================================================
* Date:           Thu May  9 14:36:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_22 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79|  0.790 us|  0.790 us|   80|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 33 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 34 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 35 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add6549_loc = alloca i64 1"   --->   Operation 36 'alloca' 'add6549_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add65_150_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add65_150_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add65_251_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add65_251_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add65_352_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add65_352_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add65_453_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add65_453_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add65_554_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add65_554_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add65_655_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add65_655_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add65_756_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add65_756_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add65_857_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add65_857_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add65_958_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add65_958_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:24]   --->   Operation 66 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:34]   --->   Operation 67 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:86]   --->   Operation 68 'partselect' 'trunc_ln86_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d5.cpp:24]   --->   Operation 69 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d5.cpp:24]   --->   Operation 70 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 72 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 73 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 74 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 75 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 76 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 77 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 78 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:24]   --->   Operation 79 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 80 [1/2] (1.22ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:24]   --->   Operation 80 'call' 'call_ln24' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln34_1" [d5.cpp:34]   --->   Operation 81 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln34" [d5.cpp:34]   --->   Operation 82 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [8/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 83 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 84 [7/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 84 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 85 [6/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 85 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 86 [5/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 86 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 87 [4/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 87 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 88 [3/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 88 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 89 [2/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 89 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 90 [1/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 90 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln34 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln34_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:34]   --->   Operation 91 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 92 [1/2] (1.22ns)   --->   "%call_ln34 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln34_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:34]   --->   Operation 92 'call' 'call_ln34' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.74>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 93 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 94 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 95 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 96 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 97 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 98 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 99 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 100 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 101 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 102 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 103 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 104 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 105 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 106 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 107 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 108 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 109 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 110 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 111 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 112 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [2/2] (4.74ns)   --->   "%call_ln0 = call void @fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i64 %add65_958_loc, i64 %add65_857_loc, i64 %add65_756_loc, i64 %add65_655_loc, i64 %add65_554_loc, i64 %add65_453_loc, i64 %add65_352_loc, i64 %add65_251_loc, i64 %add65_150_loc, i64 %add6549_loc"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 4.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.42>
ST_23 : Operation 114 [1/2] (0.42ns)   --->   "%call_ln0 = call void @fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i64 %add65_958_loc, i64 %add65_857_loc, i64 %add65_756_loc, i64 %add65_655_loc, i64 %add65_554_loc, i64 %add65_453_loc, i64 %add65_352_loc, i64 %add65_251_loc, i64 %add65_150_loc, i64 %add6549_loc"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%add65_958_loc_load = load i64 %add65_958_loc"   --->   Operation 115 'load' 'add65_958_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%add65_857_loc_load = load i64 %add65_857_loc"   --->   Operation 116 'load' 'add65_857_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%add65_756_loc_load = load i64 %add65_756_loc"   --->   Operation 117 'load' 'add65_756_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%add65_655_loc_load = load i64 %add65_655_loc"   --->   Operation 118 'load' 'add65_655_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i64 %add65_958_loc_load" [d5.cpp:73]   --->   Operation 119 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add65_958_loc_load, i32 26, i32 63" [d5.cpp:73]   --->   Operation 120 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i38 %lshr_ln" [d5.cpp:73]   --->   Operation 121 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i64 %add65_857_loc_load" [d5.cpp:73]   --->   Operation 122 'trunc' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln73_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add65_958_loc_load, i32 26, i32 50" [d5.cpp:73]   --->   Operation 123 'partselect' 'trunc_ln73_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (1.08ns)   --->   "%add_ln73 = add i64 %zext_ln73_1, i64 %add65_857_loc_load" [d5.cpp:73]   --->   Operation 124 'add' 'add_ln73' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln73_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73, i32 25, i32 63" [d5.cpp:73]   --->   Operation 125 'partselect' 'lshr_ln73_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i39 %lshr_ln73_1" [d5.cpp:73]   --->   Operation 126 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln73_2 = trunc i64 %add65_756_loc_load" [d5.cpp:73]   --->   Operation 127 'trunc' 'trunc_ln73_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln73_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln73, i32 25, i32 50" [d5.cpp:73]   --->   Operation 128 'partselect' 'trunc_ln73_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (1.08ns)   --->   "%add_ln73_1 = add i64 %zext_ln73_2, i64 %add65_756_loc_load" [d5.cpp:73]   --->   Operation 129 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%lshr_ln73_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln73_1, i32 26, i32 63" [d5.cpp:73]   --->   Operation 130 'partselect' 'lshr_ln73_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i38 %lshr_ln73_2" [d5.cpp:73]   --->   Operation 131 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln73_4 = trunc i64 %add65_655_loc_load" [d5.cpp:73]   --->   Operation 132 'trunc' 'trunc_ln73_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln73_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln73_1, i32 26, i32 50" [d5.cpp:73]   --->   Operation 133 'partselect' 'trunc_ln73_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (1.08ns)   --->   "%add_ln73_2 = add i64 %zext_ln73_3, i64 %add65_655_loc_load" [d5.cpp:73]   --->   Operation 134 'add' 'add_ln73_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln73_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73_2, i32 25, i32 63" [d5.cpp:73]   --->   Operation 135 'partselect' 'lshr_ln73_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln73_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln73_2, i32 25, i32 50" [d5.cpp:73]   --->   Operation 136 'partselect' 'trunc_ln73_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.94ns)   --->   "%add_ln74_1 = add i25 %trunc_ln73_3, i25 %trunc_ln73_1" [d5.cpp:74]   --->   Operation 137 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/1] (0.95ns)   --->   "%add_ln75_1 = add i26 %trunc_ln73_5, i26 %trunc_ln73_2" [d5.cpp:75]   --->   Operation 138 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 139 [1/1] (0.94ns)   --->   "%out1_w_3 = add i25 %trunc_ln73_7, i25 %trunc_ln73_4" [d5.cpp:76]   --->   Operation 139 'add' 'out1_w_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%add65_554_loc_load = load i64 %add65_554_loc"   --->   Operation 140 'load' 'add65_554_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%add65_453_loc_load = load i64 %add65_453_loc"   --->   Operation 141 'load' 'add65_453_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%add65_352_loc_load = load i64 %add65_352_loc"   --->   Operation 142 'load' 'add65_352_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%add65_251_loc_load = load i64 %add65_251_loc"   --->   Operation 143 'load' 'add65_251_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%add65_150_loc_load = load i64 %add65_150_loc"   --->   Operation 144 'load' 'add65_150_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%add6549_loc_load = load i64 %add6549_loc"   --->   Operation 145 'load' 'add6549_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i39 %lshr_ln73_3" [d5.cpp:73]   --->   Operation 146 'zext' 'zext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln73_6 = trunc i64 %add65_554_loc_load" [d5.cpp:73]   --->   Operation 147 'trunc' 'trunc_ln73_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (1.08ns)   --->   "%add_ln73_3 = add i64 %zext_ln73_4, i64 %add65_554_loc_load" [d5.cpp:73]   --->   Operation 148 'add' 'add_ln73_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%lshr_ln73_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln73_3, i32 26, i32 63" [d5.cpp:73]   --->   Operation 149 'partselect' 'lshr_ln73_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i38 %lshr_ln73_4" [d5.cpp:73]   --->   Operation 150 'zext' 'zext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln73_8 = trunc i64 %add65_453_loc_load" [d5.cpp:73]   --->   Operation 151 'trunc' 'trunc_ln73_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln73_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln73_3, i32 26, i32 50" [d5.cpp:73]   --->   Operation 152 'partselect' 'trunc_ln73_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (1.08ns)   --->   "%add_ln73_4 = add i64 %zext_ln73_5, i64 %add65_453_loc_load" [d5.cpp:73]   --->   Operation 153 'add' 'add_ln73_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%lshr_ln73_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73_4, i32 25, i32 63" [d5.cpp:73]   --->   Operation 154 'partselect' 'lshr_ln73_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i39 %lshr_ln73_5" [d5.cpp:73]   --->   Operation 155 'zext' 'zext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln73_10 = trunc i64 %add65_352_loc_load" [d5.cpp:73]   --->   Operation 156 'trunc' 'trunc_ln73_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln73_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln73_4, i32 25, i32 50" [d5.cpp:73]   --->   Operation 157 'partselect' 'trunc_ln73_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (1.08ns)   --->   "%add_ln73_5 = add i64 %zext_ln73_6, i64 %add65_352_loc_load" [d5.cpp:73]   --->   Operation 158 'add' 'add_ln73_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%lshr_ln73_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln73_5, i32 26, i32 63" [d5.cpp:73]   --->   Operation 159 'partselect' 'lshr_ln73_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i38 %lshr_ln73_6" [d5.cpp:73]   --->   Operation 160 'zext' 'zext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln73_12 = trunc i64 %add65_251_loc_load" [d5.cpp:73]   --->   Operation 161 'trunc' 'trunc_ln73_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln73_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln73_5, i32 26, i32 50" [d5.cpp:73]   --->   Operation 162 'partselect' 'trunc_ln73_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (1.08ns)   --->   "%add_ln73_6 = add i64 %zext_ln73_7, i64 %add65_251_loc_load" [d5.cpp:73]   --->   Operation 163 'add' 'add_ln73_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%lshr_ln73_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73_6, i32 25, i32 63" [d5.cpp:73]   --->   Operation 164 'partselect' 'lshr_ln73_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i39 %lshr_ln73_7" [d5.cpp:73]   --->   Operation 165 'zext' 'zext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln73_14 = trunc i64 %add65_150_loc_load" [d5.cpp:73]   --->   Operation 166 'trunc' 'trunc_ln73_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln73_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln73_6, i32 25, i32 50" [d5.cpp:73]   --->   Operation 167 'partselect' 'trunc_ln73_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (1.08ns)   --->   "%add_ln73_7 = add i64 %zext_ln73_8, i64 %add65_150_loc_load" [d5.cpp:73]   --->   Operation 168 'add' 'add_ln73_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%lshr_ln73_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln73_7, i32 26, i32 63" [d5.cpp:73]   --->   Operation 169 'partselect' 'lshr_ln73_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i38 %lshr_ln73_8" [d5.cpp:73]   --->   Operation 170 'zext' 'zext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln73_16 = trunc i64 %add6549_loc_load" [d5.cpp:73]   --->   Operation 171 'trunc' 'trunc_ln73_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln73_17 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln73_7, i32 26, i32 50" [d5.cpp:73]   --->   Operation 172 'partselect' 'trunc_ln73_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (1.08ns)   --->   "%add_ln73_8 = add i64 %zext_ln73_9, i64 %add6549_loc_load" [d5.cpp:73]   --->   Operation 173 'add' 'add_ln73_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln73_18 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73_8, i32 25, i32 63" [d5.cpp:73]   --->   Operation 174 'partselect' 'trunc_ln73_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.95ns)   --->   "%out1_w_4 = add i26 %trunc_ln73_9, i26 %trunc_ln73_6" [d5.cpp:77]   --->   Operation 175 'add' 'out1_w_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.94ns)   --->   "%out1_w_5 = add i25 %trunc_ln73_s, i25 %trunc_ln73_8" [d5.cpp:78]   --->   Operation 176 'add' 'out1_w_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.95ns)   --->   "%out1_w_6 = add i26 %trunc_ln73_11, i26 %trunc_ln73_10" [d5.cpp:79]   --->   Operation 177 'add' 'out1_w_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.94ns)   --->   "%out1_w_7 = add i25 %trunc_ln73_13, i25 %trunc_ln73_12" [d5.cpp:80]   --->   Operation 178 'add' 'out1_w_7' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.95ns)   --->   "%out1_w_8 = add i26 %trunc_ln73_15, i26 %trunc_ln73_14" [d5.cpp:81]   --->   Operation 179 'add' 'out1_w_8' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.94ns)   --->   "%out1_w_9 = add i25 %trunc_ln73_17, i25 %trunc_ln73_16" [d5.cpp:82]   --->   Operation 180 'add' 'out1_w_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i62 %trunc_ln86_1" [d5.cpp:86]   --->   Operation 181 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln86" [d5.cpp:86]   --->   Operation 182 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 10" [d5.cpp:86]   --->   Operation 183 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.17>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i39 %trunc_ln73_18" [d5.cpp:73]   --->   Operation 184 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (3.45ns)   --->   "%mul_ln73 = mul i44 %zext_ln73, i44 19" [d5.cpp:73]   --->   Operation 185 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln73_19 = trunc i44 %mul_ln73" [d5.cpp:73]   --->   Operation 186 'trunc' 'trunc_ln73_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.95ns)   --->   "%out1_w = add i26 %trunc_ln73_19, i26 %trunc_ln73" [d5.cpp:73]   --->   Operation 187 'add' 'out1_w' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i26 %trunc_ln73" [d5.cpp:74]   --->   Operation 188 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (1.06ns)   --->   "%add_ln74 = add i44 %mul_ln73, i44 %zext_ln74" [d5.cpp:74]   --->   Operation 189 'add' 'add_ln74' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln74, i32 26, i32 43" [d5.cpp:74]   --->   Operation 190 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i18 %tmp_s" [d5.cpp:74]   --->   Operation 191 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i18 %tmp_s" [d5.cpp:74]   --->   Operation 192 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (0.94ns)   --->   "%out1_w_1 = add i25 %zext_ln74_2, i25 %add_ln74_1" [d5.cpp:74]   --->   Operation 193 'add' 'out1_w_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i25 %add_ln74_1" [d5.cpp:75]   --->   Operation 194 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.94ns)   --->   "%add_ln75 = add i26 %zext_ln74_1, i26 %zext_ln75" [d5.cpp:75]   --->   Operation 195 'add' 'add_ln75' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln75, i32 25" [d5.cpp:75]   --->   Operation 196 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i1 %tmp" [d5.cpp:75]   --->   Operation 197 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i26 %add_ln75_1" [d5.cpp:75]   --->   Operation 198 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.95ns)   --->   "%out1_w_2 = add i27 %zext_ln75_2, i27 %zext_ln75_1" [d5.cpp:75]   --->   Operation 199 'add' 'out1_w_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 200 [2/2] (0.75ns)   --->   "%call_ln86 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln86_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d5.cpp:86]   --->   Operation 200 'call' 'call_ln86' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln86 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln86_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d5.cpp:86]   --->   Operation 201 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 202 [5/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 202 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 203 [4/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 203 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 204 [3/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 204 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 205 [2/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 205 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d5.cpp:3]   --->   Operation 206 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 10, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 216 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [d5.cpp:91]   --->   Operation 217 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:24) [50]  (0.000 ns)
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [51]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [51]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [51]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [51]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [51]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [51]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [51]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [51]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln24', d5.cpp:24) to 'fiat_25519_carry_mul_Pipeline_ARRAY_1_READ' [52]  (1.224 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:34) [65]  (0.000 ns)
	bus request operation ('empty_31', d5.cpp:34) on port 'mem' (d5.cpp:34) [66]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', d5.cpp:34) on port 'mem' (d5.cpp:34) [66]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', d5.cpp:34) on port 'mem' (d5.cpp:34) [66]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', d5.cpp:34) on port 'mem' (d5.cpp:34) [66]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', d5.cpp:34) on port 'mem' (d5.cpp:34) [66]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', d5.cpp:34) on port 'mem' (d5.cpp:34) [66]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', d5.cpp:34) on port 'mem' (d5.cpp:34) [66]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', d5.cpp:34) on port 'mem' (d5.cpp:34) [66]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln34', d5.cpp:34) to 'fiat_25519_carry_mul_Pipeline_ARRAY_2_READ' [67]  (1.224 ns)

 <State 22>: 4.748ns
The critical path consists of the following:
	'load' operation ('arg1_r_9_loc_load') on local variable 'arg1_r_9_loc' [53]  (0.000 ns)
	'call' operation ('call_ln0') to 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1' [78]  (4.748 ns)

 <State 23>: 0.427ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1' [78]  (0.427 ns)

 <State 24>: 3.255ns
The critical path consists of the following:
	'load' operation ('add65_958_loc_load') on local variable 'add65_958_loc' [79]  (0.000 ns)
	'add' operation ('add_ln73', d5.cpp:73) [94]  (1.085 ns)
	'add' operation ('add_ln73_1', d5.cpp:73) [99]  (1.085 ns)
	'add' operation ('add_ln73_2', d5.cpp:73) [104]  (1.085 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:86) [163]  (0.000 ns)
	bus request operation ('empty_32', d5.cpp:86) on port 'mem' (d5.cpp:86) [164]  (7.300 ns)

 <State 26>: 7.171ns
The critical path consists of the following:
	'mul' operation ('mul_ln73', d5.cpp:73) [137]  (3.455 ns)
	'add' operation ('add_ln74', d5.cpp:74) [141]  (1.062 ns)
	'add' operation ('add_ln75', d5.cpp:75) [148]  (0.945 ns)
	'add' operation ('out1_w', d5.cpp:75) [153]  (0.955 ns)
	'call' operation ('call_ln86', d5.cpp:86) to 'fiat_25519_carry_mul_Pipeline_ARRAY_WRITE' [165]  (0.754 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', d5.cpp:91) on port 'mem' (d5.cpp:91) [166]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', d5.cpp:91) on port 'mem' (d5.cpp:91) [166]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', d5.cpp:91) on port 'mem' (d5.cpp:91) [166]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', d5.cpp:91) on port 'mem' (d5.cpp:91) [166]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_33', d5.cpp:91) on port 'mem' (d5.cpp:91) [166]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
