#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 31 00:29:36 2025
# Process ID: 8900
# Current directory: C:/Users/lab1/Desktop/lab6/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11324 C:\Users\lab1\Desktop\lab6\lab6\lab6.xpr
# Log file: C:/Users/lab1/Desktop/lab6/lab6/vivado.log
# Journal file: C:/Users/lab1/Desktop/lab6/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lab1/Desktop/lab6/lab6/lab6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lab1/Downloads/lab6z/lab6z/lab6z/lab6' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/.Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/Users/lab1/Downloads/.Xilinx/Vivado/2019.2/xhub/board_store'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/../u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat May 31 00:30:05 2025] Launched synth_1...
Run output will be captured here: C:/Users/lab1/Desktop/lab6/lab6/lab6.runs/synth_1/runme.log
[Sat May 31 00:30:05 2025] Launched impl_1...
Run output will be captured here: C:/Users/lab1/Desktop/lab6/lab6/lab6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7B67A
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/lab6/lab6/lab6.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/lab6/lab6/lab6.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 31 00:32:13 2025...
