$comment
	File created using the following command:
		vcd file Processador.msim.vcd -direction
$end
$date
	Sat Mar 21 13:53:19 2020
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module Complemento2SinalMag_vlg_vec_tst $end
$var reg 16 ! in [15:0] $end
$var wire 1 " out [14] $end
$var wire 1 # out [13] $end
$var wire 1 $ out [12] $end
$var wire 1 % out [11] $end
$var wire 1 & out [10] $end
$var wire 1 ' out [9] $end
$var wire 1 ( out [8] $end
$var wire 1 ) out [7] $end
$var wire 1 * out [6] $end
$var wire 1 + out [5] $end
$var wire 1 , out [4] $end
$var wire 1 - out [3] $end
$var wire 1 . out [2] $end
$var wire 1 / out [1] $end
$var wire 1 0 out [0] $end
$var wire 1 1 sinal $end
$var wire 1 2 sampler $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 out[0]~output_o $end
$var wire 1 : out[1]~output_o $end
$var wire 1 ; out[2]~output_o $end
$var wire 1 < out[3]~output_o $end
$var wire 1 = out[4]~output_o $end
$var wire 1 > out[5]~output_o $end
$var wire 1 ? out[6]~output_o $end
$var wire 1 @ out[7]~output_o $end
$var wire 1 A out[8]~output_o $end
$var wire 1 B out[9]~output_o $end
$var wire 1 C out[10]~output_o $end
$var wire 1 D out[11]~output_o $end
$var wire 1 E out[12]~output_o $end
$var wire 1 F out[13]~output_o $end
$var wire 1 G out[14]~output_o $end
$var wire 1 H sinal~output_o $end
$var wire 1 I in[0]~input_o $end
$var wire 1 J in[1]~input_o $end
$var wire 1 K Add0~0_combout $end
$var wire 1 L in[2]~input_o $end
$var wire 1 M Add0~1 $end
$var wire 1 N Add0~2_combout $end
$var wire 1 O in[3]~input_o $end
$var wire 1 P Add0~3 $end
$var wire 1 Q Add0~4_combout $end
$var wire 1 R in[4]~input_o $end
$var wire 1 S Add0~5 $end
$var wire 1 T Add0~6_combout $end
$var wire 1 U in[5]~input_o $end
$var wire 1 V Add0~7 $end
$var wire 1 W Add0~8_combout $end
$var wire 1 X in[6]~input_o $end
$var wire 1 Y Add0~9 $end
$var wire 1 Z Add0~10_combout $end
$var wire 1 [ in[7]~input_o $end
$var wire 1 \ Add0~11 $end
$var wire 1 ] Add0~12_combout $end
$var wire 1 ^ in[8]~input_o $end
$var wire 1 _ Add0~13 $end
$var wire 1 ` Add0~14_combout $end
$var wire 1 a in[9]~input_o $end
$var wire 1 b Add0~15 $end
$var wire 1 c Add0~16_combout $end
$var wire 1 d in[10]~input_o $end
$var wire 1 e Add0~17 $end
$var wire 1 f Add0~18_combout $end
$var wire 1 g in[11]~input_o $end
$var wire 1 h Add0~19 $end
$var wire 1 i Add0~20_combout $end
$var wire 1 j in[12]~input_o $end
$var wire 1 k Add0~21 $end
$var wire 1 l Add0~22_combout $end
$var wire 1 m in[13]~input_o $end
$var wire 1 n Add0~23 $end
$var wire 1 o Add0~24_combout $end
$var wire 1 p in[14]~input_o $end
$var wire 1 q Add0~25 $end
$var wire 1 r Add0~26_combout $end
$var wire 1 s in[15]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111101 !
10
1/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
11
x2
03
14
x5
16
17
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
1I
0J
1K
1L
0M
0N
1O
1P
0Q
1R
0S
0T
1U
1V
0W
1X
0Y
0Z
1[
1\
0]
1^
0_
0`
1a
1b
0c
1d
0e
0f
1g
1h
0i
1j
0k
0l
1m
1n
0o
1p
0q
0r
1s
$end
#1000000
