INFO: [HLS 200-10] Running '/xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mrindeciso' on host 'SSD-UBUNTU' (Linux_x86_64 version 5.15.0-56-generic) on Sat Dec 10 15:25:21 CET 2022
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/mrindeciso/Documents/pynqrypt'
Sourcing Tcl script '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/cosim.tcl'
INFO: [HLS 200-1510] Running: source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/cosim.tcl
INFO: [HLS 200-1510] Running: open_project pynqrypt-vitis-hls 
INFO: [HLS 200-10] Opening project '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls'.
INFO: [HLS 200-1510] Running: set_top pynqrypt_encrypt 
INFO: [HLS 200-1510] Running: add_files hw-impl/src/pynqrypt_hls.hpp 
INFO: [HLS 200-10] Adding design file 'hw-impl/src/pynqrypt_hls.hpp' to the project
INFO: [HLS 200-1510] Running: add_files hw-impl/src/pynqrypt_hls.cpp 
INFO: [HLS 200-10] Adding design file 'hw-impl/src/pynqrypt_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files hw-impl/src/pynqrypt.hpp 
INFO: [HLS 200-10] Adding design file 'hw-impl/src/pynqrypt.hpp' to the project
INFO: [HLS 200-1510] Running: add_files hw-impl/src/pynqrypt.cpp 
INFO: [HLS 200-10] Adding design file 'hw-impl/src/pynqrypt.cpp' to the project
INFO: [HLS 200-1510] Running: add_files hw-impl/src/constants.hpp 
INFO: [HLS 200-10] Adding design file 'hw-impl/src/constants.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hw-impl/src/test.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hw-impl/src/test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hw-impl/src/nonce.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hw-impl/src/nonce.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb hw-impl/src/key.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hw-impl/src/key.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb hw-impl/src/data_enc_openssl.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hw-impl/src/data_enc_openssl.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb hw-impl/src/data.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hw-impl/src/data.bin' to the project
INFO: [HLS 200-1510] Running: open_solution pynqrypt -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020i-clg400-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_dataflow_profiling=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020i-clg400-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -enable_dataflow_profiling 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
INFO: [HLS 200-1510] Running: cosim_design 
Running Dispatch Server on port: 46299
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_pynqrypt_encrypt.cpp
   Compiling pynqrypt.cpp_pre.cpp.tb.cpp
   Compiling pynqrypt_hls.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling apatb_pynqrypt_encrypt_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pynqrypt_encrypt_top glbl -Oenable_linking_all_libraries -prj pynqrypt_encrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s pynqrypt_encrypt 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pynqrypt_encrypt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_generate_round_keys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_generate_round_keys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_assign_swap_endianness.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_assign_swap_endianness
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_compute_nonce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_compute_nonce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_xor_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_xor_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_assign_swap_endianness_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_assign_swap_endianness_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_dataflow_in_loop_loop_ctr_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_dataflow_in_loop_loop_ctr_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_fifo_w64_d5_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_fifo_w64_d5_S
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_fifo_w64_d5_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_fifo_w60_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_fifo_w60_d4_S
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_fifo_w60_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_fifo_w128_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_fifo_w128_d3_S
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_fifo_w128_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_fifo_w128_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_fifo_w128_d2_S
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_fifo_w128_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_round_...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_generate_ro...
Compiling module xil_defaultlib.pynqrypt_encrypt_flow_control_lo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_generate_ro...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_generate_ro...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_generate_ro...
Compiling module xil_defaultlib.pynqrypt_encrypt_entry_proc
Compiling module xil_defaultlib.pynqrypt_encrypt_assign_swap_end...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_compute_non...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_xor_block
Compiling module xil_defaultlib.pynqrypt_encrypt_assign_swap_end...
Compiling module xil_defaultlib.pynqrypt_encrypt_fifo_w64_d5_S_S...
Compiling module xil_defaultlib.pynqrypt_encrypt_fifo_w64_d5_S
Compiling module xil_defaultlib.pynqrypt_encrypt_fifo_w60_d4_S_S...
Compiling module xil_defaultlib.pynqrypt_encrypt_fifo_w60_d4_S
Compiling module xil_defaultlib.pynqrypt_encrypt_fifo_w128_d3_S_...
Compiling module xil_defaultlib.pynqrypt_encrypt_fifo_w128_d3_S
Compiling module xil_defaultlib.pynqrypt_encrypt_fifo_w128_d2_S_...
Compiling module xil_defaultlib.pynqrypt_encrypt_fifo_w128_d2_S
Compiling module xil_defaultlib.pynqrypt_encrypt_dataflow_in_loo...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt
Compiling module xil_defaultlib.pynqrypt_encrypt_control_s_axi
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_mem(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_stor...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_mem(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_load...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_thro...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_writ...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_read...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi(CONS...
Compiling module xil_defaultlib.pynqrypt_encrypt
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.df_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_pynqrypt_encrypt_top
Compiling module work.glbl
Built simulation snapshot pynqrypt_encrypt

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/pynqrypt_encrypt/xsim_script.tcl
# xsim {pynqrypt_encrypt} -autoloadwcfg -tclbatch {pynqrypt_encrypt.tcl}
Time resolution is 1 ps
source pynqrypt_encrypt.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "452805000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 452865 ns : File "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.autotb.v" Line 443
## quit
INFO: [Common 17-206] Exiting xsim at Sat Dec 10 15:26:00 2022...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 38.43 seconds. CPU system time: 1.71 seconds. Elapsed time: 27.96 seconds; current allocated memory: 16.852 MB.
INFO: [HLS 200-112] Total CPU user time: 39.52 seconds. Total CPU system time: 1.85 seconds. Total elapsed time: 39.08 seconds; peak allocated memory: 218.680 MB.
