
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//utmpdump_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015b0 <.init>:
  4015b0:	stp	x29, x30, [sp, #-16]!
  4015b4:	mov	x29, sp
  4015b8:	bl	401a50 <ferror@plt+0x60>
  4015bc:	ldp	x29, x30, [sp], #16
  4015c0:	ret

Disassembly of section .plt:

00000000004015d0 <_exit@plt-0x20>:
  4015d0:	stp	x16, x30, [sp, #-16]!
  4015d4:	adrp	x16, 414000 <ferror@plt+0x12610>
  4015d8:	ldr	x17, [x16, #4088]
  4015dc:	add	x16, x16, #0xff8
  4015e0:	br	x17
  4015e4:	nop
  4015e8:	nop
  4015ec:	nop

00000000004015f0 <_exit@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4015f4:	ldr	x17, [x16]
  4015f8:	add	x16, x16, #0x0
  4015fc:	br	x17

0000000000401600 <strlen@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13610>
  401604:	ldr	x17, [x16, #8]
  401608:	add	x16, x16, #0x8
  40160c:	br	x17

0000000000401610 <fputs@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13610>
  401614:	ldr	x17, [x16, #16]
  401618:	add	x16, x16, #0x10
  40161c:	br	x17

0000000000401620 <exit@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13610>
  401624:	ldr	x17, [x16, #24]
  401628:	add	x16, x16, #0x18
  40162c:	br	x17

0000000000401630 <dup@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13610>
  401634:	ldr	x17, [x16, #32]
  401638:	add	x16, x16, #0x20
  40163c:	br	x17

0000000000401640 <strtoll@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13610>
  401644:	ldr	x17, [x16, #40]
  401648:	add	x16, x16, #0x28
  40164c:	br	x17

0000000000401650 <localtime_r@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13610>
  401654:	ldr	x17, [x16, #48]
  401658:	add	x16, x16, #0x30
  40165c:	br	x17

0000000000401660 <strftime@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13610>
  401664:	ldr	x17, [x16, #56]
  401668:	add	x16, x16, #0x38
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13610>
  401674:	ldr	x17, [x16, #64]
  401678:	add	x16, x16, #0x40
  40167c:	br	x17

0000000000401680 <fputc@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13610>
  401684:	ldr	x17, [x16, #72]
  401688:	add	x16, x16, #0x48
  40168c:	br	x17

0000000000401690 <strptime@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13610>
  401694:	ldr	x17, [x16, #80]
  401698:	add	x16, x16, #0x50
  40169c:	br	x17

00000000004016a0 <__fpending@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016a4:	ldr	x17, [x16, #88]
  4016a8:	add	x16, x16, #0x58
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016b4:	ldr	x17, [x16, #96]
  4016b8:	add	x16, x16, #0x60
  4016bc:	br	x17

00000000004016c0 <fileno@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016c4:	ldr	x17, [x16, #104]
  4016c8:	add	x16, x16, #0x68
  4016cc:	br	x17

00000000004016d0 <fclose@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016d4:	ldr	x17, [x16, #112]
  4016d8:	add	x16, x16, #0x70
  4016dc:	br	x17

00000000004016e0 <fopen@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016e4:	ldr	x17, [x16, #120]
  4016e8:	add	x16, x16, #0x78
  4016ec:	br	x17

00000000004016f0 <time@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016f4:	ldr	x17, [x16, #128]
  4016f8:	add	x16, x16, #0x80
  4016fc:	br	x17

0000000000401700 <malloc@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13610>
  401704:	ldr	x17, [x16, #136]
  401708:	add	x16, x16, #0x88
  40170c:	br	x17

0000000000401710 <strncmp@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x13610>
  401714:	ldr	x17, [x16, #144]
  401718:	add	x16, x16, #0x90
  40171c:	br	x17

0000000000401720 <bindtextdomain@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x13610>
  401724:	ldr	x17, [x16, #152]
  401728:	add	x16, x16, #0x98
  40172c:	br	x17

0000000000401730 <__libc_start_main@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x13610>
  401734:	ldr	x17, [x16, #160]
  401738:	add	x16, x16, #0xa0
  40173c:	br	x17

0000000000401740 <gettimeofday@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x13610>
  401744:	ldr	x17, [x16, #168]
  401748:	add	x16, x16, #0xa8
  40174c:	br	x17

0000000000401750 <gmtime_r@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x13610>
  401754:	ldr	x17, [x16, #176]
  401758:	add	x16, x16, #0xb0
  40175c:	br	x17

0000000000401760 <sleep@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x13610>
  401764:	ldr	x17, [x16, #184]
  401768:	add	x16, x16, #0xb8
  40176c:	br	x17

0000000000401770 <close@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x13610>
  401774:	ldr	x17, [x16, #192]
  401778:	add	x16, x16, #0xc0
  40177c:	br	x17

0000000000401780 <__gmon_start__@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x13610>
  401784:	ldr	x17, [x16, #200]
  401788:	add	x16, x16, #0xc8
  40178c:	br	x17

0000000000401790 <mktime@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x13610>
  401794:	ldr	x17, [x16, #208]
  401798:	add	x16, x16, #0xd0
  40179c:	br	x17

00000000004017a0 <fseek@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017a4:	ldr	x17, [x16, #216]
  4017a8:	add	x16, x16, #0xd8
  4017ac:	br	x17

00000000004017b0 <abort@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017b4:	ldr	x17, [x16, #224]
  4017b8:	add	x16, x16, #0xe0
  4017bc:	br	x17

00000000004017c0 <fread_unlocked@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017c4:	ldr	x17, [x16, #232]
  4017c8:	add	x16, x16, #0xe8
  4017cc:	br	x17

00000000004017d0 <textdomain@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017d4:	ldr	x17, [x16, #240]
  4017d8:	add	x16, x16, #0xf0
  4017dc:	br	x17

00000000004017e0 <getopt_long@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017e4:	ldr	x17, [x16, #248]
  4017e8:	add	x16, x16, #0xf8
  4017ec:	br	x17

00000000004017f0 <inotify_init@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017f4:	ldr	x17, [x16, #256]
  4017f8:	add	x16, x16, #0x100
  4017fc:	br	x17

0000000000401800 <strcmp@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x13610>
  401804:	ldr	x17, [x16, #264]
  401808:	add	x16, x16, #0x108
  40180c:	br	x17

0000000000401810 <warn@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x13610>
  401814:	ldr	x17, [x16, #272]
  401818:	add	x16, x16, #0x110
  40181c:	br	x17

0000000000401820 <__ctype_b_loc@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x13610>
  401824:	ldr	x17, [x16, #280]
  401828:	add	x16, x16, #0x118
  40182c:	br	x17

0000000000401830 <strtol@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x13610>
  401834:	ldr	x17, [x16, #288]
  401838:	add	x16, x16, #0x120
  40183c:	br	x17

0000000000401840 <fread@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x13610>
  401844:	ldr	x17, [x16, #296]
  401848:	add	x16, x16, #0x128
  40184c:	br	x17

0000000000401850 <free@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x13610>
  401854:	ldr	x17, [x16, #304]
  401858:	add	x16, x16, #0x130
  40185c:	br	x17

0000000000401860 <inet_pton@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x13610>
  401864:	ldr	x17, [x16, #312]
  401868:	add	x16, x16, #0x138
  40186c:	br	x17

0000000000401870 <strncasecmp@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x13610>
  401874:	ldr	x17, [x16, #320]
  401878:	add	x16, x16, #0x140
  40187c:	br	x17

0000000000401880 <strndup@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x13610>
  401884:	ldr	x17, [x16, #328]
  401888:	add	x16, x16, #0x148
  40188c:	br	x17

0000000000401890 <strspn@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x13610>
  401894:	ldr	x17, [x16, #336]
  401898:	add	x16, x16, #0x150
  40189c:	br	x17

00000000004018a0 <strchr@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018a4:	ldr	x17, [x16, #344]
  4018a8:	add	x16, x16, #0x158
  4018ac:	br	x17

00000000004018b0 <fwrite@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018b4:	ldr	x17, [x16, #352]
  4018b8:	add	x16, x16, #0x160
  4018bc:	br	x17

00000000004018c0 <ftello@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018c4:	ldr	x17, [x16, #360]
  4018c8:	add	x16, x16, #0x168
  4018cc:	br	x17

00000000004018d0 <fflush@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018d4:	ldr	x17, [x16, #368]
  4018d8:	add	x16, x16, #0x170
  4018dc:	br	x17

00000000004018e0 <warnx@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018e4:	ldr	x17, [x16, #376]
  4018e8:	add	x16, x16, #0x178
  4018ec:	br	x17

00000000004018f0 <read@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018f4:	ldr	x17, [x16, #384]
  4018f8:	add	x16, x16, #0x180
  4018fc:	br	x17

0000000000401900 <__fxstat@plt>:
  401900:	adrp	x16, 415000 <ferror@plt+0x13610>
  401904:	ldr	x17, [x16, #392]
  401908:	add	x16, x16, #0x188
  40190c:	br	x17

0000000000401910 <dcgettext@plt>:
  401910:	adrp	x16, 415000 <ferror@plt+0x13610>
  401914:	ldr	x17, [x16, #400]
  401918:	add	x16, x16, #0x190
  40191c:	br	x17

0000000000401920 <__isoc99_sscanf@plt>:
  401920:	adrp	x16, 415000 <ferror@plt+0x13610>
  401924:	ldr	x17, [x16, #408]
  401928:	add	x16, x16, #0x198
  40192c:	br	x17

0000000000401930 <strncpy@plt>:
  401930:	adrp	x16, 415000 <ferror@plt+0x13610>
  401934:	ldr	x17, [x16, #416]
  401938:	add	x16, x16, #0x1a0
  40193c:	br	x17

0000000000401940 <errx@plt>:
  401940:	adrp	x16, 415000 <ferror@plt+0x13610>
  401944:	ldr	x17, [x16, #424]
  401948:	add	x16, x16, #0x1a8
  40194c:	br	x17

0000000000401950 <printf@plt>:
  401950:	adrp	x16, 415000 <ferror@plt+0x13610>
  401954:	ldr	x17, [x16, #432]
  401958:	add	x16, x16, #0x1b0
  40195c:	br	x17

0000000000401960 <__assert_fail@plt>:
  401960:	adrp	x16, 415000 <ferror@plt+0x13610>
  401964:	ldr	x17, [x16, #440]
  401968:	add	x16, x16, #0x1b8
  40196c:	br	x17

0000000000401970 <__errno_location@plt>:
  401970:	adrp	x16, 415000 <ferror@plt+0x13610>
  401974:	ldr	x17, [x16, #448]
  401978:	add	x16, x16, #0x1c0
  40197c:	br	x17

0000000000401980 <timegm@plt>:
  401980:	adrp	x16, 415000 <ferror@plt+0x13610>
  401984:	ldr	x17, [x16, #456]
  401988:	add	x16, x16, #0x1c8
  40198c:	br	x17

0000000000401990 <inotify_add_watch@plt>:
  401990:	adrp	x16, 415000 <ferror@plt+0x13610>
  401994:	ldr	x17, [x16, #464]
  401998:	add	x16, x16, #0x1d0
  40199c:	br	x17

00000000004019a0 <fprintf@plt>:
  4019a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019a4:	ldr	x17, [x16, #472]
  4019a8:	add	x16, x16, #0x1d8
  4019ac:	br	x17

00000000004019b0 <fgets@plt>:
  4019b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019b4:	ldr	x17, [x16, #480]
  4019b8:	add	x16, x16, #0x1e0
  4019bc:	br	x17

00000000004019c0 <err@plt>:
  4019c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019c4:	ldr	x17, [x16, #488]
  4019c8:	add	x16, x16, #0x1e8
  4019cc:	br	x17

00000000004019d0 <inet_ntop@plt>:
  4019d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019d4:	ldr	x17, [x16, #496]
  4019d8:	add	x16, x16, #0x1f0
  4019dc:	br	x17

00000000004019e0 <setlocale@plt>:
  4019e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019e4:	ldr	x17, [x16, #504]
  4019e8:	add	x16, x16, #0x1f8
  4019ec:	br	x17

00000000004019f0 <ferror@plt>:
  4019f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019f4:	ldr	x17, [x16, #512]
  4019f8:	add	x16, x16, #0x200
  4019fc:	br	x17

Disassembly of section .text:

0000000000401a00 <.text>:
  401a00:	mov	x29, #0x0                   	// #0
  401a04:	mov	x30, #0x0                   	// #0
  401a08:	mov	x5, x0
  401a0c:	ldr	x1, [sp]
  401a10:	add	x2, sp, #0x8
  401a14:	mov	x6, sp
  401a18:	movz	x0, #0x0, lsl #48
  401a1c:	movk	x0, #0x0, lsl #32
  401a20:	movk	x0, #0x40, lsl #16
  401a24:	movk	x0, #0x1b0c
  401a28:	movz	x3, #0x0, lsl #48
  401a2c:	movk	x3, #0x0, lsl #32
  401a30:	movk	x3, #0x40, lsl #16
  401a34:	movk	x3, #0x3618
  401a38:	movz	x4, #0x0, lsl #48
  401a3c:	movk	x4, #0x0, lsl #32
  401a40:	movk	x4, #0x40, lsl #16
  401a44:	movk	x4, #0x3698
  401a48:	bl	401730 <__libc_start_main@plt>
  401a4c:	bl	4017b0 <abort@plt>
  401a50:	adrp	x0, 414000 <ferror@plt+0x12610>
  401a54:	ldr	x0, [x0, #4064]
  401a58:	cbz	x0, 401a60 <ferror@plt+0x70>
  401a5c:	b	401780 <__gmon_start__@plt>
  401a60:	ret
  401a64:	nop
  401a68:	adrp	x0, 415000 <ferror@plt+0x13610>
  401a6c:	add	x0, x0, #0x218
  401a70:	adrp	x1, 415000 <ferror@plt+0x13610>
  401a74:	add	x1, x1, #0x218
  401a78:	cmp	x1, x0
  401a7c:	b.eq	401a94 <ferror@plt+0xa4>  // b.none
  401a80:	adrp	x1, 403000 <ferror@plt+0x1610>
  401a84:	ldr	x1, [x1, #1736]
  401a88:	cbz	x1, 401a94 <ferror@plt+0xa4>
  401a8c:	mov	x16, x1
  401a90:	br	x16
  401a94:	ret
  401a98:	adrp	x0, 415000 <ferror@plt+0x13610>
  401a9c:	add	x0, x0, #0x218
  401aa0:	adrp	x1, 415000 <ferror@plt+0x13610>
  401aa4:	add	x1, x1, #0x218
  401aa8:	sub	x1, x1, x0
  401aac:	lsr	x2, x1, #63
  401ab0:	add	x1, x2, x1, asr #3
  401ab4:	cmp	xzr, x1, asr #1
  401ab8:	asr	x1, x1, #1
  401abc:	b.eq	401ad4 <ferror@plt+0xe4>  // b.none
  401ac0:	adrp	x2, 403000 <ferror@plt+0x1610>
  401ac4:	ldr	x2, [x2, #1744]
  401ac8:	cbz	x2, 401ad4 <ferror@plt+0xe4>
  401acc:	mov	x16, x2
  401ad0:	br	x16
  401ad4:	ret
  401ad8:	stp	x29, x30, [sp, #-32]!
  401adc:	mov	x29, sp
  401ae0:	str	x19, [sp, #16]
  401ae4:	adrp	x19, 415000 <ferror@plt+0x13610>
  401ae8:	ldrb	w0, [x19, #584]
  401aec:	cbnz	w0, 401afc <ferror@plt+0x10c>
  401af0:	bl	401a68 <ferror@plt+0x78>
  401af4:	mov	w0, #0x1                   	// #1
  401af8:	strb	w0, [x19, #584]
  401afc:	ldr	x19, [sp, #16]
  401b00:	ldp	x29, x30, [sp], #32
  401b04:	ret
  401b08:	b	401a98 <ferror@plt+0xa8>
  401b0c:	stp	x29, x30, [sp, #-96]!
  401b10:	stp	x28, x27, [sp, #16]
  401b14:	stp	x26, x25, [sp, #32]
  401b18:	stp	x24, x23, [sp, #48]
  401b1c:	stp	x22, x21, [sp, #64]
  401b20:	stp	x20, x19, [sp, #80]
  401b24:	mov	x29, sp
  401b28:	sub	sp, sp, #0x400
  401b2c:	mov	x20, x1
  401b30:	adrp	x1, 403000 <ferror@plt+0x1610>
  401b34:	mov	w21, w0
  401b38:	add	x1, x1, #0x865
  401b3c:	mov	w0, #0x6                   	// #6
  401b40:	bl	4019e0 <setlocale@plt>
  401b44:	adrp	x19, 403000 <ferror@plt+0x1610>
  401b48:	add	x19, x19, #0x7ee
  401b4c:	adrp	x1, 403000 <ferror@plt+0x1610>
  401b50:	add	x1, x1, #0x7f9
  401b54:	mov	x0, x19
  401b58:	bl	401720 <bindtextdomain@plt>
  401b5c:	mov	x0, x19
  401b60:	bl	4017d0 <textdomain@plt>
  401b64:	adrp	x0, 402000 <ferror@plt+0x610>
  401b68:	add	x0, x0, #0x450
  401b6c:	bl	4036a0 <ferror@plt+0x1cb0>
  401b70:	adrp	x22, 403000 <ferror@plt+0x1610>
  401b74:	adrp	x23, 403000 <ferror@plt+0x1610>
  401b78:	adrp	x28, 403000 <ferror@plt+0x1610>
  401b7c:	adrp	x24, 403000 <ferror@plt+0x1610>
  401b80:	mov	x19, xzr
  401b84:	mov	w26, wzr
  401b88:	mov	w25, wzr
  401b8c:	add	x22, x22, #0x80b
  401b90:	add	x23, x23, #0x718
  401b94:	add	x28, x28, #0x6d8
  401b98:	adrp	x27, 415000 <ferror@plt+0x13610>
  401b9c:	add	x24, x24, #0x7dd
  401ba0:	mov	w8, w25
  401ba4:	mov	w0, w21
  401ba8:	mov	x1, x20
  401bac:	mov	x2, x22
  401bb0:	mov	x3, x23
  401bb4:	mov	x4, xzr
  401bb8:	mov	w25, w8
  401bbc:	bl	4017e0 <getopt_long@plt>
  401bc0:	sub	w8, w0, #0x56
  401bc4:	cmp	w8, #0x1c
  401bc8:	b.hi	401c00 <ferror@plt+0x210>  // b.pmore
  401bcc:	adr	x9, 401ba4 <ferror@plt+0x1b4>
  401bd0:	ldrh	w10, [x28, x8, lsl #1]
  401bd4:	add	x9, x9, x10, lsl #2
  401bd8:	mov	w8, #0x1                   	// #1
  401bdc:	br	x9
  401be0:	ldr	x0, [x27, #544]
  401be4:	mov	x1, x24
  401be8:	bl	4016e0 <fopen@plt>
  401bec:	mov	x19, x0
  401bf0:	cbnz	x0, 401ba0 <ferror@plt+0x1b0>
  401bf4:	b	402244 <ferror@plt+0x854>
  401bf8:	mov	w26, #0x1                   	// #1
  401bfc:	b	401ba0 <ferror@plt+0x1b0>
  401c00:	cmn	w0, #0x1
  401c04:	b.ne	4021bc <ferror@plt+0x7cc>  // b.any
  401c08:	adrp	x27, 415000 <ferror@plt+0x13610>
  401c0c:	adrp	x8, 415000 <ferror@plt+0x13610>
  401c10:	ldr	x9, [x27, #560]
  401c14:	ldrsw	x8, [x8, #552]
  401c18:	cmp	x19, #0x0
  401c1c:	adrp	x24, 415000 <ferror@plt+0x13610>
  401c20:	csel	x19, x9, x19, eq  // eq = none
  401c24:	cmp	w8, w21
  401c28:	b.ge	401e8c <ferror@plt+0x49c>  // b.tcont
  401c2c:	ldr	x21, [x20, x8, lsl #3]
  401c30:	adrp	x1, 403000 <ferror@plt+0x1610>
  401c34:	add	x1, x1, #0xd1f
  401c38:	mov	x0, x21
  401c3c:	bl	4016e0 <fopen@plt>
  401c40:	cbz	x0, 4021f4 <ferror@plt+0x804>
  401c44:	mov	x20, x0
  401c48:	adrp	x8, 415000 <ferror@plt+0x13610>
  401c4c:	ldr	x22, [x8, #536]
  401c50:	cbz	w26, 401ea8 <ferror@plt+0x4b8>
  401c54:	adrp	x1, 403000 <ferror@plt+0x1610>
  401c58:	add	x1, x1, #0x899
  401c5c:	mov	w2, #0x5                   	// #5
  401c60:	mov	x0, xzr
  401c64:	bl	401910 <dcgettext@plt>
  401c68:	mov	x1, x0
  401c6c:	mov	x0, x22
  401c70:	mov	x2, x21
  401c74:	bl	4019a0 <fprintf@plt>
  401c78:	mov	w0, #0x400                 	// #1024
  401c7c:	bl	401700 <malloc@plt>
  401c80:	cbz	x0, 40229c <ferror@plt+0x8ac>
  401c84:	mov	w1, #0x3ff                 	// #1023
  401c88:	mov	x2, x20
  401c8c:	mov	x21, x0
  401c90:	strb	wzr, [sp, #444]
  401c94:	bl	4019b0 <fgets@plt>
  401c98:	cbz	x0, 4020d0 <ferror@plt+0x6e0>
  401c9c:	add	x8, sp, #0x1e0
  401ca0:	add	x22, x21, #0x13
  401ca4:	orr	x9, x8, #0x4
  401ca8:	add	x26, x8, #0x28
  401cac:	add	x27, x8, #0x2c
  401cb0:	add	x28, x8, #0x8
  401cb4:	add	x24, x8, #0x4c
  401cb8:	add	x23, x8, #0x168
  401cbc:	str	x9, [sp, #8]
  401cc0:	b	401d04 <ferror@plt+0x314>
  401cc4:	add	x0, x0, #0x1
  401cc8:	mov	w2, #0xa                   	// #10
  401ccc:	mov	x1, xzr
  401cd0:	bl	401830 <strtol@plt>
  401cd4:	sxtw	x8, w0
  401cd8:	add	x0, sp, #0x1e0
  401cdc:	mov	w1, #0x190                 	// #400
  401ce0:	mov	w2, #0x1                   	// #1
  401ce4:	mov	x3, x19
  401ce8:	str	x8, [sp, #832]
  401cec:	bl	4018b0 <fwrite@plt>
  401cf0:	mov	w1, #0x3ff                 	// #1023
  401cf4:	mov	x0, x21
  401cf8:	mov	x2, x20
  401cfc:	bl	4019b0 <fgets@plt>
  401d00:	cbz	x0, 4020d0 <ferror@plt+0x6e0>
  401d04:	ldr	x3, [sp, #8]
  401d08:	adrp	x1, 403000 <ferror@plt+0x1610>
  401d0c:	movi	v0.2d, #0x0
  401d10:	add	x2, sp, #0x1e0
  401d14:	mov	x0, x21
  401d18:	add	x1, x1, #0xa5d
  401d1c:	mov	x4, x26
  401d20:	stp	q0, q0, [sp, #848]
  401d24:	stp	q0, q0, [sp, #816]
  401d28:	stp	q0, q0, [sp, #784]
  401d2c:	stp	q0, q0, [sp, #752]
  401d30:	stp	q0, q0, [sp, #720]
  401d34:	stp	q0, q0, [sp, #688]
  401d38:	stp	q0, q0, [sp, #656]
  401d3c:	stp	q0, q0, [sp, #624]
  401d40:	stp	q0, q0, [sp, #592]
  401d44:	stp	q0, q0, [sp, #560]
  401d48:	stp	q0, q0, [sp, #528]
  401d4c:	stp	q0, q0, [sp, #496]
  401d50:	str	q0, [sp, #480]
  401d54:	bl	401920 <__isoc99_sscanf@plt>
  401d58:	mov	w2, #0x20                  	// #32
  401d5c:	mov	w3, #0x1                   	// #1
  401d60:	mov	x0, x22
  401d64:	mov	x1, x27
  401d68:	bl	402560 <ferror@plt+0xb70>
  401d6c:	add	x25, x22, w0, sxtw
  401d70:	mov	w2, #0x20                  	// #32
  401d74:	mov	w3, #0x1                   	// #1
  401d78:	mov	x0, x25
  401d7c:	mov	x1, x28
  401d80:	bl	402560 <ferror@plt+0xb70>
  401d84:	add	x25, x25, w0, sxtw
  401d88:	mov	w2, #0x100                 	// #256
  401d8c:	mov	w3, #0x1                   	// #1
  401d90:	mov	x0, x25
  401d94:	mov	x1, x24
  401d98:	bl	402560 <ferror@plt+0xb70>
  401d9c:	add	x25, x25, w0, sxtw
  401da0:	sub	x1, x29, #0x88
  401da4:	mov	w2, #0x2e                  	// #46
  401da8:	mov	w3, #0x1                   	// #1
  401dac:	mov	x0, x25
  401db0:	bl	402560 <ferror@plt+0xb70>
  401db4:	add	x0, x25, w0, sxtw
  401db8:	add	x1, sp, #0x1a0
  401dbc:	mov	w2, #0x1c                  	// #28
  401dc0:	mov	w3, wzr
  401dc4:	bl	402560 <ferror@plt+0xb70>
  401dc8:	sub	x0, x29, #0x88
  401dcc:	mov	w1, #0x2e                  	// #46
  401dd0:	bl	4018a0 <strchr@plt>
  401dd4:	cmp	x0, #0x0
  401dd8:	mov	w8, #0x2                   	// #2
  401ddc:	mov	w9, #0xa                   	// #10
  401de0:	csel	w0, w9, w8, eq  // eq = none
  401de4:	sub	x1, x29, #0x88
  401de8:	mov	x2, x23
  401dec:	bl	401860 <inet_pton@plt>
  401df0:	ldrb	w8, [sp, #416]
  401df4:	mov	x0, xzr
  401df8:	movi	v0.2d, #0x0
  401dfc:	str	xzr, [sp, #64]
  401e00:	orr	w9, w8, #0x20
  401e04:	cmp	w9, #0x20
  401e08:	stp	q0, q0, [sp, #32]
  401e0c:	str	q0, [sp, #16]
  401e10:	b.eq	401e70 <ferror@plt+0x480>  // b.none
  401e14:	sxtb	x25, w8
  401e18:	bl	401820 <__ctype_b_loc@plt>
  401e1c:	ldr	x8, [x0]
  401e20:	ldrh	w8, [x8, x25, lsl #1]
  401e24:	tbnz	w8, #11, 401e54 <ferror@plt+0x464>
  401e28:	adrp	x1, 403000 <ferror@plt+0x1610>
  401e2c:	add	x0, sp, #0x1a0
  401e30:	add	x2, sp, #0x10
  401e34:	add	x1, x1, #0xac0
  401e38:	bl	401690 <strptime@plt>
  401e3c:	ldrb	w8, [sp, #442]
  401e40:	cmp	w8, #0x44
  401e44:	b.ne	401e68 <ferror@plt+0x478>  // b.any
  401e48:	mov	w8, #0x1                   	// #1
  401e4c:	str	w8, [sp, #48]
  401e50:	b	401e68 <ferror@plt+0x478>
  401e54:	adrp	x1, 403000 <ferror@plt+0x1610>
  401e58:	add	x0, sp, #0x1a0
  401e5c:	add	x2, sp, #0x10
  401e60:	add	x1, x1, #0xaae
  401e64:	bl	401690 <strptime@plt>
  401e68:	add	x0, sp, #0x10
  401e6c:	bl	401980 <timegm@plt>
  401e70:	str	x0, [sp, #824]
  401e74:	add	x0, sp, #0x1a0
  401e78:	mov	w1, #0x2c                  	// #44
  401e7c:	bl	4018a0 <strchr@plt>
  401e80:	cbnz	x0, 401cc4 <ferror@plt+0x2d4>
  401e84:	mov	x8, xzr
  401e88:	b	401cd8 <ferror@plt+0x2e8>
  401e8c:	cbnz	w25, 4022b0 <ferror@plt+0x8c0>
  401e90:	ldr	x20, [x24, #568]
  401e94:	adrp	x21, 403000 <ferror@plt+0x1610>
  401e98:	add	x21, x21, #0x88e
  401e9c:	adrp	x8, 415000 <ferror@plt+0x13610>
  401ea0:	ldr	x22, [x8, #536]
  401ea4:	cbnz	w26, 401c54 <ferror@plt+0x264>
  401ea8:	adrp	x1, 403000 <ferror@plt+0x1610>
  401eac:	add	x1, x1, #0x8ac
  401eb0:	mov	w2, #0x5                   	// #5
  401eb4:	mov	x0, xzr
  401eb8:	bl	401910 <dcgettext@plt>
  401ebc:	mov	x1, x0
  401ec0:	mov	x0, x22
  401ec4:	mov	x2, x21
  401ec8:	bl	4019a0 <fprintf@plt>
  401ecc:	cbz	w25, 401ef0 <ferror@plt+0x500>
  401ed0:	mov	x1, #0xfffffffffffff060    	// #-4000
  401ed4:	mov	w2, #0x2                   	// #2
  401ed8:	mov	x0, x20
  401edc:	bl	4017a0 <fseek@plt>
  401ee0:	b	401ef0 <ferror@plt+0x500>
  401ee4:	add	x0, sp, #0x10
  401ee8:	mov	x1, x19
  401eec:	bl	402618 <ferror@plt+0xc28>
  401ef0:	add	x0, sp, #0x10
  401ef4:	mov	w1, #0x190                 	// #400
  401ef8:	mov	w2, #0x1                   	// #1
  401efc:	mov	x3, x20
  401f00:	bl	401840 <fread@plt>
  401f04:	cmp	x0, #0x1
  401f08:	b.eq	401ee4 <ferror@plt+0x4f4>  // b.none
  401f0c:	cbz	w25, 4020e0 <ferror@plt+0x6f0>
  401f10:	bl	4017f0 <inotify_init@plt>
  401f14:	cmn	w0, #0x1
  401f18:	b.eq	401f70 <ferror@plt+0x580>  // b.none
  401f1c:	mov	w22, w0
  401f20:	mov	x0, x20
  401f24:	bl	4018c0 <ftello@plt>
  401f28:	mov	x23, x0
  401f2c:	mov	x0, x20
  401f30:	bl	4016d0 <fclose@plt>
  401f34:	tbnz	x23, #63, 4022d0 <ferror@plt+0x8e0>
  401f38:	mov	w2, #0x2c02                	// #11266
  401f3c:	mov	w0, w22
  401f40:	mov	x1, x21
  401f44:	bl	401990 <inotify_add_watch@plt>
  401f48:	cmn	w0, #0x1
  401f4c:	b.eq	4022dc <ferror@plt+0x8ec>  // b.none
  401f50:	tbnz	w0, #31, 402144 <ferror@plt+0x754>
  401f54:	str	w0, [sp, #8]
  401f58:	bl	401970 <__errno_location@plt>
  401f5c:	mov	x24, x0
  401f60:	add	x28, sp, #0x1a0
  401f64:	b	401fa4 <ferror@plt+0x5b4>
  401f68:	mov	w0, #0x1                   	// #1
  401f6c:	bl	401760 <sleep@plt>
  401f70:	add	x0, sp, #0x10
  401f74:	mov	w1, #0x190                 	// #400
  401f78:	mov	w2, #0x1                   	// #1
  401f7c:	mov	x3, x20
  401f80:	bl	401840 <fread@plt>
  401f84:	cmp	x0, #0x1
  401f88:	b.ne	401f68 <ferror@plt+0x578>  // b.any
  401f8c:	add	x0, sp, #0x10
  401f90:	mov	x1, x19
  401f94:	bl	402618 <ferror@plt+0xc28>
  401f98:	b	401f70 <ferror@plt+0x580>
  401f9c:	mov	x26, x0
  401fa0:	cbnz	x26, 401ff4 <ferror@plt+0x604>
  401fa4:	add	x1, sp, #0x1a0
  401fa8:	mov	w2, #0x40                  	// #64
  401fac:	mov	w0, w22
  401fb0:	str	wzr, [x24]
  401fb4:	bl	4018f0 <read@plt>
  401fb8:	mov	x26, x0
  401fbc:	tbz	x0, #63, 401fa0 <ferror@plt+0x5b0>
  401fc0:	b	401fdc <ferror@plt+0x5ec>
  401fc4:	add	x1, sp, #0x1a0
  401fc8:	mov	w2, #0x40                  	// #64
  401fcc:	mov	w0, w22
  401fd0:	str	wzr, [x24]
  401fd4:	bl	4018f0 <read@plt>
  401fd8:	tbz	x0, #63, 401f9c <ferror@plt+0x5ac>
  401fdc:	ldr	w8, [x24]
  401fe0:	cmp	w8, #0xb
  401fe4:	b.eq	401fc4 <ferror@plt+0x5d4>  // b.none
  401fe8:	cmp	w8, #0x4
  401fec:	b.eq	401fc4 <ferror@plt+0x5d4>  // b.none
  401ff0:	b	402198 <ferror@plt+0x7a8>
  401ff4:	mov	x8, xzr
  401ff8:	mov	w20, wzr
  401ffc:	b	40203c <ferror@plt+0x64c>
  402000:	mov	x0, x27
  402004:	bl	4018c0 <ftello@plt>
  402008:	ldur	x8, [x29, #-88]
  40200c:	cmp	x0, x23
  402010:	mov	x9, #0xffffffffffffffff    	// #-1
  402014:	ccmp	x0, x9, #0x4, ne  // ne = any
  402018:	csel	x23, x8, x0, eq  // eq = none
  40201c:	mov	x0, x27
  402020:	bl	4016d0 <fclose@plt>
  402024:	ldr	w8, [x25, #12]
  402028:	add	w8, w20, w8
  40202c:	add	w20, w8, #0x10
  402030:	sxtw	x8, w20
  402034:	cmp	x26, x8
  402038:	b.le	401fa4 <ferror@plt+0x5b4>
  40203c:	add	x25, x28, x8
  402040:	ldrb	w8, [x25, #4]
  402044:	tbz	w8, #1, 402134 <ferror@plt+0x744>
  402048:	adrp	x1, 403000 <ferror@plt+0x1610>
  40204c:	mov	x0, x21
  402050:	add	x1, x1, #0xd1f
  402054:	bl	4016e0 <fopen@plt>
  402058:	cbz	x0, 4021f4 <ferror@plt+0x804>
  40205c:	mov	x27, x0
  402060:	bl	4016c0 <fileno@plt>
  402064:	mov	w1, w0
  402068:	sub	x2, x29, #0x88
  40206c:	mov	w0, wzr
  402070:	bl	401900 <__fxstat@plt>
  402074:	cmn	w0, #0x1
  402078:	b.eq	402238 <ferror@plt+0x848>  // b.none
  40207c:	ldur	x8, [x29, #-88]
  402080:	cmp	x8, x23
  402084:	b.eq	40201c <ferror@plt+0x62c>  // b.none
  402088:	mov	x0, x27
  40208c:	mov	x1, x23
  402090:	mov	w2, wzr
  402094:	bl	4017a0 <fseek@plt>
  402098:	cmn	w0, #0x1
  40209c:	b.ne	4020b0 <ferror@plt+0x6c0>  // b.any
  4020a0:	b	402000 <ferror@plt+0x610>
  4020a4:	add	x0, sp, #0x1e0
  4020a8:	mov	x1, x19
  4020ac:	bl	402618 <ferror@plt+0xc28>
  4020b0:	add	x0, sp, #0x1e0
  4020b4:	mov	w1, #0x190                 	// #400
  4020b8:	mov	w2, #0x1                   	// #1
  4020bc:	mov	x3, x27
  4020c0:	bl	4017c0 <fread_unlocked@plt>
  4020c4:	cmp	x0, #0x1
  4020c8:	b.eq	4020a4 <ferror@plt+0x6b4>  // b.none
  4020cc:	b	402000 <ferror@plt+0x610>
  4020d0:	mov	x0, x21
  4020d4:	bl	401850 <free@plt>
  4020d8:	adrp	x24, 415000 <ferror@plt+0x13610>
  4020dc:	adrp	x27, 415000 <ferror@plt+0x13610>
  4020e0:	ldr	x8, [x27, #560]
  4020e4:	cmp	x19, x8
  4020e8:	b.eq	40215c <ferror@plt+0x76c>  // b.none
  4020ec:	mov	x0, x19
  4020f0:	bl	4016a0 <__fpending@plt>
  4020f4:	mov	x21, x0
  4020f8:	mov	x0, x19
  4020fc:	bl	4019f0 <ferror@plt>
  402100:	mov	w22, w0
  402104:	mov	x0, x19
  402108:	bl	4016d0 <fclose@plt>
  40210c:	cbnz	w22, 402264 <ferror@plt+0x874>
  402110:	cbnz	x21, 40212c <ferror@plt+0x73c>
  402114:	cbz	w0, 40212c <ferror@plt+0x73c>
  402118:	bl	401970 <__errno_location@plt>
  40211c:	ldr	w8, [x0]
  402120:	cmp	w8, #0x9
  402124:	b.eq	40215c <ferror@plt+0x76c>  // b.none
  402128:	b	40227c <ferror@plt+0x88c>
  40212c:	cbz	w0, 40215c <ferror@plt+0x76c>
  402130:	b	40227c <ferror@plt+0x88c>
  402134:	ldr	w0, [sp, #8]
  402138:	bl	401770 <close@plt>
  40213c:	adrp	x24, 415000 <ferror@plt+0x13610>
  402140:	adrp	x27, 415000 <ferror@plt+0x13610>
  402144:	mov	w0, w22
  402148:	bl	401770 <close@plt>
  40214c:	mov	x20, xzr
  402150:	ldr	x8, [x27, #560]
  402154:	cmp	x19, x8
  402158:	b.ne	4020ec <ferror@plt+0x6fc>  // b.any
  40215c:	cbz	x20, 402174 <ferror@plt+0x784>
  402160:	ldr	x8, [x24, #568]
  402164:	cmp	x20, x8
  402168:	b.eq	402174 <ferror@plt+0x784>  // b.none
  40216c:	mov	x0, x20
  402170:	bl	4016d0 <fclose@plt>
  402174:	mov	w0, wzr
  402178:	add	sp, sp, #0x400
  40217c:	ldp	x20, x19, [sp, #80]
  402180:	ldp	x22, x21, [sp, #64]
  402184:	ldp	x24, x23, [sp, #48]
  402188:	ldp	x26, x25, [sp, #32]
  40218c:	ldp	x28, x27, [sp, #16]
  402190:	ldp	x29, x30, [sp], #96
  402194:	ret
  402198:	adrp	x1, 403000 <ferror@plt+0x1610>
  40219c:	add	x1, x1, #0xb48
  4021a0:	mov	w2, #0x5                   	// #5
  4021a4:	mov	x0, xzr
  4021a8:	bl	401910 <dcgettext@plt>
  4021ac:	mov	x1, x0
  4021b0:	mov	w0, #0x1                   	// #1
  4021b4:	mov	x2, x21
  4021b8:	bl	4019c0 <err@plt>
  4021bc:	adrp	x8, 415000 <ferror@plt+0x13610>
  4021c0:	ldr	x19, [x8, #536]
  4021c4:	adrp	x1, 403000 <ferror@plt+0x1610>
  4021c8:	add	x1, x1, #0x83f
  4021cc:	mov	w2, #0x5                   	// #5
  4021d0:	mov	x0, xzr
  4021d4:	bl	401910 <dcgettext@plt>
  4021d8:	adrp	x8, 415000 <ferror@plt+0x13610>
  4021dc:	ldr	x2, [x8, #576]
  4021e0:	mov	x1, x0
  4021e4:	mov	x0, x19
  4021e8:	bl	4019a0 <fprintf@plt>
  4021ec:	mov	w0, #0x1                   	// #1
  4021f0:	bl	401620 <exit@plt>
  4021f4:	adrp	x1, 403000 <ferror@plt+0x1610>
  4021f8:	add	x1, x1, #0x812
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	b	4021a8 <ferror@plt+0x7b8>
  402204:	adrp	x1, 403000 <ferror@plt+0x1610>
  402208:	add	x1, x1, #0x821
  40220c:	mov	w2, #0x5                   	// #5
  402210:	mov	x0, xzr
  402214:	bl	401910 <dcgettext@plt>
  402218:	adrp	x8, 415000 <ferror@plt+0x13610>
  40221c:	ldr	x1, [x8, #576]
  402220:	adrp	x2, 403000 <ferror@plt+0x1610>
  402224:	add	x2, x2, #0x82d
  402228:	bl	401950 <printf@plt>
  40222c:	mov	w0, wzr
  402230:	bl	401620 <exit@plt>
  402234:	bl	4022e8 <ferror@plt+0x8f8>
  402238:	adrp	x1, 403000 <ferror@plt+0x1610>
  40223c:	add	x1, x1, #0xb67
  402240:	b	4021a0 <ferror@plt+0x7b0>
  402244:	adrp	x1, 403000 <ferror@plt+0x1610>
  402248:	add	x1, x1, #0x812
  40224c:	mov	w2, #0x5                   	// #5
  402250:	bl	401910 <dcgettext@plt>
  402254:	ldr	x2, [x27, #544]
  402258:	mov	x1, x0
  40225c:	mov	w0, #0x1                   	// #1
  402260:	bl	4019c0 <err@plt>
  402264:	cbnz	w0, 40227c <ferror@plt+0x88c>
  402268:	bl	401970 <__errno_location@plt>
  40226c:	ldr	w8, [x0]
  402270:	cmp	w8, #0x20
  402274:	b.eq	40227c <ferror@plt+0x88c>  // b.none
  402278:	str	wzr, [x0]
  40227c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402280:	add	x1, x1, #0x8bd
  402284:	mov	w2, #0x5                   	// #5
  402288:	mov	x0, xzr
  40228c:	bl	401910 <dcgettext@plt>
  402290:	mov	x1, x0
  402294:	mov	w0, #0x1                   	// #1
  402298:	bl	4019c0 <err@plt>
  40229c:	adrp	x1, 403000 <ferror@plt+0x1610>
  4022a0:	add	x1, x1, #0xa6f
  4022a4:	mov	w0, #0x1                   	// #1
  4022a8:	mov	w2, #0x400                 	// #1024
  4022ac:	bl	4019c0 <err@plt>
  4022b0:	adrp	x1, 403000 <ferror@plt+0x1610>
  4022b4:	add	x1, x1, #0x866
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	mov	x0, xzr
  4022c0:	bl	401910 <dcgettext@plt>
  4022c4:	mov	x1, x0
  4022c8:	mov	w0, #0x1                   	// #1
  4022cc:	bl	401940 <errx@plt>
  4022d0:	adrp	x1, 403000 <ferror@plt+0x1610>
  4022d4:	add	x1, x1, #0xb0d
  4022d8:	b	4021a0 <ferror@plt+0x7b0>
  4022dc:	adrp	x1, 403000 <ferror@plt+0x1610>
  4022e0:	add	x1, x1, #0xb2a
  4022e4:	b	4021a0 <ferror@plt+0x7b0>
  4022e8:	stp	x29, x30, [sp, #-32]!
  4022ec:	adrp	x8, 415000 <ferror@plt+0x13610>
  4022f0:	str	x19, [sp, #16]
  4022f4:	ldr	x19, [x8, #560]
  4022f8:	adrp	x1, 403000 <ferror@plt+0x1610>
  4022fc:	add	x1, x1, #0x8d6
  402300:	mov	w2, #0x5                   	// #5
  402304:	mov	x0, xzr
  402308:	mov	x29, sp
  40230c:	bl	401910 <dcgettext@plt>
  402310:	mov	x1, x19
  402314:	bl	401610 <fputs@plt>
  402318:	adrp	x1, 403000 <ferror@plt+0x1610>
  40231c:	add	x1, x1, #0x8df
  402320:	mov	w2, #0x5                   	// #5
  402324:	mov	x0, xzr
  402328:	bl	401910 <dcgettext@plt>
  40232c:	adrp	x8, 415000 <ferror@plt+0x13610>
  402330:	ldr	x2, [x8, #576]
  402334:	mov	x1, x0
  402338:	mov	x0, x19
  40233c:	bl	4019a0 <fprintf@plt>
  402340:	mov	w0, #0xa                   	// #10
  402344:	mov	x1, x19
  402348:	bl	401680 <fputc@plt>
  40234c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402350:	add	x1, x1, #0x8f9
  402354:	mov	w2, #0x5                   	// #5
  402358:	mov	x0, xzr
  40235c:	bl	401910 <dcgettext@plt>
  402360:	mov	x1, x19
  402364:	bl	401610 <fputs@plt>
  402368:	adrp	x1, 403000 <ferror@plt+0x1610>
  40236c:	add	x1, x1, #0x922
  402370:	mov	w2, #0x5                   	// #5
  402374:	mov	x0, xzr
  402378:	bl	401910 <dcgettext@plt>
  40237c:	mov	x1, x19
  402380:	bl	401610 <fputs@plt>
  402384:	adrp	x1, 403000 <ferror@plt+0x1610>
  402388:	add	x1, x1, #0x92d
  40238c:	mov	w2, #0x5                   	// #5
  402390:	mov	x0, xzr
  402394:	bl	401910 <dcgettext@plt>
  402398:	mov	x1, x19
  40239c:	bl	401610 <fputs@plt>
  4023a0:	adrp	x1, 403000 <ferror@plt+0x1610>
  4023a4:	add	x1, x1, #0x96b
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	mov	x0, xzr
  4023b0:	bl	401910 <dcgettext@plt>
  4023b4:	mov	x1, x19
  4023b8:	bl	401610 <fputs@plt>
  4023bc:	adrp	x1, 403000 <ferror@plt+0x1610>
  4023c0:	add	x1, x1, #0x9a8
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	mov	x0, xzr
  4023cc:	bl	401910 <dcgettext@plt>
  4023d0:	mov	x1, x19
  4023d4:	bl	401610 <fputs@plt>
  4023d8:	adrp	x1, 403000 <ferror@plt+0x1610>
  4023dc:	add	x1, x1, #0xa05
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	401910 <dcgettext@plt>
  4023ec:	adrp	x1, 403000 <ferror@plt+0x1610>
  4023f0:	mov	x19, x0
  4023f4:	add	x1, x1, #0xa26
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	401910 <dcgettext@plt>
  402404:	mov	x4, x0
  402408:	adrp	x0, 403000 <ferror@plt+0x1610>
  40240c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402410:	adrp	x3, 403000 <ferror@plt+0x1610>
  402414:	add	x0, x0, #0x9e8
  402418:	add	x1, x1, #0x9f9
  40241c:	add	x3, x3, #0xa17
  402420:	mov	x2, x19
  402424:	bl	401950 <printf@plt>
  402428:	adrp	x1, 403000 <ferror@plt+0x1610>
  40242c:	add	x1, x1, #0xa36
  402430:	mov	w2, #0x5                   	// #5
  402434:	mov	x0, xzr
  402438:	bl	401910 <dcgettext@plt>
  40243c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402440:	add	x1, x1, #0xa51
  402444:	bl	401950 <printf@plt>
  402448:	mov	w0, wzr
  40244c:	bl	401620 <exit@plt>
  402450:	stp	x29, x30, [sp, #-32]!
  402454:	adrp	x8, 415000 <ferror@plt+0x13610>
  402458:	stp	x20, x19, [sp, #16]
  40245c:	ldr	x20, [x8, #560]
  402460:	mov	x29, sp
  402464:	bl	401970 <__errno_location@plt>
  402468:	mov	x19, x0
  40246c:	str	wzr, [x0]
  402470:	mov	x0, x20
  402474:	bl	4019f0 <ferror@plt>
  402478:	cbnz	w0, 402518 <ferror@plt+0xb28>
  40247c:	mov	x0, x20
  402480:	bl	4018d0 <fflush@plt>
  402484:	cbz	w0, 4024d8 <ferror@plt+0xae8>
  402488:	ldr	w20, [x19]
  40248c:	cmp	w20, #0x9
  402490:	b.eq	40249c <ferror@plt+0xaac>  // b.none
  402494:	cmp	w20, #0x20
  402498:	b.ne	402530 <ferror@plt+0xb40>  // b.any
  40249c:	adrp	x8, 415000 <ferror@plt+0x13610>
  4024a0:	ldr	x20, [x8, #536]
  4024a4:	str	wzr, [x19]
  4024a8:	mov	x0, x20
  4024ac:	bl	4019f0 <ferror@plt>
  4024b0:	cbnz	w0, 402558 <ferror@plt+0xb68>
  4024b4:	mov	x0, x20
  4024b8:	bl	4018d0 <fflush@plt>
  4024bc:	cbz	w0, 4024f8 <ferror@plt+0xb08>
  4024c0:	ldr	w8, [x19]
  4024c4:	cmp	w8, #0x9
  4024c8:	b.ne	402558 <ferror@plt+0xb68>  // b.any
  4024cc:	ldp	x20, x19, [sp, #16]
  4024d0:	ldp	x29, x30, [sp], #32
  4024d4:	ret
  4024d8:	mov	x0, x20
  4024dc:	bl	4016c0 <fileno@plt>
  4024e0:	tbnz	w0, #31, 402488 <ferror@plt+0xa98>
  4024e4:	bl	401630 <dup@plt>
  4024e8:	tbnz	w0, #31, 402488 <ferror@plt+0xa98>
  4024ec:	bl	401770 <close@plt>
  4024f0:	cbnz	w0, 402488 <ferror@plt+0xa98>
  4024f4:	b	40249c <ferror@plt+0xaac>
  4024f8:	mov	x0, x20
  4024fc:	bl	4016c0 <fileno@plt>
  402500:	tbnz	w0, #31, 4024c0 <ferror@plt+0xad0>
  402504:	bl	401630 <dup@plt>
  402508:	tbnz	w0, #31, 4024c0 <ferror@plt+0xad0>
  40250c:	bl	401770 <close@plt>
  402510:	cbnz	w0, 4024c0 <ferror@plt+0xad0>
  402514:	b	4024cc <ferror@plt+0xadc>
  402518:	adrp	x1, 403000 <ferror@plt+0x1610>
  40251c:	add	x1, x1, #0x8ca
  402520:	mov	w2, #0x5                   	// #5
  402524:	mov	x0, xzr
  402528:	bl	401910 <dcgettext@plt>
  40252c:	b	402548 <ferror@plt+0xb58>
  402530:	adrp	x1, 403000 <ferror@plt+0x1610>
  402534:	add	x1, x1, #0x8ca
  402538:	mov	w2, #0x5                   	// #5
  40253c:	mov	x0, xzr
  402540:	bl	401910 <dcgettext@plt>
  402544:	cbnz	w20, 402554 <ferror@plt+0xb64>
  402548:	bl	4018e0 <warnx@plt>
  40254c:	mov	w0, #0x1                   	// #1
  402550:	bl	4015f0 <_exit@plt>
  402554:	bl	401810 <warn@plt>
  402558:	mov	w0, #0x1                   	// #1
  40255c:	bl	4015f0 <_exit@plt>
  402560:	stp	x29, x30, [sp, #-64]!
  402564:	stp	x20, x19, [sp, #48]
  402568:	mov	x19, x1
  40256c:	mov	w1, #0x5b                  	// #91
  402570:	stp	x24, x23, [sp, #16]
  402574:	stp	x22, x21, [sp, #32]
  402578:	mov	x29, sp
  40257c:	mov	w22, w3
  402580:	mov	w20, w2
  402584:	mov	x21, x0
  402588:	bl	4018a0 <strchr@plt>
  40258c:	sub	x23, x0, x21
  402590:	tbnz	w23, #31, 4025f8 <ferror@plt+0xc08>
  402594:	add	w8, w23, #0x1
  402598:	add	x21, x21, w8, sxtw
  40259c:	mov	w1, #0x5d                  	// #93
  4025a0:	mov	x0, x21
  4025a4:	bl	4018a0 <strchr@plt>
  4025a8:	sub	x24, x0, x21
  4025ac:	tbnz	w24, #31, 4025f8 <ferror@plt+0xc08>
  4025b0:	strb	wzr, [x21, w24, sxtw]
  4025b4:	cbz	w22, 4025cc <ferror@plt+0xbdc>
  4025b8:	mov	w1, #0x20                  	// #32
  4025bc:	mov	x0, x21
  4025c0:	bl	4018a0 <strchr@plt>
  4025c4:	cbz	x0, 4025cc <ferror@plt+0xbdc>
  4025c8:	strb	wzr, [x0]
  4025cc:	sxtw	x2, w20
  4025d0:	mov	x0, x19
  4025d4:	mov	x1, x21
  4025d8:	bl	401930 <strncpy@plt>
  4025dc:	add	w8, w23, w24
  4025e0:	ldp	x20, x19, [sp, #48]
  4025e4:	ldp	x22, x21, [sp, #32]
  4025e8:	ldp	x24, x23, [sp, #16]
  4025ec:	add	w0, w8, #0x2
  4025f0:	ldp	x29, x30, [sp], #64
  4025f4:	ret
  4025f8:	adrp	x1, 403000 <ferror@plt+0x1610>
  4025fc:	add	x1, x1, #0xa89
  402600:	mov	w2, #0x5                   	// #5
  402604:	mov	x0, xzr
  402608:	bl	401910 <dcgettext@plt>
  40260c:	mov	x1, x0
  402610:	mov	w0, #0x1                   	// #1
  402614:	bl	401940 <errx@plt>
  402618:	sub	sp, sp, #0x110
  40261c:	stp	x29, x30, [sp, #176]
  402620:	stp	x28, x27, [sp, #192]
  402624:	stp	x26, x25, [sp, #208]
  402628:	stp	x24, x23, [sp, #224]
  40262c:	stp	x22, x21, [sp, #240]
  402630:	stp	x20, x19, [sp, #256]
  402634:	ldr	w8, [x0, #364]
  402638:	mov	x19, x1
  40263c:	mov	x20, x0
  402640:	add	x1, x0, #0x168
  402644:	add	x29, sp, #0xb0
  402648:	cbz	w8, 402654 <ferror@plt+0xc64>
  40264c:	mov	w0, #0xa                   	// #10
  402650:	b	402670 <ferror@plt+0xc80>
  402654:	ldr	w8, [x20, #368]
  402658:	mov	w0, #0xa                   	// #10
  40265c:	cbnz	w8, 402670 <ferror@plt+0xc80>
  402660:	ldr	w8, [x20, #372]
  402664:	cmp	w8, #0x0
  402668:	mov	w8, #0x2                   	// #2
  40266c:	csel	w0, w8, w0, eq  // eq = none
  402670:	sub	x2, x29, #0x38
  402674:	mov	w3, #0x2e                  	// #46
  402678:	bl	4019d0 <inet_ntop@plt>
  40267c:	add	x8, x20, #0x158
  402680:	ldr	q0, [x8]
  402684:	mov	x22, x0
  402688:	add	x0, sp, #0x40
  40268c:	add	x2, sp, #0x50
  402690:	mov	w1, #0x77                  	// #119
  402694:	mov	w3, #0x28                  	// #40
  402698:	str	q0, [sp, #64]
  40269c:	bl	4031f8 <ferror@plt+0x1808>
  4026a0:	cbnz	w0, 40288c <ferror@plt+0xe9c>
  4026a4:	mov	x21, x20
  4026a8:	ldrb	w25, [x21, #40]!
  4026ac:	cbz	w25, 402708 <ferror@plt+0xd18>
  4026b0:	mov	x23, xzr
  4026b4:	mov	w24, #0x3f                  	// #63
  4026b8:	b	4026d4 <ferror@plt+0xce4>
  4026bc:	add	x8, x20, x23
  4026c0:	strb	w24, [x8, #40]
  4026c4:	add	x8, x20, x23
  4026c8:	ldrb	w25, [x8, #41]
  4026cc:	add	x23, x23, #0x1
  4026d0:	cbz	w25, 402708 <ferror@plt+0xd18>
  4026d4:	cmp	w23, #0x4
  4026d8:	b.eq	402708 <ferror@plt+0xd18>  // b.none
  4026dc:	bl	401820 <__ctype_b_loc@plt>
  4026e0:	ldr	x8, [x0]
  4026e4:	sxtb	x9, w25
  4026e8:	ldrh	w8, [x8, x9, lsl #1]
  4026ec:	tbz	w8, #14, 4026bc <ferror@plt+0xccc>
  4026f0:	and	w8, w25, #0xff
  4026f4:	cmp	w8, #0x5d
  4026f8:	b.eq	4026bc <ferror@plt+0xccc>  // b.none
  4026fc:	cmp	w8, #0x5b
  402700:	b.eq	4026bc <ferror@plt+0xccc>  // b.none
  402704:	b	4026c4 <ferror@plt+0xcd4>
  402708:	mov	x23, x20
  40270c:	ldrb	w26, [x23, #44]!
  402710:	cbz	w26, 40276c <ferror@plt+0xd7c>
  402714:	mov	x24, xzr
  402718:	mov	w25, #0x3f                  	// #63
  40271c:	b	402738 <ferror@plt+0xd48>
  402720:	add	x8, x20, x24
  402724:	strb	w25, [x8, #44]
  402728:	add	x8, x20, x24
  40272c:	ldrb	w26, [x8, #45]
  402730:	add	x24, x24, #0x1
  402734:	cbz	w26, 40276c <ferror@plt+0xd7c>
  402738:	cmp	w24, #0x20
  40273c:	b.eq	40276c <ferror@plt+0xd7c>  // b.none
  402740:	bl	401820 <__ctype_b_loc@plt>
  402744:	ldr	x8, [x0]
  402748:	sxtb	x9, w26
  40274c:	ldrh	w8, [x8, x9, lsl #1]
  402750:	tbz	w8, #14, 402720 <ferror@plt+0xd30>
  402754:	and	w8, w26, #0xff
  402758:	cmp	w8, #0x5d
  40275c:	b.eq	402720 <ferror@plt+0xd30>  // b.none
  402760:	cmp	w8, #0x5b
  402764:	b.eq	402720 <ferror@plt+0xd30>  // b.none
  402768:	b	402728 <ferror@plt+0xd38>
  40276c:	mov	x24, x20
  402770:	ldrb	w27, [x24, #8]!
  402774:	cbz	w27, 4027d0 <ferror@plt+0xde0>
  402778:	mov	x25, xzr
  40277c:	mov	w26, #0x3f                  	// #63
  402780:	b	40279c <ferror@plt+0xdac>
  402784:	add	x8, x20, x25
  402788:	strb	w26, [x8, #8]
  40278c:	add	x8, x20, x25
  402790:	ldrb	w27, [x8, #9]
  402794:	add	x25, x25, #0x1
  402798:	cbz	w27, 4027d0 <ferror@plt+0xde0>
  40279c:	cmp	w25, #0x20
  4027a0:	b.eq	4027d0 <ferror@plt+0xde0>  // b.none
  4027a4:	bl	401820 <__ctype_b_loc@plt>
  4027a8:	ldr	x8, [x0]
  4027ac:	sxtb	x9, w27
  4027b0:	ldrh	w8, [x8, x9, lsl #1]
  4027b4:	tbz	w8, #14, 402784 <ferror@plt+0xd94>
  4027b8:	and	w8, w27, #0xff
  4027bc:	cmp	w8, #0x5d
  4027c0:	b.eq	402784 <ferror@plt+0xd94>  // b.none
  4027c4:	cmp	w8, #0x5b
  4027c8:	b.eq	402784 <ferror@plt+0xd94>  // b.none
  4027cc:	b	40278c <ferror@plt+0xd9c>
  4027d0:	mov	x25, x20
  4027d4:	ldrb	w28, [x25, #76]!
  4027d8:	cbz	w28, 402834 <ferror@plt+0xe44>
  4027dc:	mov	x26, xzr
  4027e0:	mov	w27, #0x3f                  	// #63
  4027e4:	b	402800 <ferror@plt+0xe10>
  4027e8:	add	x8, x20, x26
  4027ec:	strb	w27, [x8, #76]
  4027f0:	add	x8, x20, x26
  4027f4:	ldrb	w28, [x8, #77]
  4027f8:	add	x26, x26, #0x1
  4027fc:	cbz	w28, 402834 <ferror@plt+0xe44>
  402800:	cmp	w26, #0x100
  402804:	b.eq	402834 <ferror@plt+0xe44>  // b.none
  402808:	bl	401820 <__ctype_b_loc@plt>
  40280c:	ldr	x8, [x0]
  402810:	sxtb	x9, w28
  402814:	ldrh	w8, [x8, x9, lsl #1]
  402818:	tbz	w8, #14, 4027e8 <ferror@plt+0xdf8>
  40281c:	and	w8, w28, #0xff
  402820:	cmp	w8, #0x5d
  402824:	b.eq	4027e8 <ferror@plt+0xdf8>  // b.none
  402828:	cmp	w8, #0x5b
  40282c:	b.eq	4027e8 <ferror@plt+0xdf8>  // b.none
  402830:	b	4027f0 <ferror@plt+0xe00>
  402834:	ldrsh	w2, [x20]
  402838:	ldr	w3, [x20, #4]
  40283c:	add	x8, sp, #0x50
  402840:	adrp	x1, 403000 <ferror@plt+0x1610>
  402844:	mov	w9, #0x100                 	// #256
  402848:	mov	w10, #0x14                  	// #20
  40284c:	mov	w11, #0x20                  	// #32
  402850:	str	x8, [sp, #56]
  402854:	mov	w8, #0xc                   	// #12
  402858:	add	x1, x1, #0xacf
  40285c:	mov	w5, #0x8                   	// #8
  402860:	mov	w6, #0x20                  	// #32
  402864:	mov	x0, x19
  402868:	mov	x4, x21
  40286c:	mov	x7, x23
  402870:	stp	x25, x22, [sp, #40]
  402874:	str	x24, [sp, #16]
  402878:	str	w9, [sp, #32]
  40287c:	str	w10, [sp, #24]
  402880:	str	w11, [sp, #8]
  402884:	str	w8, [sp]
  402888:	bl	4019a0 <fprintf@plt>
  40288c:	ldp	x20, x19, [sp, #256]
  402890:	ldp	x22, x21, [sp, #240]
  402894:	ldp	x24, x23, [sp, #224]
  402898:	ldp	x26, x25, [sp, #208]
  40289c:	ldp	x28, x27, [sp, #192]
  4028a0:	ldp	x29, x30, [sp, #176]
  4028a4:	add	sp, sp, #0x110
  4028a8:	ret
  4028ac:	sub	sp, sp, #0xc0
  4028b0:	stp	x29, x30, [sp, #144]
  4028b4:	str	x21, [sp, #160]
  4028b8:	stp	x20, x19, [sp, #176]
  4028bc:	add	x29, sp, #0x90
  4028c0:	stp	xzr, xzr, [sp]
  4028c4:	cbz	x0, 402f70 <ferror@plt+0x1580>
  4028c8:	mov	x19, x1
  4028cc:	cbz	x1, 402f90 <ferror@plt+0x15a0>
  4028d0:	mov	x20, x0
  4028d4:	mov	x0, xzr
  4028d8:	bl	4016f0 <time@plt>
  4028dc:	str	x0, [x29, #24]
  4028e0:	add	x0, x29, #0x18
  4028e4:	sub	x1, x29, #0x40
  4028e8:	bl	401650 <localtime_r@plt>
  4028ec:	adrp	x1, 403000 <ferror@plt+0x1610>
  4028f0:	mov	w21, #0xffffffff            	// #-1
  4028f4:	add	x1, x1, #0xc0f
  4028f8:	mov	x0, x20
  4028fc:	stur	w21, [x29, #-32]
  402900:	bl	401800 <strcmp@plt>
  402904:	cbz	w0, 4029a4 <ferror@plt+0xfb4>
  402908:	adrp	x1, 403000 <ferror@plt+0x1610>
  40290c:	add	x1, x1, #0xc13
  402910:	mov	x0, x20
  402914:	bl	401800 <strcmp@plt>
  402918:	cbz	w0, 40296c <ferror@plt+0xf7c>
  40291c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402920:	add	x1, x1, #0xc19
  402924:	mov	x0, x20
  402928:	bl	401800 <strcmp@plt>
  40292c:	cbz	w0, 402978 <ferror@plt+0xf88>
  402930:	adrp	x1, 403000 <ferror@plt+0x1610>
  402934:	add	x1, x1, #0xc23
  402938:	mov	x0, x20
  40293c:	bl	401800 <strcmp@plt>
  402940:	cbz	w0, 40298c <ferror@plt+0xf9c>
  402944:	ldrb	w8, [x20]
  402948:	cmp	w8, #0x2d
  40294c:	b.eq	4029ec <ferror@plt+0xffc>  // b.none
  402950:	cmp	w8, #0x2b
  402954:	b.ne	402a04 <ferror@plt+0x1014>  // b.any
  402958:	add	x0, x20, #0x1
  40295c:	add	x1, sp, #0x8
  402960:	bl	402fb0 <ferror@plt+0x15c0>
  402964:	tbz	w0, #31, 4029a0 <ferror@plt+0xfb0>
  402968:	b	4029fc <ferror@plt+0x100c>
  40296c:	stur	xzr, [x29, #-60]
  402970:	stur	wzr, [x29, #-64]
  402974:	b	4029a0 <ferror@plt+0xfb0>
  402978:	ldur	w8, [x29, #-52]
  40297c:	stur	xzr, [x29, #-60]
  402980:	stur	wzr, [x29, #-64]
  402984:	sub	w8, w8, #0x1
  402988:	b	40299c <ferror@plt+0xfac>
  40298c:	ldur	w8, [x29, #-52]
  402990:	stur	xzr, [x29, #-60]
  402994:	stur	wzr, [x29, #-64]
  402998:	add	w8, w8, #0x1
  40299c:	stur	w8, [x29, #-52]
  4029a0:	mov	w21, #0xffffffff            	// #-1
  4029a4:	sub	x0, x29, #0x40
  4029a8:	bl	401790 <mktime@plt>
  4029ac:	cmn	x0, #0x1
  4029b0:	str	x0, [x29, #24]
  4029b4:	b.eq	402f40 <ferror@plt+0x1550>  // b.none
  4029b8:	tbnz	w21, #31, 4029c8 <ferror@plt+0xfd8>
  4029bc:	ldur	w8, [x29, #-40]
  4029c0:	cmp	w8, w21
  4029c4:	b.ne	402f40 <ferror@plt+0x1550>  // b.any
  4029c8:	ldp	x9, x8, [sp]
  4029cc:	mov	w10, #0x4240                	// #16960
  4029d0:	movk	w10, #0xf, lsl #16
  4029d4:	mov	w20, wzr
  4029d8:	madd	x8, x0, x10, x8
  4029dc:	subs	x8, x8, x9
  4029e0:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4029e4:	str	x8, [x19]
  4029e8:	b	402f44 <ferror@plt+0x1554>
  4029ec:	add	x0, x20, #0x1
  4029f0:	mov	x1, sp
  4029f4:	bl	402fb0 <ferror@plt+0x15c0>
  4029f8:	tbz	w0, #31, 4029a0 <ferror@plt+0xfb0>
  4029fc:	mov	w20, w0
  402a00:	b	402f44 <ferror@plt+0x1554>
  402a04:	mov	x0, x20
  402a08:	bl	401600 <strlen@plt>
  402a0c:	subs	x1, x0, #0x4
  402a10:	b.cc	402a2c <ferror@plt+0x103c>  // b.lo, b.ul, b.last
  402a14:	add	x8, x20, x0
  402a18:	ldur	w8, [x8, #-4]
  402a1c:	mov	w9, #0x6120                	// #24864
  402a20:	movk	w9, #0x6f67, lsl #16
  402a24:	cmp	w8, w9
  402a28:	b.eq	402bac <ferror@plt+0x11bc>  // b.none
  402a2c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402a30:	add	x1, x1, #0xb79
  402a34:	mov	w2, #0x6                   	// #6
  402a38:	mov	x0, x20
  402a3c:	bl	401870 <strncasecmp@plt>
  402a40:	cbnz	w0, 402a5c <ferror@plt+0x106c>
  402a44:	ldrb	w8, [x20, #6]
  402a48:	cmp	w8, #0x20
  402a4c:	b.ne	402a5c <ferror@plt+0x106c>  // b.any
  402a50:	mov	x9, xzr
  402a54:	mov	w8, #0x7                   	// #7
  402a58:	b	402cfc <ferror@plt+0x130c>
  402a5c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402a60:	add	x1, x1, #0xb80
  402a64:	mov	w2, #0x3                   	// #3
  402a68:	mov	x0, x20
  402a6c:	bl	401870 <strncasecmp@plt>
  402a70:	cbnz	w0, 402a8c <ferror@plt+0x109c>
  402a74:	ldrb	w8, [x20, #3]
  402a78:	cmp	w8, #0x20
  402a7c:	b.ne	402a8c <ferror@plt+0x109c>  // b.any
  402a80:	mov	w8, #0x4                   	// #4
  402a84:	mov	w9, #0x1                   	// #1
  402a88:	b	402cfc <ferror@plt+0x130c>
  402a8c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402a90:	add	x1, x1, #0xb84
  402a94:	mov	w2, #0x6                   	// #6
  402a98:	mov	x0, x20
  402a9c:	bl	401870 <strncasecmp@plt>
  402aa0:	cbnz	w0, 402abc <ferror@plt+0x10cc>
  402aa4:	ldrb	w8, [x20, #6]
  402aa8:	cmp	w8, #0x20
  402aac:	b.ne	402abc <ferror@plt+0x10cc>  // b.any
  402ab0:	mov	w8, #0x7                   	// #7
  402ab4:	mov	w9, #0x2                   	// #2
  402ab8:	b	402cfc <ferror@plt+0x130c>
  402abc:	adrp	x1, 403000 <ferror@plt+0x1610>
  402ac0:	add	x1, x1, #0xb8b
  402ac4:	mov	w2, #0x3                   	// #3
  402ac8:	mov	x0, x20
  402acc:	bl	401870 <strncasecmp@plt>
  402ad0:	cbnz	w0, 402aec <ferror@plt+0x10fc>
  402ad4:	ldrb	w8, [x20, #3]
  402ad8:	cmp	w8, #0x20
  402adc:	b.ne	402aec <ferror@plt+0x10fc>  // b.any
  402ae0:	mov	w8, #0x4                   	// #4
  402ae4:	mov	w9, #0x3                   	// #3
  402ae8:	b	402cfc <ferror@plt+0x130c>
  402aec:	adrp	x1, 403000 <ferror@plt+0x1610>
  402af0:	add	x1, x1, #0xb8f
  402af4:	mov	w2, #0x7                   	// #7
  402af8:	mov	x0, x20
  402afc:	bl	401870 <strncasecmp@plt>
  402b00:	cbnz	w0, 402b1c <ferror@plt+0x112c>
  402b04:	ldrb	w8, [x20, #7]
  402b08:	cmp	w8, #0x20
  402b0c:	b.ne	402b1c <ferror@plt+0x112c>  // b.any
  402b10:	mov	w8, #0x8                   	// #8
  402b14:	mov	w9, #0x4                   	// #4
  402b18:	b	402cfc <ferror@plt+0x130c>
  402b1c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402b20:	add	x1, x1, #0xb97
  402b24:	mov	w2, #0x3                   	// #3
  402b28:	mov	x0, x20
  402b2c:	bl	401870 <strncasecmp@plt>
  402b30:	cbnz	w0, 402b4c <ferror@plt+0x115c>
  402b34:	ldrb	w8, [x20, #3]
  402b38:	cmp	w8, #0x20
  402b3c:	b.ne	402b4c <ferror@plt+0x115c>  // b.any
  402b40:	mov	w8, #0x4                   	// #4
  402b44:	mov	w9, #0x5                   	// #5
  402b48:	b	402cfc <ferror@plt+0x130c>
  402b4c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402b50:	add	x1, x1, #0xb9b
  402b54:	mov	w2, #0x9                   	// #9
  402b58:	mov	x0, x20
  402b5c:	bl	401870 <strncasecmp@plt>
  402b60:	cbnz	w0, 402b7c <ferror@plt+0x118c>
  402b64:	ldrb	w8, [x20, #9]
  402b68:	cmp	w8, #0x20
  402b6c:	b.ne	402b7c <ferror@plt+0x118c>  // b.any
  402b70:	mov	w8, #0xa                   	// #10
  402b74:	mov	w9, #0x6                   	// #6
  402b78:	b	402cfc <ferror@plt+0x130c>
  402b7c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402b80:	add	x1, x1, #0xba5
  402b84:	mov	w2, #0x3                   	// #3
  402b88:	mov	x0, x20
  402b8c:	bl	401870 <strncasecmp@plt>
  402b90:	cbnz	w0, 402bd8 <ferror@plt+0x11e8>
  402b94:	ldrb	w8, [x20, #3]
  402b98:	cmp	w8, #0x20
  402b9c:	b.ne	402bd8 <ferror@plt+0x11e8>  // b.any
  402ba0:	mov	w8, #0x4                   	// #4
  402ba4:	mov	w9, #0x7                   	// #7
  402ba8:	b	402cfc <ferror@plt+0x130c>
  402bac:	mov	x0, x20
  402bb0:	bl	401880 <strndup@plt>
  402bb4:	cbz	x0, 402c98 <ferror@plt+0x12a8>
  402bb8:	mov	x1, sp
  402bbc:	mov	x21, x0
  402bc0:	bl	402fb0 <ferror@plt+0x15c0>
  402bc4:	mov	w20, w0
  402bc8:	mov	x0, x21
  402bcc:	bl	401850 <free@plt>
  402bd0:	tbz	w20, #31, 4029a0 <ferror@plt+0xfb0>
  402bd4:	b	402f44 <ferror@plt+0x1554>
  402bd8:	adrp	x1, 403000 <ferror@plt+0x1610>
  402bdc:	add	x1, x1, #0xba9
  402be0:	mov	w2, #0x8                   	// #8
  402be4:	mov	x0, x20
  402be8:	bl	401870 <strncasecmp@plt>
  402bec:	cbnz	w0, 402c08 <ferror@plt+0x1218>
  402bf0:	ldrb	w8, [x20, #8]
  402bf4:	cmp	w8, #0x20
  402bf8:	b.ne	402c08 <ferror@plt+0x1218>  // b.any
  402bfc:	mov	w8, #0x9                   	// #9
  402c00:	mov	w9, #0x8                   	// #8
  402c04:	b	402cfc <ferror@plt+0x130c>
  402c08:	adrp	x1, 403000 <ferror@plt+0x1610>
  402c0c:	add	x1, x1, #0xbb2
  402c10:	mov	w2, #0x3                   	// #3
  402c14:	mov	x0, x20
  402c18:	bl	401870 <strncasecmp@plt>
  402c1c:	cbnz	w0, 402c38 <ferror@plt+0x1248>
  402c20:	ldrb	w8, [x20, #3]
  402c24:	cmp	w8, #0x20
  402c28:	b.ne	402c38 <ferror@plt+0x1248>  // b.any
  402c2c:	mov	w8, #0x4                   	// #4
  402c30:	mov	w9, #0x9                   	// #9
  402c34:	b	402cfc <ferror@plt+0x130c>
  402c38:	adrp	x1, 403000 <ferror@plt+0x1610>
  402c3c:	add	x1, x1, #0xbb6
  402c40:	mov	w2, #0x6                   	// #6
  402c44:	mov	x0, x20
  402c48:	bl	401870 <strncasecmp@plt>
  402c4c:	cbnz	w0, 402c68 <ferror@plt+0x1278>
  402c50:	ldrb	w8, [x20, #6]
  402c54:	cmp	w8, #0x20
  402c58:	b.ne	402c68 <ferror@plt+0x1278>  // b.any
  402c5c:	mov	w8, #0x7                   	// #7
  402c60:	mov	w9, #0xa                   	// #10
  402c64:	b	402cfc <ferror@plt+0x130c>
  402c68:	adrp	x1, 403000 <ferror@plt+0x1610>
  402c6c:	add	x1, x1, #0xbbd
  402c70:	mov	w2, #0x3                   	// #3
  402c74:	mov	x0, x20
  402c78:	bl	401870 <strncasecmp@plt>
  402c7c:	cbnz	w0, 402ca0 <ferror@plt+0x12b0>
  402c80:	ldrb	w8, [x20, #3]
  402c84:	cmp	w8, #0x20
  402c88:	b.ne	402ca0 <ferror@plt+0x12b0>  // b.any
  402c8c:	mov	w8, #0x4                   	// #4
  402c90:	mov	w9, #0xb                   	// #11
  402c94:	b	402cfc <ferror@plt+0x130c>
  402c98:	mov	w20, #0xfffffff4            	// #-12
  402c9c:	b	402f44 <ferror@plt+0x1554>
  402ca0:	adrp	x1, 403000 <ferror@plt+0x1610>
  402ca4:	add	x1, x1, #0xbc1
  402ca8:	mov	w2, #0x8                   	// #8
  402cac:	mov	x0, x20
  402cb0:	bl	401870 <strncasecmp@plt>
  402cb4:	cbnz	w0, 402cd0 <ferror@plt+0x12e0>
  402cb8:	ldrb	w8, [x20, #8]
  402cbc:	cmp	w8, #0x20
  402cc0:	b.ne	402cd0 <ferror@plt+0x12e0>  // b.any
  402cc4:	mov	w8, #0x9                   	// #9
  402cc8:	mov	w9, #0xc                   	// #12
  402ccc:	b	402cfc <ferror@plt+0x130c>
  402cd0:	adrp	x1, 403000 <ferror@plt+0x1610>
  402cd4:	add	x1, x1, #0xbca
  402cd8:	mov	w2, #0x3                   	// #3
  402cdc:	mov	x0, x20
  402ce0:	bl	401870 <strncasecmp@plt>
  402ce4:	cbnz	w0, 402f68 <ferror@plt+0x1578>
  402ce8:	ldrb	w8, [x20, #3]
  402cec:	cmp	w8, #0x20
  402cf0:	b.ne	402f68 <ferror@plt+0x1578>  // b.any
  402cf4:	mov	w8, #0x4                   	// #4
  402cf8:	mov	w9, #0xd                   	// #13
  402cfc:	adrp	x10, 414000 <ferror@plt+0x12610>
  402d00:	add	x10, x10, #0xb58
  402d04:	add	x9, x10, x9, lsl #4
  402d08:	ldr	w21, [x9, #8]
  402d0c:	add	x20, x20, x8
  402d10:	ldp	q0, q1, [x29, #-64]
  402d14:	ldur	q2, [x29, #-32]
  402d18:	ldur	x8, [x29, #-16]
  402d1c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402d20:	add	x1, x1, #0xc31
  402d24:	sub	x2, x29, #0x40
  402d28:	mov	x0, x20
  402d2c:	stp	q0, q1, [sp, #16]
  402d30:	str	q2, [sp, #48]
  402d34:	str	x8, [sp, #64]
  402d38:	bl	401690 <strptime@plt>
  402d3c:	cbz	x0, 402d48 <ferror@plt+0x1358>
  402d40:	ldrb	w8, [x0]
  402d44:	cbz	w8, 4029a4 <ferror@plt+0xfb4>
  402d48:	ldp	q0, q1, [sp, #16]
  402d4c:	ldr	q2, [sp, #48]
  402d50:	ldr	x8, [sp, #64]
  402d54:	adrp	x1, 403000 <ferror@plt+0x1610>
  402d58:	add	x1, x1, #0xc43
  402d5c:	sub	x2, x29, #0x40
  402d60:	mov	x0, x20
  402d64:	stp	q0, q1, [x29, #-64]
  402d68:	stur	q2, [x29, #-32]
  402d6c:	stur	x8, [x29, #-16]
  402d70:	bl	401690 <strptime@plt>
  402d74:	cbz	x0, 402d80 <ferror@plt+0x1390>
  402d78:	ldrb	w8, [x0]
  402d7c:	cbz	w8, 4029a4 <ferror@plt+0xfb4>
  402d80:	ldp	q0, q1, [sp, #16]
  402d84:	ldr	q2, [sp, #48]
  402d88:	ldr	x8, [sp, #64]
  402d8c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402d90:	add	x1, x1, #0xaae
  402d94:	sub	x2, x29, #0x40
  402d98:	mov	x0, x20
  402d9c:	stp	q0, q1, [x29, #-64]
  402da0:	stur	q2, [x29, #-32]
  402da4:	stur	x8, [x29, #-16]
  402da8:	bl	401690 <strptime@plt>
  402dac:	cbz	x0, 402db8 <ferror@plt+0x13c8>
  402db0:	ldrb	w8, [x0]
  402db4:	cbz	w8, 4029a4 <ferror@plt+0xfb4>
  402db8:	ldp	q0, q1, [sp, #16]
  402dbc:	ldr	q2, [sp, #48]
  402dc0:	ldr	x8, [sp, #64]
  402dc4:	adrp	x1, 403000 <ferror@plt+0x1610>
  402dc8:	add	x1, x1, #0xc55
  402dcc:	sub	x2, x29, #0x40
  402dd0:	mov	x0, x20
  402dd4:	stp	q0, q1, [x29, #-64]
  402dd8:	stur	q2, [x29, #-32]
  402ddc:	stur	x8, [x29, #-16]
  402de0:	bl	401690 <strptime@plt>
  402de4:	cbz	x0, 402df0 <ferror@plt+0x1400>
  402de8:	ldrb	w8, [x0]
  402dec:	cbz	w8, 402f60 <ferror@plt+0x1570>
  402df0:	ldp	q0, q1, [sp, #16]
  402df4:	ldr	q2, [sp, #48]
  402df8:	ldr	x8, [sp, #64]
  402dfc:	adrp	x1, 403000 <ferror@plt+0x1610>
  402e00:	add	x1, x1, #0xc64
  402e04:	sub	x2, x29, #0x40
  402e08:	mov	x0, x20
  402e0c:	stp	q0, q1, [x29, #-64]
  402e10:	stur	q2, [x29, #-32]
  402e14:	stur	x8, [x29, #-16]
  402e18:	bl	401690 <strptime@plt>
  402e1c:	cbz	x0, 402e28 <ferror@plt+0x1438>
  402e20:	ldrb	w8, [x0]
  402e24:	cbz	w8, 402f60 <ferror@plt+0x1570>
  402e28:	ldp	q0, q1, [sp, #16]
  402e2c:	ldr	q2, [sp, #48]
  402e30:	ldr	x8, [sp, #64]
  402e34:	adrp	x1, 403000 <ferror@plt+0x1610>
  402e38:	add	x1, x1, #0xc73
  402e3c:	sub	x2, x29, #0x40
  402e40:	mov	x0, x20
  402e44:	stp	q0, q1, [x29, #-64]
  402e48:	stur	q2, [x29, #-32]
  402e4c:	stur	x8, [x29, #-16]
  402e50:	bl	401690 <strptime@plt>
  402e54:	cbz	x0, 402e60 <ferror@plt+0x1470>
  402e58:	ldrb	w8, [x0]
  402e5c:	cbz	w8, 402f5c <ferror@plt+0x156c>
  402e60:	ldp	q0, q1, [sp, #16]
  402e64:	ldr	q2, [sp, #48]
  402e68:	ldr	x8, [sp, #64]
  402e6c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402e70:	add	x1, x1, #0xc7c
  402e74:	sub	x2, x29, #0x40
  402e78:	mov	x0, x20
  402e7c:	stp	q0, q1, [x29, #-64]
  402e80:	stur	q2, [x29, #-32]
  402e84:	stur	x8, [x29, #-16]
  402e88:	bl	401690 <strptime@plt>
  402e8c:	cbz	x0, 402e98 <ferror@plt+0x14a8>
  402e90:	ldrb	w8, [x0]
  402e94:	cbz	w8, 402f5c <ferror@plt+0x156c>
  402e98:	ldp	q0, q1, [sp, #16]
  402e9c:	ldr	q2, [sp, #48]
  402ea0:	ldr	x8, [sp, #64]
  402ea4:	adrp	x1, 403000 <ferror@plt+0x1610>
  402ea8:	add	x1, x1, #0xc4c
  402eac:	sub	x2, x29, #0x40
  402eb0:	mov	x0, x20
  402eb4:	stp	q0, q1, [x29, #-64]
  402eb8:	stur	q2, [x29, #-32]
  402ebc:	stur	x8, [x29, #-16]
  402ec0:	bl	401690 <strptime@plt>
  402ec4:	cbz	x0, 402ed0 <ferror@plt+0x14e0>
  402ec8:	ldrb	w8, [x0]
  402ecc:	cbz	w8, 4029a4 <ferror@plt+0xfb4>
  402ed0:	ldp	q0, q1, [sp, #16]
  402ed4:	ldr	q2, [sp, #48]
  402ed8:	ldr	x8, [sp, #64]
  402edc:	adrp	x1, 403000 <ferror@plt+0x1610>
  402ee0:	add	x1, x1, #0xc6d
  402ee4:	sub	x2, x29, #0x40
  402ee8:	mov	x0, x20
  402eec:	stp	q0, q1, [x29, #-64]
  402ef0:	stur	q2, [x29, #-32]
  402ef4:	stur	x8, [x29, #-16]
  402ef8:	bl	401690 <strptime@plt>
  402efc:	cbz	x0, 402f08 <ferror@plt+0x1518>
  402f00:	ldrb	w8, [x0]
  402f04:	cbz	w8, 402f60 <ferror@plt+0x1570>
  402f08:	ldp	q0, q1, [sp, #16]
  402f0c:	ldr	q2, [sp, #48]
  402f10:	ldr	x8, [sp, #64]
  402f14:	adrp	x1, 403000 <ferror@plt+0x1610>
  402f18:	add	x1, x1, #0xc85
  402f1c:	sub	x2, x29, #0x40
  402f20:	mov	x0, x20
  402f24:	stp	q0, q1, [x29, #-64]
  402f28:	stur	q2, [x29, #-32]
  402f2c:	stur	x8, [x29, #-16]
  402f30:	bl	401690 <strptime@plt>
  402f34:	cbz	x0, 402f40 <ferror@plt+0x1550>
  402f38:	ldrb	w8, [x0]
  402f3c:	cbz	w8, 402f60 <ferror@plt+0x1570>
  402f40:	mov	w20, #0xffffffea            	// #-22
  402f44:	mov	w0, w20
  402f48:	ldp	x20, x19, [sp, #176]
  402f4c:	ldr	x21, [sp, #160]
  402f50:	ldp	x29, x30, [sp, #144]
  402f54:	add	sp, sp, #0xc0
  402f58:	ret
  402f5c:	stur	xzr, [x29, #-60]
  402f60:	stur	wzr, [x29, #-64]
  402f64:	b	4029a4 <ferror@plt+0xfb4>
  402f68:	mov	w21, #0xffffffff            	// #-1
  402f6c:	b	402d10 <ferror@plt+0x1320>
  402f70:	adrp	x0, 403000 <ferror@plt+0x1610>
  402f74:	adrp	x1, 403000 <ferror@plt+0x1610>
  402f78:	adrp	x3, 403000 <ferror@plt+0x1610>
  402f7c:	add	x0, x0, #0xbcc
  402f80:	add	x1, x1, #0xbce
  402f84:	add	x3, x3, #0xbde
  402f88:	mov	w2, #0xc4                  	// #196
  402f8c:	bl	401960 <__assert_fail@plt>
  402f90:	adrp	x0, 403000 <ferror@plt+0x1610>
  402f94:	adrp	x1, 403000 <ferror@plt+0x1610>
  402f98:	adrp	x3, 403000 <ferror@plt+0x1610>
  402f9c:	add	x0, x0, #0xc0a
  402fa0:	add	x1, x1, #0xbce
  402fa4:	add	x3, x3, #0xbde
  402fa8:	mov	w2, #0xc5                  	// #197
  402fac:	bl	401960 <__assert_fail@plt>
  402fb0:	sub	sp, sp, #0x80
  402fb4:	stp	x29, x30, [sp, #32]
  402fb8:	stp	x28, x27, [sp, #48]
  402fbc:	stp	x26, x25, [sp, #64]
  402fc0:	stp	x24, x23, [sp, #80]
  402fc4:	stp	x22, x21, [sp, #96]
  402fc8:	stp	x20, x19, [sp, #112]
  402fcc:	add	x29, sp, #0x20
  402fd0:	cbz	x0, 4031a0 <ferror@plt+0x17b0>
  402fd4:	mov	x26, x1
  402fd8:	cbz	x1, 4031c0 <ferror@plt+0x17d0>
  402fdc:	adrp	x1, 403000 <ferror@plt+0x1610>
  402fe0:	add	x1, x1, #0xd4a
  402fe4:	mov	x20, x0
  402fe8:	bl	401890 <strspn@plt>
  402fec:	add	x23, x20, x0
  402ff0:	ldrb	w8, [x23]
  402ff4:	cbz	w8, 40316c <ferror@plt+0x177c>
  402ff8:	bl	401970 <__errno_location@plt>
  402ffc:	adrp	x21, 403000 <ferror@plt+0x1610>
  403000:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  403004:	mov	x20, x0
  403008:	mov	x19, xzr
  40300c:	add	x21, x21, #0xd4a
  403010:	movk	x28, #0xcccd
  403014:	sub	x1, x29, #0x8
  403018:	mov	w2, #0xa                   	// #10
  40301c:	mov	x0, x23
  403020:	str	wzr, [x20]
  403024:	bl	401640 <strtoll@plt>
  403028:	ldr	w8, [x20]
  40302c:	cmp	w8, #0x1
  403030:	b.ge	403190 <ferror@plt+0x17a0>  // b.tcont
  403034:	mov	x22, x0
  403038:	tbnz	x0, #63, 403198 <ferror@plt+0x17a8>
  40303c:	ldur	x25, [x29, #-8]
  403040:	ldrb	w8, [x25]
  403044:	cmp	w8, #0x2e
  403048:	b.ne	40308c <ferror@plt+0x169c>  // b.any
  40304c:	add	x24, x25, #0x1
  403050:	sub	x1, x29, #0x8
  403054:	mov	w2, #0xa                   	// #10
  403058:	mov	x0, x24
  40305c:	str	wzr, [x20]
  403060:	bl	401640 <strtoll@plt>
  403064:	ldr	w8, [x20]
  403068:	cmp	w8, #0x1
  40306c:	b.ge	403190 <ferror@plt+0x17a0>  // b.tcont
  403070:	mov	x23, x0
  403074:	tbnz	x0, #63, 403198 <ferror@plt+0x17a8>
  403078:	ldur	x25, [x29, #-8]
  40307c:	cmp	x25, x24
  403080:	b.eq	40316c <ferror@plt+0x177c>  // b.none
  403084:	sub	w27, w25, w24
  403088:	b	40309c <ferror@plt+0x16ac>
  40308c:	cmp	x25, x23
  403090:	b.eq	40316c <ferror@plt+0x177c>  // b.none
  403094:	mov	x23, xzr
  403098:	mov	w27, wzr
  40309c:	mov	x0, x25
  4030a0:	mov	x1, x21
  4030a4:	bl	401890 <strspn@plt>
  4030a8:	add	x24, x25, x0
  4030ac:	stur	x24, [x29, #-8]
  4030b0:	cbz	x25, 40316c <ferror@plt+0x177c>
  4030b4:	str	x19, [sp, #16]
  4030b8:	adrp	x19, 414000 <ferror@plt+0x12610>
  4030bc:	mov	x21, xzr
  4030c0:	add	x19, x19, #0xc40
  4030c4:	b	4030d8 <ferror@plt+0x16e8>
  4030c8:	add	x21, x21, #0x1
  4030cc:	cmp	x21, #0x1c
  4030d0:	add	x19, x19, #0x10
  4030d4:	b.eq	40316c <ferror@plt+0x177c>  // b.none
  4030d8:	ldur	x25, [x19, #-8]
  4030dc:	mov	x0, x25
  4030e0:	bl	401600 <strlen@plt>
  4030e4:	cbz	x0, 4030c8 <ferror@plt+0x16d8>
  4030e8:	mov	x2, x0
  4030ec:	mov	x0, x24
  4030f0:	mov	x1, x25
  4030f4:	bl	401710 <strncmp@plt>
  4030f8:	cbnz	w0, 4030c8 <ferror@plt+0x16d8>
  4030fc:	ldr	x19, [x19]
  403100:	str	x26, [sp, #8]
  403104:	mul	x26, x19, x23
  403108:	cbz	w27, 40311c <ferror@plt+0x172c>
  40310c:	umulh	x8, x26, x28
  403110:	subs	w27, w27, #0x1
  403114:	lsr	x26, x8, #3
  403118:	b.ne	40310c <ferror@plt+0x171c>  // b.any
  40311c:	cmp	w21, #0x1c
  403120:	b.cs	40316c <ferror@plt+0x177c>  // b.hs, b.nlast
  403124:	mov	x0, x25
  403128:	bl	401600 <strlen@plt>
  40312c:	ldr	x8, [sp, #16]
  403130:	adrp	x21, 403000 <ferror@plt+0x1610>
  403134:	add	x23, x24, x0
  403138:	add	x21, x21, #0xd4a
  40313c:	madd	x8, x19, x22, x8
  403140:	mov	x0, x23
  403144:	mov	x1, x21
  403148:	add	x19, x8, x26
  40314c:	bl	401890 <strspn@plt>
  403150:	add	x23, x23, x0
  403154:	ldrb	w8, [x23]
  403158:	ldr	x26, [sp, #8]
  40315c:	cbnz	w8, 403014 <ferror@plt+0x1624>
  403160:	mov	w0, wzr
  403164:	str	x19, [x26]
  403168:	b	403170 <ferror@plt+0x1780>
  40316c:	mov	w0, #0xffffffea            	// #-22
  403170:	ldp	x20, x19, [sp, #112]
  403174:	ldp	x22, x21, [sp, #96]
  403178:	ldp	x24, x23, [sp, #80]
  40317c:	ldp	x26, x25, [sp, #64]
  403180:	ldp	x28, x27, [sp, #48]
  403184:	ldp	x29, x30, [sp, #32]
  403188:	add	sp, sp, #0x80
  40318c:	ret
  403190:	neg	w0, w8
  403194:	b	403170 <ferror@plt+0x1780>
  403198:	mov	w0, #0xffffffde            	// #-34
  40319c:	b	403170 <ferror@plt+0x1780>
  4031a0:	adrp	x0, 403000 <ferror@plt+0x1610>
  4031a4:	adrp	x1, 403000 <ferror@plt+0x1610>
  4031a8:	adrp	x3, 403000 <ferror@plt+0x1610>
  4031ac:	add	x0, x0, #0xbcc
  4031b0:	add	x1, x1, #0xbce
  4031b4:	add	x3, x3, #0xd24
  4031b8:	mov	w2, #0x4d                  	// #77
  4031bc:	bl	401960 <__assert_fail@plt>
  4031c0:	adrp	x0, 403000 <ferror@plt+0x1610>
  4031c4:	adrp	x1, 403000 <ferror@plt+0x1610>
  4031c8:	adrp	x3, 403000 <ferror@plt+0x1610>
  4031cc:	add	x0, x0, #0xc0a
  4031d0:	add	x1, x1, #0xbce
  4031d4:	add	x3, x3, #0xd24
  4031d8:	mov	w2, #0x4e                  	// #78
  4031dc:	bl	401960 <__assert_fail@plt>
  4031e0:	ldr	w8, [x0, #32]
  4031e4:	tbnz	w8, #31, 4031f0 <ferror@plt+0x1800>
  4031e8:	ldr	w0, [x0, #40]
  4031ec:	ret
  4031f0:	mov	w0, wzr
  4031f4:	ret
  4031f8:	sub	sp, sp, #0x70
  4031fc:	stp	x22, x21, [sp, #80]
  403200:	stp	x20, x19, [sp, #96]
  403204:	mov	x20, x3
  403208:	mov	x21, x2
  40320c:	mov	w22, w1
  403210:	mov	x19, x0
  403214:	stp	x29, x30, [sp, #64]
  403218:	add	x29, sp, #0x40
  40321c:	tbnz	w1, #6, 40324c <ferror@plt+0x185c>
  403220:	add	x1, sp, #0x8
  403224:	mov	x0, x19
  403228:	bl	401650 <localtime_r@plt>
  40322c:	cbz	x0, 40325c <ferror@plt+0x186c>
  403230:	ldr	x1, [x19, #8]
  403234:	add	x0, sp, #0x8
  403238:	mov	w2, w22
  40323c:	mov	x3, x21
  403240:	mov	x4, x20
  403244:	bl	40328c <ferror@plt+0x189c>
  403248:	b	403278 <ferror@plt+0x1888>
  40324c:	add	x1, sp, #0x8
  403250:	mov	x0, x19
  403254:	bl	401750 <gmtime_r@plt>
  403258:	cbnz	x0, 403230 <ferror@plt+0x1840>
  40325c:	adrp	x1, 403000 <ferror@plt+0x1610>
  403260:	add	x1, x1, #0xc92
  403264:	mov	w2, #0x5                   	// #5
  403268:	bl	401910 <dcgettext@plt>
  40326c:	ldr	x1, [x19]
  403270:	bl	4018e0 <warnx@plt>
  403274:	mov	w0, #0xffffffff            	// #-1
  403278:	ldp	x20, x19, [sp, #96]
  40327c:	ldp	x22, x21, [sp, #80]
  403280:	ldp	x29, x30, [sp, #64]
  403284:	add	sp, sp, #0x70
  403288:	ret
  40328c:	stp	x29, x30, [sp, #-64]!
  403290:	str	x23, [sp, #16]
  403294:	stp	x22, x21, [sp, #32]
  403298:	stp	x20, x19, [sp, #48]
  40329c:	mov	x19, x4
  4032a0:	mov	x20, x3
  4032a4:	mov	w22, w2
  4032a8:	mov	x23, x1
  4032ac:	mov	x21, x0
  4032b0:	mov	x29, sp
  4032b4:	tbnz	w2, #0, 4032f0 <ferror@plt+0x1900>
  4032b8:	tbz	w22, #1, 403334 <ferror@plt+0x1944>
  4032bc:	ldp	w4, w3, [x21, #4]
  4032c0:	ldr	w5, [x21]
  4032c4:	adrp	x2, 403000 <ferror@plt+0x1610>
  4032c8:	add	x2, x2, #0xd5e
  4032cc:	mov	x0, x20
  4032d0:	mov	x1, x19
  4032d4:	bl	4016b0 <snprintf@plt>
  4032d8:	tbnz	w0, #31, 403434 <ferror@plt+0x1a44>
  4032dc:	mov	w8, w0
  4032e0:	subs	x19, x19, x8
  4032e4:	b.cc	403434 <ferror@plt+0x1a44>  // b.lo, b.ul, b.last
  4032e8:	add	x20, x20, x8
  4032ec:	b	403334 <ferror@plt+0x1944>
  4032f0:	ldp	w9, w8, [x21, #16]
  4032f4:	ldr	w5, [x21, #12]
  4032f8:	adrp	x2, 403000 <ferror@plt+0x1610>
  4032fc:	sxtw	x8, w8
  403300:	add	x3, x8, #0x76c
  403304:	add	w4, w9, #0x1
  403308:	add	x2, x2, #0xd4f
  40330c:	mov	x0, x20
  403310:	mov	x1, x19
  403314:	bl	4016b0 <snprintf@plt>
  403318:	tbnz	w0, #31, 403434 <ferror@plt+0x1a44>
  40331c:	mov	w8, w0
  403320:	cmp	x8, x19
  403324:	b.hi	403434 <ferror@plt+0x1a44>  // b.pmore
  403328:	sub	x19, x19, x8
  40332c:	add	x20, x20, x8
  403330:	tbnz	w22, #1, 403388 <ferror@plt+0x1998>
  403334:	tbnz	w22, #3, 403348 <ferror@plt+0x1958>
  403338:	tbz	w22, #4, 403374 <ferror@plt+0x1984>
  40333c:	adrp	x2, 403000 <ferror@plt+0x1610>
  403340:	add	x2, x2, #0xd74
  403344:	b	403350 <ferror@plt+0x1960>
  403348:	adrp	x2, 403000 <ferror@plt+0x1610>
  40334c:	add	x2, x2, #0xd6d
  403350:	mov	x0, x20
  403354:	mov	x1, x19
  403358:	mov	x3, x23
  40335c:	bl	4016b0 <snprintf@plt>
  403360:	tbnz	w0, #31, 403434 <ferror@plt+0x1a44>
  403364:	mov	w8, w0
  403368:	subs	x19, x19, x8
  40336c:	b.cc	403434 <ferror@plt+0x1a44>  // b.lo, b.ul, b.last
  403370:	add	x20, x20, x8
  403374:	tbz	w22, #2, 40342c <ferror@plt+0x1a3c>
  403378:	ldr	w8, [x21, #32]
  40337c:	tbnz	w8, #31, 4033a8 <ferror@plt+0x19b8>
  403380:	ldr	w8, [x21, #40]
  403384:	b	4033ac <ferror@plt+0x19bc>
  403388:	cbz	x19, 403434 <ferror@plt+0x1a44>
  40338c:	tst	w22, #0x20
  403390:	mov	w8, #0x54                  	// #84
  403394:	mov	w9, #0x20                  	// #32
  403398:	csel	w8, w9, w8, eq  // eq = none
  40339c:	strb	w8, [x20], #1
  4033a0:	sub	x19, x19, #0x1
  4033a4:	b	4032bc <ferror@plt+0x18cc>
  4033a8:	mov	w8, wzr
  4033ac:	mov	w9, #0x8889                	// #34953
  4033b0:	movk	w9, #0x8888, lsl #16
  4033b4:	mov	w10, #0xb3c5                	// #46021
  4033b8:	movk	w10, #0x91a2, lsl #16
  4033bc:	smull	x11, w8, w9
  4033c0:	smull	x10, w8, w10
  4033c4:	lsr	x11, x11, #32
  4033c8:	lsr	x10, x10, #32
  4033cc:	add	w11, w11, w8
  4033d0:	add	w8, w10, w8
  4033d4:	asr	w10, w11, #5
  4033d8:	add	w10, w10, w11, lsr #31
  4033dc:	asr	w11, w8, #11
  4033e0:	add	w3, w11, w8, lsr #31
  4033e4:	smull	x8, w10, w9
  4033e8:	lsr	x8, x8, #32
  4033ec:	add	w8, w8, w10
  4033f0:	asr	w9, w8, #5
  4033f4:	add	w8, w9, w8, lsr #31
  4033f8:	mov	w9, #0x3c                  	// #60
  4033fc:	msub	w8, w8, w9, w10
  403400:	cmp	w8, #0x0
  403404:	adrp	x2, 403000 <ferror@plt+0x1610>
  403408:	cneg	w4, w8, mi  // mi = first
  40340c:	add	x2, x2, #0xd7b
  403410:	mov	x0, x20
  403414:	mov	x1, x19
  403418:	bl	4016b0 <snprintf@plt>
  40341c:	tbnz	w0, #31, 403434 <ferror@plt+0x1a44>
  403420:	sxtw	x8, w0
  403424:	cmp	x19, x8
  403428:	b.cc	403434 <ferror@plt+0x1a44>  // b.lo, b.ul, b.last
  40342c:	mov	w0, wzr
  403430:	b	403450 <ferror@plt+0x1a60>
  403434:	adrp	x1, 403000 <ferror@plt+0x1610>
  403438:	add	x1, x1, #0xd86
  40343c:	mov	w2, #0x5                   	// #5
  403440:	mov	x0, xzr
  403444:	bl	401910 <dcgettext@plt>
  403448:	bl	4018e0 <warnx@plt>
  40344c:	mov	w0, #0xffffffff            	// #-1
  403450:	ldp	x20, x19, [sp, #48]
  403454:	ldp	x22, x21, [sp, #32]
  403458:	ldr	x23, [sp, #16]
  40345c:	ldp	x29, x30, [sp], #64
  403460:	ret
  403464:	mov	x4, x3
  403468:	mov	x3, x2
  40346c:	mov	w2, w1
  403470:	mov	x1, xzr
  403474:	b	40328c <ferror@plt+0x189c>
  403478:	sub	sp, sp, #0x70
  40347c:	stp	x22, x21, [sp, #80]
  403480:	stp	x20, x19, [sp, #96]
  403484:	mov	x20, x3
  403488:	mov	x21, x2
  40348c:	mov	w22, w1
  403490:	mov	x19, x0
  403494:	stp	x29, x30, [sp, #64]
  403498:	add	x29, sp, #0x40
  40349c:	tbnz	w1, #6, 4034cc <ferror@plt+0x1adc>
  4034a0:	add	x1, sp, #0x8
  4034a4:	mov	x0, x19
  4034a8:	bl	401650 <localtime_r@plt>
  4034ac:	cbz	x0, 4034dc <ferror@plt+0x1aec>
  4034b0:	add	x0, sp, #0x8
  4034b4:	mov	x1, xzr
  4034b8:	mov	w2, w22
  4034bc:	mov	x3, x21
  4034c0:	mov	x4, x20
  4034c4:	bl	40328c <ferror@plt+0x189c>
  4034c8:	b	4034f8 <ferror@plt+0x1b08>
  4034cc:	add	x1, sp, #0x8
  4034d0:	mov	x0, x19
  4034d4:	bl	401750 <gmtime_r@plt>
  4034d8:	cbnz	x0, 4034b0 <ferror@plt+0x1ac0>
  4034dc:	adrp	x1, 403000 <ferror@plt+0x1610>
  4034e0:	add	x1, x1, #0xc92
  4034e4:	mov	w2, #0x5                   	// #5
  4034e8:	bl	401910 <dcgettext@plt>
  4034ec:	mov	x1, x19
  4034f0:	bl	4018e0 <warnx@plt>
  4034f4:	mov	w0, #0xffffffff            	// #-1
  4034f8:	ldp	x20, x19, [sp, #96]
  4034fc:	ldp	x22, x21, [sp, #80]
  403500:	ldp	x29, x30, [sp, #64]
  403504:	add	sp, sp, #0x70
  403508:	ret
  40350c:	sub	sp, sp, #0xb0
  403510:	stp	x29, x30, [sp, #112]
  403514:	stp	x22, x21, [sp, #144]
  403518:	stp	x20, x19, [sp, #160]
  40351c:	ldr	x8, [x1]
  403520:	str	x23, [sp, #128]
  403524:	mov	x19, x4
  403528:	mov	x20, x3
  40352c:	mov	w21, w2
  403530:	mov	x22, x1
  403534:	mov	x23, x0
  403538:	add	x29, sp, #0x70
  40353c:	cbnz	x8, 40354c <ferror@plt+0x1b5c>
  403540:	mov	x0, x22
  403544:	mov	x1, xzr
  403548:	bl	401740 <gettimeofday@plt>
  40354c:	add	x1, sp, #0x38
  403550:	mov	x0, x23
  403554:	bl	401650 <localtime_r@plt>
  403558:	mov	x1, sp
  40355c:	mov	x0, x22
  403560:	bl	401650 <localtime_r@plt>
  403564:	ldr	w8, [sp, #76]
  403568:	ldr	w9, [sp, #20]
  40356c:	cmp	w8, w9
  403570:	b.ne	4035bc <ferror@plt+0x1bcc>  // b.any
  403574:	ldr	w10, [sp, #84]
  403578:	ldr	w11, [sp, #28]
  40357c:	cmp	w10, w11
  403580:	b.ne	4035bc <ferror@plt+0x1bcc>  // b.any
  403584:	ldp	w4, w3, [sp, #60]
  403588:	adrp	x2, 403000 <ferror@plt+0x1610>
  40358c:	add	x2, x2, #0xd63
  403590:	mov	x0, x20
  403594:	mov	x1, x19
  403598:	bl	4016b0 <snprintf@plt>
  40359c:	mov	w8, w0
  4035a0:	mov	w0, #0xffffffff            	// #-1
  4035a4:	tbnz	w8, #31, 4035fc <ferror@plt+0x1c0c>
  4035a8:	sxtw	x8, w8
  4035ac:	cmp	x8, x19
  4035b0:	b.hi	4035fc <ferror@plt+0x1c0c>  // b.pmore
  4035b4:	mov	w0, wzr
  4035b8:	b	4035fc <ferror@plt+0x1c0c>
  4035bc:	adrp	x10, 403000 <ferror@plt+0x1610>
  4035c0:	adrp	x11, 403000 <ferror@plt+0x1610>
  4035c4:	add	x10, x10, #0xcac
  4035c8:	add	x11, x11, #0xcba
  4035cc:	tst	w21, #0x2
  4035d0:	adrp	x12, 403000 <ferror@plt+0x1610>
  4035d4:	add	x12, x12, #0xcb7
  4035d8:	csel	x10, x11, x10, eq  // eq = none
  4035dc:	cmp	w8, w9
  4035e0:	csel	x2, x10, x12, eq  // eq = none
  4035e4:	add	x3, sp, #0x38
  4035e8:	mov	x0, x20
  4035ec:	mov	x1, x19
  4035f0:	bl	401660 <strftime@plt>
  4035f4:	cmp	w0, #0x1
  4035f8:	csetm	w0, lt  // lt = tstop
  4035fc:	ldp	x20, x19, [sp, #160]
  403600:	ldp	x22, x21, [sp, #144]
  403604:	ldr	x23, [sp, #128]
  403608:	ldp	x29, x30, [sp, #112]
  40360c:	add	sp, sp, #0xb0
  403610:	ret
  403614:	nop
  403618:	stp	x29, x30, [sp, #-64]!
  40361c:	mov	x29, sp
  403620:	stp	x19, x20, [sp, #16]
  403624:	adrp	x20, 414000 <ferror@plt+0x12610>
  403628:	add	x20, x20, #0xb50
  40362c:	stp	x21, x22, [sp, #32]
  403630:	adrp	x21, 414000 <ferror@plt+0x12610>
  403634:	add	x21, x21, #0xb48
  403638:	sub	x20, x20, x21
  40363c:	mov	w22, w0
  403640:	stp	x23, x24, [sp, #48]
  403644:	mov	x23, x1
  403648:	mov	x24, x2
  40364c:	bl	4015b0 <_exit@plt-0x40>
  403650:	cmp	xzr, x20, asr #3
  403654:	b.eq	403680 <ferror@plt+0x1c90>  // b.none
  403658:	asr	x20, x20, #3
  40365c:	mov	x19, #0x0                   	// #0
  403660:	ldr	x3, [x21, x19, lsl #3]
  403664:	mov	x2, x24
  403668:	add	x19, x19, #0x1
  40366c:	mov	x1, x23
  403670:	mov	w0, w22
  403674:	blr	x3
  403678:	cmp	x20, x19
  40367c:	b.ne	403660 <ferror@plt+0x1c70>  // b.any
  403680:	ldp	x19, x20, [sp, #16]
  403684:	ldp	x21, x22, [sp, #32]
  403688:	ldp	x23, x24, [sp, #48]
  40368c:	ldp	x29, x30, [sp], #64
  403690:	ret
  403694:	nop
  403698:	ret
  40369c:	nop
  4036a0:	adrp	x2, 415000 <ferror@plt+0x13610>
  4036a4:	mov	x1, #0x0                   	// #0
  4036a8:	ldr	x2, [x2, #528]
  4036ac:	b	401670 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004036b0 <.fini>:
  4036b0:	stp	x29, x30, [sp, #-16]!
  4036b4:	mov	x29, sp
  4036b8:	ldp	x29, x30, [sp], #16
  4036bc:	ret
