set_max_delay 10 -rise -from port* -fall_from clk2 -to * -rise_to * -ignore_clock_latency -probe -reset_path
