
*** Running vivado
    with args -log Topmodule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Topmodule.tcl


ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Topmodule.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 446.035 ; gain = 163.695
Command: synth_design -top Topmodule -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24700
INFO: [Synth 8-11241] undeclared symbol 'enaa', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:58]
INFO: [Synth 8-11241] undeclared symbol 'enb', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:63]
INFO: [Synth 8-11241] undeclared symbol 'IPready', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:45]
INFO: [Synth 8-11241] undeclared symbol 'BFQueryPos', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:46]
INFO: [Synth 8-11241] undeclared symbol 'BFQueryNeg', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:46]
INFO: [Synth 8-11241] undeclared symbol 'TruePos', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:46]
INFO: [Synth 8-11241] undeclared symbol 'FalsePos', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:46]
INFO: [Synth 8-11241] undeclared symbol 'Nomatch', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:46]
INFO: [Synth 8-11241] undeclared symbol 'IPgo', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:46]
INFO: [Synth 8-11241] undeclared symbol 'IP_on', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:48]
INFO: [Synth 8-11241] undeclared symbol 'crc_on', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:48]
INFO: [Synth 8-11241] undeclared symbol 'BFQuery', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:49]
INFO: [Synth 8-11241] undeclared symbol 'hashAccess', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:49]
INFO: [Synth 8-11241] undeclared symbol 'backTrack', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:49]
INFO: [Synth 8-11241] undeclared symbol 'crc_take', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:49]
INFO: [Synth 8-11241] undeclared symbol 'done', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:49]
INFO: [Synth 8-11241] undeclared symbol 'first', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:49]
INFO: [Synth 8-11241] undeclared symbol 'IP_Addr', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:53]
INFO: [Synth 8-11241] undeclared symbol 'No_of_BF_accesses', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:61]
INFO: [Synth 8-11241] undeclared symbol 'BMP', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:69]
INFO: [Synth 8-11241] undeclared symbol 'No_of_hash_accesses', assumed default net type 'wire' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:69]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1287.094 ; gain = 409.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Topmodule' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:4]
INFO: [Synth 8-6157] synthesizing module 'Clk_dur_mod' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Clk_dur_mod.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clk_dur_mod' (0#1) [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Clk_dur_mod.v:3]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Controller.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Controller.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Controller.v:4]
INFO: [Synth 8-6157] synthesizing module 'CRC' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/CRC.v:4]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/opq20/LP_project/LP_project.runs/synth_1/.Xil/Vivado-14036-NAA_JS/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [C:/Users/opq20/LP_project/LP_project.runs/synth_1/.Xil/Vivado-14036-NAA_JS/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CRC' (0#1) [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/CRC.v:4]
INFO: [Synth 8-6157] synthesizing module 'SearchBF' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SearchBF' (0#1) [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'No_of_BF_accesses' does not match port width (6) of module 'SearchBF' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:61]
INFO: [Synth 8-6157] synthesizing module 'SearchHT' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:7]
INFO: [Synth 8-6157] synthesizing module 'hashtable' [C:/Users/opq20/LP_project/LP_project.runs/synth_1/.Xil/Vivado-14036-NAA_JS/realtime/hashtable_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hashtable' (0#1) [C:/Users/opq20/LP_project/LP_project.runs/synth_1/.Xil/Vivado-14036-NAA_JS/realtime/hashtable_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bmpstore' [C:/Users/opq20/LP_project/LP_project.runs/synth_1/.Xil/Vivado-14036-NAA_JS/realtime/bmpstore_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bmpstore' (0#1) [C:/Users/opq20/LP_project/LP_project.runs/synth_1/.Xil/Vivado-14036-NAA_JS/realtime/bmpstore_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addrb' does not match port width (12) of module 'bmpstore' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:210]
INFO: [Synth 8-6155] done synthesizing module 'SearchHT' (0#1) [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:7]
WARNING: [Synth 8-689] width (1) of port connection 'BMP' does not match port width (15) of module 'SearchHT' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:69]
WARNING: [Synth 8-689] width (1) of port connection 'No_of_hash_accesses' does not match port width (6) of module 'SearchHT' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:69]
INFO: [Synth 8-6157] synthesizing module 'IPAddr' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/IPAddr.v:3]
INFO: [Synth 8-6157] synthesizing module 'IPaddr' [C:/Users/opq20/LP_project/LP_project.runs/synth_1/.Xil/Vivado-14036-NAA_JS/realtime/IPaddr_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IPaddr' (0#1) [C:/Users/opq20/LP_project/LP_project.runs/synth_1/.Xil/Vivado-14036-NAA_JS/realtime/IPaddr_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IPAddr' (0#1) [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/IPAddr.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IP_Addr' does not match port width (32) of module 'IPAddr' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:76]
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Display.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Display.v:73]
INFO: [Synth 8-226] default block is never used [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Display.v:83]
INFO: [Synth 8-6155] done synthesizing module 'Display' (0#1) [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Topmodule' (0#1) [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/Topmodule.v:4]
WARNING: [Synth 8-6014] Unused sequential element CRC_code_reg_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:41]
WARNING: [Synth 8-6014] Unused sequential element BF_h1_index_reg_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:61]
WARNING: [Synth 8-6014] Unused sequential element BF_h2_index_reg_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:62]
WARNING: [Synth 8-6014] Unused sequential element BF_h3_index_reg_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:63]
WARNING: [Synth 8-6014] Unused sequential element BF_h4_index_reg_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:64]
WARNING: [Synth 8-6014] Unused sequential element BF_h5_index_reg_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:65]
WARNING: [Synth 8-6014] Unused sequential element BF_h6_index_reg_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:66]
WARNING: [Synth 8-6014] Unused sequential element BF1_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:79]
WARNING: [Synth 8-6014] Unused sequential element BF2_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:79]
WARNING: [Synth 8-6014] Unused sequential element BF3_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:79]
WARNING: [Synth 8-6014] Unused sequential element BF4_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:80]
WARNING: [Synth 8-6014] Unused sequential element BF5_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:80]
WARNING: [Synth 8-6014] Unused sequential element BF6_reg was removed.  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:80]
WARNING: [Synth 8-3848] Net BFQueryPos in module/entity SearchBF does not have driver. [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:5]
WARNING: [Synth 8-3848] Net BFQueryNeg in module/entity SearchBF does not have driver. [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchBF.v:5]
WARNING: [Synth 8-7137] Register FalsePos_reg in module SearchHT has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:107]
WARNING: [Synth 8-7137] Register TruePos_reg in module SearchHT has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:108]
WARNING: [Synth 8-7137] Register Nomatch_reg in module SearchHT has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:109]
WARNING: [Synth 8-7137] Register BMP_reg in module SearchHT has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:111]
WARNING: [Synth 8-7137] Register weab_reg in module SearchHT has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/SearchHT.v:59]
WARNING: [Synth 8-7129] Port Start in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW0 in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[14] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[13] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[12] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[11] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[10] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[9] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[8] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[7] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[6] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[5] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[4] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[3] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[2] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[1] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port BMP[0] in module Display is either unconnected or has no load
WARNING: [Synth 8-7129] Port Start in module IPAddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[63] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[62] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[61] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[60] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[59] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[58] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[57] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[56] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[55] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[54] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[53] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[52] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[51] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[50] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[49] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[48] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[47] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[46] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[45] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[44] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[43] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[42] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[41] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[40] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[39] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[38] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[37] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[36] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[35] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[34] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[33] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[32] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[31] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[30] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[29] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[28] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[27] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[26] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[12] in module SearchHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port Length[5] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port Length[4] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port Length[3] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port Length[2] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port Length[1] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port Length[0] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[63] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[62] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[61] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[60] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[59] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[58] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[57] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[56] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[55] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[54] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[53] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[52] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[51] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[50] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[49] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[48] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[47] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[46] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[45] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[44] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[43] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[42] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[41] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[40] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[39] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[38] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[37] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[36] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[35] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[34] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[33] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[32] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[31] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[30] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[29] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[28] in module SearchBF is either unconnected or has no load
WARNING: [Synth 8-7129] Port CRC_code[27] in module SearchBF is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.836 ; gain = 509.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.836 ; gain = 509.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.836 ; gain = 509.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1387.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/opq20/LP_project/LP_project.gen/sources_1/ip/hashtable/hashtable/hashtable_in_context.xdc] for cell 'SH/ht_mem'
Finished Parsing XDC File [c:/Users/opq20/LP_project/LP_project.gen/sources_1/ip/hashtable/hashtable/hashtable_in_context.xdc] for cell 'SH/ht_mem'
Parsing XDC File [c:/Users/opq20/LP_project/LP_project.gen/sources_1/ip/IPaddr/IPaddr/IPaddr_in_context.xdc] for cell 'IA/IP'
Finished Parsing XDC File [c:/Users/opq20/LP_project/LP_project.gen/sources_1/ip/IPaddr/IPaddr/IPaddr_in_context.xdc] for cell 'IA/IP'
Parsing XDC File [c:/Users/opq20/LP_project/LP_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'CR1/crcmem'
Finished Parsing XDC File [c:/Users/opq20/LP_project/LP_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'CR1/crcmem'
Parsing XDC File [c:/Users/opq20/LP_project/LP_project.gen/sources_1/ip/bmpstore/bmpstore/bmpstore_in_context.xdc] for cell 'SH/bkmem'
Finished Parsing XDC File [c:/Users/opq20/LP_project/LP_project.gen/sources_1/ip/bmpstore/bmpstore/bmpstore_in_context.xdc] for cell 'SH/bkmem'
Parsing XDC File [C:/Users/opq20/LP_project/LP_project.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/opq20/LP_project/LP_project.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/opq20/LP_project/LP_project.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Topmodule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Topmodule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1486.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1486.812 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'CR1/crcmem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'IA/IP' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'SH/bkmem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'SH/ht_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for SH/ht_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for IA/IP. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CR1/crcmem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SH/bkmem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'preState_reg' in module 'Controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SearchHT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Start |                         00000001 |                              111
                 Initial |                         00000010 |                              000
                   goCRC |                         00000100 |                              001
                 TakeCRC |                         00001000 |                              010
                      BF |                         00010000 |                              011
                      HT |                         00100000 |                              100
                      BT |                         01000000 |                              101
                    Done |                         10000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'preState_reg' using encoding 'one-hot' in module 'Controller'
WARNING: [Synth 8-327] inferring latch for variable 'CRC_reg' [C:/Users/opq20/LP_project/LP_project.srcs/sources_1/new/CRC.v:62]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READ_H1 |                              001 |                              001
                 PROCESS |                              010 |                              011
                 READ_H2 |                              011 |                              010
                PROCESS2 |                              100 |                              100
                   FINAL |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SearchHT'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	               64 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	  33 Input   32 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   6 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   2 Input    7 Bit        Muxes := 3     
	  32 Input    7 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	   8 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (C1/FSM_onehot_preState_reg[7]) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (C1/FSM_onehot_preState_reg[6]) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (C1/FSM_onehot_preState_reg[5]) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (C1/FSM_onehot_preState_reg[4]) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (C1/FSM_onehot_preState_reg[3]) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_15) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_16) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_17) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_18) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_19) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_20) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_21) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_22) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_23) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_24) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_25) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_26) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_27) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_28) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (BMP_regi_29) is unused and will be removed from module Topmodule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Display     | seg0       | 64x7          | LUT            | 
|Display     | seg1       | 64x6          | LUT            | 
|Topmodule   | DP/seg6    | 32x7          | LUT            | 
|Topmodule   | DP/seg0    | 64x7          | LUT            | 
|Topmodule   | DP/seg1    | 64x6          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SH/FSM_sequential_state_reg[2]) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (SH/FSM_sequential_state_reg[1]) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (SH/FSM_sequential_state_reg[0]) is unused and will be removed from module Topmodule.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module Topmodule.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
|2     |IPaddr        |         1|
|3     |hashtable     |         1|
|4     |bmpstore      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |IPaddr      |     1|
|2     |blk_mem_gen |     1|
|3     |bmpstore    |     1|
|4     |hashtable   |     1|
|5     |BUFG        |     2|
|6     |CARRY4      |     3|
|7     |LUT1        |     4|
|8     |LUT2        |    25|
|9     |LUT3        |    84|
|10    |LUT4        |    11|
|11    |LUT5        |    17|
|12    |LUT6        |    51|
|13    |FDCE        |    83|
|14    |FDPE        |    46|
|15    |FDRE        |     7|
|16    |LDC         |    28|
|17    |LDP         |    36|
|18    |IBUF        |     2|
|19    |OBUF        |    18|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1486.820 ; gain = 608.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1486.820 ; gain = 509.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1486.820 ; gain = 608.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1486.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1486.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LDC => LDCE: 28 instances
  LDP => LDPE: 36 instances

Synth Design complete | Checksum: f5192c91
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1486.820 ; gain = 1007.535
INFO: [Common 17-1381] The checkpoint 'C:/Users/opq20/LP_project/LP_project.runs/synth_1/Topmodule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Topmodule_utilization_synth.rpt -pb Topmodule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 19:31:12 2025...
