
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004804                       # Number of seconds simulated
sim_ticks                                  4804253271                       # Number of ticks simulated
final_tick                                 4804253271                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99283                       # Simulator instruction rate (inst/s)
host_op_rate                                   200264                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12035903                       # Simulator tick rate (ticks/s)
host_mem_usage                               33958904                       # Number of bytes of host memory used
host_seconds                                   399.16                       # Real time elapsed on the host
sim_insts                                    39629651                       # Number of instructions simulated
sim_ops                                      79937287                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         183872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         786048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         183424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         781312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         183424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         779264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         189440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         805952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3892736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       183872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       183424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       183424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       189440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        740160                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            2873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           12282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           12208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           12176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            2960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           12593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               60824                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          38272753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         163615021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          38179503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         162629228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          38179503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         162202939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          39431726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         167758017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             810268689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     38272753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     38179503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     38179503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     39431726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        154063485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         38272753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        163615021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         38179503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        162629228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         38179503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        162202939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         39431726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        167758017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            810268689                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                5783004                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          5783004                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           464935                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             5302202                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 254312                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             59908                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        5302202                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1958865                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         3343337                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted       314363                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    2964379                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    1557130                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        50732                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         8331                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    2274874                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                         1118                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   53                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        14427188                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2708750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      23310049                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    5783004                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           2213177                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     11024964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 931798                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                         8                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                 427                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4643                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         1939                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          517                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  2274041                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               104758                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          14207147                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.351754                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.674149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 7050453     49.63%     49.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  354830      2.50%     52.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  282010      1.98%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  397403      2.80%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  276392      1.95%     58.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  381693      2.69%     61.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  484063      3.41%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  253038      1.78%     66.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4727265     33.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            14207147                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.400841                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.615703                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2283418                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              5522794                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  5027253                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               907783                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                465899                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              42835061                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                465899                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 2792223                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2167982                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          4232                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  5353682                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              3423129                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              40335589                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                15444                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                980607                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                217219                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               2151137                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           48655673                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            106279533                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        61587393                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          2176812                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             24712954                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                23942719                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               173                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           181                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  3254362                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             3908514                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2179430                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           173223                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          122745                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  35693396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               7794                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 29167580                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           240603                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       15745457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     27677534                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          5956                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     14207147                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.053022                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.436485                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            6492646     45.70%     45.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1368037      9.63%     55.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1334904      9.40%     64.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1003019      7.06%     71.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1178437      8.29%     80.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             815959      5.74%     85.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1059060      7.45%     93.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             667905      4.70%     97.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             287180      2.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       14207147                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 743688     92.31%     92.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     92.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     92.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                12206      1.52%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 16136      2.00%     95.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                20663      2.56%     98.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            11040      1.37%     99.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            1922      0.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           726088      2.49%      2.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             22810284     78.20%     80.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8405      0.03%     80.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               166281      0.57%     81.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             630893      2.16%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2790319      9.57%     93.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1626824      5.58%     98.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         360070      1.23%     99.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         48416      0.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              29167580                       # Type of FU issued
system.cpu0.iq.rate                          2.021709                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     805655                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.027622                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          71353574                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         49479931                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     26573849                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            2234991                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           1967526                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      1008286                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              28120789                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                1126358                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          189209                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1939261                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         2784                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          895                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       984975                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        13536                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                465899                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1904126                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               172535                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           35701200                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            46207                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              3908514                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             2179430                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              2952                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  3082                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               167559                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           895                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        147442                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       462528                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              609970                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             28045189                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2947652                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1122391                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           10                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4501193                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 3024589                       # Number of branches executed
system.cpu0.iew.exec_stores                   1553541                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.943912                       # Inst execution rate
system.cpu0.iew.wb_sent                      27788029                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     27582135                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 20354094                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 36268496                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.911816                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.561206                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       15747485                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           1838                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           465315                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     11878536                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.679983                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.442170                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5964296     50.21%     50.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1880207     15.83%     66.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       942821      7.94%     73.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1007693      8.48%     82.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       575097      4.84%     87.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       275639      2.32%     89.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       135206      1.14%     90.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       103630      0.87%     91.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       993947      8.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     11878536                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             9889373                       # Number of instructions committed
system.cpu0.commit.committedOps              19955733                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3163708                       # Number of memory references committed
system.cpu0.commit.loads                      1969253                       # Number of loads committed
system.cpu0.commit.membars                       1190                       # Number of memory barriers committed
system.cpu0.commit.branches                   2438419                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    724304                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 19069926                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              108293                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       478550      2.40%      2.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15722747     78.79%     81.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7517      0.04%     81.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          141889      0.71%     81.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        441322      2.21%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1764666      8.84%     92.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1159855      5.81%     98.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       204587      1.03%     99.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        34600      0.17%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         19955733                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               993947                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    46587807                       # The number of ROB reads
system.cpu0.rob.rob_writes                   73763336                       # The number of ROB writes
system.cpu0.timesIdled                           1744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         220041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    9889373                       # Number of Instructions Simulated
system.cpu0.committedOps                     19955733                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.458858                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.458858                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.685468                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.685468                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                39235129                       # number of integer regfile reads
system.cpu0.int_regfile_writes               22351936                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  1485173                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  844277                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 16417248                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                10198826                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               10273945                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            44635                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.566370                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3836483                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            45147                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            84.977584                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   508.566370                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.993294                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993294                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          318                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         31304619                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        31304619                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      2659672                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2659672                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1175491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1175491                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3835163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3835163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3835163                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3835163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        51334                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        51334                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        20937                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20937                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        72271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         72271                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        72271                       # number of overall misses
system.cpu0.dcache.overall_misses::total        72271                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    444452103                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    444452103                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    869142652                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    869142652                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1313594755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1313594755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1313594755                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1313594755                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2711006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2711006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1196428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1196428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3907434                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3907434                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3907434                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3907434                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.018935                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018935                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.017500                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017500                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.018496                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018496                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.018496                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018496                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data  8658.045409                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8658.045409                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41512.282180                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41512.282180                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 18175.959306                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18175.959306                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 18175.959306                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18175.959306                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6775                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              693                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.776335                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        38963                       # number of writebacks
system.cpu0.dcache.writebacks::total            38963                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        25971                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25971                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data           26                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        25997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        25997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        25997                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        25997                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        25363                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        25363                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        20911                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        20911                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        46274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        46274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        46274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        46274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    206364429                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    206364429                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    854456353                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    854456353                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1060820782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1060820782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1060820782                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1060820782                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.009356                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009356                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.017478                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017478                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.011843                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011843                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.011843                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011843                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  8136.436108                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8136.436108                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 40861.573000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40861.573000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22924.769460                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22924.769460                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22924.769460                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22924.769460                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            12334                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.506784                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2259613                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            12846                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           175.900125                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.506784                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.995130                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995130                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18205172                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18205172                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      2259635                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2259635                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2259635                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2259635                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2259635                       # number of overall hits
system.cpu0.icache.overall_hits::total        2259635                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        14404                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        14404                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        14404                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         14404                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        14404                       # number of overall misses
system.cpu0.icache.overall_misses::total        14404                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    302081613                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    302081613                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    302081613                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    302081613                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    302081613                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    302081613                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2274039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2274039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2274039                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2274039                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2274039                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2274039                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.006334                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006334                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.006334                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006334                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.006334                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006334                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 20972.064218                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20972.064218                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 20972.064218                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20972.064218                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 20972.064218                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20972.064218                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2411                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.229167                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        12334                       # number of writebacks
system.cpu0.icache.writebacks::total            12334                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1544                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1544                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1544                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1544                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1544                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1544                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        12860                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        12860                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        12860                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        12860                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        12860                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        12860                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    236431662                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    236431662                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    236431662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    236431662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    236431662                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    236431662                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005655                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005655                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005655                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005655                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 18385.043701                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18385.043701                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 18385.043701                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18385.043701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 18385.043701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18385.043701                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           22835                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3992.158159                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             89013                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           26931                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.305224                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks   261.519449                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   415.973936                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3314.664773                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.063848                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.101556                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.809244                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.974648                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1404                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2061                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          491095                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         491095                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        38963                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        38963                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks        12300                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        12300                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data         1130                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1130                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data         3979                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         3979                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst         9478                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total         9478                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data        19721                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        19721                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst         9478                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data        23700                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          33178                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst         9478                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data        23700                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         33178                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data        15806                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        15806                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         3370                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         3370                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         5642                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         5642                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         3370                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        21448                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        24818                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         3370                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        21448                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        24818                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    817893954                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    817893954                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    194960844                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    194960844                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data    120119760                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    120119760                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    194960844                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    938013714                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   1132974558                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    194960844                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    938013714                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   1132974558                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        38963                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        38963                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks        12300                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        12300                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data         1132                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1132                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data        19785                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        19785                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst        12848                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total        12848                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        25363                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        25363                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst        12848                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        45148                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        57996                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst        12848                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        45148                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        57996                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.001767                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001767                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.798888                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.798888                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.262298                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.262298                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.222450                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.222450                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.262298                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.475060                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.427926                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.262298                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.475060                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.427926                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 51745.789827                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 51745.789827                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 57851.882493                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 57851.882493                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 21290.280043                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 21290.280043                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 57851.882493                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 43734.320869                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 45651.323958                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 57851.882493                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 43734.320869                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 45651.323958                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks        17249                       # number of writebacks
system.cpu0.l2cache.writebacks::total           17249                       # number of writebacks
system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           93                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           93                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        15806                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        15806                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         3370                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         3370                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         5641                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         5641                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         3370                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        21447                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        24817                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         3370                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        21447                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        24817                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data        24592                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        24592                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    773163351                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    773163351                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    185419457                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    185419457                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data    104119251                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    104119251                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    185419457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    877282602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   1062702059                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    185419457                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    877282602                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   1062702059                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.001767                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001767                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.798888                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.798888                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.262298                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.262298                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.222411                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.222411                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.262298                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.475038                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.427909                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.262298                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.475038                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.427909                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data        12296                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12296                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 48915.813678                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 48915.813678                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 55020.610386                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 55020.610386                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 18457.587484                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 18457.587484                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 55020.610386                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 40904.676738                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 42821.536004                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 55020.610386                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 40904.676738                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 42821.536004                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       116109                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        58097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests          113                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         2557                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         2553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        38223                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        56212                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean        12334                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        11258                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq         1132                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp         1132                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        19785                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        19784                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq        12860                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        25363                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        38042                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       137194                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           175236                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      1611648                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      5383040                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           6994688                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      22847                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic              1104704                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        81975                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.032705                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.178139                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             79298     96.73%     96.73% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              2673      3.26%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 4      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         81975                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      72828099                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy     12848800                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     45482129                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu1.branchPred.lookups                5783302                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          5783302                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           466135                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5291761                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 252142                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             59108                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        5291761                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1954842                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         3336919                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted       315128                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    2963310                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    1553870                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        51103                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         8378                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    2273074                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                         1095                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   53                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        14427188                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2705350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      23355020                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    5783302                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2206984                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     11030738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 934218                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         5                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                 437                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         4929                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         1068                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          331                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  2272269                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               104744                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          14209967                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.352779                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.675435                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 7052920     49.63%     49.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  356079      2.51%     52.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  280887      1.98%     54.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  394977      2.78%     56.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  276643      1.95%     58.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  381011      2.68%     61.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  480095      3.38%     64.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  250945      1.77%     66.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4736410     33.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            14209967                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.400861                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.618820                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 2284319                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              5521160                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5024994                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               912385                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                467109                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              42860253                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                467109                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2794158                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2166821                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          4103                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5355042                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              3422734                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              40356509                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                15474                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                987553                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                217381                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               2147756                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           48658873                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            106257844                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        61585776                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups          2191809                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             24705482                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                23953391                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               168                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           179                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  3253553                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             3905243                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2181585                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           176137                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          136231                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  35687353                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               7101                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 29170770                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           244342                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       15744827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     27613300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          5293                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     14209967                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.052839                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.435855                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6494078     45.70%     45.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1368433      9.63%     55.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1334410      9.39%     64.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1000566      7.04%     71.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1180538      8.31%     80.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             820477      5.77%     85.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1058641      7.45%     93.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             667156      4.69%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             285668      2.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       14209967                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 743532     92.24%     92.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                12064      1.50%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 16444      2.04%     95.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                20588      2.55%     98.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            11279      1.40%     99.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            2162      0.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           729204      2.50%      2.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22811879     78.20%     80.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                8336      0.03%     80.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               166032      0.57%     81.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             632389      2.17%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2786898      9.55%     93.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1623977      5.57%     98.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         362796      1.24%     99.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         49259      0.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              29170770                       # Type of FU issued
system.cpu1.iq.rate                          2.021930                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     806069                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027633                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          71355200                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         49454272                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     26566807                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            2246718                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           1985835                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      1011741                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              28115628                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                1132007                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          189794                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1936119                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         2797                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          888                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       987853                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        13740                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                467109                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1905188                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               172570                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           35694454                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            46488                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              3905243                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2181585                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              2630                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  3066                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               167552                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           888                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        147367                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       465543                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              612910                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             28041743                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2946794                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1129027                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4497042                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3026095                       # Number of branches executed
system.cpu1.iew.exec_stores                   1550248                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.943674                       # Inst execution rate
system.cpu1.iew.wb_sent                      27784224                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     27578548                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 20346356                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 36247823                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.911568                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.561312                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       15746801                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           1808                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           466523                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     11881050                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.679113                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.440360                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5963766     50.20%     50.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1880809     15.83%     66.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       945942      7.96%     73.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1008313      8.49%     82.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       576796      4.85%     87.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       274502      2.31%     89.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       135013      1.14%     90.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       105049      0.88%     91.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       990860      8.34%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     11881050                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9886290                       # Number of instructions committed
system.cpu1.commit.committedOps              19949627                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3162856                       # Number of memory references committed
system.cpu1.commit.loads                      1969124                       # Number of loads committed
system.cpu1.commit.membars                       1170                       # Number of memory barriers committed
system.cpu1.commit.branches                   2437680                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    724295                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 19063847                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              108284                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       478549      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15717502     78.79%     81.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           7517      0.04%     81.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          141889      0.71%     81.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        441314      2.21%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1764538      8.84%     92.99% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1159132      5.81%     98.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       204586      1.03%     99.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        34600      0.17%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19949627                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               990860                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    46586618                       # The number of ROB reads
system.cpu1.rob.rob_writes                   73749902                       # The number of ROB writes
system.cpu1.timesIdled                           1711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         217221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9886290                       # Number of Instructions Simulated
system.cpu1.committedOps                     19949627                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.459313                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.459313                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.685254                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.685254                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                39226926                       # number of integer regfile reads
system.cpu1.int_regfile_writes               22344951                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                  1489315                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  846833                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 16417367                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                10198302                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               10268286                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            44573                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.471648                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3833613                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            45085                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            85.030786                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   508.471648                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.993109                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993109                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31281733                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31281733                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      2657455                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2657455                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1174899                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1174899                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3832354                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3832354                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3832354                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3832354                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        51421                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        51421                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        20806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20806                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        72227                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         72227                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        72227                       # number of overall misses
system.cpu1.dcache.overall_misses::total        72227                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    445037517                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    445037517                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    864331803                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    864331803                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1309369320                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1309369320                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1309369320                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1309369320                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2708876                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2708876                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1195705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1195705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3904581                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3904581                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3904581                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3904581                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.018982                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018982                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.017401                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.017401                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018498                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018498                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.018498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018498                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  8654.781451                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8654.781451                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 41542.430212                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41542.430212                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18128.529774                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18128.529774                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18128.529774                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18128.529774                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         5881                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              662                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     8.883686                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        38874                       # number of writebacks
system.cpu1.dcache.writebacks::total            38874                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        26057                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        26057                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        26071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        26071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        26071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        26071                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        25364                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        25364                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        20792                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        20792                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        46156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        46156                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46156                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    203446683                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    203446683                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    850202613                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    850202613                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1053649296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1053649296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1053649296                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1053649296                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009363                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009363                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.017389                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017389                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011821                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011821                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011821                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011821                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8021.080390                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8021.080390                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 40890.852876                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40890.852876                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22828.002773                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22828.002773                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22828.002773                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22828.002773                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            12158                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.629815                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2257998                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12670                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           178.216101                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.629815                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.995371                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995371                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18190826                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18190826                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      2258014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2258014                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2258014                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2258014                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2258014                       # number of overall hits
system.cpu1.icache.overall_hits::total        2258014                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        14254                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        14254                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        14254                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         14254                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        14254                       # number of overall misses
system.cpu1.icache.overall_misses::total        14254                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    294830871                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    294830871                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    294830871                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    294830871                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    294830871                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    294830871                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2272268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2272268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2272268                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2272268                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2272268                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2272268                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006273                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006273                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006273                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006273                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006273                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006273                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 20684.079627                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20684.079627                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 20684.079627                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20684.079627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 20684.079627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20684.079627                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2338                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.509091                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        12158                       # number of writebacks
system.cpu1.icache.writebacks::total            12158                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         1572                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1572                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         1572                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1572                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         1572                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1572                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        12682                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12682                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        12682                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12682                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        12682                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12682                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    235603492                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    235603492                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    235603492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    235603492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    235603492                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    235603492                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.005581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.005581                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005581                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.005581                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005581                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 18577.786784                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18577.786784                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 18577.786784                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18577.786784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 18577.786784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18577.786784                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           22617                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3990.048680                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             88720                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           26713                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.321229                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks   256.303456                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   384.205732                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3349.539492                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.062574                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.093800                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.817759                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.974133                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1431                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2062                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          488797                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         488797                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        38874                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        38874                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks        12134                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        12134                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data         1076                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         1076                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data         4054                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         4054                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst         9306                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total         9306                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        19796                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        19796                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst         9306                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data        23850                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          33156                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst         9306                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data        23850                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         33156                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data        15668                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15668                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         3365                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         3365                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         5568                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         5568                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         3365                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        21236                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        24601                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         3365                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        21236                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        24601                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    813741777                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    813741777                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    194844294                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    194844294                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data    117015534                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    117015534                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    194844294                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    930757311                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   1125601605                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    194844294                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    930757311                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   1125601605                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        38874                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        38874                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks        12134                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        12134                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data         1076                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         1076                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        19722                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        19722                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst        12671                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total        12671                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        25364                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        25364                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst        12671                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        45086                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        57757                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst        12671                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        45086                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        57757                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.794443                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.794443                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.265567                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.265567                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.219524                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.219524                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.265567                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.471011                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.425940                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.265567                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.471011                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.425940                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 51936.544358                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 51936.544358                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 57903.207727                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 57903.207727                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 21015.720905                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 21015.720905                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 57903.207727                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 43829.219768                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 45754.302874                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 57903.207727                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 43829.219768                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 45754.302874                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks        17044                       # number of writebacks
system.cpu1.l2cache.writebacks::total           17044                       # number of writebacks
system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           85                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           85                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        15668                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15668                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         3365                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         3365                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         5567                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         5567                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         3365                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        21235                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        24600                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         3365                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        21235                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        24600                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    769390971                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    769390971                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    185319333                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    185319333                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data    101235800                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    101235800                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    185319333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    870626771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   1055946104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    185319333                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    870626771                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   1055946104                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.794443                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.794443                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.265567                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.265567                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.219484                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.219484                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.265567                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.470989                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.425922                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.265567                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.470989                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.425922                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 49105.882755                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 49105.882755                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 55072.610104                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 55072.610104                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 18184.982935                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 18184.982935                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 55072.610104                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 40999.612479                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 42924.638374                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 55072.610104                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 40999.612479                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 42924.638374                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       115575                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        57803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           95                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         2558                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         2555                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        38046                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        55918                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean        12158                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        11272                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq         1076                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp         1076                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        19722                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        19721                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq        12682                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        25364                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        37511                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       136896                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           174407                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      1589056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      5373376                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           6962432                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      22628                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic              1091520                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        81461                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.032678                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.178001                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             78802     96.74%     96.74% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              2656      3.26%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 3      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         81461                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      72473787                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy     12671974                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     45400215                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu2.branchPred.lookups                5747478                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          5747478                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           461851                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             5289852                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 251656                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             59026                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        5289852                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1950218                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         3339634                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted       313990                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    2939197                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    1548525                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        50182                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         8520                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    2256284                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                         1172                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   53                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        14427188                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           2688382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      23164139                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    5747478                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2201874                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     11050801                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 925714                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 498                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         5151                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles         1869                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          419                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  2255397                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               103903                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          14209977                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.330150                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.672631                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 7101642     49.98%     49.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  350956      2.47%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  277241      1.95%     54.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  394827      2.78%     57.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  276132      1.94%     59.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  378489      2.66%     61.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  481267      3.39%     65.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  248525      1.75%     66.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 4700898     33.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            14209977                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.398378                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.605589                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2273165                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              5575128                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  4991363                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               907464                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                462857                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              42578385                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                462857                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 2780183                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2126643                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          5330                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5320246                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              3514718                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              40089862                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                14160                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                986836                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                213633                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               2251520                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           48354561                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            105604326                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        61199291                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups          2157188                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             24636717                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                23717836                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               183                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           199                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  3253221                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3869862                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2168123                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           177100                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          140854                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  35473468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               7786                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 29009718                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           241404                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       15589014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     27394110                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          5978                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     14209977                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.041504                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.432956                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6529796     45.95%     45.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1365539      9.61%     55.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1330368      9.36%     64.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             998874      7.03%     71.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1171238      8.24%     80.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             812489      5.72%     85.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1054824      7.42%     93.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             664312      4.67%     98.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             282537      1.99%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       14209977                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 741708     92.32%     92.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     92.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     92.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                12005      1.49%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     93.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 16028      1.99%     95.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                20581      2.56%     98.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead            11047      1.38%     99.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            2042      0.25%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           725950      2.50%      2.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             22697494     78.24%     80.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                7038      0.02%     80.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv               165977      0.57%     81.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             625115      2.15%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2766822      9.54%     93.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1617646      5.58%     98.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         355579      1.23%     99.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         48097      0.17%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              29009718                       # Type of FU issued
system.cpu2.iq.rate                          2.010767                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     803411                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.027695                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          71065604                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         49123362                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     26439539                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            2208624                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           1947718                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       994859                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              27974193                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                1112986                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          189609                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1910240                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         2853                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          898                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       976614                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        13646                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                462857                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1881723                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               159138                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           35481272                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            46974                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3869862                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2168123                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              2952                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  3124                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               154153                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           898                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        145717                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       461290                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              607007                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             27893218                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2922460                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1116500                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           18                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4467436                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3012635                       # Number of branches executed
system.cpu2.iew.exec_stores                   1544976                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.933379                       # Inst execution rate
system.cpu2.iew.wb_sent                      27638386                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     27434398                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 20246024                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 36093539                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.901576                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.560932                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       15591273                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           1808                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           462284                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     11903651                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.671104                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.438701                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      6005992     50.46%     50.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1877468     15.77%     66.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       938752      7.89%     74.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1005649      8.45%     82.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       573688      4.82%     87.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       273312      2.30%     89.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       134058      1.13%     90.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       103195      0.87%     91.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       991537      8.33%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     11903651                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9853988                       # Number of instructions committed
system.cpu2.commit.committedOps              19892240                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3151131                       # Number of memory references committed
system.cpu2.commit.loads                      1959622                       # Number of loads committed
system.cpu2.commit.membars                       1170                       # Number of memory barriers committed
system.cpu2.commit.branches                   2431135                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    716182                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 19011357                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              107660                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       478549      2.41%      2.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15675860     78.80%     81.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           6406      0.03%     81.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv          141889      0.71%     81.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        438405      2.20%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1757495      8.84%     92.99% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1157664      5.82%     98.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       202127      1.02%     99.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        33845      0.17%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19892240                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               991537                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    46395627                       # The number of ROB reads
system.cpu2.rob.rob_writes                   73300835                       # The number of ROB writes
system.cpu2.timesIdled                           1708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         217211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9853988                       # Number of Instructions Simulated
system.cpu2.committedOps                     19892240                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.464096                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.464096                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.683015                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.683015                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                39050058                       # number of integer regfile reads
system.cpu2.int_regfile_writes               22234964                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                  1465176                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  832618                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 16367586                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                10155461                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               10209463                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            43931                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.467194                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3810107                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            44443                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            85.730194                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   508.467194                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.993100                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.993100                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          475                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         31081595                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        31081595                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      2635971                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2635971                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1172934                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1172934                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3808905                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3808905                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3808905                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3808905                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        50160                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        50160                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        20579                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        20579                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data        70739                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70739                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        70739                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70739                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    424954287                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    424954287                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    892133638                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    892133638                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   1317087925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1317087925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   1317087925                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1317087925                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2686131                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2686131                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1193513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1193513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3879644                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3879644                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3879644                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3879644                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.018674                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018674                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.017242                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017242                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.018233                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018233                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.018233                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018233                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  8471.975419                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8471.975419                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 43351.651587                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 43351.651587                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 18618.978569                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 18618.978569                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 18618.978569                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18618.978569                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         5270                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              630                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     8.365079                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        39024                       # number of writebacks
system.cpu2.dcache.writebacks::total            39024                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        25246                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        25246                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           16                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        25262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        25262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        25262                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        25262                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        24914                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        24914                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        20563                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20563                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        45477                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45477                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        45477                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45477                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    193780692                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    193780692                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    877748704                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    877748704                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1071529396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1071529396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1071529396                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1071529396                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009275                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009275                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.017229                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017229                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.011722                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.011722                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.011722                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011722                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  7777.983945                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7777.983945                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 42685.829111                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 42685.829111                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 23562.007081                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23562.007081                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 23562.007081                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23562.007081                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            12286                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.482788                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2241048                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12798                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           175.109236                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   509.482788                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.995084                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995084                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18055969                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18055969                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      2241068                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2241068                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2241068                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2241068                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2241068                       # number of overall hits
system.cpu2.icache.overall_hits::total        2241068                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        14327                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        14327                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        14327                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         14327                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        14327                       # number of overall misses
system.cpu2.icache.overall_misses::total        14327                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    302960734                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    302960734                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    302960734                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    302960734                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    302960734                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    302960734                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2255395                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2255395                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2255395                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2255395                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2255395                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2255395                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006352                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006352                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006352                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006352                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006352                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006352                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 21146.139038                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21146.139038                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 21146.139038                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21146.139038                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 21146.139038                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21146.139038                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1870                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.210526                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        12286                       # number of writebacks
system.cpu2.icache.writebacks::total            12286                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         1518                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1518                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         1518                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1518                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         1518                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1518                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        12809                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        12809                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        12809                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        12809                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        12809                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        12809                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    236739022                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    236739022                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    236739022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    236739022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    236739022                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    236739022                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.005679                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005679                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.005679                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005679                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.005679                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005679                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 18482.240768                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18482.240768                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 18482.240768                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18482.240768                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 18482.240768                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18482.240768                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           21628                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3986.520169                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             88642                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           25724                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.445887                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks   248.425078                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   391.815093                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3346.279999                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.060651                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.095658                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.816963                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.973272                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1369                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2110                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          420                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          483548                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         483548                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        39024                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        39024                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks        12271                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        12271                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data         1036                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1036                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data         3944                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         3944                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst         9422                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total         9422                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data        20176                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        20176                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst         9422                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data        24120                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          33542                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst         9422                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data        24120                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         33542                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data        15586                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15586                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         3377                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         3377                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         4738                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         4738                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         3377                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        20324                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        23701                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         3377                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        20324                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        23701                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    841977846                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    841977846                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    195525612                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    195525612                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data    106639254                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    106639254                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    195525612                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    948617100                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   1144142712                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    195525612                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    948617100                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   1144142712                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        39024                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        39024                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks        12271                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        12271                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data         1036                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1036                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data        19530                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        19530                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst        12799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total        12799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        24914                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        24914                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst        12799                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        44444                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        57243                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst        12799                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        44444                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        57243                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.798054                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.798054                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.263849                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.263849                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.190174                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.190174                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.263849                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.457295                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.414042                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.263849                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.457295                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.414042                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 54021.419607                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 54021.419607                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 57899.204027                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 57899.204027                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 22507.229633                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 22507.229633                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 57899.204027                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 46674.724464                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 48274.026919                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 57899.204027                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 46674.724464                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 48274.026919                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks        16109                       # number of writebacks
system.cpu2.l2cache.writebacks::total           16109                       # number of writebacks
system.cpu2.l2cache.ReadSharedReq_mshr_hits::cpu2.data            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.demand_mshr_hits::cpu2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::cpu2.data            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks           89                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           89                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data        15586                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15586                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         3377                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         3377                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         4737                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         4737                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         3377                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        20323                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        23700                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         3377                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        20323                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        23700                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    797867750                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    797867750                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    185969882                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    185969882                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     93189618                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     93189618                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    185969882                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    891057368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   1077027250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    185969882                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    891057368                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   1077027250                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.798054                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.798054                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.263849                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.263849                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.190134                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.190134                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.263849                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.457272                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.414024                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.263849                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.457272                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.414024                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 51191.309509                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 51191.309509                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 55069.553450                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 55069.553450                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 19672.708043                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 19672.708043                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 55069.553450                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 43844.775279                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 45444.187764                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 55069.553450                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 43844.775279                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 45444.187764                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       114507                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        57249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests           65                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         2447                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         2444                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        37722                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        55133                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean        12286                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict        10426                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq         1036                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp         1036                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq        19530                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp        19530                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq        12809                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        24914                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        37894                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       134890                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           172784                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side      1605440                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      5341888                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           6947328                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      21638                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic              1031616                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        79918                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.031482                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.174833                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             77405     96.86%     96.86% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              2510      3.14%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 3      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         79918                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      72303527                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy     12799276                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     44746865                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu3.branchPred.lookups                5803191                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5803191                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           467797                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             5304702                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 254583                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             59734                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        5304702                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           1963260                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         3341442                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted       318072                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    2989487                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    1580246                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        50933                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         8289                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    2288855                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                         1172                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   54                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        14427188                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           2724318                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      23494284                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    5803191                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           2217843                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     11000880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 937596                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                         5                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 451                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         5023                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles         1852                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          443                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  2287972                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               105167                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          14201770                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.374459                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.676255                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 6999595     49.29%     49.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  356680      2.51%     51.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  283823      2.00%     53.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  399289      2.81%     56.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  280869      1.98%     58.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  383832      2.70%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  484027      3.41%     64.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  254946      1.80%     66.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 4758709     33.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            14201770                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.402240                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.628473                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 2296496                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              5463143                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  5053060                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               920273                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                468798                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              43118586                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                468798                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 2810535                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2176953                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          5600                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  5386580                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              3353304                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              40611630                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                15378                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                990451                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                221729                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               2074192                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           48963452                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            107029102                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        62001157                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups          2250323                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             24927336                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                24036095                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               189                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           200                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  3313623                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3946410                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2209960                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           180298                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          149469                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  35938422                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               8122                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 29370138                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           240083                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       15806855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     27877077                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          6103                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     14201770                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.068062                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.436251                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6419687     45.20%     45.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1385881      9.76%     54.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1346969      9.48%     64.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1016704      7.16%     71.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1186669      8.36%     79.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             826624      5.82%     85.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1062975      7.48%     93.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             667527      4.70%     97.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             288734      2.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       14201770                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 738899     92.17%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                12151      1.52%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 16222      2.02%     95.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                21058      2.63%     98.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead            10985      1.37%     99.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2337      0.29%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           728191      2.48%      2.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             22943958     78.12%     80.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                8344      0.03%     80.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv               166056      0.57%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             645654      2.20%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2804618      9.55%     92.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1644795      5.60%     98.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         373056      1.27%     99.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         55466      0.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              29370138                       # Type of FU issued
system.cpu3.iq.rate                          2.035749                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     801652                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.027295                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          71669602                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         49723711                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     26729250                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            2314179                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           2030520                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses      1044296                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              28277742                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                1165857                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          189940                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1951712                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         2864                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          905                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       995625                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        13511                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         2147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                468798                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1916111                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               168070                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           35946544                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            47871                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3946410                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2209960                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              3077                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  3305                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               162651                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           905                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        146032                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       465896                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              611928                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             28239319                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2973312                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1130819                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4550031                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 3038896                       # Number of branches executed
system.cpu3.iew.exec_stores                   1576719                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.957368                       # Inst execution rate
system.cpu3.iew.wb_sent                      27979986                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     27773546                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 20481000                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 36461480                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.925084                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.561716                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       15808984                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls           2019                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           468208                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     11861779                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.697864                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.451762                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      5903128     49.77%     49.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1893054     15.96%     65.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       946639      7.98%     73.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1015992      8.57%     82.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       576297      4.86%     87.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       278161      2.35%     89.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       137294      1.16%     90.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       104090      0.88%     91.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1007124      8.49%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     11861779                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu3.commit.committedOps              20139687                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3209031                       # Number of memory references committed
system.cpu3.commit.loads                      1994697                       # Number of loads committed
system.cpu3.commit.membars                       1310                       # Number of memory barriers committed
system.cpu3.commit.branches                   2455456                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    756182                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 19237120                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              108627                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       478644      2.38%      2.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15847496     78.69%     81.06% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           7517      0.04%     81.10% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv          141889      0.70%     81.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        455110      2.26%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.07% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1781558      8.85%     92.91% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1173837      5.83%     98.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       213139      1.06%     99.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        40497      0.20%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         20139687                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              1007124                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    46803326                       # The number of ROB reads
system.cpu3.rob.rob_writes                   74265788                       # The number of ROB writes
system.cpu3.timesIdled                           1779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         225418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu3.committedOps                     20139687                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.442719                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.442719                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.693136                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.693136                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                39477682                       # number of integer regfile reads
system.cpu3.int_regfile_writes               22475193                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                  1532916                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  870669                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 16504046                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                10260351                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               10354853                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            47552                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.465981                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3874999                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            48064                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            80.621650                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           135198                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   508.465981                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.993098                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993098                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          503                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         31657376                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        31657376                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      2679565                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2679565                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1194102                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1194102                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3873667                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3873667                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3873667                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3873667                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        55291                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        55291                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        22206                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        22206                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data        77497                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         77497                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        77497                       # number of overall misses
system.cpu3.dcache.overall_misses::total        77497                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    477125730                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    477125730                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    832418412                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    832418412                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   1309544142                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1309544142                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   1309544142                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1309544142                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2734856                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2734856                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1216308                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1216308                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3951164                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3951164                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3951164                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3951164                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.020217                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020217                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.018257                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.018257                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.019614                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019614                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.019614                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019614                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  8629.356134                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8629.356134                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 37486.193461                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 37486.193461                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 16897.997884                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 16897.997884                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16897.997884                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16897.997884                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         7353                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              866                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     8.490762                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        41307                       # number of writebacks
system.cpu3.dcache.writebacks::total            41307                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        28311                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        28311                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        28330                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        28330                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        28330                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        28330                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        26980                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        26980                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        22187                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22187                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        49167                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        49167                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        49167                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        49167                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    217021761                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    217021761                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    817167012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    817167012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1034188773                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1034188773                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1034188773                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1034188773                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.009865                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009865                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.018241                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.018241                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.012444                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012444                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012444                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012444                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  8043.801371                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  8043.801371                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 36830.892505                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36830.892505                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 21034.205321                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21034.205321                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 21034.205321                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21034.205321                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            12390                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.561185                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2273426                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12902                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           176.207255                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   509.561185                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.995237                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995237                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         18316691                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        18316691                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      2273443                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2273443                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2273443                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2273443                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2273443                       # number of overall hits
system.cpu3.icache.overall_hits::total        2273443                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        14529                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        14529                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        14529                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         14529                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        14529                       # number of overall misses
system.cpu3.icache.overall_misses::total        14529                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    306669354                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    306669354                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    306669354                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    306669354                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    306669354                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    306669354                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2287972                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2287972                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2287972                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2287972                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2287972                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2287972                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.006350                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006350                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.006350                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006350                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.006350                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006350                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 21107.395829                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21107.395829                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 21107.395829                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21107.395829                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 21107.395829                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21107.395829                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1881                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          209                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    45.878049                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          209                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        12390                       # number of writebacks
system.cpu3.icache.writebacks::total            12390                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         1614                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1614                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         1614                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1614                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         1614                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1614                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        12915                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12915                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        12915                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12915                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        12915                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        12915                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    242397358                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    242397358                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    242397358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    242397358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    242397358                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    242397358                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.005645                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005645                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.005645                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005645                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 18768.668835                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18768.668835                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 18768.668835                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18768.668835                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 18768.668835                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18768.668835                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           24257                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3997.222534                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             93517                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           28353                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.298311                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks   253.039546                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   390.876838                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3353.306151                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.061777                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.095429                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.818678                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.975884                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1772                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1823                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          516221                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         516221                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        41307                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        41307                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks        12381                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        12381                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data         1106                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         1106                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data         4426                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         4426                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst         9431                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total         9431                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data        20944                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        20944                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst         9431                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data        25370                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          34801                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst         9431                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data        25370                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         34801                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::cpu3.data            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::cpu3.data        16659                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        16659                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         3469                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         3469                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         6035                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6035                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         3469                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        22694                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        26163                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         3469                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        22694                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        26163                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    778068486                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    778068486                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    201026505                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    201026505                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data    125310897                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    125310897                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    201026505                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    903379383                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   1104405888                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    201026505                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    903379383                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   1104405888                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        41307                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        41307                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks        12381                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        12381                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data         1107                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         1107                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data        21085                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        21085                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst        12900                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total        12900                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        26979                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        26979                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst        12900                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        48064                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        60964                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst        12900                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        48064                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        60964                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::cpu3.data     0.000903                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000903                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.790088                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.790088                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.268915                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.268915                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.223693                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.223693                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.268915                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.472162                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.429155                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.268915                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.472162                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.429155                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 46705.593733                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 46705.593733                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 57949.410493                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 57949.410493                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 20764.026015                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 20764.026015                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 57949.410493                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 39806.970256                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 42212.509575                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 57949.410493                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 39806.970256                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 42212.509575                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks        18485                       # number of writebacks
system.cpu3.l2cache.writebacks::total           18485                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           96                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           96                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::cpu3.data            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data        16659                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        16659                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         3469                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         3469                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         6035                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6035                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         3469                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        22694                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        26163                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         3469                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        22694                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        26163                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::cpu3.data        13148                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        13148                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    730923624                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    730923624                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    191218264                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    191218264                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data    108233402                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    108233402                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    191218264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    839157026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   1030375290                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    191218264                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    839157026                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   1030375290                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::cpu3.data     0.000903                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.790088                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.790088                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.268915                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.268915                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.223693                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.223693                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.268915                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.472162                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.429155                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.268915                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.472162                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.429155                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu3.data        13148                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        13148                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 43875.600216                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 43875.600216                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 55122.013260                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 55122.013260                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 17934.283679                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 17934.283679                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 55122.013260                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 36977.043536                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 39382.918243                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 55122.013260                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 36977.043536                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 39382.918243                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       122028                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        61037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         2621                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         2620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        39894                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        59792                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean        12390                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict        12016                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq         1107                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp         1107                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq        21085                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp        21085                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq        12915                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        26979                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        38205                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       145893                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           184098                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side      1618560                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      5719744                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           7338304                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      24272                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic              1184000                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        86344                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.031595                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.174985                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             83617     96.84%     96.84% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              2726      3.16%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         86344                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      76397592                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.6                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy     12906733                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     48384899                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 38827.935061                       # Cycle average of tags in use
system.l3.tags.total_refs                      120193                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     60824                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.976079                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst      2035.899910                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      7650.378421                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      2035.346402                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      7652.328610                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      2045.866935                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      7606.861421                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      2064.265463                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      7736.987899                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.015533                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.058368                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.015528                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.058383                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.015609                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.058036                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.015749                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.059029                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.296234                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         60824                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         2076                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        15386                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        43177                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.464050                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2957128                       # Number of tag accesses
system.l3.tags.data_accesses                  2957128                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        68887                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            68887                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu3.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu0.data              4042                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data              3968                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data              3928                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data              4587                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 16525                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst           497                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data          5122                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst           499                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data          5058                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst           511                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data          4219                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst           509                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data          5514                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             21929                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                  497                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                 9164                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                  499                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                 9026                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                  511                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                 8147                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                  509                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                10101                       # number of demand (read+write) hits
system.l3.demand_hits::total                    38454                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                 497                       # number of overall hits
system.l3.overall_hits::cpu0.data                9164                       # number of overall hits
system.l3.overall_hits::cpu1.inst                 499                       # number of overall hits
system.l3.overall_hits::cpu1.data                9026                       # number of overall hits
system.l3.overall_hits::cpu2.inst                 511                       # number of overall hits
system.l3.overall_hits::cpu2.data                8147                       # number of overall hits
system.l3.overall_hits::cpu3.inst                 509                       # number of overall hits
system.l3.overall_hits::cpu3.data               10101                       # number of overall hits
system.l3.overall_hits::total                   38454                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           11764                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data           11700                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data           11658                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data           12072                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               47194                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         2873                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          519                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         2866                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          509                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         2866                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          518                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         2960                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          521                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           13632                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               2873                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              12283                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               2866                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              12209                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               2866                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              12176                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               2960                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              12593                       # number of demand (read+write) misses
system.l3.demand_misses::total                  60826                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              2873                       # number of overall misses
system.l3.overall_misses::cpu0.data             12283                       # number of overall misses
system.l3.overall_misses::cpu1.inst              2866                       # number of overall misses
system.l3.overall_misses::cpu1.data             12209                       # number of overall misses
system.l3.overall_misses::cpu2.inst              2866                       # number of overall misses
system.l3.overall_misses::cpu2.data             12176                       # number of overall misses
system.l3.overall_misses::cpu3.inst              2960                       # number of overall misses
system.l3.overall_misses::cpu3.data             12593                       # number of overall misses
system.l3.overall_misses::total                 60826                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    668985716                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    666688506                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    695764921                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    618929801                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2650368944                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    164537920                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     35236800                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst    164528991                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     33122697                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst    165143590                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     35915504                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst    170093067                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     34250914                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    802829483                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    164537920                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    704222516                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst    164528991                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    699811203                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst    165143590                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    731680425                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst    170093067                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    653180715                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3453198427                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    164537920                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    704222516                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst    164528991                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    699811203                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst    165143590                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    731680425                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst    170093067                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    653180715                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3453198427                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        68887                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        68887                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         15806                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         15668                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data         15586                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data         16659                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63719                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         3370                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         5641                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         3365                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         5567                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         3377                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         4737                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         3469                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         6035                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         35561                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             3370                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            21447                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             3365                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            21235                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             3377                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            20323                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             3469                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            22694                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                99280                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            3370                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           21447                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            3365                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           21235                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            3377                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           20323                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            3469                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           22694                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               99280                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.744274                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.746745                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.747979                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.724653                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.740658                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.852522                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.092005                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.851709                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.091432                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.848682                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.109352                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.853272                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.086330                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.383341                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.852522                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.572714                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.851709                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.574947                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.848682                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.599124                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.853272                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.554904                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.612671                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.852522                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.572714                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.851709                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.574947                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.848682                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.599124                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.853272                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.554904                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.612671                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 56867.197892                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 56981.923590                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 59681.327929                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 51269.864231                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 56159.023266                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 57270.421163                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 67893.641618                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57407.184578                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 65074.060904                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 57621.629449                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 69334.949807                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 57463.873986                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 65740.717850                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 58893.007849                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 57270.421163                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 57333.103965                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57407.184578                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 57319.289295                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 57621.629449                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 60092.019136                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 57463.873986                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 51868.555150                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 56771.749367                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 57270.421163                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 57333.103965                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57407.184578                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 57319.289295                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 57621.629449                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 60092.019136                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 57463.873986                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 51868.555150                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 56771.749367                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data        11764                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data        11700                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data        11658                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data        12072                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          47194                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         2873                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          519                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         2866                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          509                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         2866                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          518                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         2960                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          521                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        13632                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          2873                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         12283                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          2866                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         12209                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          2866                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         12176                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          2960                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         12593                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             60826                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         2873                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        12283                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         2866                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        12209                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         2866                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        12176                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         2960                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        12593                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            60826                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    588692940                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    586830532                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    616192293                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    536518407                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2328234172                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst    144923402                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     31694378                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst    144959842                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     29649441                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst    145584534                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     32379563                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst    149895508                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     30691922                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    709778590                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst    144923402                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    620387318                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst    144959842                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    616479973                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst    145584534                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    648571856                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst    149895508                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    567210329                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3038012762                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst    144923402                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    620387318                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst    144959842                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    616479973                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst    145584534                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    648571856                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst    149895508                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    567210329                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3038012762                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.744274                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.746745                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.747979                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.724653                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.740658                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.852522                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.092005                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.851709                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.091432                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.848682                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.109352                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.853272                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.086330                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.383341                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.852522                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.572714                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.851709                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.574947                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.848682                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.599124                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.853272                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.554904                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.612671                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.852522                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.572714                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.851709                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.574947                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.848682                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.599124                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.853272                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.554904                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.612671                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 50041.902414                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 50156.455726                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 52855.746526                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 44443.208002                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 49333.266347                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 50443.230769                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 61068.165703                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 50579.149337                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 58250.375246                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 50797.115841                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 62508.808880                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 50640.374324                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 58909.639155                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 52067.091403                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 50443.230769                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 50507.800863                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 50579.149337                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 50493.895733                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 50797.115841                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 53266.413929                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 50640.374324                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 45041.715953                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 49945.956696                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 50443.230769                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 50507.800863                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 50579.149337                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 50493.895733                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 50797.115841                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 53266.413929                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 50640.374324                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 45041.715953                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 49945.956696                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         60826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13632                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47194                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13632                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       121650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       121650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 121650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      3892736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      3892736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3892736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             60826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   60826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               60826                       # Request fanout histogram
system.membus.reqLayer8.occupancy            79279798                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          329963105                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       181019                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        81756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   4804253271                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             35561                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        68887                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           12849                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63719                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63717                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        35561                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        70074                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        69401                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        66711                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        74114                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                280300                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      2692160                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      2665152                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      2547776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      2857472                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               10762560                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            99283                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  99283    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              99283                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          368479043                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          79700681                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          78966196                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          76160575                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             1.6                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          84155334                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
