
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118575                       # Number of seconds simulated
sim_ticks                                118574562029                       # Number of ticks simulated
final_tick                               1171243580094                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93732                       # Simulator instruction rate (inst/s)
host_op_rate                                   118237                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2528617                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913796                       # Number of bytes of host memory used
host_seconds                                 46893.06                       # Real time elapsed on the host
sim_insts                                  4395378663                       # Number of instructions simulated
sim_ops                                    5544517632                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3721856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1663616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1266816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2151040                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8810368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3178496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3178496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        29077                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12997                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        16805                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 68831                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           24832                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                24832                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31388317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14030126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10683708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18140822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                74302345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14033                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14033                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              59372                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26805884                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26805884                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26805884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31388317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14030126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10683708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18140822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              101108229                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142346414                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23420627                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18980124                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2031451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9426907                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8996774                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503557                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90102                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102180295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128922960                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23420627                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11500331                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28167151                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6587752                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3237619                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11925193                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1638840                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138096477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.139732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.553919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109929326     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2648605      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2023205      1.47%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4960555      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1116593      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601483      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1215039      0.88%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          761109      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13840562     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138096477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164533                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.905699                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100976742                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4807897                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27730746                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111551                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4469539                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4041410                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41880                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155497180                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78949                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4469539                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101833820                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1352729                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1998380                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26975071                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1466936                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153891832                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        23265                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        268598                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601059                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       165120                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216222070                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716763890                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716763890                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45526560                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37324                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20789                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4987534                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14839015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7244940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       120620                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610061                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151163769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37310                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140440846                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189038                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27536548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59623168                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4242                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138096477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.016976                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79280571     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24717007     17.90%     75.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11545005      8.36%     83.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8464953      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7531253      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989170      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960719      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458598      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149201      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138096477                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564052     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        112988     13.79%     82.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142014     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117875528     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111348      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262373      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7175063      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140440846                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.986613                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819054                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005832                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419986261                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178738041                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136908466                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141259900                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344248                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3605047                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1026                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       219167                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4469539                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         807940                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91076                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151201079                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14839015                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7244940                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20776                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79526                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1107201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155254                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2262455                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137909999                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744663                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2530847                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19918046                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19588057                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7173383                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.968834                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137088734                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136908466                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82107767                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227453671                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961798                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360987                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28392911                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2034205                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133626938                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919047                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692506                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83259014     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23561903     17.63%     79.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10384208      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5448559      4.08%     91.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4333191      3.24%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1562786      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1320963      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989545      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766769      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133626938                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766769                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282062515                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306874442                       # The number of ROB writes
system.switch_cpus0.timesIdled                  73019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4249937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.423464                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.423464                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.702512                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.702512                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621887250                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190706926                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145494781                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142346414                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23666630                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19196015                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2018135                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9791988                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9113697                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2547864                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93671                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103431341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129404306                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23666630                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11661561                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28488605                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6567789                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3186382                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12081042                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1586274                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139630167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.134275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.538603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111141562     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2008520      1.44%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3678207      2.63%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3330282      2.39%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2118304      1.52%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1737428      1.24%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1007863      0.72%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1048310      0.75%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13559691      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139630167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166261                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.909080                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102382909                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4554107                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28122400                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47138                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4523609                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4090905                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156618687                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4523609                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103203814                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1060195                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2328049                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27329883                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1184613                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154881792                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        222413                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       512992                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219108002                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721233437                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721233437                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173556210                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45551709                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34179                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17090                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4261728                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14676005                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7286013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84892                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1628416                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151950648                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141244357                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       158819                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26561380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58278064                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139630167                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.011560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.558801                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80457574     57.62%     57.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24359736     17.45%     75.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12806547      9.17%     84.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7395617      5.30%     89.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8193089      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3037807      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2698579      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       517933      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       163285      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139630167                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         565853     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116119     14.14%     83.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139452     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118943315     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1999130      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17089      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13035950      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7248873      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141244357                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992258                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             821424                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    423099124                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178546424                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138145534                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142065781                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       273058                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3361818                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118535                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4523609                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         688790                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       104456                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151984828                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14676005                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7286013                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17090                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130075                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1126736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2256811                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138912113                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12519903                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2332244                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19768427                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19769163                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7248524                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.975874                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138272544                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138145534                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80622192                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226392340                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.970488                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356117                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101078420                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124457402                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27527833                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2043540                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135106558                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83910721     62.11%     62.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23717152     17.55%     79.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11781466      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4006322      2.97%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4934130      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1730519      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1216410      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1007927      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2801911      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135106558                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101078420                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124457402                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18481657                       # Number of memory references committed
system.switch_cpus1.commit.loads             11314183                       # Number of loads committed
system.switch_cpus1.commit.membars              17090                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17964098                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112126638                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2566993                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2801911                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284289882                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308494316                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2716247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101078420                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124457402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101078420                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.408277                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.408277                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710088                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710088                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       625496001                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193385864                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145923031                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34180                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142346414                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23854096                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19544576                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2018542                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9802802                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9439379                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2440005                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92771                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105688054                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127988568                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23854096                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11879384                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27751515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6055840                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4235903                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12367865                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1578021                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141695360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.105384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.530014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113943845     80.41%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2238410      1.58%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3825043      2.70%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2208099      1.56%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1731552      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1537810      1.09%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          929432      0.66%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2326277      1.64%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12954892      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141695360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167578                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.899134                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105040631                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5397489                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27165220                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72342                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4019677                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3908567                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154290887                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4019677                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105568019                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         604595                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3906155                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26692924                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       903987                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153244958                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         93901                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       524541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    216308885                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    712967261                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    712967261                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173183861                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43124973                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34463                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17258                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2653816                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14257158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7275734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70307                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1655724                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148212063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34464                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139077985                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89324                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22131647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49199863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141695360                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.981528                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544740                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84939446     59.95%     59.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21779324     15.37%     75.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11737530      8.28%     83.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8718278      6.15%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8490318      5.99%     95.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3154840      2.23%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2375409      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       320879      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       179336      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141695360                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         123833     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        165531     37.44%     65.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       152750     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117377977     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1883923      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17205      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12548116      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7250764      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139077985                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.977039                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             442114                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    420382767                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170378412                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136111977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139520099                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       284929                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3003706                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       119418                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4019677                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         405392                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54223                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148246527                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       831843                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14257158                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7275734                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17258                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44056                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1157436                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1077646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2235082                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136918558                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12234520                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2159426                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19485095                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19382015                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7250575                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.961869                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136112015                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136111977                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80502238                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        222980217                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.956202                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361029                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100693973                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124119768                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24126981                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2035589                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137675683                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.901537                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711596                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87481391     63.54%     63.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24192352     17.57%     81.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9454727      6.87%     87.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4980903      3.62%     91.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4237202      3.08%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2035291      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       957415      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1485716      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2850686      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137675683                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100693973                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124119768                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18409768                       # Number of memory references committed
system.switch_cpus2.commit.loads             11253452                       # Number of loads committed
system.switch_cpus2.commit.membars              17206                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18008419                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111739828                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2567179                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2850686                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           283071746                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          300514823                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 651054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100693973                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124119768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100693973                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.413654                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.413654                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707387                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707387                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       615716114                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190035344                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144030823                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142346414                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21915506                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18065624                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1946461                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8821376                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8394173                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2295600                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85479                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106608992                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120418801                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21915506                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10689773                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25144320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5775291                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3728921                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12363840                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1609810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    139278392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.061442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.481988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114134072     81.95%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1295075      0.93%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1844547      1.32%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2425394      1.74%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2723060      1.96%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2030600      1.46%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1178113      0.85%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1718565      1.23%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11928966      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    139278392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153959                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.845956                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       105426164                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5305995                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24692007                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58302                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3795922                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3501041                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     145270055                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3795922                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106153228                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1059735                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2926841                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24026169                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1316490                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144324284                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1186                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266454                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       543568                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          905                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    201233674                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    674247205                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    674247205                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164394524                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        36839108                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38180                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22132                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3950696                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13700686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7129617                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118189                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1554127                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140344596                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131280610                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25318                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20281815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     47945830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6058                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    139278392                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.942577                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.504373                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     83757719     60.14%     60.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22345669     16.04%     76.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12366470      8.88%     85.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7997410      5.74%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7356048      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2939221      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1764373      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       508620      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       242862      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    139278392                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63213     22.72%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93075     33.46%     56.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       121908     43.82%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    110219789     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2008185      1.53%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16048      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11961291      9.11%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7075297      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131280610                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.922261                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             278196                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002119                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    402143122                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    160664895                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128808276                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131558806                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       322584                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2852112                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       175993                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3795922                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         802856                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       107210                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140382750                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1265624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13700686                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7129617                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22106                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         80879                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1139653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1105781                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2245434                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129533574                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11799306                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1747032                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18873258                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18142832                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7073952                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.909988                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128808517                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128808276                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75442218                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204977987                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.904893                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368050                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96278312                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118330195                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22059121                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1978541                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    135482469                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.873399                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.681504                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87522991     64.60%     64.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23058024     17.02%     81.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9052977      6.68%     88.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4663682      3.44%     91.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4066986      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1951874      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1691512      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       796599      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2677824      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    135482469                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96278312                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118330195                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17802194                       # Number of memory references committed
system.switch_cpus3.commit.loads             10848570                       # Number of loads committed
system.switch_cpus3.commit.membars              16048                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16971192                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106658773                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2414446                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2677824                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           273193961                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          284574617                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3068022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96278312                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118330195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96278312                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.478489                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.478489                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.676366                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.676366                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       583668046                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178697247                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136115751                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32096                       # number of misc regfile writes
system.l2.replacements                          68857                       # number of replacements
system.l2.tagsinuse                       8191.976684                       # Cycle average of tags in use
system.l2.total_refs                           624620                       # Total number of references to valid blocks.
system.l2.sampled_refs                          77049                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.106789                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            35.092052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.069845                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2282.506250                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.309668                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1344.955891                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.253304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1028.285381                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.274423                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1766.489222                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            509.796495                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            399.939994                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            342.972295                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            477.031864                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000131                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.278626                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000160                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.164179                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.125523                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000156                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.215636                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.062231                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.048821                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.041867                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.058231                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44092                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26151                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        23310                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        33747                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  127300                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43974                       # number of Writeback hits
system.l2.Writeback_hits::total                 43974                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44092                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        23310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        33747                       # number of demand (read+write) hits
system.l2.demand_hits::total                   127300                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44092                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26151                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        23310                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        33747                       # number of overall hits
system.l2.overall_hits::total                  127300                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        29077                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12997                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9897                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        16799                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 68825                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        29077                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12997                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9897                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        16805                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68831                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        29077                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12997                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9897                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        16805                       # number of overall misses
system.l2.overall_misses::total                 68831                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2240908                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   5803577338                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2485163                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2629013252                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2593241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2065110104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2098984                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3406342604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     13913461594                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1179689                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1179689                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2240908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5803577338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2485163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2629013252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2593241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2065110104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2098984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3407522293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13914641283                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2240908                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5803577338                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2485163                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2629013252                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2593241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2065110104                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2098984                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3407522293                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13914641283                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39148                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        50546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              196125                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43974                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43974                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39148                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33207                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        50552                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               196131                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39148                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33207                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        50552                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              196131                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.397395                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.331997                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.298040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.332351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.350924                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.397395                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.331997                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.298040                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.332430                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.350944                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.397395                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.331997                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.298040                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.332430                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.350944                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172377.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 199593.401589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 177511.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 202278.468262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 172882.733333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 208660.210569                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 161460.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 202770.558009                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202157.088180                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 196614.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 196614.833333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172377.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 199593.401589                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 177511.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 202278.468262                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 172882.733333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 208660.210569                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 161460.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 202768.360190                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202156.605062                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172377.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 199593.401589                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 177511.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 202278.468262                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 172882.733333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 208660.210569                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 161460.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 202768.360190                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202156.605062                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                24832                       # number of writebacks
system.l2.writebacks::total                     24832                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        29077                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12997                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        16799                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            68825                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        29077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        16805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68831                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        29077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        16805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68831                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1482136                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4109708074                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1668923                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1871965408                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1720480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1488571182                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1342323                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2427295041                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9903753567                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       830687                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       830687                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1482136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4109708074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1668923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1871965408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1720480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1488571182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1342323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2428125728                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9904584254                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1482136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4109708074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1668923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1871965408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1720480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1488571182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1342323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2428125728                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9904584254                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.397395                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.331997                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.298040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.332351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.350924                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.397395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.331997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.298040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.332430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.350944                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.397395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.331997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.298040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.332430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.350944                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114010.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 141338.792654                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119208.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144030.576902                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 114698.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150406.303122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 103255.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144490.448300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 143897.618118                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 138447.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 138447.833333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 114010.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 141338.792654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 119208.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 144030.576902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 114698.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 150406.303122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 103255.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 144488.290866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 143897.143061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 114010.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 141338.792654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 119208.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 144030.576902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 114698.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 150406.303122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 103255.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 144488.290866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 143897.143061                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996557                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011932794                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040187.084677                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996557                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11925177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11925177                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11925177                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11925177                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11925177                       # number of overall hits
system.cpu0.icache.overall_hits::total       11925177                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2903787                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2903787                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2903787                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2903787                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2903787                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2903787                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11925193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11925193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11925193                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11925193                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11925193                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11925193                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 181486.687500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 181486.687500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 181486.687500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 181486.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 181486.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 181486.687500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2357008                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2357008                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2357008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2357008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2357008                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2357008                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181308.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 181308.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 181308.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 181308.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 181308.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 181308.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73169                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179586789                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73425                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2445.853442                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.508212                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.491788                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900423                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099577                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9596581                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9596581                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20485                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20485                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16589286                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16589286                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16589286                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16589286                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176230                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176230                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176230                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176230                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176230                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176230                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22546708278                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22546708278                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22546708278                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22546708278                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22546708278                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22546708278                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9772811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9772811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16765516                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16765516                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16765516                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16765516                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018033                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018033                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010511                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010511                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010511                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010511                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 127939.103887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 127939.103887                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 127939.103887                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 127939.103887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 127939.103887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 127939.103887                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9218                       # number of writebacks
system.cpu0.dcache.writebacks::total             9218                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103061                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103061                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103061                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103061                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103061                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103061                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73169                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73169                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73169                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73169                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73169                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73169                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8939611059                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8939611059                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8939611059                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8939611059                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8939611059                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8939611059                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004364                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004364                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004364                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004364                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122177.576009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122177.576009                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122177.576009                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122177.576009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122177.576009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122177.576009                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997458                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009981334                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181385.170626                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997458                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12081025                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12081025                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12081025                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12081025                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12081025                       # number of overall hits
system.cpu1.icache.overall_hits::total       12081025                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3173907                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3173907                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3173907                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3173907                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3173907                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3173907                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12081042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12081042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12081042                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12081042                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12081042                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12081042                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 186700.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 186700.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 186700.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 186700.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 186700.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 186700.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2601363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2601363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2601363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2601363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2601363                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2601363                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 185811.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 185811.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 185811.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 185811.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 185811.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 185811.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39147                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167911956                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39403                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4261.400299                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.749923                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.250077                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905273                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094727                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9416231                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9416231                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7133847                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7133847                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17090                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17090                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17090                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16550078                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16550078                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16550078                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16550078                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118484                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118484                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118484                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118484                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118484                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118484                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15678576586                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15678576586                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15678576586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15678576586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15678576586                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15678576586                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9534715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9534715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7133847                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7133847                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16668562                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16668562                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16668562                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16668562                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012427                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007108                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 132326.530046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 132326.530046                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 132326.530046                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132326.530046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 132326.530046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132326.530046                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8487                       # number of writebacks
system.cpu1.dcache.writebacks::total             8487                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79336                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79336                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79336                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79336                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39148                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39148                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39148                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39148                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39148                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39148                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4447430845                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4447430845                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4447430845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4447430845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4447430845                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4447430845                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002349                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002349                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002349                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002349                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113605.569761                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113605.569761                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 113605.569761                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113605.569761                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 113605.569761                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113605.569761                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997272                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013664135                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198837.603037                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997272                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12367849                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12367849                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12367849                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12367849                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12367849                       # number of overall hits
system.cpu2.icache.overall_hits::total       12367849                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2980256                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2980256                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2980256                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2980256                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2980256                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2980256                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12367865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12367865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12367865                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12367865                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12367865                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12367865                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       186266                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       186266                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       186266                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       186266                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       186266                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       186266                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2718258                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2718258                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2718258                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2718258                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2718258                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2718258                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 181217.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 181217.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 181217.200000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 181217.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 181217.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 181217.200000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33207                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162651113                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33463                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4860.625557                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.046770                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.953230                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902526                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097474                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9125247                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9125247                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7121905                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7121905                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17232                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17232                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17206                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16247152                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16247152                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16247152                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16247152                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        84776                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        84776                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        84776                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         84776                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        84776                       # number of overall misses
system.cpu2.dcache.overall_misses::total        84776                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9575031088                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9575031088                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9575031088                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9575031088                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9575031088                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9575031088                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9210023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9210023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7121905                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7121905                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16331928                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16331928                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16331928                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16331928                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009205                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009205                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005191                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005191                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005191                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005191                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112945.068038                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112945.068038                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112945.068038                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112945.068038                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112945.068038                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112945.068038                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7673                       # number of writebacks
system.cpu2.dcache.writebacks::total             7673                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51569                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51569                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51569                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51569                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51569                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51569                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33207                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33207                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33207                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33207                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33207                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33207                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3674930294                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3674930294                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3674930294                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3674930294                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3674930294                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3674930294                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110667.338031                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110667.338031                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 110667.338031                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110667.338031                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 110667.338031                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110667.338031                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996712                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1010518096                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2037334.870968                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996712                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12363820                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12363820                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12363820                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12363820                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12363820                       # number of overall hits
system.cpu3.icache.overall_hits::total       12363820                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3041380                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3041380                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3041380                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3041380                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3041380                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3041380                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12363840                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12363840                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12363840                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12363840                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12363840                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12363840                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       152069                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       152069                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       152069                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       152069                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       152069                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       152069                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2207560                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2207560                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2207560                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2207560                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2207560                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2207560                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 169812.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 169812.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 169812.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 169812.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 169812.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 169812.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50552                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171420110                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50808                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3373.880294                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.168935                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.831065                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910816                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089184                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8782770                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8782770                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6917765                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6917765                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16925                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16925                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16048                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16048                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15700535                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15700535                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15700535                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15700535                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       145966                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       145966                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2784                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2784                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       148750                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        148750                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       148750                       # number of overall misses
system.cpu3.dcache.overall_misses::total       148750                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  19511156537                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19511156537                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    463209335                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    463209335                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19974365872                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19974365872                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19974365872                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19974365872                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8928736                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8928736                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6920549                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6920549                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16048                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16048                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15849285                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15849285                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15849285                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15849285                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016348                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016348                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000402                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009385                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009385                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009385                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009385                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 133669.186913                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 133669.186913                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 166382.663434                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 166382.663434                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 134281.451240                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134281.451240                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 134281.451240                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134281.451240                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1334186                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 111182.166667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18596                       # number of writebacks
system.cpu3.dcache.writebacks::total            18596                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        95420                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        95420                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2778                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2778                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        98198                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        98198                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        98198                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        98198                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        50546                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        50546                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50552                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50552                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50552                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50552                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5769584287                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5769584287                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1229489                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1229489                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5770813776                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5770813776                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5770813776                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5770813776                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005661                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005661                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003190                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003190                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003190                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003190                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114145.219938                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114145.219938                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 204914.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 204914.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114155.993353                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114155.993353                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114155.993353                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114155.993353                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
