$date
	Thu Aug 24 09:48:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux8to1_tb $end
$var wire 1 ! f $end
$var reg 3 " S [2:0] $end
$var reg 8 # W [0:7] $end
$scope module m1 $end
$var wire 3 $ S [2:0] $end
$var wire 8 % W [0:7] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011001 %
b0 $
b10011001 #
b0 "
1!
$end
#20
0!
b1 "
b1 $
#40
b10 "
b10 $
#60
1!
b11 "
b11 $
#80
b100 "
b100 $
#100
0!
b101 "
b101 $
#120
b110 "
b110 $
#140
1!
b111 "
b111 $
#160
