{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1719618590481 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Practical5 EP2AGX45DF25I3 " "Automatically selected device EP2AGX45DF25I3 for design Practical5" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1719618590597 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1719618590598 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1719618590628 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1719618590629 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a5 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a4 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a0 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a1 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a2 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a3 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a15 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a14 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a13 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a11 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a9 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a10 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a8 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a6 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a7 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a12 " "Atom \"InstructionMemory:inst24\|lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_u0g1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719618590697 "|MIPS_CPU|InstructionMemory:inst24|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated|ram_block1a12"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1719618590697 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719618590729 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719618590737 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF25I3 " "Device EP2AGX65DF25I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719618590913 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95DF25I3 " "Device EP2AGX95DF25I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719618590913 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125DF25I3 " "Device EP2AGX125DF25I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719618590913 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719618590913 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AA19 " "Pin ~ALTERA_nCEO~ is reserved at location AA19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 2260 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719618590915 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719618590915 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719618590916 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1719618590919 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "148 148 " "No exact pin location assignment(s) for 148 pins of 148 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLUSH " "Pin FLUSH not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FLUSH } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 32 4272 4448 48 "FLUSH" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[7\] " "Pin PC_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 452 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[6\] " "Pin PC_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 453 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[5\] " "Pin PC_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 454 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[4\] " "Pin PC_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 455 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[3\] " "Pin PC_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[2\] " "Pin PC_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 457 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[1\] " "Pin PC_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[0\] " "Pin PC_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_OUT[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 872 152 328 888 "PC_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 459 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAKEN " "Pin TAKEN not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { TAKEN } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { -8 2736 2912 8 "TAKEN" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TAKEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 593 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Select " "Pin Branch_Select not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Branch_Select } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 200 1696 1872 216 "Branch_Select" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 594 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLUSH_JUMP " "Pin FLUSH_JUMP not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FLUSH_JUMP } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 4272 4448 88 "FLUSH_JUMP" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_JUMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_ENABLE " "Pin ALU_ENABLE not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_ENABLE } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 984 2016 2192 1000 "ALU_ENABLE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 596 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[7\] " "Pin Reg1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 460 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[6\] " "Pin Reg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 461 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[5\] " "Pin Reg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 462 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[4\] " "Pin Reg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 463 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[3\] " "Pin Reg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 464 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[2\] " "Pin Reg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[1\] " "Pin Reg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[0\] " "Pin Reg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 784 1600 1776 800 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[7\] " "Pin Write_Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 468 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[6\] " "Pin Write_Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[5\] " "Pin Write_Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 470 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[4\] " "Pin Write_Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[3\] " "Pin Write_Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 472 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[2\] " "Pin Write_Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[1\] " "Pin Write_Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data\[0\] " "Pin Write_Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Data[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 968 4000 4177 984 "Write_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 475 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[7\] " "Pin ALU_result\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 476 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[6\] " "Pin ALU_result\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 477 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[5\] " "Pin ALU_result\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 478 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[4\] " "Pin ALU_result\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 479 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[3\] " "Pin ALU_result\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 480 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[2\] " "Pin ALU_result\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 481 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[1\] " "Pin ALU_result\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 482 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result\[0\] " "Pin ALU_result\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_result[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1064 2792 2968 1080 "ALU_result" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 483 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[15\] " "Pin Read_Data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 484 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[14\] " "Pin Read_Data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 485 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[13\] " "Pin Read_Data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 486 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[12\] " "Pin Read_Data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 487 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[11\] " "Pin Read_Data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 488 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[10\] " "Pin Read_Data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 489 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[9\] " "Pin Read_Data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 490 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[8\] " "Pin Read_Data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 491 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[7\] " "Pin Read_Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 492 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[6\] " "Pin Read_Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 493 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[5\] " "Pin Read_Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 494 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[4\] " "Pin Read_Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 495 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[3\] " "Pin Read_Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 496 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[2\] " "Pin Read_Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 497 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[1\] " "Pin Read_Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 498 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data\[0\] " "Pin Read_Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Read_Data[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 744 3568 3751 760 "Read_Data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 499 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[7\] " "Pin Reg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 500 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[6\] " "Pin Reg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 501 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[5\] " "Pin Reg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 502 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[4\] " "Pin Reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 503 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[3\] " "Pin Reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 504 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[2\] " "Pin Reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 505 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[1\] " "Pin Reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 506 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[0\] " "Pin Reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 904 1600 1776 920 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 507 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[7\] " "Pin Operand2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 508 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[6\] " "Pin Operand2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 509 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[5\] " "Pin Operand2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 510 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[4\] " "Pin Operand2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 511 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[3\] " "Pin Operand2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 512 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[2\] " "Pin Operand2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 513 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[1\] " "Pin Operand2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2\[0\] " "Pin Operand2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand2[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 824 2208 2384 840 "Operand2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BACK " "Pin BACK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BACK } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 1712 1888 88 "BACK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BACK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 597 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JRAL " "Pin JRAL not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { JRAL } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 560 3136 3312 576 "JRAL" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JRAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 598 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIT " "Pin HIT not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HIT } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 24 2848 3024 40 "HIT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 599 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[15\] " "Pin Block_four\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 516 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[14\] " "Pin Block_four\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 517 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[13\] " "Pin Block_four\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[12\] " "Pin Block_four\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 519 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[11\] " "Pin Block_four\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 520 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[10\] " "Pin Block_four\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 521 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[9\] " "Pin Block_four\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 522 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[8\] " "Pin Block_four\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 523 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[7\] " "Pin Block_four\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 524 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[6\] " "Pin Block_four\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 525 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[5\] " "Pin Block_four\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 526 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[4\] " "Pin Block_four\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 527 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[3\] " "Pin Block_four\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 528 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[2\] " "Pin Block_four\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 529 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[1\] " "Pin Block_four\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 530 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_four\[0\] " "Pin Block_four\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_four[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 88 2664 2844 104 "Block_four" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_four[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 531 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[15\] " "Pin Block_one\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 532 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[14\] " "Pin Block_one\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[13\] " "Pin Block_one\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[12\] " "Pin Block_one\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 535 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[11\] " "Pin Block_one\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 536 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[10\] " "Pin Block_one\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 537 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[9\] " "Pin Block_one\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 538 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[8\] " "Pin Block_one\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 539 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[7\] " "Pin Block_one\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 540 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[6\] " "Pin Block_one\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 541 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[5\] " "Pin Block_one\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 542 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[4\] " "Pin Block_one\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 543 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[3\] " "Pin Block_one\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 544 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[2\] " "Pin Block_one\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 545 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[1\] " "Pin Block_one\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 546 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_one\[0\] " "Pin Block_one\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_one[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 40 2664 2842 56 "Block_one" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_one[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 547 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[15\] " "Pin Block_three\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 548 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[14\] " "Pin Block_three\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 549 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[13\] " "Pin Block_three\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 550 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[12\] " "Pin Block_three\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 551 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[11\] " "Pin Block_three\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 552 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[10\] " "Pin Block_three\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 553 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[9\] " "Pin Block_three\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 554 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[8\] " "Pin Block_three\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 555 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[7\] " "Pin Block_three\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 556 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[6\] " "Pin Block_three\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 557 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[5\] " "Pin Block_three\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 558 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[4\] " "Pin Block_three\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 559 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[3\] " "Pin Block_three\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 560 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[2\] " "Pin Block_three\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 561 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[1\] " "Pin Block_three\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 562 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_three\[0\] " "Pin Block_three\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_three[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 72 2656 2841 88 "Block_three" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_three[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 563 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[15\] " "Pin Block_two\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[15] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 564 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[14\] " "Pin Block_two\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[14] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 565 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[13\] " "Pin Block_two\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[13] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[12\] " "Pin Block_two\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[12] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 567 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[11\] " "Pin Block_two\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[11] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 568 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[10\] " "Pin Block_two\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[10] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 569 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[9\] " "Pin Block_two\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[9] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 570 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[8\] " "Pin Block_two\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[8] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 571 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[7\] " "Pin Block_two\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[6\] " "Pin Block_two\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 573 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[5\] " "Pin Block_two\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 574 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[4\] " "Pin Block_two\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 575 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[3\] " "Pin Block_two\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 576 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[2\] " "Pin Block_two\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 577 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[1\] " "Pin Block_two\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 578 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_two\[0\] " "Pin Block_two\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Block_two[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 56 2664 2841 72 "Block_two" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block_two[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 579 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[7\] " "Pin Operand1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[7] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 580 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[6\] " "Pin Operand1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[6] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[5\] " "Pin Operand1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[5] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 582 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[4\] " "Pin Operand1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[4] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 583 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[3\] " "Pin Operand1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[3] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 584 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[2\] " "Pin Operand1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 585 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[1\] " "Pin Operand1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 586 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1\[0\] " "Pin Operand1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Operand1[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 792 2256 2432 808 "Operand1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 587 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register\[2\] " "Pin Write_Register\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Register[2] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 960 1208 1403 976 "Write_Register" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 588 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register\[1\] " "Pin Write_Register\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Register[1] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 960 1208 1403 976 "Write_Register" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 589 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register\[0\] " "Pin Write_Register\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Write_Register[0] } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 960 1208 1403 976 "Write_Register" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 590 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1072 -96 72 1088 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 592 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719618591317 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1719618591317 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical5.sdc " "Synopsys Design Constraints File file not found: 'Practical5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719618592043 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1719618592044 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1719618592049 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1719618592050 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1719618592051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN Y13 (CLK6, DIFFCLK_0p)) " "Automatically promoted node CLOCK~input (placed in PIN Y13 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLUSH_UNIT:inst97\|PIPE1:inst51\|lpm_dff:inst1\|dffs\[0\] " "Destination node FLUSH_UNIT:inst97\|PIPE1:inst51\|lpm_dff:inst1\|dffs\[0\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_UNIT:inst97|PIPE1:inst51|lpm_dff:inst1|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 876 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLUSH_UNIT:inst97\|PIPE1:inst50\|lpm_dff:inst1\|dffs\[0\] " "Destination node FLUSH_UNIT:inst97\|PIPE1:inst50\|lpm_dff:inst1\|dffs\[0\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_UNIT:inst97|PIPE1:inst50|lpm_dff:inst1|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1358 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLUSH_UNIT:inst97\|PIPE1:inst54\|lpm_dff:inst1\|dffs\[0\] " "Destination node FLUSH_UNIT:inst97\|PIPE1:inst54\|lpm_dff:inst1\|dffs\[0\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_UNIT:inst97|PIPE1:inst54|lpm_dff:inst1|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1354 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLUSH_UNIT:inst97\|PIPE1:inst52\|lpm_dff:inst1\|dffs\[0\] " "Destination node FLUSH_UNIT:inst97\|PIPE1:inst52\|lpm_dff:inst1\|dffs\[0\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLUSH_UNIT:inst97|PIPE1:inst52|lpm_dff:inst1|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1352 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[15\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[15\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1252 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[14\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[14\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1253 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[13\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[13\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1254 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[12\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[12\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[8\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[8\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1256 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPE16:inst75\|lpm_dff:inst1\|dffs\[7\] " "Destination node PIPE16:inst75\|lpm_dff:inst1\|dffs\[7\]" {  } { { "lpm_dff.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf" 60 7 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PIPE16:inst75|lpm_dff:inst1|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1257 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719618592102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1719618592102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1719618592102 ""}  } { { "MIPS_CPU.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/MIPS_CPU.bdf" { { 1072 -96 72 1088 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 2257 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataMemory:inst41\|inst  " "Automatically promoted node DataMemory:inst41\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592103 ""}  } { { "Memory_RegisterFile/DataMemory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/DataMemory.bdf" { { 400 520 584 448 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataMemory:inst41|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 637 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst12\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst12\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592103 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst12|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1210 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst13\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst13\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592103 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst13|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1201 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst14\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst14\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592103 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst14|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1192 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst15\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst15\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592103 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst15|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1228 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst16\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst16\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592103 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst16|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1183 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst17\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst17\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592104 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst17|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1174 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst18\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst18\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592104 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst18|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1165 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst9\|register_8bit:inst\|inst9  " "Automatically promoted node RegisterFile:inst9\|register_8bit:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719618592104 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst9|register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 0 { 0 ""} 0 1219 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719618592104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719618592807 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719618592808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719618592808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719618592809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719618592811 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719618592812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719618592812 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719618592813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719618592833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 DSP block multiplier " "Packed 8 registers into blocks of type DSP block multiplier" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1719618592835 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1719618592835 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719618592835 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "147 unused 2.5V 1 146 0 " "Number of I/O pins in group: 147 (unused VREF, 2.5V VCCIO, 1 input, 146 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1719618592838 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1719618592838 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1719618592838 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 35 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 48 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 48 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 36 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719618592840 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1719618592840 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1719618592840 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618592904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719618594523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618594680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719618594688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719618598731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618598732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719618599944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X48_Y11 X59_Y21 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y11 to location X59_Y21" {  } { { "loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y11 to location X59_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y11 to location X59_Y21"} 48 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1719618602254 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719618602254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618604365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1719618604367 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719618604367 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1719618605579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719618605626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719618606404 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719618606447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719618607184 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719618608501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/output_files/Practical5.fit.smsg " "Generated suppressed messages file D:/Sharif/Term4/ComputerArchitecture/Project/Project_Files/practical/output_files/Practical5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719618609501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6224 " "Peak virtual memory: 6224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719618609990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 03:20:09 2024 " "Processing ended: Sat Jun 29 03:20:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719618609990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719618609990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719618609990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719618609990 ""}
