
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 598.83

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: l_o_r[36]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    0.84    0.00    0.00  200.00 ^ rst (in)
                                         rst (net)
                  0.08    0.03  200.03 ^ input72/A (BUFx3_ASAP7_75t_R)
     2    3.81   11.14   12.56  212.59 ^ input72/Y (BUFx3_ASAP7_75t_R)
                                         net72 (net)
                 11.18    0.37  212.96 ^ _0896_/A (NOR2x1_ASAP7_75t_R)
     1    0.60    5.94    9.23  222.20 v _0896_/Y (NOR2x1_ASAP7_75t_R)
                                         _0174_ (net)
                  5.94    0.01  222.20 v l_o_r[36]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                222.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ l_o_r[36]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.66    8.66   library hold time
                                  8.66   data required time
-----------------------------------------------------------------------------
                                  8.66   data required time
                               -222.20   data arrival time
-----------------------------------------------------------------------------
                                213.55   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: l_i[33] (input port clocked by core_clock)
Endpoint: r_o_r[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    0.98    0.00    0.00  200.00 v l_i[33] (in)
                                         l_i[33] (net)
                  0.10    0.03  200.03 v input27/A (BUFx3_ASAP7_75t_R)
     4    5.22   12.70   14.05  214.08 v input27/Y (BUFx3_ASAP7_75t_R)
                                         net27 (net)
                 12.84    0.74  214.82 v _0737_/B (OR2x6_ASAP7_75t_R)
     5    3.44    9.79   24.11  238.93 v _0737_/Y (OR2x6_ASAP7_75t_R)
                                         _0369_ (net)
                  9.81    0.17  239.10 v _0934_/B (OR3x1_ASAP7_75t_R)
     1    0.59    8.84   23.29  262.39 v _0934_/Y (OR3x1_ASAP7_75t_R)
                                         _0530_ (net)
                  8.84    0.00  262.39 v _0936_/B1 (AO221x1_ASAP7_75t_R)
     1    1.45   12.39   22.46  284.85 v _0936_/Y (AO221x1_ASAP7_75t_R)
                                         _0532_ (net)
                 12.39    0.03  284.88 v _0937_/A (BUFx6f_ASAP7_75t_R)
     8   10.16   12.83   17.57  302.45 v _0937_/Y (BUFx6f_ASAP7_75t_R)
                                         _0533_ (net)
                 12.89    0.48  302.94 v _0938_/B (NAND2x2_ASAP7_75t_R)
     8    7.28   31.22   19.05  321.99 ^ _0938_/Y (NAND2x2_ASAP7_75t_R)
                                         _0534_ (net)
                 31.22    0.07  322.05 ^ _0939_/A (BUFx3_ASAP7_75t_R)
    10    6.18   16.41   22.57  344.62 ^ _0939_/Y (BUFx3_ASAP7_75t_R)
                                         _0535_ (net)
                 16.53    0.78  345.40 ^ _0965_/A2 (AO221x1_ASAP7_75t_R)
     1    0.50    8.36   21.19  366.60 ^ _0965_/Y (AO221x1_ASAP7_75t_R)
                                         _0555_ (net)
                  8.36    0.01  366.60 ^ _0966_/B (OA211x2_ASAP7_75t_R)
     1    0.77    8.05   19.33  385.93 ^ _0966_/Y (OA211x2_ASAP7_75t_R)
                                         _0188_ (net)
                  8.05    0.02  385.95 ^ r_o_r[15]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                385.95   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ r_o_r[15]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.22  984.78   library setup time
                                984.78   data required time
-----------------------------------------------------------------------------
                                984.78   data required time
                               -385.95   data arrival time
-----------------------------------------------------------------------------
                                598.83   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: l_i[33] (input port clocked by core_clock)
Endpoint: r_o_r[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    0.98    0.00    0.00  200.00 v l_i[33] (in)
                                         l_i[33] (net)
                  0.10    0.03  200.03 v input27/A (BUFx3_ASAP7_75t_R)
     4    5.22   12.70   14.05  214.08 v input27/Y (BUFx3_ASAP7_75t_R)
                                         net27 (net)
                 12.84    0.74  214.82 v _0737_/B (OR2x6_ASAP7_75t_R)
     5    3.44    9.79   24.11  238.93 v _0737_/Y (OR2x6_ASAP7_75t_R)
                                         _0369_ (net)
                  9.81    0.17  239.10 v _0934_/B (OR3x1_ASAP7_75t_R)
     1    0.59    8.84   23.29  262.39 v _0934_/Y (OR3x1_ASAP7_75t_R)
                                         _0530_ (net)
                  8.84    0.00  262.39 v _0936_/B1 (AO221x1_ASAP7_75t_R)
     1    1.45   12.39   22.46  284.85 v _0936_/Y (AO221x1_ASAP7_75t_R)
                                         _0532_ (net)
                 12.39    0.03  284.88 v _0937_/A (BUFx6f_ASAP7_75t_R)
     8   10.16   12.83   17.57  302.45 v _0937_/Y (BUFx6f_ASAP7_75t_R)
                                         _0533_ (net)
                 12.89    0.48  302.94 v _0938_/B (NAND2x2_ASAP7_75t_R)
     8    7.28   31.22   19.05  321.99 ^ _0938_/Y (NAND2x2_ASAP7_75t_R)
                                         _0534_ (net)
                 31.22    0.07  322.05 ^ _0939_/A (BUFx3_ASAP7_75t_R)
    10    6.18   16.41   22.57  344.62 ^ _0939_/Y (BUFx3_ASAP7_75t_R)
                                         _0535_ (net)
                 16.53    0.78  345.40 ^ _0965_/A2 (AO221x1_ASAP7_75t_R)
     1    0.50    8.36   21.19  366.60 ^ _0965_/Y (AO221x1_ASAP7_75t_R)
                                         _0555_ (net)
                  8.36    0.01  366.60 ^ _0966_/B (OA211x2_ASAP7_75t_R)
     1    0.77    8.05   19.33  385.93 ^ _0966_/Y (OA211x2_ASAP7_75t_R)
                                         _0188_ (net)
                  8.05    0.02  385.95 ^ r_o_r[15]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                385.95   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ r_o_r[15]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.22  984.78   library setup time
                                984.78   data required time
-----------------------------------------------------------------------------
                                984.78   data required time
                               -385.95   data arrival time
-----------------------------------------------------------------------------
                                598.83   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
226.99517822265625

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7094

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
37.067386627197266

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8044

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
385.9531

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
598.8276

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
155.155536

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.40e-04   3.76e-06   2.32e-08   2.44e-04  66.7%
Combinational          7.64e-05   4.54e-05   6.33e-08   1.22e-04  33.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.17e-04   4.92e-05   8.65e-08   3.66e-04 100.0%
                          86.5%      13.4%       0.0%
