
*** Running vivado
    with args -log design_1_counter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_counter_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_counter_0_0.tcl -notrace
Command: synth_design -top design_1_counter_0_0 -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 450.352 ; gain = 97.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_counter_0_0' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/synth/design_1_counter_0_0.vhd:67]
INFO: [Synth 8-3491] module 'counter' declared at 'd:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:5' bound to instance 'U0' of component 'counter' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/synth/design_1_counter_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'counter' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:16]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'design_1_counter_0_0' (2#1) [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/synth/design_1_counter_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 504.652 ; gain = 151.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 504.652 ; gain = 151.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 504.652 ; gain = 151.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched 'Q_0[0]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_0[0]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_0[1]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_0[1]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_0[2]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_0[2]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_0[3]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_0[3]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cten_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cten_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'load_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'load_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'du_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'du_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in_0[0]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in_0[0]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in_0[1]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in_0[1]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in_0[2]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in_0[3]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in_0[3]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in_0[3]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff_clock_rtl_0_clk_p'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff_clock_rtl_0_clk_p'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff_clock_rtl_0_clk_n'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff_clock_rtl_0_clk_n'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc] for cell 'U0'
Parsing XDC File [D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/design_1_counter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/design_1_counter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 978.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 978.895 ; gain = 626.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 978.895 ; gain = 626.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/design_1_counter_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 978.895 ; gain = 626.117
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 978.895 ; gain = 626.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 978.895 ; gain = 626.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 994.578 ; gain = 641.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 994.652 ; gain = 641.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1004.211 ; gain = 651.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.211 ; gain = 651.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.211 ; gain = 651.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.211 ; gain = 651.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.211 ; gain = 651.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.211 ; gain = 651.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.211 ; gain = 651.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     8|
|3     |LUT3 |     6|
|4     |LUT4 |     1|
|5     |LUT5 |     3|
|6     |LUT6 |     3|
|7     |FDCE |     4|
|8     |FDPE |     4|
|9     |LDC  |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    34|
|2     |  U0     |counter |    34|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.211 ; gain = 651.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1004.211 ; gain = 177.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.211 ; gain = 651.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 27 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1027.418 ; gain = 686.129
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/design_1_counter_0_0_synth_1/design_1_counter_0_0.dcp' has been generated.
