<h1 align="center">
  Hi there, I'm Adarsh Venugopal <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="35">
</h1>

<p align="center">
  <strong>B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham</strong><br>
  <em>My playground is the intersection of hardware and AI. I convince silicon to think faster.</em><br>
  📍 Juggling time between Coimbatore & Mumbai.
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
  <a href="https://bold.pro/my/adarsh-venugopal/281r" target="_blank">
    <img src="https://img.shields.io/badge/My%20Page-BOLD.PRO-orange?style=for-the-badge" alt="BOLD Page">
  </a>
</p>

---

I'm on a mission to blur the lines between hardware and software until they're inseparable. As a final-year student, my focus is on building high-performance systems—from writing low-level Verilog to deploying accelerated AI models on FPGAs.  
Currently open to **internship and collaboration opportunities** where I can help build the future of computing.

---

### 🔭 Current Quests

- 🧠 **Teaching an FPGA to listen for gunshots** with **Project SATARK**, our entry for the Smart India Hackathon.  
- 📡 **Phase Noise Reduction in Radars** using MATLAB & LabVIEW — improving detection reliability under RF noise conditions.  
- 🎥 **Video Tampering Detection in UAV & Dashcam Footage** — using computer vision to catch manipulations in fast-moving scenes.  
- 🌱 Diving into **High-Level Synthesis (HLS)**, custom IP core dev, and embedded AI pipelines that don’t just run — they sprint.  
- 👯 Seeking collaborators for quests involving **FPGA acceleration**, **hardware-software co-design**, and offbeat AI applications.

---

### 🚀 Key Projects & Adventures

<details open>
<summary><h4>🏆 FPGA Deep Learning Accelerator (...or, how I made a chip see 70x faster)</h4></summary>
<p>

- **Deployed an INT8 quantized ResNet-50 model** on a Xilinx ZCU104 using Vitis AI 3.0  
- Achieved **24x-70x speedup** over ARM Cortex-A53 CPU  
- Real-time inference at **30 FPS**, ~90% Top-1 accuracy, just **4.188 ms latency**  
- **Tech Stack:** `Vitis AI`, `Python`, `Xilinx ZCU104`, `DPUCZDX8G`

</p>
</details>

<details>
<summary>📡 Phase Noise Reduction in Radars (MATLAB + LabVIEW)</summary>
<p>

- Designed a model to analyze and **reduce phase noise** in radar transmissions  
- Aimed at improving **SNR** and target detection reliability in real-time systems  
- **Tech Stack:** `MATLAB`, `LabVIEW`, `RF Simulation`, `DSP`

</p>
</details>

<details>
<summary>🎥 Video Tampering Detection in UAV & Dashcam Footage</summary>
<p>

- Built an ML-powered pipeline to **detect tampering** in dynamic videos (e.g., frame duplication, motion anomalies)  
- Applications in **surveillance**, **autonomous vehicle trust**, and **video forensics**  
- **Tech Stack:** `Python`, `OpenCV`, `TensorFlow`, `Embedded AI`

</p>
</details>

---

### 💼 Internships & Industry Experience

<details>
<summary>💻 LLM Pipeline Wrangler @ NTT Global Data Centers</summary>
<p>

- Built and benchmarked **LLM inference pipelines** on AWS EC2 using SageMaker  
- Supported validation of simulation tools in a **Juniper-based cloud** environment  
- **Tech Stack:** `AWS EC2`, `SageMaker`, `Python`, `LLMs`

</p>
</details>

<details>
<summary>🛡️ Digital Systems Auditor @ Ernst & Young</summary>
<p>

- Evaluated IT systems and enterprise controls against **ISO 27001/27701**, **NIST CSF 2.0**, and **GDPR** standards  
- Supported live compliance audits and **risk analysis workflows**  
- **Tech Stack:** `ISO 27001`, `NIST CSF`, `GDPR`, `Audit Tools`

</p>
</details>

<details>
<summary>🌾 Embedded Systems Engineer – SATCARD (Smart Agri Prototype)</summary>
<p>

- Developed a **vibration analysis system** using a 6-DoF IMU and microcontrollers like Arduino UNO & Raspberry Pi  
- **Calibrated sensors** to improve real-world accuracy and reliability  
- Implemented **sensor fusion techniques** for smarter agricultural diagnostics  
- Enabled low-cost, edge-deployable solutions for **soil/crop health monitoring**

</p>
</details>

---

### 🛠️ My Tech Toolbox

| Category | Skills |
|---|---|
| **Hardware & HDL** | ![Verilog](https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge&logo=verilog&logoColor=white) ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge) ![VHDL](https://img.shields.io/badge/VHDL-8E8D9D?style=for-the-badge) |
| **Languages** | ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white) ![C](https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=black) ![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white) |
| **Tools & Platforms** | ![Vivado](https://img.shields.io/badge/Xilinx_Vivado-9D2235?style=for-the-badge) ![Vitis](https://img.shields.io/badge/Xilinx_Vitis-9D2235?style=for-the-badge) ![ModelSim](https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge) ![SageMaker](https://img.shields.io/badge/AWS_SageMaker-FF9900?style=for-the-badge&logo=aws&logoColor=black) ![Keil](https://img.shields.io/badge/Keil-002D5A?style=for-the-badge) |
| **Domains** | ![FPGA Acceleration](https://img.shields.io/badge/FPGA_Acceleration-0078D4?style=for-the-badge) ![RTL Design](https://img.shields.io/badge/RTL_Design-5A29E4?style=for-the-badge) ![SoC Design](https://img.shields.io/badge/SoC_Design-00A99D?style=for-the-badge) ![AI & ML](https://img.shields.io/badge/AI_&_ML-F29F05?style=for-the-badge) |

---

### 📊 My GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight"/>
</p>

---

### ⚡ Fun Fact

Before I made chips think, I was a **4x National Champion in competitive word games**. Turns out I just enjoy making things process language — whether they’re human or silicon.

<!--
SEO: Adarsh Venugopal, FPGA engineer, embedded AI, Verilog, Vitis AI, radar signal processing, video forensics, bold.pro, AVM-27, Amrita, system design intern, hardware-software co-design
-->
