--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Game.twx Game.ncd -o Game.twr Game.pcf -ucf nexys3.ucf

Design file:              Game.ncd
Physical constraint file: Game.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 850 paths analyzed, 190 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.219ns.
--------------------------------------------------------------------------------

Paths for end point U3/vc_9 (SLICE_X26Y12.C4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_1 (FF)
  Destination:          U3/vc_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_1 to U3/vc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.BQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_1
    SLICE_X16Y26.D1      net (fanout=4)        3.575   U1/q<1>
    SLICE_X16Y26.DMUX    Tilo                  0.251   pix_en
                                                       U3/Mcount_vc_val22
    SLICE_X27Y9.B5       net (fanout=11)       1.714   U3/Mcount_vc_val2
    SLICE_X27Y9.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X26Y12.C4      net (fanout=10)       0.651   U3/Mcount_vc_val
    SLICE_X26Y12.CLK     Tas                   0.289   U3/vc<9>
                                                       U3/vc_9_rstpot
                                                       U3/vc_9
    -------------------------------------------------  ---------------------------
    Total                                      7.147ns (1.207ns logic, 5.940ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U3/vc_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U3/vc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_0
    SLICE_X16Y26.D4      net (fanout=5)        3.144   U1/q<0>
    SLICE_X16Y26.DMUX    Tilo                  0.251   pix_en
                                                       U3/Mcount_vc_val22
    SLICE_X27Y9.B5       net (fanout=11)       1.714   U3/Mcount_vc_val2
    SLICE_X27Y9.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X26Y12.C4      net (fanout=10)       0.651   U3/Mcount_vc_val
    SLICE_X26Y12.CLK     Tas                   0.289   U3/vc<9>
                                                       U3/vc_9_rstpot
                                                       U3/vc_9
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (1.207ns logic, 5.509ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1_1 (FF)
  Destination:          U3/vc_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.085ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.352 - 0.365)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1_1 to U3/vc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.DQ      Tcko                  0.408   U3/hc_1_1
                                                       U3/hc_1_1
    SLICE_X13Y15.B2      net (fanout=1)        0.439   U3/hc_1_1
    SLICE_X13Y15.B       Tilo                  0.259   U3/hc_2_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X16Y26.C4      net (fanout=10)       1.226   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X16Y26.C       Tilo                  0.205   pix_en
                                                       U3/Mcount_vc_val21
    SLICE_X16Y26.D3      net (fanout=2)        0.384   U3/Mcount_vc_val21
    SLICE_X16Y26.DMUX    Tilo                  0.251   pix_en
                                                       U3/Mcount_vc_val22
    SLICE_X27Y9.B5       net (fanout=11)       1.714   U3/Mcount_vc_val2
    SLICE_X27Y9.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X26Y12.C4      net (fanout=10)       0.651   U3/Mcount_vc_val
    SLICE_X26Y12.CLK     Tas                   0.289   U3/vc<9>
                                                       U3/vc_9_rstpot
                                                       U3/vc_9
    -------------------------------------------------  ---------------------------
    Total                                      6.085ns (1.671ns logic, 4.414ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_7 (SLICE_X26Y12.A5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_1 (FF)
  Destination:          U3/vc_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_1 to U3/vc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.BQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_1
    SLICE_X16Y26.D1      net (fanout=4)        3.575   U1/q<1>
    SLICE_X16Y26.DMUX    Tilo                  0.251   pix_en
                                                       U3/Mcount_vc_val22
    SLICE_X27Y9.B5       net (fanout=11)       1.714   U3/Mcount_vc_val2
    SLICE_X27Y9.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X26Y12.A5      net (fanout=10)       0.606   U3/Mcount_vc_val
    SLICE_X26Y12.CLK     Tas                   0.289   U3/vc<9>
                                                       U3/vc_7_rstpot
                                                       U3/vc_7
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (1.207ns logic, 5.895ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U3/vc_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.671ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U3/vc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_0
    SLICE_X16Y26.D4      net (fanout=5)        3.144   U1/q<0>
    SLICE_X16Y26.DMUX    Tilo                  0.251   pix_en
                                                       U3/Mcount_vc_val22
    SLICE_X27Y9.B5       net (fanout=11)       1.714   U3/Mcount_vc_val2
    SLICE_X27Y9.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X26Y12.A5      net (fanout=10)       0.606   U3/Mcount_vc_val
    SLICE_X26Y12.CLK     Tas                   0.289   U3/vc<9>
                                                       U3/vc_7_rstpot
                                                       U3/vc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.671ns (1.207ns logic, 5.464ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1_1 (FF)
  Destination:          U3/vc_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.352 - 0.365)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1_1 to U3/vc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.DQ      Tcko                  0.408   U3/hc_1_1
                                                       U3/hc_1_1
    SLICE_X13Y15.B2      net (fanout=1)        0.439   U3/hc_1_1
    SLICE_X13Y15.B       Tilo                  0.259   U3/hc_2_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X16Y26.C4      net (fanout=10)       1.226   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X16Y26.C       Tilo                  0.205   pix_en
                                                       U3/Mcount_vc_val21
    SLICE_X16Y26.D3      net (fanout=2)        0.384   U3/Mcount_vc_val21
    SLICE_X16Y26.DMUX    Tilo                  0.251   pix_en
                                                       U3/Mcount_vc_val22
    SLICE_X27Y9.B5       net (fanout=11)       1.714   U3/Mcount_vc_val2
    SLICE_X27Y9.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X26Y12.A5      net (fanout=10)       0.606   U3/Mcount_vc_val
    SLICE_X26Y12.CLK     Tas                   0.289   U3/vc<9>
                                                       U3/vc_7_rstpot
                                                       U3/vc_7
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (1.671ns logic, 4.369ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_8 (SLICE_X26Y12.B5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_1 (FF)
  Destination:          U3/vc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.066ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_1 to U3/vc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.BQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_1
    SLICE_X16Y26.D1      net (fanout=4)        3.575   U1/q<1>
    SLICE_X16Y26.DMUX    Tilo                  0.251   pix_en
                                                       U3/Mcount_vc_val22
    SLICE_X27Y9.B5       net (fanout=11)       1.714   U3/Mcount_vc_val2
    SLICE_X27Y9.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X26Y12.B5      net (fanout=10)       0.570   U3/Mcount_vc_val
    SLICE_X26Y12.CLK     Tas                   0.289   U3/vc<9>
                                                       U3/vc_8_rstpot
                                                       U3/vc_8
    -------------------------------------------------  ---------------------------
    Total                                      7.066ns (1.207ns logic, 5.859ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U3/vc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.439 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U3/vc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.AQ      Tcko                  0.408   U1/q<3>
                                                       U1/q_0
    SLICE_X16Y26.D4      net (fanout=5)        3.144   U1/q<0>
    SLICE_X16Y26.DMUX    Tilo                  0.251   pix_en
                                                       U3/Mcount_vc_val22
    SLICE_X27Y9.B5       net (fanout=11)       1.714   U3/Mcount_vc_val2
    SLICE_X27Y9.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X26Y12.B5      net (fanout=10)       0.570   U3/Mcount_vc_val
    SLICE_X26Y12.CLK     Tas                   0.289   U3/vc<9>
                                                       U3/vc_8_rstpot
                                                       U3/vc_8
    -------------------------------------------------  ---------------------------
    Total                                      6.635ns (1.207ns logic, 5.428ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1_1 (FF)
  Destination:          U3/vc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.352 - 0.365)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1_1 to U3/vc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.DQ      Tcko                  0.408   U3/hc_1_1
                                                       U3/hc_1_1
    SLICE_X13Y15.B2      net (fanout=1)        0.439   U3/hc_1_1
    SLICE_X13Y15.B       Tilo                  0.259   U3/hc_2_1
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X16Y26.C4      net (fanout=10)       1.226   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X16Y26.C       Tilo                  0.205   pix_en
                                                       U3/Mcount_vc_val21
    SLICE_X16Y26.D3      net (fanout=2)        0.384   U3/Mcount_vc_val21
    SLICE_X16Y26.DMUX    Tilo                  0.251   pix_en
                                                       U3/Mcount_vc_val22
    SLICE_X27Y9.B5       net (fanout=11)       1.714   U3/Mcount_vc_val2
    SLICE_X27Y9.B        Tilo                  0.259   U3/vc<2>
                                                       U3/Mcount_vc_val
    SLICE_X26Y12.B5      net (fanout=10)       0.570   U3/Mcount_vc_val
    SLICE_X26Y12.CLK     Tas                   0.289   U3/vc<9>
                                                       U3/vc_8_rstpot
                                                       U3/vc_8
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (1.671ns logic, 4.333ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U3/vc_0 (SLICE_X27Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/vc_0 (FF)
  Destination:          U3/vc_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/vc_0 to U3/vc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.AQ       Tcko                  0.198   U3/vc<2>
                                                       U3/vc_0
    SLICE_X27Y9.A6       net (fanout=15)       0.027   U3/vc<0>
    SLICE_X27Y9.CLK      Tah         (-Th)    -0.215   U3/vc<2>
                                                       U3/vc_0_rstpot
                                                       U3/vc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_2 (SLICE_X27Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/vc_2 (FF)
  Destination:          U3/vc_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/vc_2 to U3/vc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.DQ       Tcko                  0.198   U3/vc<2>
                                                       U3/vc_2
    SLICE_X27Y9.D6       net (fanout=16)       0.027   U3/vc<2>
    SLICE_X27Y9.CLK      Tah         (-Th)    -0.215   U3/vc<2>
                                                       U3/vc_2_rstpot
                                                       U3/vc_2
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_6 (SLICE_X27Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/vc_6 (FF)
  Destination:          U3/vc_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/vc_6 to U3/vc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y10.DQ      Tcko                  0.198   U3/vc<6>
                                                       U3/vc_6
    SLICE_X27Y10.D6      net (fanout=19)       0.033   U3/vc<6>
    SLICE_X27Y10.CLK     Tah         (-Th)    -0.215   U3/vc<6>
                                                       U3/vc_6_rstpot
                                                       U3/vc_6
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U1/q<3>/CLK
  Logical resource: U1/q_0/CK
  Location pin: SLICE_X32Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U1/q<3>/CLK
  Logical resource: U1/q_1/CK
  Location pin: SLICE_X32Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.219|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 850 paths, 0 nets, and 196 connections

Design statistics:
   Minimum period:   7.219ns{1}   (Maximum frequency: 138.523MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 14 10:22:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



