dtop_register_dict = {
    0:'fw1_m_hwrite[1:0],fw0_m_hwrite[7:0], fw1_m_hread[2:0], fw0_m_hread[7,0], slv_hreadys[10:0]',
    1:'fw0_m_haddr[31:0]',
    2:'fw0_m_haddr[63:32]',
    3:'fw0_m_haddr[95:64]',
    4:'fw0_m_haddr[127:96]',
    5:'fw0_m_haddr[159:128]',
    6:'fw0_m_haddr[191:160]',
    7:'fw0_m_haddr[223:192]',
    8:'fw0_m_haddr[255:224]',
    9:'fw1_m_haddr[31:0]',
    10:'fw1_m_haddr[63:32]',
    11:'fw1_m_haddr[95:64]',
    12:'fw1_m_htrans[15:0], fw0_m_htrans[15:0]',
    13:'clk_test_wrap[31:0]',
    14:'int_src0[31:0]',
    15:'int_src0[63:32]',
    16:'int_src0[95:64]',
    17:'int_src0[127:96]',
    18:'int_src0[159:128]',
    19:'int_src0[191:160]',
    20:'dtop_ana_dbg_bus[31:0]',
    21:'btafe_ana_dbg_bus[31:0]',
    22:'usb_dbg_sig[31:0]',
    23:'ahb_slv_dbg_bus[31:0]',
    24:'peri_dbg_bus[31:0]',
    25:'lp_dbg_bus[31:0]',
    26:'dbg_bus_pta[95:64]',
    27:'dbg_bus_pta[63:32]',
    28:'dbg_bus_pta[31:0]',
    29:'share_dbg_bus[31:0]',
    30:'sdio_dbg_bus_if[31:0]',
    31:'syspll_dbg_bus[31:0]',
}