{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 4.8000"
  ],
  "cts__clock__skew__hold": 0.116158,
  "cts__clock__skew__hold__post_repair": 0.109026,
  "cts__clock__skew__hold__pre_repair": 0.109026,
  "cts__clock__skew__setup": 0.116158,
  "cts__clock__skew__setup__post_repair": 0.109026,
  "cts__clock__skew__setup__pre_repair": 0.109026,
  "cts__design__core__area": 1165500.0,
  "cts__design__core__area__post_repair": 1165500.0,
  "cts__design__core__area__pre_repair": 1165500.0,
  "cts__design__die__area": 1210000.0,
  "cts__design__die__area__post_repair": 1210000.0,
  "cts__design__die__area__pre_repair": 1210000.0,
  "cts__design__instance__area": 517143,
  "cts__design__instance__area__macros": 329177,
  "cts__design__instance__area__macros__post_repair": 329177,
  "cts__design__instance__area__macros__pre_repair": 329177,
  "cts__design__instance__area__post_repair": 516140,
  "cts__design__instance__area__pre_repair": 516136,
  "cts__design__instance__area__stdcell": 187966,
  "cts__design__instance__area__stdcell__post_repair": 186963,
  "cts__design__instance__area__stdcell__pre_repair": 186959,
  "cts__design__instance__count": 109577,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 26,
  "cts__design__instance__count__macros__post_repair": 26,
  "cts__design__instance__count__macros__pre_repair": 26,
  "cts__design__instance__count__post_repair": 109574,
  "cts__design__instance__count__pre_repair": 109573,
  "cts__design__instance__count__setup_buffer": 3.0,
  "cts__design__instance__count__stdcell": 109551,
  "cts__design__instance__count__stdcell__post_repair": 109548,
  "cts__design__instance__count__stdcell__pre_repair": 109547,
  "cts__design__instance__displacement__max": 3.11,
  "cts__design__instance__displacement__mean": 0.004,
  "cts__design__instance__displacement__total": 453.358,
  "cts__design__instance__utilization": 0.443708,
  "cts__design__instance__utilization__post_repair": 0.442847,
  "cts__design__instance__utilization__pre_repair": 0.442844,
  "cts__design__instance__utilization__stdcell": 0.224752,
  "cts__design__instance__utilization__stdcell__post_repair": 0.223552,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.223548,
  "cts__design__io": 1453,
  "cts__design__io__post_repair": 1453,
  "cts__design__io__pre_repair": 1453,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.096283,
  "cts__power__internal__total__post_repair": 0.0960651,
  "cts__power__internal__total__pre_repair": 0.0960578,
  "cts__power__leakage__total": 0.0198448,
  "cts__power__leakage__total__post_repair": 0.0198132,
  "cts__power__leakage__total__pre_repair": 0.019813,
  "cts__power__switching__total": 0.0290613,
  "cts__power__switching__total__post_repair": 0.0288327,
  "cts__power__switching__total__pre_repair": 0.0288146,
  "cts__power__total": 0.145189,
  "cts__power__total__post_repair": 0.144711,
  "cts__power__total__pre_repair": 0.144685,
  "cts__route__wirelength__estimated": 2820670.0,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 3,
  "cts__timing__drv__max_cap__post_repair": 3,
  "cts__timing__drv__max_cap__pre_repair": 3,
  "cts__timing__drv__max_cap_limit": -0.0497272,
  "cts__timing__drv__max_cap_limit__post_repair": -0.0519683,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.0519683,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.213946,
  "cts__timing__drv__max_slew_limit__post_repair": 0.183283,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.183283,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -3.69882,
  "cts__timing__setup__tns__post_repair": -5.09375,
  "cts__timing__setup__tns__pre_repair": -5.09375,
  "cts__timing__setup__ws": -3.69882,
  "cts__timing__setup__ws__post_repair": -5.09375,
  "cts__timing__setup__ws__pre_repair": -5.09375,
  "detailedplace__cpu__total": 82.75,
  "detailedplace__design__core__area": 1165500.0,
  "detailedplace__design__die__area": 1210000.0,
  "detailedplace__design__instance__area": 514917,
  "detailedplace__design__instance__area__macros": 329177,
  "detailedplace__design__instance__area__stdcell": 185740,
  "detailedplace__design__instance__count": 108918,
  "detailedplace__design__instance__count__macros": 26,
  "detailedplace__design__instance__count__stdcell": 108892,
  "detailedplace__design__instance__displacement__max": 54.3695,
  "detailedplace__design__instance__displacement__mean": 0.9275,
  "detailedplace__design__instance__displacement__total": 101031,
  "detailedplace__design__instance__utilization": 0.441798,
  "detailedplace__design__instance__utilization__stdcell": 0.22209,
  "detailedplace__design__io": 1453,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 863000.0,
  "detailedplace__power__internal__total": 0.0935026,
  "detailedplace__power__leakage__total": 0.0197569,
  "detailedplace__power__switching__total": 0.0210223,
  "detailedplace__power__total": 0.134282,
  "detailedplace__route__wirelength__estimated": 2806230.0,
  "detailedplace__runtime__total": "1:23.37",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 3,
  "detailedplace__timing__drv__max_cap_limit": -0.0519683,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.183283,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -5.0964,
  "detailedplace__timing__setup__ws": -5.0964,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 46948,
  "detailedroute__route__drc_errors__iter:10": 45,
  "detailedroute__route__drc_errors__iter:11": 23,
  "detailedroute__route__drc_errors__iter:12": 21,
  "detailedroute__route__drc_errors__iter:13": 21,
  "detailedroute__route__drc_errors__iter:14": 21,
  "detailedroute__route__drc_errors__iter:15": 21,
  "detailedroute__route__drc_errors__iter:16": 16,
  "detailedroute__route__drc_errors__iter:17": 16,
  "detailedroute__route__drc_errors__iter:18": 60,
  "detailedroute__route__drc_errors__iter:19": 16,
  "detailedroute__route__drc_errors__iter:2": 3815,
  "detailedroute__route__drc_errors__iter:20": 16,
  "detailedroute__route__drc_errors__iter:21": 16,
  "detailedroute__route__drc_errors__iter:22": 16,
  "detailedroute__route__drc_errors__iter:23": 16,
  "detailedroute__route__drc_errors__iter:24": 16,
  "detailedroute__route__drc_errors__iter:25": 16,
  "detailedroute__route__drc_errors__iter:26": 53,
  "detailedroute__route__drc_errors__iter:27": 0,
  "detailedroute__route__drc_errors__iter:3": 2223,
  "detailedroute__route__drc_errors__iter:4": 181,
  "detailedroute__route__drc_errors__iter:5": 100,
  "detailedroute__route__drc_errors__iter:6": 72,
  "detailedroute__route__drc_errors__iter:7": 58,
  "detailedroute__route__drc_errors__iter:8": 53,
  "detailedroute__route__drc_errors__iter:9": 49,
  "detailedroute__route__net": 121537,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 716515,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 716515,
  "detailedroute__route__wirelength": 3252600,
  "detailedroute__route__wirelength__iter:1": 3265164,
  "detailedroute__route__wirelength__iter:10": 3252513,
  "detailedroute__route__wirelength__iter:11": 3252561,
  "detailedroute__route__wirelength__iter:12": 3252556,
  "detailedroute__route__wirelength__iter:13": 3252556,
  "detailedroute__route__wirelength__iter:14": 3252556,
  "detailedroute__route__wirelength__iter:15": 3252556,
  "detailedroute__route__wirelength__iter:16": 3252556,
  "detailedroute__route__wirelength__iter:17": 3252556,
  "detailedroute__route__wirelength__iter:18": 3252580,
  "detailedroute__route__wirelength__iter:19": 3252584,
  "detailedroute__route__wirelength__iter:2": 3253871,
  "detailedroute__route__wirelength__iter:20": 3252586,
  "detailedroute__route__wirelength__iter:21": 3252586,
  "detailedroute__route__wirelength__iter:22": 3252586,
  "detailedroute__route__wirelength__iter:23": 3252586,
  "detailedroute__route__wirelength__iter:24": 3252586,
  "detailedroute__route__wirelength__iter:25": 3252586,
  "detailedroute__route__wirelength__iter:26": 3252597,
  "detailedroute__route__wirelength__iter:27": 3252600,
  "detailedroute__route__wirelength__iter:3": 3252199,
  "detailedroute__route__wirelength__iter:4": 3252313,
  "detailedroute__route__wirelength__iter:5": 3252411,
  "detailedroute__route__wirelength__iter:6": 3252494,
  "detailedroute__route__wirelength__iter:7": 3252493,
  "detailedroute__route__wirelength__iter:8": 3252493,
  "detailedroute__route__wirelength__iter:9": 3252497,
  "finish__clock__skew__hold": 0.153995,
  "finish__clock__skew__setup": 0.153995,
  "finish__cpu__total": 285.16,
  "finish__design__core__area": 1165500.0,
  "finish__design__die__area": 1210000.0,
  "finish__design__instance__area": 517143,
  "finish__design__instance__area__macros": 329177,
  "finish__design__instance__area__stdcell": 187966,
  "finish__design__instance__count": 109577,
  "finish__design__instance__count__macros": 26,
  "finish__design__instance__count__stdcell": 109551,
  "finish__design__instance__utilization": 0.443708,
  "finish__design__instance__utilization__stdcell": 0.224752,
  "finish__design__io": 1453,
  "finish__mem__peak": 3054944.0,
  "finish__power__internal__total": 0.0965536,
  "finish__power__leakage__total": 0.0198448,
  "finish__power__switching__total": 0.0306542,
  "finish__power__total": 0.147052,
  "finish__runtime__total": "4:47.06",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 44,
  "finish__timing__drv__max_cap_limit": -0.737487,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 678,
  "finish__timing__drv__max_slew_limit": -0.690112,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -3.87199,
  "finish__timing__setup__ws": -3.87199,
  "finish__timing__wns_percent_delay": -42.710907,
  "floorplan__cpu__total": 4812.18,
  "floorplan__design__core__area": 1165500.0,
  "floorplan__design__die__area": 1210000.0,
  "floorplan__design__instance__area": 487937,
  "floorplan__design__instance__area__macros": 329177,
  "floorplan__design__instance__area__stdcell": 158760,
  "floorplan__design__instance__count": 97245,
  "floorplan__design__instance__count__macros": 26,
  "floorplan__design__instance__count__stdcell": 97219,
  "floorplan__design__instance__utilization": 0.418649,
  "floorplan__design__instance__utilization__stdcell": 0.18983,
  "floorplan__design__io": 1453,
  "floorplan__mem__peak": 377308.0,
  "floorplan__power__internal__total": 0.111232,
  "floorplan__power__leakage__total": 0.0187428,
  "floorplan__power__switching__total": 0.00944718,
  "floorplan__power__total": 0.139422,
  "floorplan__runtime__total": "15:48.57",
  "floorplan__timing__setup__tns": -115271,
  "floorplan__timing__setup__ws": -59.2731,
  "globalplace__cpu__total": 66.36,
  "globalplace__design__core__area": 1165500.0,
  "globalplace__design__die__area": 1210000.0,
  "globalplace__design__instance__area": 489898,
  "globalplace__design__instance__area__macros": 329177,
  "globalplace__design__instance__area__stdcell": 160721,
  "globalplace__design__instance__count": 104617,
  "globalplace__design__instance__count__macros": 26,
  "globalplace__design__instance__count__stdcell": 104591,
  "globalplace__design__instance__utilization": 0.420331,
  "globalplace__design__instance__utilization__stdcell": 0.192174,
  "globalplace__design__io": 1453,
  "globalplace__mem__peak": 728052.0,
  "globalplace__power__internal__total": 0.129792,
  "globalplace__power__leakage__total": 0.0187428,
  "globalplace__power__switching__total": 0.0183456,
  "globalplace__power__total": 0.166881,
  "globalplace__runtime__total": "1:06.87",
  "globalplace__timing__setup__tns": -230743,
  "globalplace__timing__setup__ws": -161.654,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.152777,
  "globalroute__clock__skew__setup": 0.152777,
  "globalroute__design__core__area": 1165500.0,
  "globalroute__design__die__area": 1210000.0,
  "globalroute__design__instance__area": 517143,
  "globalroute__design__instance__area__macros": 329177,
  "globalroute__design__instance__area__stdcell": 187966,
  "globalroute__design__instance__count": 109577,
  "globalroute__design__instance__count__macros": 26,
  "globalroute__design__instance__count__stdcell": 109551,
  "globalroute__design__instance__utilization": 0.443708,
  "globalroute__design__instance__utilization__stdcell": 0.224752,
  "globalroute__design__io": 1453,
  "globalroute__power__internal__total": 0.096349,
  "globalroute__power__leakage__total": 0.0198448,
  "globalroute__power__switching__total": 0.029849,
  "globalroute__power__total": 0.146043,
  "globalroute__timing__clock__slack": -3.833,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 35,
  "globalroute__timing__drv__max_cap_limit": -0.207795,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.085579,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -3.83261,
  "globalroute__timing__setup__ws": -3.83261,
  "placeopt__cpu__total": 66.36,
  "placeopt__design__core__area": 1165500.0,
  "placeopt__design__core__area__pre_opt": 1165500.0,
  "placeopt__design__die__area": 1210000.0,
  "placeopt__design__die__area__pre_opt": 1210000.0,
  "placeopt__design__instance__area": 514917,
  "placeopt__design__instance__area__macros": 329177,
  "placeopt__design__instance__area__macros__pre_opt": 329177,
  "placeopt__design__instance__area__pre_opt": 489898,
  "placeopt__design__instance__area__stdcell": 185740,
  "placeopt__design__instance__area__stdcell__pre_opt": 160721,
  "placeopt__design__instance__count": 108918,
  "placeopt__design__instance__count__macros": 26,
  "placeopt__design__instance__count__macros__pre_opt": 26,
  "placeopt__design__instance__count__pre_opt": 104617,
  "placeopt__design__instance__count__stdcell": 108892,
  "placeopt__design__instance__count__stdcell__pre_opt": 104591,
  "placeopt__design__instance__utilization": 0.441798,
  "placeopt__design__instance__utilization__pre_opt": 0.420331,
  "placeopt__design__instance__utilization__stdcell": 0.22209,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.192174,
  "placeopt__design__io": 1453,
  "placeopt__design__io__pre_opt": 1453,
  "placeopt__mem__peak": 728052.0,
  "placeopt__power__internal__total": 0.0921136,
  "placeopt__power__internal__total__pre_opt": 0.129792,
  "placeopt__power__leakage__total": 0.0197569,
  "placeopt__power__leakage__total__pre_opt": 0.0187428,
  "placeopt__power__switching__total": 0.0185854,
  "placeopt__power__switching__total__pre_opt": 0.0183456,
  "placeopt__power__total": 0.130456,
  "placeopt__power__total__pre_opt": 0.166881,
  "placeopt__runtime__total": "1:06.87",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 3,
  "placeopt__timing__drv__max_cap_limit": -0.052086,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.211048,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -4.91218,
  "placeopt__timing__setup__tns__pre_opt": -230743,
  "placeopt__timing__setup__ws": -5.38997,
  "placeopt__timing__setup__ws__pre_opt": -161.654,
  "run__flow__design": "bp_multi",
  "run__flow__generate_date": "2023-01-31 14:20",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6682-g78b4fef8f",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "6be04a189227a2c5deebbf4ddf0cc3670d7ef00e",
  "run__flow__scripts_commit": "6be04a189227a2c5deebbf4ddf0cc3670d7ef00e",
  "run__flow__uuid": "d2e90748-9a67-4e7f-9e21-f67d0b89e2ce",
  "run__flow__variant": "base",
  "synth__cpu__total": 451.93,
  "synth__design__instance__area__stdcell": 162155.462,
  "synth__design__instance__count__stdcell": 105767.0,
  "synth__mem__peak": 2209396.0,
  "synth__runtime__total": "7:40.43",
  "total_time": "0:31:53.170000"
}